{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735626570123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735626570124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 31 00:29:30 2024 " "Processing started: Tue Dec 31 00:29:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735626570124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735626570124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA-MCHPRS -c FPGA-MCHPRS " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA-MCHPRS -c FPGA-MCHPRS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735626570124 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735626570441 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735626570441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmit " "Found entity 1: uart_transmit" {  } { { "Verilog/uart.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735626575467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735626575467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/redstone.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/redstone.v" { { "Info" "ISGN_ENTITY_NAME" "1 redstone " "Found entity 1: redstone" {  } { { "Verilog/redstone.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/redstone.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735626575469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735626575469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/components.v 2 2 " "Found 2 design units, including 2 entities, in source file verilog/components.v" { { "Info" "ISGN_ENTITY_NAME" "1 repeater " "Found entity 1: repeater" {  } { { "Verilog/components.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/components.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735626575471 ""} { "Info" "ISGN_ENTITY_NAME" "2 torch " "Found entity 2: torch" {  } { { "Verilog/components.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/components.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735626575471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735626575471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/sevseg_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/sevseg_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevseg_dec " "Found entity 1: sevseg_dec" {  } { { "Verilog/sevseg_dec.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/sevseg_dec.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735626575472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735626575472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/top.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735626575473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735626575473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "Verilog/clk_div.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/clk_div.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735626575474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735626575474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fclk.v 1 1 " "Found 1 design units, including 1 entities, in source file fclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fclk " "Found entity 1: fclk" {  } { { "fclk.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/fclk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735626575476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735626575476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fclk/fclk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file fclk/fclk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 fclk_0002 " "Found entity 1: fclk_0002" {  } { { "fclk/fclk_0002.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/fclk/fclk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735626575477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735626575477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramtest.v 1 1 " "Found 1 design units, including 1 entities, in source file ramtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramtest " "Found entity 1: ramtest" {  } { { "ramtest.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/ramtest.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735626575478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735626575478 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735626575505 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "chip_pin 1 Verilog/top.v(6) " "Invalid value \"1\" for synthesis attribute \"chip_pin\" at Verilog/top.v(6)" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 6 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1735626575505 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "chip_pin 1 Verilog/top.v(7) " "Invalid value \"1\" for synthesis attribute \"chip_pin\" at Verilog/top.v(7)" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 7 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1735626575505 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_LEDs top.v(5) " "Output port \"o_LEDs\" at top.v(5) has no driver" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1735626575506 "|top"}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin i_switches 1 10 " "Ignored chip_pin synthesis attribute for port \"i_switches\" because the synthesis attribute's pin assignment list contains 1 assignment(s), which does not match port width of 10 bit(s)" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 3 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1735626575507 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin i_buttons 1 4 " "Ignored chip_pin synthesis attribute for port \"i_buttons\" because the synthesis attribute's pin assignment list contains 1 assignment(s), which does not match port width of 4 bit(s)" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 4 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1735626575507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:refresh_clk " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:refresh_clk\"" {  } { { "Verilog/top.v" "refresh_clk" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735626575512 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 clk_div.v(29) " "Verilog HDL assignment warning at clk_div.v(29): truncated value with size 32 to match size of target (21)" {  } { { "Verilog/clk_div.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/clk_div.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735626575513 "|top|clk_div:refresh_clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:baud_clk " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:baud_clk\"" {  } { { "Verilog/top.v" "baud_clk" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735626575514 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 clk_div.v(29) " "Verilog HDL assignment warning at clk_div.v(29): truncated value with size 32 to match size of target (12)" {  } { { "Verilog/clk_div.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/clk_div.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735626575514 "|top|clk_div:baud_clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmit uart_transmit:transmitter " "Elaborating entity \"uart_transmit\" for hierarchy \"uart_transmit:transmitter\"" {  } { { "Verilog/top.v" "transmitter" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735626575519 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "10 " "Ignored 10 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "10 " "Ignored 10 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1735626575627 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1735626575627 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDs\[0\] GND " "Pin \"o_LEDs\[0\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735626575795 "|top|o_LEDs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDs\[1\] GND " "Pin \"o_LEDs\[1\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735626575795 "|top|o_LEDs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDs\[2\] GND " "Pin \"o_LEDs\[2\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735626575795 "|top|o_LEDs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDs\[3\] GND " "Pin \"o_LEDs\[3\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735626575795 "|top|o_LEDs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDs\[4\] GND " "Pin \"o_LEDs\[4\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735626575795 "|top|o_LEDs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDs\[5\] GND " "Pin \"o_LEDs\[5\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735626575795 "|top|o_LEDs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDs\[6\] GND " "Pin \"o_LEDs\[6\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735626575795 "|top|o_LEDs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDs\[7\] GND " "Pin \"o_LEDs\[7\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735626575795 "|top|o_LEDs[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDs\[8\] GND " "Pin \"o_LEDs\[8\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735626575795 "|top|o_LEDs[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LEDs\[9\] GND " "Pin \"o_LEDs\[9\]\" is stuck at GND" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735626575795 "|top|o_LEDs[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1735626575795 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1735626575839 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735626575942 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fclk 16 " "Ignored 16 assignments for entity \"fclk\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity fclk -sip fclk.sip -library lib_fclk " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity fclk -sip fclk.sip -library lib_fclk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1735626575947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 23.1 -entity fclk -sip fclk.sip -library lib_fclk " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 23.1 -entity fclk -sip fclk.sip -library lib_fclk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1735626575947 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fclk -sip fclk.sip -library lib_fclk " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fclk -sip fclk.sip -library lib_fclk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1735626575947 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1735626575947 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fclk_0002 317 " "Ignored 317 assignments for entity \"fclk_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1735626575947 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735626576046 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735626576046 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switches\[8\] " "No output dependent on input pin \"i_switches\[8\]\"" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735626576073 "|top|i_switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switches\[9\] " "No output dependent on input pin \"i_switches\[9\]\"" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735626576073 "|top|i_switches[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_buttons\[1\] " "No output dependent on input pin \"i_buttons\[1\]\"" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735626576073 "|top|i_buttons[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_buttons\[2\] " "No output dependent on input pin \"i_buttons\[2\]\"" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735626576073 "|top|i_buttons[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_buttons\[3\] " "No output dependent on input pin \"i_buttons\[3\]\"" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735626576073 "|top|i_buttons[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_RX " "No output dependent on input pin \"i_RX\"" {  } { { "Verilog/top.v" "" { Text "C:/Users/zwzol/Documents/Code/GIT/MCHPRS-FPGA/Quartus/Verilog/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735626576073 "|top|i_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1735626576073 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735626576073 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735626576073 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1735626576073 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735626576073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735626576090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 31 00:29:36 2024 " "Processing ended: Tue Dec 31 00:29:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735626576090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735626576090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735626576090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735626576090 ""}
