{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598253853076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598253853081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 24 15:24:12 2020 " "Processing started: Mon Aug 24 15:24:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598253853081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253853081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chip_top -c chip_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off chip_top -c chip_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253853081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598253853390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598253853390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/spm/spm.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/spm/spm.v" { { "Info" "ISGN_ENTITY_NAME" "1 spm " "Found entity 1: spm" {  } { { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253860949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253860949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_rom_1 " "Found entity 1: ip_rom_1" {  } { { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253860951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253860951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/gpio/gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/gpio/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "../gpio/gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253860954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253860954 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer.v(64) " "Verilog HDL information at timer.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "../timer/timer.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/timer/timer.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1598253860957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/timer/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/timer/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../timer/timer.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/timer/timer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253860957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253860957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/rom/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/rom/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253860960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253860960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl " "Found entity 1: mem_ctrl" {  } { { "../cpu/memu/mem_ctrl/mem_ctrl.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253860965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253860965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/memu/mem_reg/mem_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/memu/mem_reg/mem_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_reg " "Found entity 1: mem_reg" {  } { { "../cpu/memu/mem_reg/mem_reg.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_reg/mem_reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253860970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253860970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/memu/memu_top/memu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/memu/memu_top/memu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 memu_top " "Found entity 1: memu_top" {  } { { "../cpu/memu/memu_top/memu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253860972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253860972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_if " "Found entity 1: bus_if" {  } { { "../cpu/ifu/bus_if/bus_if.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253860978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253860978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/ifu/if_reg/if_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/ifu/if_reg/if_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_reg " "Found entity 1: if_reg" {  } { { "../cpu/ifu/if_reg/if_reg.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/if_reg/if_reg.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253860983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253860983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ifu_top " "Found entity 1: ifu_top" {  } { { "../cpu/ifu/ifu_top/ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253860986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253860986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/idu/decoder/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/idu/decoder/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../cpu/idu/decoder/decoder.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/decoder/decoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253860992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253860992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/idu/id_reg/id_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/idu/id_reg/id_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_reg " "Found entity 1: id_reg" {  } { { "../cpu/idu/id_reg/id_reg.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/id_reg/id_reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253860997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253860997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/idu/idu_top/idu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 idu_top " "Found entity 1: idu_top" {  } { { "../cpu/idu/idu_top/idu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253861000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253861000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/gpr/gpr.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/gpr/gpr.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpr " "Found entity 1: gpr" {  } { { "../cpu/gpr/gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253861003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253861003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/exu/exu_top/exu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 exu_top " "Found entity 1: exu_top" {  } { { "../cpu/exu/exu_top/exu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253861006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253861006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/exu/ex_reg/ex_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/exu/ex_reg/ex_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_reg " "Found entity 1: ex_reg" {  } { { "../cpu/exu/ex_reg/ex_reg.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/ex_reg/ex_reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253861011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253861011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram " "Found entity 1: dual_port_ram" {  } { { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253861014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253861014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/exu/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/exu/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../cpu/exu/alu/alu.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/alu/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253861019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253861019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/cpu_top/cpu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/cpu_top/cpu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_top " "Found entity 1: cpu_top" {  } { { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253861021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253861021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/cpu_ctrl/cpu_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/cpu_ctrl/cpu_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_ctrl " "Found entity 1: cpu_ctrl" {  } { { "../cpu/cpu_ctrl/cpu_ctrl.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_ctrl/cpu_ctrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253861026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253861026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_addr_dec " "Found entity 1: bus_addr_dec" {  } { { "../bus/bus_addr_dec/bus_addr_dec.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253861029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253861029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/bus/bus_arbiter/bus_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/bus/bus_arbiter/bus_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_arbiter " "Found entity 1: bus_arbiter" {  } { { "../bus/bus_arbiter/bus_arbiter.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter/bus_arbiter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253861033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253861033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_master_mux " "Found entity 1: bus_master_mux" {  } { { "../bus/bus_master_mux/bus_master_mux.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253861036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253861036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/bus/bus_slave_mux/bus_slave_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/bus/bus_slave_mux/bus_slave_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_slave_mux " "Found entity 1: bus_slave_mux" {  } { { "../bus/bus_slave_mux/bus_slave_mux.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux/bus_slave_mux.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253861038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253861038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/bus/top/bus_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/bus/top/bus_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_top " "Found entity 1: bus_top" {  } { { "../bus/top/bus_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253861041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253861041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip_top.v 1 1 " "Found 1 design units, including 1 entities, in source file chip_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 chip_top " "Found entity 1: chip_top" {  } { { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253861044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253861044 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chip_top " "Elaborating entity \"chip_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598253861140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_top cpu_top:cpu_top_0 " "Elaborating entity \"cpu_top\" for hierarchy \"cpu_top:cpu_top_0\"" {  } { { "chip_top.v" "cpu_top_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifu_top cpu_top:cpu_top_0\|ifu_top:ifu_top_0 " "Elaborating entity \"ifu_top\" for hierarchy \"cpu_top:cpu_top_0\|ifu_top:ifu_top_0\"" {  } { { "../cpu/cpu_top/cpu_top.v" "ifu_top_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_if cpu_top:cpu_top_0\|ifu_top:ifu_top_0\|bus_if:bus_if_0 " "Elaborating entity \"bus_if\" for hierarchy \"cpu_top:cpu_top_0\|ifu_top:ifu_top_0\|bus_if:bus_if_0\"" {  } { { "../cpu/ifu/ifu_top/ifu_top.v" "bus_if_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861254 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus_if.v(126) " "Verilog HDL Case Statement information at bus_if.v(126): all case item expressions in this case statement are onehot" {  } { { "../cpu/ifu/bus_if/bus_if.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598253861255 "|chip_top|cpu_top:cpu_top_0|ifu_top:ifu_top_0|bus_if:bus_if_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_reg cpu_top:cpu_top_0\|ifu_top:ifu_top_0\|if_reg:if_reg_0 " "Elaborating entity \"if_reg\" for hierarchy \"cpu_top:cpu_top_0\|ifu_top:ifu_top_0\|if_reg:if_reg_0\"" {  } { { "../cpu/ifu/ifu_top/ifu_top.v" "if_reg_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idu_top cpu_top:cpu_top_0\|idu_top:idu_top_0 " "Elaborating entity \"idu_top\" for hierarchy \"cpu_top:cpu_top_0\|idu_top:idu_top_0\"" {  } { { "../cpu/cpu_top/cpu_top.v" "idu_top_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder cpu_top:cpu_top_0\|idu_top:idu_top_0\|decoder:decode_0 " "Elaborating entity \"decoder\" for hierarchy \"cpu_top:cpu_top_0\|idu_top:idu_top_0\|decoder:decode_0\"" {  } { { "../cpu/idu/idu_top/idu_top.v" "decode_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_reg cpu_top:cpu_top_0\|idu_top:idu_top_0\|id_reg:id_reg_0 " "Elaborating entity \"id_reg\" for hierarchy \"cpu_top:cpu_top_0\|idu_top:idu_top_0\|id_reg:id_reg_0\"" {  } { { "../cpu/idu/idu_top/idu_top.v" "id_reg_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spm cpu_top:cpu_top_0\|spm:spm_0 " "Elaborating entity \"spm\" for hierarchy \"cpu_top:cpu_top_0\|spm:spm_0\"" {  } { { "../cpu/cpu_top/cpu_top.v" "spm_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_ram cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm " "Elaborating entity \"dual_port_ram\" for hierarchy \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\"" {  } { { "../cpu/spm/spm.v" "spm" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\"" {  } { { "../cpu/cpu_top/spm/dual_port_ram.v" "altsyncram_component" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\"" {  } { { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861592 ""}  } { { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598253861592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mlg2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mlg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mlg2 " "Found entity 1: altsyncram_mlg2" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253861634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253861634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mlg2 cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated " "Elaborating entity \"altsyncram_mlg2\" for hierarchy \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exu_top cpu_top:cpu_top_0\|exu_top:exu_top_0 " "Elaborating entity \"exu_top\" for hierarchy \"cpu_top:cpu_top_0\|exu_top:exu_top_0\"" {  } { { "../cpu/cpu_top/cpu_top.v" "exu_top_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_reg cpu_top:cpu_top_0\|exu_top:exu_top_0\|ex_reg:ex_reg_0 " "Elaborating entity \"ex_reg\" for hierarchy \"cpu_top:cpu_top_0\|exu_top:exu_top_0\|ex_reg:ex_reg_0\"" {  } { { "../cpu/exu/exu_top/exu_top.v" "ex_reg_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu_top:cpu_top_0\|exu_top:exu_top_0\|alu:alu_0 " "Elaborating entity \"alu\" for hierarchy \"cpu_top:cpu_top_0\|exu_top:exu_top_0\|alu:alu_0\"" {  } { { "../cpu/exu/exu_top/exu_top.v" "alu_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpr cpu_top:cpu_top_0\|gpr:gpr_0 " "Elaborating entity \"gpr\" for hierarchy \"cpu_top:cpu_top_0\|gpr:gpr_0\"" {  } { { "../cpu/cpu_top/cpu_top.v" "gpr_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861699 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i gpr.v(49) " "Verilog HDL Always Construct warning at gpr.v(49): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpu/gpr/gpr.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1598253861706 "|chip_top|cpu_top:cpu_top_0|gpr:gpr_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memu_top cpu_top:cpu_top_0\|memu_top:memu_top_0 " "Elaborating entity \"memu_top\" for hierarchy \"cpu_top:cpu_top_0\|memu_top:memu_top_0\"" {  } { { "../cpu/cpu_top/cpu_top.v" "memu_top_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl cpu_top:cpu_top_0\|memu_top:memu_top_0\|mem_ctrl:mem_ctrl_0 " "Elaborating entity \"mem_ctrl\" for hierarchy \"cpu_top:cpu_top_0\|memu_top:memu_top_0\|mem_ctrl:mem_ctrl_0\"" {  } { { "../cpu/memu/memu_top/memu_top.v" "mem_ctrl_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861807 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mem_ctrl.v(71) " "Verilog HDL Case Statement information at mem_ctrl.v(71): all case item expressions in this case statement are onehot" {  } { { "../cpu/memu/mem_ctrl/mem_ctrl.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598253861807 "|chip_top|cpu_top:cpu_top_0|memu_top:memu_top_0|mem_ctrl:mem_ctrl_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_reg cpu_top:cpu_top_0\|memu_top:memu_top_0\|mem_reg:mem_reg_0 " "Elaborating entity \"mem_reg\" for hierarchy \"cpu_top:cpu_top_0\|memu_top:memu_top_0\|mem_reg:mem_reg_0\"" {  } { { "../cpu/memu/memu_top/memu_top.v" "mem_reg_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ctrl cpu_top:cpu_top_0\|cpu_ctrl:cpu_ctrl_0 " "Elaborating entity \"cpu_ctrl\" for hierarchy \"cpu_top:cpu_top_0\|cpu_ctrl:cpu_ctrl_0\"" {  } { { "../cpu/cpu_top/cpu_top.v" "cpu_ctrl_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_top bus_top:bus_top_0 " "Elaborating entity \"bus_top\" for hierarchy \"bus_top:bus_top_0\"" {  } { { "chip_top.v" "bus_top_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_arbiter bus_top:bus_top_0\|bus_arbiter:bus_arbiter_ " "Elaborating entity \"bus_arbiter\" for hierarchy \"bus_top:bus_top_0\|bus_arbiter:bus_arbiter_\"" {  } { { "../bus/top/bus_top.v" "bus_arbiter_" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_master_mux bus_top:bus_top_0\|bus_master_mux:bus_master_mux_ " "Elaborating entity \"bus_master_mux\" for hierarchy \"bus_top:bus_top_0\|bus_master_mux:bus_master_mux_\"" {  } { { "../bus/top/bus_top.v" "bus_master_mux_" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_slave_mux bus_top:bus_top_0\|bus_slave_mux:bus_slave_mux_ " "Elaborating entity \"bus_slave_mux\" for hierarchy \"bus_top:bus_top_0\|bus_slave_mux:bus_slave_mux_\"" {  } { { "../bus/top/bus_top.v" "bus_slave_mux_" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_addr_dec bus_top:bus_top_0\|bus_addr_dec:bus_addr_dec_ " "Elaborating entity \"bus_addr_dec\" for hierarchy \"bus_top:bus_top_0\|bus_addr_dec:bus_addr_dec_\"" {  } { { "../bus/top/bus_top.v" "bus_addr_dec_" { Text "E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom_0 " "Elaborating entity \"rom\" for hierarchy \"rom:rom_0\"" {  } { { "chip_top.v" "rom_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_rom_1 rom:rom_0\|ip_rom_1:xSoc_rom " "Elaborating entity \"ip_rom_1\" for hierarchy \"rom:rom_0\|ip_rom_1:xSoc_rom\"" {  } { { "../rom/rom.v" "xSoc_rom" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\"" {  } { { "../rom/ip_core/rom/ip_rom_1.v" "altsyncram_component" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\"" {  } { { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253861983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/output.mif " "Parameter \"init_file\" = \"./mif/output.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253861983 ""}  } { { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598253861983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7s91 " "Found entity 1: altsyncram_7s91" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253862024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253862024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7s91 rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated " "Elaborating entity \"altsyncram_7s91\" for hierarchy \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253862025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio gpio:gpio_0 " "Elaborating entity \"gpio\" for hierarchy \"gpio:gpio_0\"" {  } { { "chip_top.v" "gpio_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253862040 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "gpio.v(92) " "Verilog HDL Case Statement warning at gpio.v(92): case item expression covers a value already covered by a previous case item" {  } { { "../gpio/gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 92 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1598253862041 "|chip_top|gpio:gpio_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "gpio.v(87) " "Verilog HDL Case Statement information at gpio.v(87): all case item expressions in this case statement are onehot" {  } { { "../gpio/gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 87 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598253862041 "|chip_top|gpio:gpio_0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "gpio.v(107) " "Verilog HDL Case Statement warning at gpio.v(107): case item expression covers a value already covered by a previous case item" {  } { { "../gpio/gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 107 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1598253862041 "|chip_top|gpio:gpio_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "gpio.v(102) " "Verilog HDL Case Statement information at gpio.v(102): all case item expressions in this case statement are onehot" {  } { { "../gpio/gpio.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v" 102 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598253862041 "|chip_top|gpio:gpio_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer_0 " "Elaborating entity \"timer\" for hierarchy \"timer:timer_0\"" {  } { { "chip_top.v" "timer_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253862059 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[20\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[19\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[18\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[17\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[16\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[25\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 584 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[24\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 562 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[23\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[22\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[21\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[26\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 606 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[27\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[28\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[29\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 672 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[30\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 694 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[15\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[31\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[14\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[13\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[12\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[11\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[15\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 580 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[14\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[0\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[0\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[13\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[12\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[1\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[1\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[11\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[10\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 400 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[10\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[9\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[9\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[8\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[8\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[2\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[2\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[7\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[7\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[6\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[6\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[5\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[5\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[4\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 184 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[4\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[3\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[3\] " "Synthesized away node \"rom:rom_0\|ip_rom_1:xSoc_rom\|altsyncram:altsyncram_component\|altsyncram_7s91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_7s91.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rom/ip_core/rom/ip_rom_1.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v" 81 0 0 } } { "../rom/rom.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v" 35 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 180 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|rom:rom_0|ip_rom_1:xSoc_rom|altsyncram:altsyncram_component|altsyncram_7s91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[27\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 1012 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[26\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 976 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[25\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[24\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 904 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[23\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 868 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[22\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 832 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[21\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 796 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[20\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 760 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[19\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 724 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[18\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 688 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[17\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 652 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[16\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 616 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[30\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 1120 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[29\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 1084 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[28\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 1048 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[31\] " "Synthesized away node \"cpu_top:cpu_top_0\|spm:spm_0\|dual_port_ram:spm\|altsyncram:altsyncram_component\|altsyncram_mlg2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_mlg2.tdf" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf" 1156 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpu/cpu_top/spm/dual_port_ram.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v" 97 0 0 } } { "../cpu/spm/spm.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v" 85 0 0 } } { "../cpu/cpu_top/cpu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v" 266 0 0 } } { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253865851 "|chip_top|cpu_top:cpu_top_0|spm:spm_0|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_mlg2:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1598253865851 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1598253865851 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1598253865990 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1753 " "1753 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1598253866025 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/code/xSoc/chip_top/chip/chip_top/output_files/chip_top.map.smsg " "Generated suppressed messages file E:/FPGA/code/xSoc/chip_top/chip/chip_top/output_files/chip_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253866088 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598253866202 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253866202 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253866272 "|chip_top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253866272 "|chip_top|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_ " "No output dependent on input pin \"clk_\"" {  } { { "chip_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253866272 "|chip_top|clk_"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1598253866272 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598253866272 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598253866272 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598253866272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598253866310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 24 15:24:26 2020 " "Processing ended: Mon Aug 24 15:24:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598253866310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598253866310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598253866310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253866310 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1598253867352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598253867357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 24 15:24:27 2020 " "Processing started: Mon Aug 24 15:24:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598253867357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1598253867357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off chip_top -c chip_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off chip_top -c chip_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1598253867357 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1598253867429 ""}
{ "Info" "0" "" "Project  = chip_top" {  } {  } 0 0 "Project  = chip_top" 0 0 "Fitter" 0 0 1598253867429 ""}
{ "Info" "0" "" "Revision = chip_top" {  } {  } 0 0 "Revision = chip_top" 0 0 "Fitter" 0 0 1598253867429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1598253867489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1598253867489 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "chip_top EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"chip_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1598253867505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1598253867549 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1598253867549 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1598253867647 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598253867763 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598253867763 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598253867763 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598253867763 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598253867763 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1598253867763 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/chip_top/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598253867764 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/chip_top/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598253867764 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/chip_top/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598253867764 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/chip_top/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598253867764 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus_prime/app/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/chip_top/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598253867764 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1598253867764 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1598253867765 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1598253867995 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "chip_top.sdc " "Synopsys Design Constraints File file not found: 'chip_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1598253868068 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1598253868068 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1598253868069 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1598253868069 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1598253868069 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1598253868069 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1598253868069 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1598253868070 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1598253868071 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1598253868071 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1598253868071 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1598253868071 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1598253868071 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1598253868071 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1598253868071 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1598253868071 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1598253868071 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1598253868071 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 2.5V 3 16 0 " "Number of I/O pins in group: 19 (unused VREF, 2.5V VCCIO, 3 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1598253868073 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1598253868073 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1598253868073 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1598253868073 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 47 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1598253868073 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1598253868073 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1598253868073 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 45 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1598253868073 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1598253868073 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1598253868073 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1598253868073 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1598253868073 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1598253868073 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598253868085 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1598253868090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1598253868458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598253868477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1598253868487 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1598253868572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598253868572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1598253868722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "E:/FPGA/code/xSoc/chip_top/chip/chip_top/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 12 { 0 ""} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1598253869089 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1598253869089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1598253869120 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1598253869120 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1598253869120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598253869123 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1598253869222 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1598253869226 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1598253869330 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1598253869330 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1598253869454 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598253869718 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/code/xSoc/chip_top/chip/chip_top/output_files/chip_top.fit.smsg " "Generated suppressed messages file E:/FPGA/code/xSoc/chip_top/chip/chip_top/output_files/chip_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1598253869929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5653 " "Peak virtual memory: 5653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598253870296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 24 15:24:30 2020 " "Processing ended: Mon Aug 24 15:24:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598253870296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598253870296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598253870296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1598253870296 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1598253871204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598253871209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 24 15:24:31 2020 " "Processing started: Mon Aug 24 15:24:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598253871209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1598253871209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off chip_top -c chip_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off chip_top -c chip_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1598253871209 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1598253871409 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1598253871740 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1598253871775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598253871949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 24 15:24:31 2020 " "Processing ended: Mon Aug 24 15:24:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598253871949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598253871949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598253871949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1598253871949 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1598253872550 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1598253872973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598253872978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 24 15:24:32 2020 " "Processing started: Mon Aug 24 15:24:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598253872978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253872978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta chip_top -c chip_top " "Command: quartus_sta chip_top -c chip_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253872978 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1598253873051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873226 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873266 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "chip_top.sdc " "Synopsys Design Constraints File file not found: 'chip_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873413 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873413 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873413 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873414 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873414 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873414 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1598253873414 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873419 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1598253873420 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873421 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873466 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873468 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873501 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873503 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1598253873506 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873521 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873659 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873706 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873706 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873706 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873706 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873708 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873711 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873712 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873716 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873720 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1598253873723 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873815 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873815 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873815 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873815 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873820 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873824 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873825 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253873864 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253874163 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253874163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598253874212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 24 15:24:34 2020 " "Processing ended: Mon Aug 24 15:24:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598253874212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598253874212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598253874212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253874212 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598253875117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598253875122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 24 15:24:35 2020 " "Processing started: Mon Aug 24 15:24:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598253875122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1598253875122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off chip_top -c chip_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off chip_top -c chip_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1598253875122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1598253875446 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "chip_top_8_1200mv_85c_slow.vo E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim/ simulation " "Generated file chip_top_8_1200mv_85c_slow.vo in folder \"E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1598253875536 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "chip_top_8_1200mv_0c_slow.vo E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim/ simulation " "Generated file chip_top_8_1200mv_0c_slow.vo in folder \"E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1598253875560 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "chip_top_min_1200mv_0c_fast.vo E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim/ simulation " "Generated file chip_top_min_1200mv_0c_fast.vo in folder \"E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1598253875584 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "chip_top.vo E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim/ simulation " "Generated file chip_top.vo in folder \"E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1598253875608 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "chip_top_8_1200mv_85c_v_slow.sdo E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim/ simulation " "Generated file chip_top_8_1200mv_85c_v_slow.sdo in folder \"E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1598253875622 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "chip_top_8_1200mv_0c_v_slow.sdo E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim/ simulation " "Generated file chip_top_8_1200mv_0c_v_slow.sdo in folder \"E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1598253875637 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "chip_top_min_1200mv_0c_v_fast.sdo E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim/ simulation " "Generated file chip_top_min_1200mv_0c_v_fast.sdo in folder \"E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1598253875652 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "chip_top_v.sdo E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim/ simulation " "Generated file chip_top_v.sdo in folder \"E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1598253875663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598253875720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 24 15:24:35 2020 " "Processing ended: Mon Aug 24 15:24:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598253875720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598253875720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598253875720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1598253875720 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 87 s " "Quartus Prime Full Compilation was successful. 0 errors, 87 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1598253876330 ""}
