# Reading D:/Software/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do task3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Software/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/au2019/EE\ 371/lab2/lab2_task3 {C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/lab2_task3/ram32x4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:13 on Oct 15,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/lab2_task3" C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/lab2_task3/ram32x4.sv 
# -- Compiling module ram32x4
# -- Compiling module ram32x4_testbench
# 
# Top level modules:
# 	ram32x4_testbench
# End time: 10:13:14 on Oct 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/au2019/EE\ 371/lab2/lab2_task3 {C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/lab2_task3/seg7.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:14 on Oct 15,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/lab2_task3" C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/lab2_task3/seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 10:13:14 on Oct 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/au2019/EE\ 371/lab2/lab2_task3 {C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/lab2_task3/display.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:14 on Oct 15,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/lab2_task3" C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/lab2_task3/display.sv 
# -- Compiling module display
# -- Compiling module display_testbench
# 
# Top level modules:
# 	display_testbench
# End time: 10:13:14 on Oct 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/au2019/EE\ 371/lab2/lab2_task3 {C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/lab2_task3/address_display.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:14 on Oct 15,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/lab2_task3" C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/lab2_task3/address_display.sv 
# -- Compiling module address_display
# 
# Top level modules:
# 	address_display
# End time: 10:13:14 on Oct 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/au2019/EE\ 371/lab2/lab2_task3 {C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/lab2_task3/task3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:14 on Oct 15,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/lab2_task3" C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/lab2_task3/task3.sv 
# -- Compiling module task3
# -- Compiling module task3_testbench
# 
# Top level modules:
# 	task3_testbench
# End time: 10:13:14 on Oct 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.task3_testbench
# vsim work.task3_testbench 
# Start time: 10:13:17 on Oct 15,2019
# Loading sv_std.std
# Loading work.task3_testbench
# Loading work.task3
# Loading work.ram32x4
# Loading work.display
# Loading work.address_display
# Loading work.seg7
add wave -position end  sim:/task3_testbench/SW
add wave -position end  sim:/task3_testbench/HEX0
add wave -position end  sim:/task3_testbench/HEX2
add wave -position end  sim:/task3_testbench/HEX4
add wave -position end  sim:/task3_testbench/HEX5
add wave -position end  sim:/task3_testbench/clk
run -all
# ** Note: $stop    : C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/lab2_task3/task3.sv(34)
#    Time: 750 ps  Iteration: 1  Instance: /task3_testbench
# Break in Module task3_testbench at C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab2/lab2_task3/task3.sv line 34
# End time: 10:14:46 on Oct 15,2019, Elapsed time: 0:01:29
# Errors: 0, Warnings: 0
