# run src.py in order to generate rtl layer verilog code