#exp_trim.v.jl - implements trimming of expanded values

const exp_padding = Dict(:add => 1, :mul => 2)

doc"""
  exp_trim(sign::SingleWire, exp_untrimmed::Wire, frc_untrimmed::Wire, bits::Integer, pad::Integer, guardshift::Symbol = Symbol(""))

  takes a (potentially negative) untrimmed exponent value.  This value should be
  padded with at least 1 bit.  The result will be a fused exp-frac value that
  is appropriately trimmed down.  frc_untrimmed should have both guard and
  summary bits appended.

  for addition       (mode :add), padding: 1 bit
  for multiplication (mode :mul), padding: 2 bits
"""
@verilog function exp_trim(sign::SingleWire, exp_untrimmed::Wire, frc_untrimmed::Wire, bits::Integer, mode::Symbol)
  @assert ispow2(bits)
  @suffix               "$(bits)bit_$(mode)"

  @input exp_untrimmed  range(regime_bits(bits) + exp_padding[mode])
  @input frc_untrimmed  range(bits - 1)

  #create some invariant values.
  upper_limit_value = max_biased_exp(bits)
  expbits = regime_bits(bits)
  frcbits = bits - 1
  pad = exp_padding[mode]

  #store these as "constant wires" (for now.  When we have ES, then these will
  #not necessarily be constant anymore).
  positive_limit_exp = Wire(upper_limit_value, expbits + pad)
  negative_limit_exp = Wire(upper_limit_value - 1, expbits + pad)

  #check to see if we have a value that's too low.  Underflow is triggered if
  #the biased exponent is negative (msb[exp_untrimmed])  It can also be triggered
  #if the biased exponent is zero and the sign is positive.
  underflowed = exp_untrimmed[msb] | (~sign & (~|(exp_untrimmed)))

  #check to see if we have a value that's too high.  Firstly, the top bit has to
  #be zero, so that we know it's not negative.  Then, compare against the stored
  #wire constants depending on the sign.
  overflowed = ((~exp_untrimmed[msb]) & (~sign) & (exp_untrimmed > positive_limit_exp)) |
               ((~exp_untrimmed[msb]) & (sign)  & (exp_untrimmed > negative_limit_exp))

  #create a wire constant which is the clipping value.
  clipping_value = Wire(expbits)
  #fill the top bits with either the top bits of upper_limit_value or zeros.
  clipping_value[msb:1v] = Wire(upper_limit_value >> 1, expbits - 1) & ((expbits - 1) * overflowed)
  clipping_value[0] = ~sign

  #the exponent should be clipped if either overflow or underflow has happened.
  do_exp_clipping = underflowed | overflowed

  #nuke the exponent and replace with the clipping value, if relevant.
  exp_trimmed = exp_untrimmed[range(expbits)] & ((expbits) * ~do_exp_clipping) |
                clipping_value                & ((expbits) * do_exp_clipping)

  #What to do with the fraction?  If we're underflowing, set to zero IF it's
  #positive.  set to one, if it's negative.  If we're overflowing, set to ones
  #if it's positive, otherwise set to zeros.

  #for set to zero:
  # overflowed  underflowed   sign   result
  #     T            T         T       D
  #     T            T         F       D
  #     T            F         T       F
  #     T            F         F       T
  #     F            T         T       T
  #     F            T         F       F
  #     F            F         T       T
  #     F            F         F       T
  #boolean formula:  ~(o | u) | (o ^ s)

  #for set to one:
  # overflowed  underflowed   sign   result
  #     T            T         T       D
  #     T            T         F       D
  #     T            F         T       F
  #     T            F         F       T
  #     F            T         T       T
  #     F            T         F       F
  #     F            F         T       F
  #     F            F         F       F
  #boolean formula:  (o | u) & (o ^ s)

  frc_trimmed = (frc_untrimmed[range(frcbits)] &
                  (frcbits * (~(overflowed | underflowed) | (overflowed ^ sign)))) |
                  (frcbits * ( (overflowed | underflowed) & (overflowed ^ sign)))

  gs_bits = frc_trimmed[1:0v]
  frc_out = frc_trimmed[msb:2v]

  exp_trimmed, frc_out, gs_bits
end
