digraph "CFG for '_Z7__add__PiS_' function" {
	label="CFG for '_Z7__add__PiS_' function";

	Node0x4b9f460 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %6 = bitcast i8 addrspace(4)* %5 to i16 addrspace(4)*\l  %7 = load i16, i16 addrspace(4)* %6, align 4, !range !4, !invariant.load !5\l  %8 = zext i16 %7 to i32\l  %9 = mul i32 %3, %8\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %11 = add i32 %9, %10\l  %12 = load i32, i32 addrspace(1)* %1, align 4, !tbaa !7, !amdgpu.noclobber !5\l  %13 = icmp sgt i32 %11, %12\l  br i1 %13, label %40, label %14\l|{<s0>T|<s1>F}}"];
	Node0x4b9f460:s0 -> Node0x4ba1be0;
	Node0x4b9f460:s1 -> Node0x4ba1c70;
	Node0x4ba1c70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%14:\l14:                                               \l  %15 = load i32, i32 addrspace(1)* %0, align 4, !tbaa !7, !amdgpu.noclobber !5\l  %16 = sext i32 %12 to i64\l  %17 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %16\l  store i32 %15, i32 addrspace(1)* %17, align 4, !tbaa !7\l  %18 = load i32, i32 addrspace(1)* %0, align 4, !tbaa !7\l  %19 = load i32, i32 addrspace(1)* %1, align 4, !tbaa !7\l  %20 = add nsw i32 %19, 1\l  %21 = sext i32 %20 to i64\l  %22 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %21\l  store i32 %18, i32 addrspace(1)* %22, align 4, !tbaa !7\l  %23 = add nsw i32 %11, 1\l  %24 = load i32, i32 addrspace(1)* %1, align 4, !tbaa !7\l  %25 = srem i32 %23, %24\l  %26 = icmp slt i32 %11, 1\l  %27 = select i1 %26, i32 %24, i32 %11\l  %28 = add nsw i32 %27, -1\l  %29 = sext i32 %11 to i64\l  %30 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %29\l  %31 = load i32, i32 addrspace(1)* %30, align 4, !tbaa !7\l  %32 = sext i32 %25 to i64\l  %33 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %32\l  %34 = load i32, i32 addrspace(1)* %33, align 4, !tbaa !7\l  %35 = add nsw i32 %34, %31\l  %36 = sext i32 %28 to i64\l  %37 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %36\l  %38 = load i32, i32 addrspace(1)* %37, align 4, !tbaa !7\l  %39 = add nsw i32 %35, %38\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  store i32 %39, i32 addrspace(1)* %30, align 4, !tbaa !7\l  br label %40\l}"];
	Node0x4ba1c70 -> Node0x4ba1be0;
	Node0x4ba1be0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%40:\l40:                                               \l  ret void\l}"];
}
