Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 18 08:17:10 2024
| Host         : DESKTOP-07OEL5G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Risc5CPU_control_sets_placed.rpt
| Design       : Risc5CPU
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             185 |           82 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             146 |           53 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             100 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+----------------------+---------------------------------+------------------+----------------+--------------+
|             Clock Signal            |     Enable Signal    |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+----------------------+---------------------------------+------------------+----------------+--------------+
|  ID_1/Decode0/ALUCode_reg[1]/G0     |                      |                                 |                1 |              1 |         1.00 |
|  IF_ID_1/Instruction_id_reg[5]_0    |                      | IF_ID_1/Instruction_id_reg[4]_0 |                1 |              3 |         3.00 |
|  IF_ID_1/Instruction_id_reg[2]_0[0] |                      |                                 |                7 |             17 |         2.43 |
|  IF_ID_1/E[0]                       |                      |                                 |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG                      | ID_EX_1/E[0]         | reset_IBUF                      |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                      | ID_EX_1/E[0]         | IF_ID_1/reset00_out             |               28 |             68 |         2.43 |
|  clk_IBUF_BUFG                      | MEM_WB_1/RegWrite_wb |                                 |               11 |             88 |         8.00 |
|  clk_IBUF_BUFG                      |                      |                                 |               66 |            143 |         2.17 |
|  clk_IBUF_BUFG                      |                      | ID_EX_1/reset0                  |               52 |            143 |         2.75 |
+-------------------------------------+----------------------+---------------------------------+------------------+----------------+--------------+


