{
    "eid": "2-s2.0-85042184708",
    "title": "Formal Modeling for Persistence Checking of Signal Transition Graph Specification with Promela",
    "cover-date": "2017-01-01",
    "subject-areas": [],
    "keywords": [
        "Formal verification",
        "Model checking",
        "Promela",
        "Signal Transition Graph",
        "SPIN"
    ],
    "authors": [
        "Kanut Boonroeangkaow"
    ],
    "citedby-count": 3,
    "ref-count": 8,
    "ref-list": [
        "Synthesis of Self-Timed VLSI Circuits from Graph-Theoretic Specifications",
        "A Case for Using Signal Transition Graphs for Analysing and Refining Genetic Networks",
        "Signal persistence checking of asynchronous system implementation using SPIN",
        "Synthesis of Asynchronous VLSI Circuits from Signal Transition Graph Specifications",
        "Principles of Model Checking",
        "Principles of the spin model checker",
        "Principles of The Spin Model Checker",
        "On the verification of business processes by model checking techniques"
    ],
    "affiliation": {
        "affiliation-city": "Bangkok",
        "affilname": "Chulalongkorn University",
        "affiliation-country": "Thailand"
    },
    "funding": []
}