Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Aug  8 16:40:30 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file kernel_seidel_2d_timing_summary_routed.rpt -pb kernel_seidel_2d_timing_summary_routed.pb -rpx kernel_seidel_2d_timing_summary_routed.rpx -warn_on_violation
| Design       : kernel_seidel_2d
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 110 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.542        0.000                      0                 2781        0.093        0.000                      0                 2781        4.220        0.000                       0                  2142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.542        0.000                      0                 2781        0.093        0.000                      0                 2781        4.220        0.000                       0                  2142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.542ns  (required time - arrival time)
  Source:                 kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.473ns  (logic 4.322ns (51.007%)  route 4.151ns (48.993%))
  Logic Levels:           42  (CARRY4=42)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.672     0.672    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X23Y108        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y108        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          1.949     2.890    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[53][0]
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.350     3.240 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.240    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.300 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.300    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.360 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     3.361    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.421 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.421    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.481 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.481    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.541 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.541    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.601 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.601    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.661 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.661    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.721 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.721    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.781 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.781    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.841 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.841    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.901 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.901    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.961 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     4.173 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.147     5.320    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/A[0]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.468     5.788 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.788    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.846 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.846    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.904 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.904    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.962 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     5.963    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.021 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.021    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.079 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.079    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.137 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.137    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.195 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.195    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.253 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.253    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.311 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.311    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.369 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.369    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.427 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.427    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.485 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.485    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.698 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.053     7.751    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.462     8.213 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.213    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.273 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.273    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.333 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.333    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.393 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.393    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.453 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.453    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.513 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.513    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.573 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.573    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.633 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.633    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.693 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.693    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.753 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.753    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.813 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.813    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.873 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.873    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.933 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.933    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     9.145 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.145    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[53]
    SLICE_X42Y108        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.638    10.638    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X42Y108        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X42Y108        FDRE (Setup_fdre_C_D)        0.084    10.687    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
  -------------------------------------------------------------------
                         required time                         10.687    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.413ns  (logic 4.262ns (50.658%)  route 4.151ns (49.342%))
  Logic Levels:           41  (CARRY4=41)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.672     0.672    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X23Y108        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y108        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          1.949     2.890    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[53][0]
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.350     3.240 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.240    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.300 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.300    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.360 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     3.361    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.421 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.421    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.481 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.481    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.541 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.541    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.601 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.601    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.661 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.661    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.721 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.721    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.781 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.781    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.841 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.841    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.901 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.901    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.961 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     4.173 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.147     5.320    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/A[0]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.468     5.788 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.788    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.846 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.846    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.904 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.904    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.962 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     5.963    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.021 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.021    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.079 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.079    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.137 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.137    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.195 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.195    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.253 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.253    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.311 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.311    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.369 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.369    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.427 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.427    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.485 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.485    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.698 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.053     7.751    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.462     8.213 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.213    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.273 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.273    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.333 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.333    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.393 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.393    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.453 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.453    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.513 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.513    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.573 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.573    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.633 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.633    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.693 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.693    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.753 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.753    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.813 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.813    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.873 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.873    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     9.085 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.085    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[49]
    SLICE_X42Y107        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.638    10.638    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X42Y107        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X42Y107        FDRE (Setup_fdre_C_D)        0.084    10.687    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]
  -------------------------------------------------------------------
                         required time                         10.687    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.405ns  (logic 4.320ns (51.399%)  route 4.085ns (48.601%))
  Logic Levels:           42  (CARRY4=42)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.672     0.672    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X4Y106         FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          1.369     2.310    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[53][0]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.350     2.660 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.660    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.720 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.720    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.780 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.780    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.840 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.840    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.900 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.900    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.960 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.960    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.020 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.020    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.080 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.080    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.140 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     3.141    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.201 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.201    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.261 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.261    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.321 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.321    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.381 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.381    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     3.593 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.435     5.028    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/A[1]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.479     5.507 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.507    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.565 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.565    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.623 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.623    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.681 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.681    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.739 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.739    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.797 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.797    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.855 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.855    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.913 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.913    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.971 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.971    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.029 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.029    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.087 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     6.088    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.146 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.146    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.204 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.204    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.417 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.278     7.695    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.449     8.144 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.144    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.204 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.204    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.264 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.264    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.324 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.324    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.384 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.384    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.444 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.444    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.504 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.504    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.564 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.564    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.624 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.625    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.685 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.685    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.745 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.745    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.805 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.805    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.865 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.865    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     9.077 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.077    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[53]
    SLICE_X8Y104         FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.638    10.638    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X8Y104         FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X8Y104         FDRE (Setup_fdre_C_D)        0.084    10.687    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
  -------------------------------------------------------------------
                         required time                         10.687    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.396ns  (logic 4.245ns (50.558%)  route 4.151ns (49.442%))
  Logic Levels:           42  (CARRY4=42)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.672     0.672    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X23Y108        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y108        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          1.949     2.890    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[53][0]
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.350     3.240 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.240    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.300 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.300    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.360 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     3.361    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.421 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.421    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.481 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.481    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.541 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.541    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.601 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.601    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.661 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.661    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.721 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.721    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.781 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.781    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.841 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.841    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.901 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.901    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.961 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     4.173 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.147     5.320    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/A[0]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.468     5.788 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.788    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.846 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.846    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.904 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.904    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.962 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     5.963    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.021 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.021    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.079 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.079    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.137 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.137    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.195 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.195    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.253 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.253    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.311 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.311    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.369 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.369    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.427 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.427    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.485 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.485    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.698 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.053     7.751    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.462     8.213 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.213    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.273 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.273    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.333 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.333    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.393 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.393    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.453 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.453    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.513 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.513    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.573 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.573    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.633 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.633    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.693 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.693    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.753 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.753    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.813 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.813    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.873 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.873    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.933 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.933    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     9.068 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.068    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[52]
    SLICE_X42Y108        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.638    10.638    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X42Y108        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X42Y108        FDRE (Setup_fdre_C_D)        0.084    10.687    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]
  -------------------------------------------------------------------
                         required time                         10.687    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 4.231ns (50.476%)  route 4.151ns (49.524%))
  Logic Levels:           41  (CARRY4=41)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.672     0.672    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X23Y108        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y108        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          1.949     2.890    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[53][0]
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.350     3.240 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.240    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.300 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.300    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.360 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     3.361    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.421 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.421    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.481 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.481    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.541 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.541    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.601 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.601    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.661 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.661    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.721 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.721    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.781 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.781    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.841 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.841    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.901 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.901    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.961 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     4.173 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.147     5.320    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/A[0]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.468     5.788 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.788    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.846 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.846    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.904 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.904    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.962 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     5.963    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.021 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.021    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.079 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.079    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.137 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.137    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.195 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.195    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.253 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.253    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.311 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.311    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.369 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.369    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.427 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.427    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.485 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.485    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.698 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.053     7.751    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.462     8.213 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.213    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.273 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.273    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.333 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.333    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.393 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.393    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.453 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.453    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.513 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.513    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.573 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.573    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.633 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.633    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.693 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.693    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.753 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.753    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.813 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.813    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.873 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.873    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     9.054 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.054    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[51]
    SLICE_X42Y107        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.638    10.638    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X42Y107        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X42Y107        FDRE (Setup_fdre_C_D)        0.084    10.687    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]
  -------------------------------------------------------------------
                         required time                         10.687    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.353ns  (logic 4.202ns (50.304%)  route 4.151ns (49.696%))
  Logic Levels:           40  (CARRY4=40)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.672     0.672    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X23Y108        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y108        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          1.949     2.890    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[53][0]
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.350     3.240 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.240    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.300 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.300    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.360 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     3.361    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.421 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.421    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.481 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.481    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.541 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.541    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.601 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.601    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.661 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.661    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.721 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.721    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.781 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.781    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.841 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.841    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.901 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.901    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.961 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     4.173 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.147     5.320    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/A[0]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.468     5.788 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.788    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.846 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.846    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.904 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.904    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.962 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     5.963    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.021 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.021    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.079 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.079    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.137 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.137    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.195 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.195    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.253 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.253    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.311 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.311    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.369 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.369    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.427 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.427    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.485 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.485    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.698 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.053     7.751    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.462     8.213 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.213    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.273 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.273    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.333 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.333    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.393 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.393    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.453 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.453    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.513 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.513    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.573 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.573    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.633 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.633    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.693 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.693    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.753 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.753    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.813 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.813    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     9.025 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.025    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[45]
    SLICE_X42Y106        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.638    10.638    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X42Y106        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X42Y106        FDRE (Setup_fdre_C_D)        0.084    10.687    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]
  -------------------------------------------------------------------
                         required time                         10.687    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 4.260ns (51.050%)  route 4.085ns (48.950%))
  Logic Levels:           41  (CARRY4=41)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.672     0.672    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X4Y106         FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          1.369     2.310    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[53][0]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.350     2.660 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.660    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.720 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.720    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.780 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.780    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.840 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.840    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.900 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.900    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.960 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.960    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.020 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.020    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.080 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.080    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.140 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     3.141    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.201 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.201    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.261 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.261    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.321 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.321    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.381 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.381    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     3.593 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.435     5.028    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/A[1]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.479     5.507 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.507    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.565 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.565    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.623 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.623    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.681 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.681    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.739 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.739    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.797 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.797    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.855 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.855    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.913 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.913    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.971 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.971    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.029 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.029    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.087 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     6.088    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.146 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.146    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.204 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.204    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.417 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.278     7.695    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.449     8.144 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.144    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.204 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.204    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.264 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.264    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.324 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.324    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.384 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.384    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.444 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.444    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.504 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.504    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.564 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.564    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.624 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.625    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.685 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.685    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.745 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.745    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.805 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.805    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     9.017 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.017    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[49]
    SLICE_X8Y103         FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.638    10.638    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X8Y103         FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X8Y103         FDRE (Setup_fdre_C_D)        0.084    10.687    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]
  -------------------------------------------------------------------
                         required time                         10.687    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 4.187ns (50.214%)  route 4.151ns (49.786%))
  Logic Levels:           41  (CARRY4=41)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.672     0.672    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X23Y108        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y108        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          1.949     2.890    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[53][0]
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.350     3.240 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.240    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.300 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.300    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.360 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     3.361    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.421 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.421    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.481 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.481    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.541 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.541    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.601 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.601    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.661 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.661    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.721 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.721    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.781 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.781    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.841 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.841    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.901 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.901    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.961 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     4.173 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.147     5.320    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/A[0]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.468     5.788 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.788    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.846 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.846    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.904 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.904    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.962 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     5.963    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.021 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.021    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.079 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.079    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.137 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.137    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.195 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.195    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.253 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.253    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.311 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.311    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.369 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.369    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.427 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.427    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.485 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.485    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.698 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.053     7.751    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.462     8.213 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.213    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.273 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.273    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.333 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.333    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.393 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.393    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.453 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.453    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.513 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.513    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.573 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.573    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.633 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.633    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.693 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.693    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.753 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.753    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.813 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.813    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.873 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.873    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     9.010 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000     9.010    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[50]
    SLICE_X42Y107        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.638    10.638    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X42Y107        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X42Y107        FDRE (Setup_fdre_C_D)        0.084    10.687    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]
  -------------------------------------------------------------------
                         required time                         10.687    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.336ns  (logic 4.185ns (50.202%)  route 4.151ns (49.798%))
  Logic Levels:           41  (CARRY4=41)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.672     0.672    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X23Y108        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y108        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          1.949     2.890    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[53][0]
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.350     3.240 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.240    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.300 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.300    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.360 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     3.361    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.421 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.421    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.481 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.481    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.541 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.541    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.601 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.601    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.661 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.661    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.721 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.721    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.781 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.781    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.841 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.841    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.901 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.901    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.961 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     4.173 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.147     5.320    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/A[0]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.468     5.788 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.788    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.846 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.846    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.904 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.904    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.962 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     5.963    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.021 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.021    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.079 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.079    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.137 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.137    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.195 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.195    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.253 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.253    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.311 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.311    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.369 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.369    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.427 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.427    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.485 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.485    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.698 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.053     7.751    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.462     8.213 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.213    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.273 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.273    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.333 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.333    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.393 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.393    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.453 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.453    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.513 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.513    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.573 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.573    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.633 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.633    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.693 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.693    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.753 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.753    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.813 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.813    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.873 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.873    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     9.008 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.008    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[48]
    SLICE_X42Y107        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.638    10.638    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X42Y107        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X42Y107        FDRE (Setup_fdre_C_D)        0.084    10.687    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]
  -------------------------------------------------------------------
                         required time                         10.687    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.328ns  (logic 4.243ns (50.950%)  route 4.085ns (49.050%))
  Logic Levels:           42  (CARRY4=42)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.672     0.672    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X4Y106         FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          1.369     2.310    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[53][0]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.350     2.660 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.660    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.720 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.720    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.780 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.780    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.840 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.840    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.900 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.900    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.960 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.960    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.020 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.020    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.080 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.080    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.140 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     3.141    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.201 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.201    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.261 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.261    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.321 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.321    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.381 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.381    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     3.593 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.435     5.028    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/A[1]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.479     5.507 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.507    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.565 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.565    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.623 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.623    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.681 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.681    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.739 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.739    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.797 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.797    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.855 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.855    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.913 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.913    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.971 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.971    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.029 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.029    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.087 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     6.088    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.146 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.146    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.204 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.204    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.417 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.278     7.695    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.449     8.144 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.144    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.204 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.204    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.264 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.264    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.324 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.324    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.384 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.384    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.444 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.444    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.504 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.504    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.564 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.564    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.624 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.625    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.685 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.685    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.745 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.745    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.805 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.805    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.865 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.865    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X8Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     9.000 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.000    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[52]
    SLICE_X8Y104         FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.638    10.638    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X8Y104         FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X8Y104         FDRE (Setup_fdre_C_D)        0.084    10.687    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]
  -------------------------------------------------------------------
                         required time                         10.687    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  1.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.529%)  route 0.106ns (51.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.283     0.283    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclk
    SLICE_X15Y111        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.106     0.489    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/first_q[1]
    SLICE_X18Y111        SRL16E                                       r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.298     0.298    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclk
    SLICE_X18Y111        SRL16E                                       r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_srl16/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X18Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.396    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_srl16
  -------------------------------------------------------------------
                         required time                         -0.396    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.529%)  route 0.106ns (51.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.283     0.283    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclk
    SLICE_X15Y111        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.106     0.489    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/first_q[0]
    SLICE_X18Y111        SRL16E                                       r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.298     0.298    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclk
    SLICE_X18Y111        SRL16E                                       r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][0]_srl16/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X18Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.390    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][0]_srl16
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 A_load_1_reg_405_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_seidel_2d_bkb_U1/din1_buf1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.529%)  route 0.081ns (38.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.283     0.283    ap_clk
    SLICE_X15Y88         FDRE                                         r  A_load_1_reg_405_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  A_load_1_reg_405_reg[0]/Q
                         net (fo=1, routed)           0.081     0.465    kernel_seidel_2d_bkb_U1/A_load_1_reg_405_reg[63][0]
    SLICE_X14Y88         LUT3 (Prop_lut3_I2_O)        0.030     0.495 r  kernel_seidel_2d_bkb_U1/din1_buf1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.495    kernel_seidel_2d_bkb_U1/din1[0]
    SLICE_X14Y88         FDRE                                         r  kernel_seidel_2d_bkb_U1/din1_buf1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.298     0.298    kernel_seidel_2d_bkb_U1/ap_clk
    SLICE_X14Y88         FDRE                                         r  kernel_seidel_2d_bkb_U1/din1_buf1_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y88         FDRE (Hold_fdre_C_D)         0.096     0.394    kernel_seidel_2d_bkb_U1/din1_buf1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 reg_160_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_seidel_2d_bkb_U1/din1_buf1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.529%)  route 0.081ns (38.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.283     0.283    ap_clk
    SLICE_X17Y88         FDRE                                         r  reg_160_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y88         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  reg_160_reg[10]/Q
                         net (fo=2, routed)           0.081     0.465    kernel_seidel_2d_bkb_U1/Q[10]
    SLICE_X16Y88         LUT3 (Prop_lut3_I0_O)        0.030     0.495 r  kernel_seidel_2d_bkb_U1/din1_buf1[10]_i_1/O
                         net (fo=1, routed)           0.000     0.495    kernel_seidel_2d_bkb_U1/din1[10]
    SLICE_X16Y88         FDRE                                         r  kernel_seidel_2d_bkb_U1/din1_buf1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.298     0.298    kernel_seidel_2d_bkb_U1/ap_clk
    SLICE_X16Y88         FDRE                                         r  kernel_seidel_2d_bkb_U1/din1_buf1_reg[10]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y88         FDRE (Hold_fdre_C_D)         0.096     0.394    kernel_seidel_2d_bkb_U1/din1_buf1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 A_load_1_reg_405_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_seidel_2d_bkb_U1/din1_buf1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.529%)  route 0.081ns (38.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.283     0.283    ap_clk
    SLICE_X21Y89         FDRE                                         r  A_load_1_reg_405_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y89         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  A_load_1_reg_405_reg[11]/Q
                         net (fo=1, routed)           0.081     0.465    kernel_seidel_2d_bkb_U1/A_load_1_reg_405_reg[63][11]
    SLICE_X20Y89         LUT3 (Prop_lut3_I2_O)        0.030     0.495 r  kernel_seidel_2d_bkb_U1/din1_buf1[11]_i_1/O
                         net (fo=1, routed)           0.000     0.495    kernel_seidel_2d_bkb_U1/din1[11]
    SLICE_X20Y89         FDRE                                         r  kernel_seidel_2d_bkb_U1/din1_buf1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.298     0.298    kernel_seidel_2d_bkb_U1/ap_clk
    SLICE_X20Y89         FDRE                                         r  kernel_seidel_2d_bkb_U1/din1_buf1_reg[11]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y89         FDRE (Hold_fdre_C_D)         0.096     0.394    kernel_seidel_2d_bkb_U1/din1_buf1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 A_load_1_reg_405_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_seidel_2d_bkb_U1/din1_buf1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.529%)  route 0.081ns (38.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.283     0.283    ap_clk
    SLICE_X19Y90         FDRE                                         r  A_load_1_reg_405_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y90         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  A_load_1_reg_405_reg[12]/Q
                         net (fo=1, routed)           0.081     0.465    kernel_seidel_2d_bkb_U1/A_load_1_reg_405_reg[63][12]
    SLICE_X18Y90         LUT3 (Prop_lut3_I2_O)        0.030     0.495 r  kernel_seidel_2d_bkb_U1/din1_buf1[12]_i_1/O
                         net (fo=1, routed)           0.000     0.495    kernel_seidel_2d_bkb_U1/din1[12]
    SLICE_X18Y90         FDRE                                         r  kernel_seidel_2d_bkb_U1/din1_buf1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.298     0.298    kernel_seidel_2d_bkb_U1/ap_clk
    SLICE_X18Y90         FDRE                                         r  kernel_seidel_2d_bkb_U1/din1_buf1_reg[12]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y90         FDRE (Hold_fdre_C_D)         0.096     0.394    kernel_seidel_2d_bkb_U1/din1_buf1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 reg_160_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_seidel_2d_bkb_U1/din1_buf1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.529%)  route 0.081ns (38.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.283     0.283    ap_clk
    SLICE_X19Y91         FDRE                                         r  reg_160_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y91         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  reg_160_reg[13]/Q
                         net (fo=2, routed)           0.081     0.465    kernel_seidel_2d_bkb_U1/Q[13]
    SLICE_X18Y91         LUT3 (Prop_lut3_I0_O)        0.030     0.495 r  kernel_seidel_2d_bkb_U1/din1_buf1[13]_i_1/O
                         net (fo=1, routed)           0.000     0.495    kernel_seidel_2d_bkb_U1/din1[13]
    SLICE_X18Y91         FDRE                                         r  kernel_seidel_2d_bkb_U1/din1_buf1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.298     0.298    kernel_seidel_2d_bkb_U1/ap_clk
    SLICE_X18Y91         FDRE                                         r  kernel_seidel_2d_bkb_U1/din1_buf1_reg[13]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y91         FDRE (Hold_fdre_C_D)         0.096     0.394    kernel_seidel_2d_bkb_U1/din1_buf1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 reg_160_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_seidel_2d_bkb_U1/din1_buf1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.529%)  route 0.081ns (38.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.283     0.283    ap_clk
    SLICE_X19Y97         FDRE                                         r  reg_160_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y97         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  reg_160_reg[24]/Q
                         net (fo=2, routed)           0.081     0.465    kernel_seidel_2d_bkb_U1/Q[24]
    SLICE_X18Y97         LUT3 (Prop_lut3_I0_O)        0.030     0.495 r  kernel_seidel_2d_bkb_U1/din1_buf1[24]_i_1/O
                         net (fo=1, routed)           0.000     0.495    kernel_seidel_2d_bkb_U1/din1[24]
    SLICE_X18Y97         FDRE                                         r  kernel_seidel_2d_bkb_U1/din1_buf1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.298     0.298    kernel_seidel_2d_bkb_U1/ap_clk
    SLICE_X18Y97         FDRE                                         r  kernel_seidel_2d_bkb_U1/din1_buf1_reg[24]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y97         FDRE (Hold_fdre_C_D)         0.096     0.394    kernel_seidel_2d_bkb_U1/din1_buf1_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 A_load_1_reg_405_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_seidel_2d_bkb_U1/din1_buf1_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.529%)  route 0.081ns (38.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.283     0.283    ap_clk
    SLICE_X17Y105        FDRE                                         r  A_load_1_reg_405_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y105        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  A_load_1_reg_405_reg[35]/Q
                         net (fo=1, routed)           0.081     0.465    kernel_seidel_2d_bkb_U1/A_load_1_reg_405_reg[63][35]
    SLICE_X16Y105        LUT3 (Prop_lut3_I2_O)        0.030     0.495 r  kernel_seidel_2d_bkb_U1/din1_buf1[35]_i_1/O
                         net (fo=1, routed)           0.000     0.495    kernel_seidel_2d_bkb_U1/din1[35]
    SLICE_X16Y105        FDRE                                         r  kernel_seidel_2d_bkb_U1/din1_buf1_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.298     0.298    kernel_seidel_2d_bkb_U1/ap_clk
    SLICE_X16Y105        FDRE                                         r  kernel_seidel_2d_bkb_U1/din1_buf1_reg[35]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y105        FDRE (Hold_fdre_C_D)         0.096     0.394    kernel_seidel_2d_bkb_U1/din1_buf1_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 A_load_1_reg_405_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_seidel_2d_bkb_U1/din1_buf1_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.529%)  route 0.081ns (38.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.283     0.283    ap_clk
    SLICE_X13Y110        FDRE                                         r  A_load_1_reg_405_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y110        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  A_load_1_reg_405_reg[47]/Q
                         net (fo=1, routed)           0.081     0.465    kernel_seidel_2d_bkb_U1/A_load_1_reg_405_reg[63][47]
    SLICE_X12Y110        LUT3 (Prop_lut3_I2_O)        0.030     0.495 r  kernel_seidel_2d_bkb_U1/din1_buf1[47]_i_1/O
                         net (fo=1, routed)           0.000     0.495    kernel_seidel_2d_bkb_U1/din1[47]
    SLICE_X12Y110        FDRE                                         r  kernel_seidel_2d_bkb_U1/din1_buf1_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.298     0.298    kernel_seidel_2d_bkb_U1/ap_clk
    SLICE_X12Y110        FDRE                                         r  kernel_seidel_2d_bkb_U1/din1_buf1_reg[47]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y110        FDRE (Hold_fdre_C_D)         0.096     0.394    kernel_seidel_2d_bkb_U1/din1_buf1_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X0Y26    tmp_2_reg_373_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X0Y39    kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X0Y27    tmp_1_reg_361_reg/CLK
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X30Y99   kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X14Y66   tmp_6_cast_reg_383_reg[2]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X10Y65   tmp_6_cast_reg_383_reg[4]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X16Y93   kernel_seidel_2d_cud_U2/din0_buf1_reg[16]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X19Y92   kernel_seidel_2d_cud_U2/din0_buf1_reg[17]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X16Y94   kernel_seidel_2d_cud_U2/din0_buf1_reg[18]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X19Y92   kernel_seidel_2d_cud_U2/din0_buf1_reg[19]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X12Y111  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl18/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y109  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][10]_srl18/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y112  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][1]_srl18/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y112  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][2]_srl18/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y110  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][3]_srl18/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y112  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][4]_srl18/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y112  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][5]_srl18/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y110  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][6]_srl18/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y109  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][7]_srl18/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y110  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][8]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X12Y111  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y109  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][10]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y112  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][1]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y112  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][2]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y110  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][3]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y112  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][4]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y112  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][5]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y110  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][6]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y109  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][7]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y110  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][8]_srl18/CLK



