Info: Starting: Create simulation model
Info: qsys-generate G:\MAX10_project\JTAG_test2\myjtag.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=G:\MAX10_project\JTAG_test2\myjtag\simulation --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading JTAG_test2/myjtag.qsys
Progress: Reading input file
Progress: Adding virtual_jtag_0 [altera_virtual_jtag 17.1]
Progress: Parameterizing module virtual_jtag_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: myjtag: Generating myjtag "myjtag" for SIM_VERILOG
Info: virtual_jtag_0: "myjtag" instantiated altera_virtual_jtag "virtual_jtag_0"
Info: myjtag: Done "myjtag" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=G:\MAX10_project\JTAG_test2\myjtag\myjtag.spd --output-directory=G:/MAX10_project/JTAG_test2/myjtag/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=G:\MAX10_project\JTAG_test2\myjtag\myjtag.spd --output-directory=G:/MAX10_project/JTAG_test2/myjtag/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in G:/MAX10_project/JTAG_test2/myjtag/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in G:/MAX10_project/JTAG_test2/myjtag/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in G:/MAX10_project/JTAG_test2/myjtag/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in G:/MAX10_project/JTAG_test2/myjtag/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in G:/MAX10_project/JTAG_test2/myjtag/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under G:/MAX10_project/JTAG_test2/myjtag/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate G:\MAX10_project\JTAG_test2\myjtag.qsys --block-symbol-file --output-directory=G:\MAX10_project\JTAG_test2\myjtag --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading JTAG_test2/myjtag.qsys
Progress: Reading input file
Progress: Adding virtual_jtag_0 [altera_virtual_jtag 17.1]
Progress: Parameterizing module virtual_jtag_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate G:\MAX10_project\JTAG_test2\myjtag.qsys --synthesis=VERILOG --output-directory=G:\MAX10_project\JTAG_test2\myjtag\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading JTAG_test2/myjtag.qsys
Progress: Reading input file
Progress: Adding virtual_jtag_0 [altera_virtual_jtag 17.1]
Progress: Parameterizing module virtual_jtag_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: myjtag: Generating myjtag "myjtag" for QUARTUS_SYNTH
Info: virtual_jtag_0: "myjtag" instantiated altera_virtual_jtag "virtual_jtag_0"
Info: myjtag: Done "myjtag" with 2 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
