Analysis & Synthesis report for part1
Sat Mar 07 00:20:17 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |part1|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver
 12. State Machine - |part1|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram
 19. Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram
 20. Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram
 21. Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram
 22. Source assignments for sld_signaltap:auto_signaltap_0
 23. Parameter Settings for User Entity Instance: clock_generator:my_clock_gen
 24. Parameter Settings for User Entity Instance: clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
 25. Parameter Settings for User Entity Instance: audio_and_video_config:cfg
 26. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
 27. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
 28. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
 29. Parameter Settings for User Entity Instance: audio_codec:codec
 30. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 31. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 32. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 33. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 34. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 35. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 36. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 37. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 38. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 39. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 40. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 41. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 42. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 43. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 44. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 45. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 46. altpll Parameter Settings by Entity Instance
 47. scfifo Parameter Settings by Entity Instance
 48. lpm_mult Parameter Settings by Entity Instance
 49. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"
 50. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"
 51. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
 52. Signal Tap Logic Analyzer Settings
 53. Post-Synthesis Netlist Statistics for Top Partition
 54. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 55. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 56. Elapsed Time Per Partition
 57. Connections to In-System Debugging Instance "auto_signaltap_0"
 58. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                                     ;
+------------------------------------+-------------------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Mar 07 00:20:16 2020                       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition ;
; Revision Name                      ; part1                                                       ;
; Top-level Entity Name              ; part1                                                       ;
; Family                             ; Cyclone IV E                                                ;
; Total logic elements               ; 2,912                                                       ;
;     Total combinational functions  ; 2,386                                                       ;
;     Dedicated logic registers      ; 1,247                                                       ;
; Total registers                    ; 1247                                                        ;
; Total pins                         ; 50                                                          ;
; Total virtual pins                 ; 0                                                           ;
; Total memory bits                  ; 2,764,800                                                   ;
; Embedded Multiplier 9-bit elements ; 12                                                          ;
; Total PLLs                         ; 1                                                           ;
+------------------------------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; part1              ; part1              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+
; part1.v                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v                                                            ;             ;
; clock_generator.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/clock_generator.v                                                  ;             ;
; audio_codec.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v                                                      ;             ;
; audio_and_video_config.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_and_video_config.v                                           ;             ;
; Altera_UP_SYNC_FIFO.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_SYNC_FIFO.v                                              ;             ;
; Altera_UP_Slow_Clock_Generator.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_Slow_Clock_Generator.v                                   ;             ;
; Altera_UP_I2C_AV_Auto_Initialize.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_I2C_AV_Auto_Initialize.v                                 ;             ;
; Altera_UP_I2C.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_I2C.v                                                    ;             ;
; Altera_UP_Clock_Edge.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_Clock_Edge.v                                             ;             ;
; Altera_UP_Audio_Out_Serializer.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_Audio_Out_Serializer.v                                   ;             ;
; Altera_UP_Audio_In_Deserializer.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_Audio_In_Deserializer.v                                  ;             ;
; Altera_UP_Audio_Bit_Counter.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_Audio_Bit_Counter.v                                      ;             ;
; UART_RX.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v                                                          ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf                                                              ;             ;
; aglobal191.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                          ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc                                                         ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                       ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                       ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf                                                              ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_regfifo.inc                                                           ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                            ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                            ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_fffifo.inc                                                            ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                            ;             ;
; db/scfifo_o441.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf                                                 ;             ;
; db/a_dpfifo_bs31.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf                                               ;             ;
; db/altsyncram_9tb1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf                                             ;             ;
; db/cmpr_ks8.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cmpr_ks8.tdf                                                    ;             ;
; db/cntr_v9b.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf                                                    ;             ;
; db/cntr_ca7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf                                                    ;             ;
; db/cntr_0ab.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                       ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                  ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                     ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                        ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc                                                        ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffeea.inc                                                              ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                     ;             ;
; db/sld_ela_trigger_s2p.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/sld_ela_trigger_s2p.tdf                                         ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                           ;             ;
; db/sld_reserved_part1_auto_signaltap_0_2_88a5.v                    ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/sld_reserved_part1_auto_signaltap_0_2_88a5.v                    ;             ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                            ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                  ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                                          ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                   ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                                             ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                                          ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                           ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                                              ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                                              ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                                            ;             ;
; db/altsyncram_4h24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_4h24.tdf                                             ;             ;
; db/decode_bua.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/decode_bua.tdf                                                  ;             ;
; db/mux_6qb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/mux_6qb.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.tdf                                                            ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/memmodes.inc                                                          ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_hdffe.inc                                                             ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                     ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.inc                                                          ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                             ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/muxlut.inc                                                              ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                                            ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                                            ;             ;
; db/mux_usc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/mux_usc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                          ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/declut.inc                                                              ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                                                         ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                         ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                         ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cmpconst.inc                                                            ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                                                         ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                 ;             ;
; db/cntr_cgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_cgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_mcj.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_mcj.tdf                                                    ;             ;
; db/cntr_igi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_igi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                       ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_hub.vhd                                                             ; altera_sld  ;
; db/ip/sld503eae75/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/ip/sld503eae75/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                        ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                            ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.inc                                                            ;             ;
; db/mult_3dt.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/mult_3dt.tdf                                                    ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                          ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/abs_divider.inc                                                         ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                     ;             ;
; db/lpm_divide_jkm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/lpm_divide_jkm.tdf                                              ;             ;
; db/sign_div_unsign_bnh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/sign_div_unsign_bnh.tdf                                         ;             ;
; db/alt_u_div_aaf.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/alt_u_div_aaf.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/add_sub_8pc.tdf                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 2,912                    ;
;                                             ;                          ;
; Total combinational functions               ; 2386                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 1012                     ;
;     -- 3 input functions                    ; 706                      ;
;     -- <=2 input functions                  ; 668                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 1973                     ;
;     -- arithmetic mode                      ; 413                      ;
;                                             ;                          ;
; Total registers                             ; 1247                     ;
;     -- Dedicated logic registers            ; 1247                     ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 50                       ;
; Total memory bits                           ; 2764800                  ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 12                       ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 888                      ;
; Total fan-out                               ; 23836                    ;
; Average fan-out                             ; 5.64                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                            ; Entity Name                                ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; |part1                                                                                                                                  ; 2386 (1)            ; 1247 (0)                  ; 2764800     ; 12           ; 0       ; 6         ; 50   ; 0            ; |part1                                                                                                                                                                                                                                                                                                                                                                                                         ; part1                                      ; work         ;
;    |UART_RX:uart_1|                                                                                                                     ; 75 (75)             ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|UART_RX:uart_1                                                                                                                                                                                                                                                                                                                                                                                          ; UART_RX                                    ; work         ;
;    |audio_and_video_config:cfg|                                                                                                         ; 184 (10)            ; 65 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_and_video_config:cfg                                                                                                                                                                                                                                                                                                                                                                              ; audio_and_video_config                     ; work         ;
;       |Altera_UP_I2C:I2C_Controller|                                                                                                    ; 38 (38)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller                                                                                                                                                                                                                                                                                                                                                 ; Altera_UP_I2C                              ; work         ;
;       |Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|                                                                                ; 120 (120)           ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize                                                                                                                                                                                                                                                                                                                             ; Altera_UP_I2C_AV_Auto_Initialize           ; work         ;
;       |Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|                                                                           ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz                                                                                                                                                                                                                                                                                                                        ; Altera_UP_Slow_Clock_Generator             ; work         ;
;    |audio_codec:codec|                                                                                                                  ; 331 (10)            ; 228 (2)                   ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec                                                                                                                                                                                                                                                                                                                                                                                       ; audio_codec                                ; work         ;
;       |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|                                                                           ; 164 (47)            ; 112 (40)                  ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                                                                                                                                                                                                                 ; Altera_UP_Audio_In_Deserializer            ; work         ;
;          |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|                                                                            ; 10 (10)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                                                                                                                                                                                                               ; Altera_UP_Audio_Bit_Counter                ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|                                                                               ; 53 (0)              ; 33 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                                                                                                                                                                                                                  ; Altera_UP_SYNC_FIFO                        ; work         ;
;             |scfifo:Sync_FIFO|                                                                                                          ; 53 (0)              ; 33 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                 ; scfifo                                     ; work         ;
;                |scfifo_o441:auto_generated|                                                                                             ; 53 (0)              ; 33 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                                                                                                                                                                                                                      ; scfifo_o441                                ; work         ;
;                   |a_dpfifo_bs31:dpfifo|                                                                                                ; 53 (29)             ; 33 (13)                   ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                                                                                                                                                                                                                 ; a_dpfifo_bs31                              ; work         ;
;                      |altsyncram_9tb1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram                                                                                                                                                                                         ; altsyncram_9tb1                            ; work         ;
;                      |cntr_0ab:wr_ptr|                                                                                                  ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr                                                                                                                                                                                                 ; cntr_0ab                                   ; work         ;
;                      |cntr_ca7:usedw_counter|                                                                                           ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter                                                                                                                                                                                          ; cntr_ca7                                   ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                                                                                              ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                                                                                                                             ; cntr_v9b                                   ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|                                                                              ; 54 (0)              ; 33 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                                                                                                                                                                                                                 ; Altera_UP_SYNC_FIFO                        ; work         ;
;             |scfifo:Sync_FIFO|                                                                                                          ; 54 (0)              ; 33 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                ; scfifo                                     ; work         ;
;                |scfifo_o441:auto_generated|                                                                                             ; 54 (0)              ; 33 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                                                                                                                                                                                                                     ; scfifo_o441                                ; work         ;
;                   |a_dpfifo_bs31:dpfifo|                                                                                                ; 54 (29)             ; 33 (13)                   ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                                                                                                                                                                                                                ; a_dpfifo_bs31                              ; work         ;
;                      |altsyncram_9tb1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram                                                                                                                                                                                        ; altsyncram_9tb1                            ; work         ;
;                      |cntr_0ab:wr_ptr|                                                                                                  ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr                                                                                                                                                                                                ; cntr_0ab                                   ; work         ;
;                      |cntr_ca7:usedw_counter|                                                                                           ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter                                                                                                                                                                                         ; cntr_ca7                                   ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                                                                                              ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                                                                                                                            ; cntr_v9b                                   ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|                                                                             ; 156 (51)            ; 108 (42)                  ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                                                                                                                                                                                                                   ; Altera_UP_Audio_Out_Serializer             ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|                                                                              ; 53 (0)              ; 33 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                                                                                                                   ; Altera_UP_SYNC_FIFO                        ; work         ;
;             |scfifo:Sync_FIFO|                                                                                                          ; 53 (0)              ; 33 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                  ; scfifo                                     ; work         ;
;                |scfifo_o441:auto_generated|                                                                                             ; 53 (0)              ; 33 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                                                                                                                                                                                                                       ; scfifo_o441                                ; work         ;
;                   |a_dpfifo_bs31:dpfifo|                                                                                                ; 53 (30)             ; 33 (13)                   ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                                                                                                                                                                                                                  ; a_dpfifo_bs31                              ; work         ;
;                      |altsyncram_9tb1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram                                                                                                                                                                                          ; altsyncram_9tb1                            ; work         ;
;                      |cntr_0ab:wr_ptr|                                                                                                  ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr                                                                                                                                                                                                  ; cntr_0ab                                   ; work         ;
;                      |cntr_ca7:usedw_counter|                                                                                           ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter                                                                                                                                                                                           ; cntr_ca7                                   ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                                                                                                                              ; cntr_v9b                                   ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|                                                                             ; 52 (0)              ; 33 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                                                                                                                  ; Altera_UP_SYNC_FIFO                        ; work         ;
;             |scfifo:Sync_FIFO|                                                                                                          ; 52 (0)              ; 33 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                 ; scfifo                                     ; work         ;
;                |scfifo_o441:auto_generated|                                                                                             ; 52 (0)              ; 33 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                                                                                                                                                                                                                      ; scfifo_o441                                ; work         ;
;                   |a_dpfifo_bs31:dpfifo|                                                                                                ; 52 (27)             ; 33 (13)                   ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                                                                                                                                                                                                                 ; a_dpfifo_bs31                              ; work         ;
;                      |altsyncram_9tb1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram                                                                                                                                                                                         ; altsyncram_9tb1                            ; work         ;
;                      |cmpr_ks8:three_comparison|                                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:three_comparison                                                                                                                                                                                       ; cmpr_ks8                                   ; work         ;
;                      |cntr_0ab:wr_ptr|                                                                                                  ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr                                                                                                                                                                                                 ; cntr_0ab                                   ; work         ;
;                      |cntr_ca7:usedw_counter|                                                                                           ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter                                                                                                                                                                                          ; cntr_ca7                                   ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                                                                                                                             ; cntr_v9b                                   ; work         ;
;       |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|                                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                                                                                       ; Altera_UP_Clock_Edge                       ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                                                                                            ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                                                                                                                                                                                                                  ; Altera_UP_Clock_Edge                       ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|                                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                                                                                       ; Altera_UP_Clock_Edge                       ; work         ;
;    |clock_generator:my_clock_gen|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|clock_generator:my_clock_gen                                                                                                                                                                                                                                                                                                                                                                            ; clock_generator                            ; work         ;
;       |altpll:DE_Clock_Generator_Audio|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio                                                                                                                                                                                                                                                                                                                                            ; altpll                                     ; work         ;
;    |lpm_divide:Div0|                                                                                                                    ; 395 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_divide                                 ; work         ;
;       |lpm_divide_jkm:auto_generated|                                                                                                   ; 395 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|lpm_divide:Div0|lpm_divide_jkm:auto_generated                                                                                                                                                                                                                                                                                                                                                           ; lpm_divide_jkm                             ; work         ;
;          |sign_div_unsign_bnh:divider|                                                                                                  ; 395 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider                                                                                                                                                                                                                                                                                                                               ; sign_div_unsign_bnh                        ; work         ;
;             |alt_u_div_aaf:divider|                                                                                                     ; 395 (395)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider                                                                                                                                                                                                                                                                                                         ; alt_u_div_aaf                              ; work         ;
;    |lpm_divide:Div1|                                                                                                                    ; 395 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_divide                                 ; work         ;
;       |lpm_divide_jkm:auto_generated|                                                                                                   ; 395 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|lpm_divide:Div1|lpm_divide_jkm:auto_generated                                                                                                                                                                                                                                                                                                                                                           ; lpm_divide_jkm                             ; work         ;
;          |sign_div_unsign_bnh:divider|                                                                                                  ; 395 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider                                                                                                                                                                                                                                                                                                                               ; sign_div_unsign_bnh                        ; work         ;
;             |alt_u_div_aaf:divider|                                                                                                     ; 395 (395)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider                                                                                                                                                                                                                                                                                                         ; alt_u_div_aaf                              ; work         ;
;    |lpm_mult:Mult0|                                                                                                                     ; 12 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |part1|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_mult                                   ; work         ;
;       |mult_3dt:auto_generated|                                                                                                         ; 12 (12)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |part1|lpm_mult:Mult0|mult_3dt:auto_generated                                                                                                                                                                                                                                                                                                                                                                  ; mult_3dt                                   ; work         ;
;    |lpm_mult:Mult1|                                                                                                                     ; 12 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |part1|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_mult                                   ; work         ;
;       |mult_3dt:auto_generated|                                                                                                         ; 12 (12)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |part1|lpm_mult:Mult1|mult_3dt:auto_generated                                                                                                                                                                                                                                                                                                                                                                  ; mult_3dt                                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                        ; sld_hub                                    ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                        ; alt_sld_fab_with_jtag_input                ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                     ; alt_sld_fab                                ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                 ; alt_sld_fab_alt_sld_fab                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                     ; alt_sld_fab_alt_sld_fab_sldfabric          ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (82)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                        ; sld_jtag_hub                               ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                ; sld_rom_sr                                 ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                              ; sld_shadow_jsm                             ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 858 (2)             ; 819 (42)                  ; 2752512     ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                          ; sld_signaltap                              ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 856 (0)             ; 777 (0)                   ; 2752512     ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                    ; sld_signaltap_impl                         ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 856 (86)            ; 777 (178)                 ; 2752512     ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                             ; sld_signaltap_implb                        ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 37 (0)              ; 106 (106)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                              ; altdpram                                   ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                          ; lpm_decode                                 ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                                                ; decode_dvf                                 ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                                  ; lpm_mux                                    ; work         ;
;                   |mux_usc:auto_generated|                                                                                              ; 35 (35)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_usc:auto_generated                                                                                                                                                                                           ; mux_usc                                    ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 102 (0)             ; 4 (0)                     ; 2752512     ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                             ; altsyncram                                 ; work         ;
;                |altsyncram_4h24:auto_generated|                                                                                         ; 102 (0)             ; 4 (4)                     ; 2752512     ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4h24:auto_generated                                                                                                                                                                                                              ; altsyncram_4h24                            ; work         ;
;                   |decode_bua:decode2|                                                                                                  ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4h24:auto_generated|decode_bua:decode2                                                                                                                                                                                           ; decode_bua                                 ; work         ;
;                   |mux_6qb:mux3|                                                                                                        ; 84 (84)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4h24:auto_generated|mux_6qb:mux3                                                                                                                                                                                                 ; mux_6qb                                    ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                              ; lpm_shiftreg                               ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                ; lpm_shiftreg                               ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                     ; serial_crc_16                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 122 (122)           ; 94 (94)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                  ; sld_buffer_manager                         ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 157 (1)             ; 220 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                 ; sld_ela_control                            ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                         ; lpm_shiftreg                               ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 145 (0)             ; 202 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                                      ; sld_ela_trigger                            ; work         ;
;                   |sld_ela_trigger_s2p:auto_generated|                                                                                  ; 145 (0)             ; 202 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated                                                                                                                                                   ; sld_ela_trigger_s2p                        ; work         ;
;                      |sld_ela_basic_multi_level_trigger:mgl_prim1|                                                                      ; 42 (0)              ; 84 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1                                                                                                       ; sld_ela_basic_multi_level_trigger          ; work         ;
;                         |lpm_shiftreg:trigger_condition_deserialize|                                                                    ; 0 (0)               ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|lpm_shiftreg:trigger_condition_deserialize                                                            ; lpm_shiftreg                               ; work         ;
;                         |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                ; 42 (0)              ; 21 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                     ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; sld_sbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                     ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; sld_sbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                     ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; sld_sbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                     ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; sld_sbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                     ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; sld_sbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                     ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; sld_sbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                     ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; sld_sbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                     ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; sld_sbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                     ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; sld_sbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                     ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; sld_sbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                      ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; sld_sbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                     ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; sld_sbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                      ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; sld_sbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                      ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; sld_sbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                      ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; sld_sbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                      ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; sld_sbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                      ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; sld_sbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                      ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; sld_sbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                      ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; sld_sbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                      ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; sld_sbpmg                                  ; work         ;
;                      |sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|                                                             ; 103 (63)            ; 118 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2                                                                                              ; sld_reserved_part1_auto_signaltap_0_2_88a5 ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_10                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_11                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_13                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_14                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_15|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_15                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_18|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_18                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_19                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_21|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_21                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_22                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_24|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_24                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_25                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_27|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_27                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_28|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_28                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_30|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_30                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_31                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_33|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_33                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_34                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_36|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_36                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_37                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_39|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_39                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_40|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_40                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_41                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_44                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_45|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_45                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_47                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_48|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_48                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_4                                                               ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_50                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_51                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_53|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_53                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_54|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_54                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_56|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_56                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_57|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_57                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_59|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_59                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_5                                                               ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_60|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_60                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_62|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_62                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_63|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_63                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_65|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_65                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_66|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_66                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_67|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_67                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_69|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_69                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_70|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_70                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_71|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_71                                                              ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_7                                                               ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|lpm_shiftreg:config_shiftreg_8                                                               ; lpm_shiftreg                               ; work         ;
;                         |sld_alt_reduction:unary_16|                                                                                    ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_alt_reduction:unary_16                                                                   ; sld_alt_reduction                          ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_alt_reduction:unary_1                                                                    ; sld_alt_reduction                          ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_alt_reduction:unary_2                                                                    ; sld_alt_reduction                          ; work         ;
;                         |sld_alt_reduction:unary_42|                                                                                    ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_alt_reduction:unary_42                                                                   ; sld_alt_reduction                          ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_12                                                                            ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                      ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_17|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_17                                                                            ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_17|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                      ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_20|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_20                                                                            ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_20|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                      ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_23|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_23                                                                            ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_23|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                      ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_26|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_26                                                                            ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_26|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                      ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_29|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_29                                                                            ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_29|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                      ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_32|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_32                                                                            ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_32|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                      ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_35|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_35                                                                            ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_35|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                      ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_38|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_38                                                                            ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_38|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                      ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_3                                                                             ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                       ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_43|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_43                                                                            ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_43|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                      ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_46|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_46                                                                            ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_46|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                      ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_49|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_49                                                                            ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_49|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                      ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_52|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_52                                                                            ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_52|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                      ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_55|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_55                                                                            ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_55|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                      ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_58|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_58                                                                            ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                      ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_61|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_61                                                                            ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_61|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                      ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_64|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_64                                                                            ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                      ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_68|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_68                                                                            ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_68|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                      ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_6                                                                             ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                       ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_9                                                                             ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                       ; sld_sbpmg                                  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 11 (11)             ; 13 (3)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                   ; sld_ela_trigger_flow_mgr                   ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                           ; lpm_shiftreg                               ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 291 (11)            ; 120 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                            ; sld_offload_buffer_mgr                     ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                  ; lpm_counter                                ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_cgi:auto_generated                                                                                                                          ; cntr_cgi                                   ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 17 (0)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                           ; lpm_counter                                ; work         ;
;                   |cntr_mcj:auto_generated|                                                                                             ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_mcj:auto_generated                                                                                                                                                   ; cntr_mcj                                   ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                 ; lpm_counter                                ; work         ;
;                   |cntr_igi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated                                                                                                                                         ; cntr_igi                                   ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                    ; lpm_counter                                ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                                            ; cntr_23j                                   ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 35 (35)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                           ; lpm_shiftreg                               ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 175 (175)           ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                            ; lpm_shiftreg                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 35 (35)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                         ; lpm_shiftreg                               ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                       ; sld_rom_sr                                 ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4h24:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 131072       ; 21           ; 131072       ; 21           ; 2752512 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 6           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                    ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                          ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                          ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2 ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |part1|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver                                                                                                                                                                                                                                                  ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; Name                                        ; s_i2c_transceiver.I2C_STATE_6_COMPLETE ; s_i2c_transceiver.I2C_STATE_5_STOP_BIT ; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK ; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; s_i2c_transceiver.I2C_STATE_2_START_BIT ; s_i2c_transceiver.I2C_STATE_1_PRE_START ; s_i2c_transceiver.I2C_STATE_0_IDLE ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; s_i2c_transceiver.I2C_STATE_0_IDLE          ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 0                                  ;
; s_i2c_transceiver.I2C_STATE_1_PRE_START     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 1                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_2_START_BIT     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 1                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; 0                                      ; 0                                      ; 0                                          ; 1                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK  ; 0                                      ; 0                                      ; 1                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_5_STOP_BIT      ; 0                                      ; 1                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_6_COMPLETE      ; 1                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |part1|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; Name                                          ; s_i2c_auto_init.AUTO_STATE_7_DONE ; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT ; s_i2c_auto_init.AUTO_STATE_4_WAIT ; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 ; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 ; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT ; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS     ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 0                                         ;
; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT   ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 1                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 1                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 1                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_4_WAIT             ; 0                                 ; 0                                             ; 0                                          ; 1                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT    ; 0                                 ; 0                                             ; 1                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; 0                                 ; 1                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_7_DONE             ; 1                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; UART_RX:uart_1|statemachine[3]                                                                                                                                                                                                                                                                                                                                                                                 ; Merged with UART_RX:uart_1|statemachine[2]                                                                                                                                                                                                                                                                                                                                                            ;
; audio_and_video_config:cfg|num_bits_to_transfer[1,2]                                                                                                                                                                                                                                                                                                                                                           ; Merged with audio_and_video_config:cfg|num_bits_to_transfer[0]                                                                                                                                                                                                                                                                                                                                        ;
; UART_RX:uart_1|statemachine[2]                                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~2                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~3                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~4                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~2                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~3                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~4                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
; Total Number of Removed Registers = 10                                                                                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]                                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]                                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10]                                                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11]                                                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[12]                                                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12]                                                                                                                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[13]                                                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[13]                                                                                                                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[14]                                                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[14]                                                                                                                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[15]                                                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[15]                                                                                                                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[16]                                                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[16]                                                                                                                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_68|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_61|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_55|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_52|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_49|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_46|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_43|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_38|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_35|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_32|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_29|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_26|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_23|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_20|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_17|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim1|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_s2p:auto_generated|sld_reserved_part1_auto_signaltap_0_2_88a5:mgl_prim2|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                                                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                                                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[12]                                                                                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[13]                                                                                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[13]                                                                                                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[14]                                                                                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[14]                                                                                                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[15]                                                                                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[15]                                                                                                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[16]                                                                                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[16]                                                                                                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                ;
; Total Number of Removed Registers = 59                                                                                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1247  ;
; Number of registers using Synchronous Clear  ; 144   ;
; Number of registers using Synchronous Load   ; 183   ;
; Number of registers using Asynchronous Clear ; 445   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 754   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; UART_RX:uart_1|statemachine[0]                                                                                                                                                                                                                                                                                                  ; 14      ;
; UART_RX:uart_1|statemachine[1]                                                                                                                                                                                                                                                                                                  ; 10      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[16]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[17]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 22                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |part1|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |part1|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[4]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |part1|audio_and_video_config:cfg|data_to_transfer[3]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |part1|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0]                                                                                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |part1|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[3]                                                                                                                                                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |part1|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |part1|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[2]                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                                                                                                                             ;
; 11:1               ; 3 bits    ; 21 LEs        ; 3 LEs                ; 18 LEs                 ; Yes        ; |part1|UART_RX:uart_1|cacheIndex[1]                                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |part1|UART_RX:uart_1|pointer[0]                                                                                                                                                                                                                                                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |part1|UART_RX:uart_1|statemachine[1]                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; No         ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:my_clock_gen ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; AUD_CLK_MULT   ; 14    ; Signed Integer                                   ;
; AUD_CLK_DIV    ; 31    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
+-------------------------------+-------------------+-------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                  ;
+-------------------------------+-------------------+-------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                               ;
; PLL_TYPE                      ; FAST              ; Untyped                                               ;
; LPM_HINT                      ; UNUSED            ; Untyped                                               ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                               ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                               ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                               ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                               ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                               ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                               ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                               ;
; LOCK_HIGH                     ; 1                 ; Untyped                                               ;
; LOCK_LOW                      ; 1                 ; Untyped                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                               ;
; SKIP_VCO                      ; OFF               ; Untyped                                               ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                               ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                               ;
; BANDWIDTH                     ; 0                 ; Untyped                                               ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                               ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                               ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                               ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                        ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK0_DIVIDE_BY                ; 31                ; Signed Integer                                        ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                               ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                               ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; VCO_MIN                       ; 0                 ; Untyped                                               ;
; VCO_MAX                       ; 0                 ; Untyped                                               ;
; VCO_CENTER                    ; 0                 ; Untyped                                               ;
; PFD_MIN                       ; 0                 ; Untyped                                               ;
; PFD_MAX                       ; 0                 ; Untyped                                               ;
; M_INITIAL                     ; 0                 ; Untyped                                               ;
; M                             ; 0                 ; Untyped                                               ;
; N                             ; 1                 ; Untyped                                               ;
; M2                            ; 1                 ; Untyped                                               ;
; N2                            ; 1                 ; Untyped                                               ;
; SS                            ; 1                 ; Untyped                                               ;
; C0_HIGH                       ; 0                 ; Untyped                                               ;
; C1_HIGH                       ; 0                 ; Untyped                                               ;
; C2_HIGH                       ; 0                 ; Untyped                                               ;
; C3_HIGH                       ; 0                 ; Untyped                                               ;
; C4_HIGH                       ; 0                 ; Untyped                                               ;
; C5_HIGH                       ; 0                 ; Untyped                                               ;
; C6_HIGH                       ; 0                 ; Untyped                                               ;
; C7_HIGH                       ; 0                 ; Untyped                                               ;
; C8_HIGH                       ; 0                 ; Untyped                                               ;
; C9_HIGH                       ; 0                 ; Untyped                                               ;
; C0_LOW                        ; 0                 ; Untyped                                               ;
; C1_LOW                        ; 0                 ; Untyped                                               ;
; C2_LOW                        ; 0                 ; Untyped                                               ;
; C3_LOW                        ; 0                 ; Untyped                                               ;
; C4_LOW                        ; 0                 ; Untyped                                               ;
; C5_LOW                        ; 0                 ; Untyped                                               ;
; C6_LOW                        ; 0                 ; Untyped                                               ;
; C7_LOW                        ; 0                 ; Untyped                                               ;
; C8_LOW                        ; 0                 ; Untyped                                               ;
; C9_LOW                        ; 0                 ; Untyped                                               ;
; C0_INITIAL                    ; 0                 ; Untyped                                               ;
; C1_INITIAL                    ; 0                 ; Untyped                                               ;
; C2_INITIAL                    ; 0                 ; Untyped                                               ;
; C3_INITIAL                    ; 0                 ; Untyped                                               ;
; C4_INITIAL                    ; 0                 ; Untyped                                               ;
; C5_INITIAL                    ; 0                 ; Untyped                                               ;
; C6_INITIAL                    ; 0                 ; Untyped                                               ;
; C7_INITIAL                    ; 0                 ; Untyped                                               ;
; C8_INITIAL                    ; 0                 ; Untyped                                               ;
; C9_INITIAL                    ; 0                 ; Untyped                                               ;
; C0_MODE                       ; BYPASS            ; Untyped                                               ;
; C1_MODE                       ; BYPASS            ; Untyped                                               ;
; C2_MODE                       ; BYPASS            ; Untyped                                               ;
; C3_MODE                       ; BYPASS            ; Untyped                                               ;
; C4_MODE                       ; BYPASS            ; Untyped                                               ;
; C5_MODE                       ; BYPASS            ; Untyped                                               ;
; C6_MODE                       ; BYPASS            ; Untyped                                               ;
; C7_MODE                       ; BYPASS            ; Untyped                                               ;
; C8_MODE                       ; BYPASS            ; Untyped                                               ;
; C9_MODE                       ; BYPASS            ; Untyped                                               ;
; C0_PH                         ; 0                 ; Untyped                                               ;
; C1_PH                         ; 0                 ; Untyped                                               ;
; C2_PH                         ; 0                 ; Untyped                                               ;
; C3_PH                         ; 0                 ; Untyped                                               ;
; C4_PH                         ; 0                 ; Untyped                                               ;
; C5_PH                         ; 0                 ; Untyped                                               ;
; C6_PH                         ; 0                 ; Untyped                                               ;
; C7_PH                         ; 0                 ; Untyped                                               ;
; C8_PH                         ; 0                 ; Untyped                                               ;
; C9_PH                         ; 0                 ; Untyped                                               ;
; L0_HIGH                       ; 1                 ; Untyped                                               ;
; L1_HIGH                       ; 1                 ; Untyped                                               ;
; G0_HIGH                       ; 1                 ; Untyped                                               ;
; G1_HIGH                       ; 1                 ; Untyped                                               ;
; G2_HIGH                       ; 1                 ; Untyped                                               ;
; G3_HIGH                       ; 1                 ; Untyped                                               ;
; E0_HIGH                       ; 1                 ; Untyped                                               ;
; E1_HIGH                       ; 1                 ; Untyped                                               ;
; E2_HIGH                       ; 1                 ; Untyped                                               ;
; E3_HIGH                       ; 1                 ; Untyped                                               ;
; L0_LOW                        ; 1                 ; Untyped                                               ;
; L1_LOW                        ; 1                 ; Untyped                                               ;
; G0_LOW                        ; 1                 ; Untyped                                               ;
; G1_LOW                        ; 1                 ; Untyped                                               ;
; G2_LOW                        ; 1                 ; Untyped                                               ;
; G3_LOW                        ; 1                 ; Untyped                                               ;
; E0_LOW                        ; 1                 ; Untyped                                               ;
; E1_LOW                        ; 1                 ; Untyped                                               ;
; E2_LOW                        ; 1                 ; Untyped                                               ;
; E3_LOW                        ; 1                 ; Untyped                                               ;
; L0_INITIAL                    ; 1                 ; Untyped                                               ;
; L1_INITIAL                    ; 1                 ; Untyped                                               ;
; G0_INITIAL                    ; 1                 ; Untyped                                               ;
; G1_INITIAL                    ; 1                 ; Untyped                                               ;
; G2_INITIAL                    ; 1                 ; Untyped                                               ;
; G3_INITIAL                    ; 1                 ; Untyped                                               ;
; E0_INITIAL                    ; 1                 ; Untyped                                               ;
; E1_INITIAL                    ; 1                 ; Untyped                                               ;
; E2_INITIAL                    ; 1                 ; Untyped                                               ;
; E3_INITIAL                    ; 1                 ; Untyped                                               ;
; L0_MODE                       ; BYPASS            ; Untyped                                               ;
; L1_MODE                       ; BYPASS            ; Untyped                                               ;
; G0_MODE                       ; BYPASS            ; Untyped                                               ;
; G1_MODE                       ; BYPASS            ; Untyped                                               ;
; G2_MODE                       ; BYPASS            ; Untyped                                               ;
; G3_MODE                       ; BYPASS            ; Untyped                                               ;
; E0_MODE                       ; BYPASS            ; Untyped                                               ;
; E1_MODE                       ; BYPASS            ; Untyped                                               ;
; E2_MODE                       ; BYPASS            ; Untyped                                               ;
; E3_MODE                       ; BYPASS            ; Untyped                                               ;
; L0_PH                         ; 0                 ; Untyped                                               ;
; L1_PH                         ; 0                 ; Untyped                                               ;
; G0_PH                         ; 0                 ; Untyped                                               ;
; G1_PH                         ; 0                 ; Untyped                                               ;
; G2_PH                         ; 0                 ; Untyped                                               ;
; G3_PH                         ; 0                 ; Untyped                                               ;
; E0_PH                         ; 0                 ; Untyped                                               ;
; E1_PH                         ; 0                 ; Untyped                                               ;
; E2_PH                         ; 0                 ; Untyped                                               ;
; E3_PH                         ; 0                 ; Untyped                                               ;
; M_PH                          ; 0                 ; Untyped                                               ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; CLK0_COUNTER                  ; G0                ; Untyped                                               ;
; CLK1_COUNTER                  ; G0                ; Untyped                                               ;
; CLK2_COUNTER                  ; G0                ; Untyped                                               ;
; CLK3_COUNTER                  ; G0                ; Untyped                                               ;
; CLK4_COUNTER                  ; G0                ; Untyped                                               ;
; CLK5_COUNTER                  ; G0                ; Untyped                                               ;
; CLK6_COUNTER                  ; E0                ; Untyped                                               ;
; CLK7_COUNTER                  ; E1                ; Untyped                                               ;
; CLK8_COUNTER                  ; E2                ; Untyped                                               ;
; CLK9_COUNTER                  ; E3                ; Untyped                                               ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                               ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                               ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                               ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                               ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                               ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                               ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                               ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                               ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                               ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                               ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                               ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                               ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                               ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                               ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                               ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                               ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                               ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                               ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                               ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                               ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                        ;
+-------------------------------+-------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg ;
+-----------------+-----------+-------------------------------------------+
; Parameter Name  ; Value     ; Type                                      ;
+-----------------+-----------+-------------------------------------------+
; I2C_BUS_MODE    ; 0         ; Unsigned Binary                           ;
; CFG_TYPE        ; 00000001  ; Unsigned Binary                           ;
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                           ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                           ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                           ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                           ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                           ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                           ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                           ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                           ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                           ;
+-----------------+-----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 10         ; Signed Integer                                                                                  ;
; COUNTER_INC    ; 0000000001 ; Unsigned Binary                                                                                 ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                       ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                                                            ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                                                            ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                            ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                            ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                            ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                            ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                            ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                            ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                            ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                            ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                            ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                            ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; I2C_BUS_MODE   ; 0     ; Unsigned Binary                                                             ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec ;
+------------------+-------+-------------------------------------+
; Parameter Name   ; Value ; Type                                ;
+------------------+-------+-------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                      ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                     ;
+------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                            ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                           ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                                                             ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                        ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                              ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                              ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                              ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                     ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                         ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                      ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                       ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                             ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                             ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                             ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                    ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                    ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                    ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                        ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                              ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                              ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                              ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                     ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                   ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                          ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 21                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 21                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                              ; Untyped        ;
; sld_sample_depth                                ; 131072                                                                                         ; Untyped        ;
; sld_segment_size                                ; 131072                                                                                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 2                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,sld_reserved_part1_auto_signaltap_0_2_88a5,                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 94                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 21                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                              ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 24           ; Untyped             ;
; LPM_WIDTHB                                     ; 20           ; Untyped             ;
; LPM_WIDTHP                                     ; 44           ; Untyped             ;
; LPM_WIDTHR                                     ; 44           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_3dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                ;
; LPM_WIDTHD             ; 24             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_jkm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 24           ; Untyped             ;
; LPM_WIDTHB                                     ; 20           ; Untyped             ;
; LPM_WIDTHP                                     ; 44           ; Untyped             ;
; LPM_WIDTHR                                     ; 44           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_3dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                ;
; LPM_WIDTHD             ; 24             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_jkm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                 ;
+-------------------------------+--------------------------------------------------------------+
; Name                          ; Value                                                        ;
+-------------------------------+--------------------------------------------------------------+
; Number of entity instances    ; 1                                                            ;
; Entity Instance               ; clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
;     -- OPERATION_MODE         ; NORMAL                                                       ;
;     -- PLL_TYPE               ; FAST                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                            ;
+-------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                        ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 2              ;
; Entity Instance                       ; lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 24             ;
;     -- LPM_WIDTHB                     ; 20             ;
;     -- LPM_WIDTHP                     ; 44             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24             ;
;     -- LPM_WIDTHB                     ; 20             ;
;     -- LPM_WIDTHP                     ; 44             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_ack     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_byte     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_scen      ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_from_i2c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_error     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; auto_init_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" ;
+--------------+--------+----------+---------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------+
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                    ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                    ;
+--------------+--------+----------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 21                  ; 21               ; 131072       ; 1        ; continuous             ; sequential           ; 2                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 72                          ;
; cycloneiii_ff         ; 338                         ;
;     CLR               ; 29                          ;
;     ENA               ; 48                          ;
;     ENA CLR           ; 11                          ;
;     ENA CLR SCLR      ; 5                           ;
;     ENA SCLR          ; 23                          ;
;     ENA SCLR SLD      ; 23                          ;
;     ENA SLD           ; 85                          ;
;     SCLR              ; 45                          ;
;     plain             ; 69                          ;
; cycloneiii_io_obuf    ; 37                          ;
; cycloneiii_lcell_comb ; 1405                        ;
;     arith             ; 297                         ;
;         2 data inputs ; 97                          ;
;         3 data inputs ; 200                         ;
;     normal            ; 1108                        ;
;         0 data inputs ; 25                          ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 315                         ;
;         3 data inputs ; 256                         ;
;         4 data inputs ; 480                         ;
; cycloneiii_mac_mult   ; 6                           ;
; cycloneiii_mac_out    ; 6                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 36.70                       ;
; Average LUT depth     ; 16.16                       ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 189                                                    ;
; cycloneiii_ff         ; 819                                                    ;
;     CLR               ; 97                                                     ;
;     ENA               ; 177                                                    ;
;     ENA CLR           ; 266                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 18                                                     ;
;     SLD               ; 11                                                     ;
;     plain             ; 214                                                    ;
; cycloneiii_lcell_comb ; 858                                                    ;
;     arith             ; 108                                                    ;
;         2 data inputs ; 107                                                    ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 750                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 44                                                     ;
;         3 data inputs ; 216                                                    ;
;         4 data inputs ; 479                                                    ;
; cycloneiii_ram_block  ; 336                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 9.00                                                   ;
; Average LUT depth     ; 3.44                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 31                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 123                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 115                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 22                                       ;
;         3 data inputs ; 33                                       ;
;         4 data inputs ; 53                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.81                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:04     ;
; Top                            ; 00:00:16     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                       ;
+--------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------+---------+
; Name                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                        ; Details ;
+--------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------+---------+
; UART_RX:uart_1|DATA[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|DATA[0]                   ; N/A     ;
; UART_RX:uart_1|DATA[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|DATA[0]                   ; N/A     ;
; UART_RX:uart_1|DATA[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|DATA[1]                   ; N/A     ;
; UART_RX:uart_1|DATA[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|DATA[1]                   ; N/A     ;
; UART_RX:uart_1|DATA[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|DATA[2]                   ; N/A     ;
; UART_RX:uart_1|DATA[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|DATA[2]                   ; N/A     ;
; UART_RX:uart_1|DATA[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|DATA[3]                   ; N/A     ;
; UART_RX:uart_1|DATA[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|DATA[3]                   ; N/A     ;
; UART_RX:uart_1|DATA[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|DATA[4]                   ; N/A     ;
; UART_RX:uart_1|DATA[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|DATA[4]                   ; N/A     ;
; UART_RX:uart_1|DATA[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|DATA[5]                   ; N/A     ;
; UART_RX:uart_1|DATA[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|DATA[5]                   ; N/A     ;
; UART_RX:uart_1|DATA[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|DATA[6]                   ; N/A     ;
; UART_RX:uart_1|DATA[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|DATA[6]                   ; N/A     ;
; UART_RX:uart_1|DATA[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|DATA[7]                   ; N/A     ;
; UART_RX:uart_1|DATA[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|DATA[7]                   ; N/A     ;
; UART_RX:uart_1|RX              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[1]                                  ; N/A     ;
; UART_RX:uart_1|RX              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO[1]                                  ; N/A     ;
; UART_RX:uart_1|cache[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|cache[0]                  ; N/A     ;
; UART_RX:uart_1|cache[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|cache[0]                  ; N/A     ;
; UART_RX:uart_1|cache[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|cache[1]                  ; N/A     ;
; UART_RX:uart_1|cache[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|cache[1]                  ; N/A     ;
; UART_RX:uart_1|cache[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|cache[2]                  ; N/A     ;
; UART_RX:uart_1|cache[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|cache[2]                  ; N/A     ;
; UART_RX:uart_1|cache[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|cache[3]                  ; N/A     ;
; UART_RX:uart_1|cache[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|cache[3]                  ; N/A     ;
; UART_RX:uart_1|cache[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|cache[4]                  ; N/A     ;
; UART_RX:uart_1|cache[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|cache[4]                  ; N/A     ;
; UART_RX:uart_1|cache[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|cache[5]                  ; N/A     ;
; UART_RX:uart_1|cache[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|cache[5]                  ; N/A     ;
; UART_RX:uart_1|cache[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|cache[6]                  ; N/A     ;
; UART_RX:uart_1|cache[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|cache[6]                  ; N/A     ;
; UART_RX:uart_1|cache[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|cache[7]                  ; N/A     ;
; UART_RX:uart_1|cache[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|cache[7]                  ; N/A     ;
; UART_RX:uart_1|statemachine[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|statemachine[0]~_wirecell ; N/A     ;
; UART_RX:uart_1|statemachine[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|statemachine[0]~_wirecell ; N/A     ;
; UART_RX:uart_1|statemachine[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|statemachine[1]~_wirecell ; N/A     ;
; UART_RX:uart_1|statemachine[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|statemachine[1]~_wirecell ; N/A     ;
; UART_RX:uart_1|statemachine[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                      ; N/A     ;
; UART_RX:uart_1|statemachine[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                      ; N/A     ;
; UART_RX:uart_1|statemachine[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                      ; N/A     ;
; UART_RX:uart_1|statemachine[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                      ; N/A     ;
; UART_RX:uart_1|tick            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_1|tick                      ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
+--------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition
    Info: Processing started: Sat Mar 07 00:19:33 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file part1.v
    Info (12023): Found entity 1: part1 File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_generator.v
    Info (12023): Found entity 1: clock_generator File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/clock_generator.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec.v
    Info (12023): Found entity 1: audio_codec File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file audio_and_video_config.v
    Info (12023): Found entity 1: audio_and_video_config File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_and_video_config.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_SYNC_FIFO.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: Altera_UP_Slow_Clock_Generator File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_Slow_Clock_Generator.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_lcm_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_I2C_LCM_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_dc_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_DC_Auto_Initialize File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_I2C_DC_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_av_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_AV_Auto_Initialize File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_I2C_AV_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c.v
    Info (12023): Found entity 1: Altera_UP_I2C File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_I2C.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_Clock_Edge.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_Audio_Out_Serializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_Audio_In_Deserializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_Audio_Bit_Counter.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: UART_RX File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v Line: 1
Info (12127): Elaborating entity "part1" for the top level hierarchy
Info (12128): Elaborating entity "UART_RX" for hierarchy "UART_RX:uart_1" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 90
Warning (10036): Verilog HDL or VHDL warning at UART_RX.v(25): object "parityBit" assigned a value but never read File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v Line: 25
Warning (10230): Verilog HDL assignment warning at UART_RX.v(55): truncated value with size 32 to match size of target (5) File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v Line: 55
Warning (10230): Verilog HDL assignment warning at UART_RX.v(58): truncated value with size 32 to match size of target (4) File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v Line: 58
Warning (10230): Verilog HDL assignment warning at UART_RX.v(73): truncated value with size 32 to match size of target (5) File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v Line: 73
Warning (10230): Verilog HDL assignment warning at UART_RX.v(77): truncated value with size 32 to match size of target (5) File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v Line: 77
Warning (10230): Verilog HDL assignment warning at UART_RX.v(89): truncated value with size 32 to match size of target (3) File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v Line: 89
Warning (10230): Verilog HDL assignment warning at UART_RX.v(103): truncated value with size 32 to match size of target (5) File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v Line: 103
Warning (10230): Verilog HDL assignment warning at UART_RX.v(114): truncated value with size 32 to match size of target (5) File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v Line: 114
Warning (10230): Verilog HDL assignment warning at UART_RX.v(149): truncated value with size 32 to match size of target (18) File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v Line: 149
Info (12128): Elaborating entity "clock_generator" for hierarchy "clock_generator:my_clock_gen" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 114
Info (12128): Elaborating entity "altpll" for hierarchy "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/clock_generator.v Line: 134
Info (12130): Elaborated megafunction instantiation "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/clock_generator.v Line: 134
Info (12133): Instantiated megafunction "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" with the following parameter: File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/clock_generator.v Line: 134
    Info (12134): Parameter "clk0_divide_by" = "31"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "audio_and_video_config" for hierarchy "audio_and_video_config:cfg" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 124
Info (12128): Elaborating entity "Altera_UP_Slow_Clock_Generator" for hierarchy "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_and_video_config.v Line: 180
Info (12128): Elaborating entity "Altera_UP_I2C_AV_Auto_Initialize" for hierarchy "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_and_video_config.v Line: 205
Info (12128): Elaborating entity "Altera_UP_I2C" for hierarchy "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_and_video_config.v Line: 252
Info (12128): Elaborating entity "audio_codec" for hierarchy "audio_codec:codec" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 145
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v Line: 181
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v Line: 238
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_Audio_In_Deserializer.v Line: 197
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_Audio_In_Deserializer.v Line: 219
Info (12128): Elaborating entity "scfifo" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_SYNC_FIFO.v Line: 153
Info (12130): Elaborated megafunction instantiation "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_SYNC_FIFO.v Line: 153
Info (12133): Instantiated megafunction "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/Altera_UP_SYNC_FIFO.v Line: 153
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_o441.tdf
    Info (12023): Found entity 1: scfifo_o441 File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf Line: 25
Info (12128): Elaborating entity "scfifo_o441" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bs31.tdf
    Info (12023): Found entity 1: a_dpfifo_bs31 File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_bs31" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/scfifo_o441.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tb1.tdf
    Info (12023): Found entity 1: altsyncram_9tb1 File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9tb1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8 File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cmpr_ks8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:almost_full_comparer" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf Line: 55
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:three_comparison" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info (12023): Found entity 1: cntr_v9b File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_v9b.tdf Line: 26
Info (12128): Elaborating entity "cntr_v9b" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info (12023): Found entity 1: cntr_ca7 File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_ca7.tdf Line: 26
Info (12128): Elaborating entity "cntr_ca7" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_0ab.tdf Line: 26
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/a_dpfifo_bs31.tdf Line: 59
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/audio_codec.v Line: 267
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_Audio" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/clock_generator.v Line: 134
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_s2p.tdf
    Info (12023): Found entity 1: sld_ela_trigger_s2p File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/sld_ela_trigger_s2p.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_part1_auto_signaltap_0_2_88a5.v
    Info (12023): Found entity 1: sld_reserved_part1_auto_signaltap_0_2_88a5 File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/sld_reserved_part1_auto_signaltap_0_2_88a5.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4h24.tdf
    Info (12023): Found entity 1: altsyncram_4h24 File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_4h24.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_bua.tdf
    Info (12023): Found entity 1: decode_bua File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/decode_bua.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_6qb.tdf
    Info (12023): Found entity 1: mux_6qb File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/mux_6qb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_usc.tdf
    Info (12023): Found entity 1: mux_usc File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/mux_usc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_cgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mcj.tdf
    Info (12023): Found entity 1: cntr_mcj File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_mcj.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_igi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cmpr_sgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.03.07.00:19:48 Progress: Loading sld503eae75/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld503eae75/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/ip/sld503eae75/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[12]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 398
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[13]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 428
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[14]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 458
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[15]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 488
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[16]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 518
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[17]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 548
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[18]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 578
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[19]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 608
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[20]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 638
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[21]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 668
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[22]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 698
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[23]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 728
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[12]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 398
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[13]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 428
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[14]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 458
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[15]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 488
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[16]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 518
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[17]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 548
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[18]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 578
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[19]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 608
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[20]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 638
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[21]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 668
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[22]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 698
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[23]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 728
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[12]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 398
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[13]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 428
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[14]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 458
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[15]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 488
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[16]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 518
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[17]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 548
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[18]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 578
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[19]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 608
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[20]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 638
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[21]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 668
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[22]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 698
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[23]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 728
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[12]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 398
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[13]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 428
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[14]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 458
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[15]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 488
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[16]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 518
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[17]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 548
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[18]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 578
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[19]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 608
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[20]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 638
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[21]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 668
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[22]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 698
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|q_b[23]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/altsyncram_9tb1.tdf Line: 728
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 53
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 53
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 52
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 52
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult1" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 53
Info (12133): Instantiated megafunction "lpm_mult:Mult1" with the following parameter: File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 53
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "44"
    Info (12134): Parameter "LPM_WIDTHR" = "44"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_3dt.tdf
    Info (12023): Found entity 1: mult_3dt File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/mult_3dt.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 53
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 53
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "24"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf
    Info (12023): Found entity 1: lpm_divide_jkm File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/lpm_divide_jkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/sign_div_unsign_bnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf
    Info (12023): Found entity 1: alt_u_div_aaf File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/alt_u_div_aaf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/add_sub_8pc.tdf Line: 23
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "lpm_mult:Mult0|mult_3dt:auto_generated|mac_mult7" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/mult_3dt.tdf Line: 67
        Warning (14320): Synthesized away node "lpm_mult:Mult0|mult_3dt:auto_generated|mac_out8" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/mult_3dt.tdf Line: 91
        Warning (14320): Synthesized away node "lpm_mult:Mult1|mult_3dt:auto_generated|mac_mult7" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/mult_3dt.tdf Line: 67
        Warning (14320): Synthesized away node "lpm_mult:Mult1|mult_3dt:auto_generated|mac_out8" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/db/mult_3dt.tdf Line: 91
Info (13014): Ignored 72 buffer(s)
    Info (13019): Ignored 72 SOFT buffer(s)
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO[3]" is fed by VCC File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
Info (13000): Registers with preset signals will power-up high File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/UART_RX.v Line: 48
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[3]~synth" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (14632): Output pin "pre_syn.bp.uart_1_RX" driven by bidirectional pin "GPIO[1]" cannot be tri-stated File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 19
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 75 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 8
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Cade/Documents/GitHub/refactored-succotash/DE2-115/part1.v Line: 8
Info (21057): Implemented 3442 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 5 output pins
    Info (21060): Implemented 37 bidirectional pins
    Info (21061): Implemented 2942 logic cells
    Info (21064): Implemented 432 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 12 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings
    Info: Peak virtual memory: 4955 megabytes
    Info: Processing ended: Sat Mar 07 00:20:17 2020
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:01:08


