<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>up_spi_master</title><link rel="stylesheet" type="text/css" href="../../styles/main.css" /><script type="text/javascript" src="../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Topic46"></a><div class="CTopic TModule LSystemVerilog first">
 <div class="CTitle">up_spi_master</div>
 <div id="NDPrototype46" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/9/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/9/2"><span class="SHKeyword">module</span> up_spi_master #(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">ADDRESS_WIDTH</div><div class="PDefaultValueSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">32</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">BUS_WIDTH</div><div class="PDefaultValueSeparator" data-WideGridArea="2/4/3/5" data-NarrowGridArea="3/3/4/4" style="grid-area:2/4/3/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="2/5/3/6" data-NarrowGridArea="3/4/4/5" style="grid-area:2/5/3/6"><span class="SHNumber">4</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">WORD_WIDTH</div><div class="PDefaultValueSeparator" data-WideGridArea="3/4/4/5" data-NarrowGridArea="4/3/5/4" style="grid-area:3/4/4/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="3/5/4/6" data-NarrowGridArea="4/4/5/5" style="grid-area:3/5/4/6"><span class="SHNumber">4</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">CLOCK_SPEED</div><div class="PDefaultValueSeparator" data-WideGridArea="4/4/5/5" data-NarrowGridArea="5/3/6/4" style="grid-area:4/4/5/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="4/5/5/6" data-NarrowGridArea="5/4/6/5" style="grid-area:4/5/5/6"><span class="SHNumber">100000000</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="5/2/6/3" data-NarrowGridArea="6/1/7/2" style="grid-area:5/2/6/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">SELECT_WIDTH</div><div class="PDefaultValueSeparator" data-WideGridArea="5/4/6/5" data-NarrowGridArea="6/3/7/4" style="grid-area:5/4/6/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="5/5/6/6" data-NarrowGridArea="6/4/7/5" style="grid-area:5/5/6/6"><span class="SHNumber">16</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="6/2/7/3" data-NarrowGridArea="7/1/8/2" style="grid-area:6/2/7/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="6/3/7/4" data-NarrowGridArea="7/2/8/3" style="grid-area:6/3/7/4">DEFAULT_RATE_DIV</div><div class="PDefaultValueSeparator" data-WideGridArea="6/4/7/5" data-NarrowGridArea="7/3/8/4" style="grid-area:6/4/7/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="6/5/7/6" data-NarrowGridArea="7/4/8/5" style="grid-area:6/5/7/6"><span class="SHNumber">0</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="7/2/8/3" data-NarrowGridArea="8/1/9/2" style="grid-area:7/2/8/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="7/3/8/4" data-NarrowGridArea="8/2/9/3" style="grid-area:7/3/8/4">DEFAULT_CPOL</div><div class="PDefaultValueSeparator" data-WideGridArea="7/4/8/5" data-NarrowGridArea="8/3/9/4" style="grid-area:7/4/8/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="7/5/8/6" data-NarrowGridArea="8/4/9/5" style="grid-area:7/5/8/6"><span class="SHNumber">0</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="8/2/9/3" data-NarrowGridArea="9/1/10/2" style="grid-area:8/2/9/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="8/3/9/4" data-NarrowGridArea="9/2/10/3" style="grid-area:8/3/9/4">DEFAULT_CPHA</div><div class="PDefaultValueSeparator" data-WideGridArea="8/4/9/5" data-NarrowGridArea="9/3/10/4" style="grid-area:8/4/9/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="8/5/9/6" data-NarrowGridArea="9/4/10/5" style="grid-area:8/5/9/6"><span class="SHNumber">0</span></div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="8/6/9/7" data-NarrowGridArea="10/1/11/6" style="grid-area:8/6/9/7">) ( <span class="SHKeyword">input</span> clk, <span class="SHKeyword">input</span> rstn, <span class="SHKeyword">input</span> up_rreq, <span class="SHKeyword">output</span> up_rack, <span class="SHKeyword">input</span> [ADDRESS_WIDTH-(BUS_WIDTH/<span class="SHNumber">2</span>)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] up_raddr, <span class="SHKeyword">output</span> [(BUS_WIDTH*<span class="SHNumber">8</span>)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] up_rdata, <span class="SHKeyword">input</span> up_wreq, <span class="SHKeyword">output</span> up_wack, <span class="SHKeyword">input</span> [ADDRESS_WIDTH-(BUS_WIDTH/<span class="SHNumber">2</span>)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] up_waddr, <span class="SHKeyword">input</span> [(BUS_WIDTH*<span class="SHNumber">8</span>)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] up_wdata, <span class="SHKeyword">output</span> irq, <span class="SHKeyword">output</span> sclk, <span class="SHKeyword">output</span> mosi, <span class="SHKeyword">input</span> miso, <span class="SHKeyword">output</span> [SELECT_WIDTH-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>] ss_n )</div></div></div></div>
 <div class="CBody"><p>SPI Master core with axis input/output data. Read/Write is size of BUS_WIDTH bytes. Write activates core for read.</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">ADDRESS_WIDTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Width of the uP address port, max 32 bit.</p></td></tr><tr><td class="CDLEntry">BUS_WIDTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Width of the uP bus data port, only valid values are 2 or 4.</p></td></tr><tr><td class="CDLEntry">WORD_WIDTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Width of each SPI Master word. This will also set the bits used in the TX/RX data registers. Must be less than or equal to BUS_WIDTH, VALID: 1 to 4.</p></td></tr><tr><td class="CDLEntry">CLOCK_SPEED<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>This is the aclk frequency in Hz, this is the the frequency used for the bus and is divided by the rate.</p></td></tr><tr><td class="CDLEntry">SELECT_WIDTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Bit width of the slave select, defaults to 16 to match altera spi ip.</p></td></tr><tr><td class="CDLEntry">DEFAULT_RATE_DIV<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Default divider value of the main clock to use for the spi data output clock rate. 0 is 2 (2^(X+1) X is the DEFAULT_RATE_DIV)</p></td></tr><tr><td class="CDLEntry">DEFAULT_CPOL<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Default clock polarity for the core (0 or 1).</p></td></tr><tr><td class="CDLEntry">DEFAULT_CPHA<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Default clock phase for the core (0 or 1).</p></td></tr></table><div class="CHeading">Ports</div><table class="CDefinitionList"><tr><td class="CDLEntry">clk</td><td class="CDLDefinition"><p>Clock for all devices in the core</p></td></tr><tr><td class="CDLEntry">rstn</td><td class="CDLDefinition"><p>Negative reset</p></td></tr><tr><td class="CDLEntry">up_rreq</td><td class="CDLDefinition"><p>uP bus read request</p></td></tr><tr><td class="CDLEntry">up_rack</td><td class="CDLDefinition"><p>uP bus read ack</p></td></tr><tr><td class="CDLEntry">up_raddr</td><td class="CDLDefinition"><p>uP bus read address</p></td></tr><tr><td class="CDLEntry">up_rdata</td><td class="CDLDefinition"><p>uP bus read data</p></td></tr><tr><td class="CDLEntry">up_wreq</td><td class="CDLDefinition"><p>uP bus write request</p></td></tr><tr><td class="CDLEntry">up_wack</td><td class="CDLDefinition"><p>uP bus write ack</p></td></tr><tr><td class="CDLEntry">up_waddr</td><td class="CDLDefinition"><p>uP bus write address</p></td></tr><tr><td class="CDLEntry">up_wdata</td><td class="CDLDefinition"><p>uP bus write data</p></td></tr><tr><td class="CDLEntry">irq</td><td class="CDLDefinition"><p>Interrupt when data is received</p></td></tr><tr><td class="CDLEntry">sclk</td><td class="CDLDefinition"><p>spi clock, should only drive output pins to devices.</p></td></tr><tr><td class="CDLEntry">mosi</td><td class="CDLDefinition"><p>transmit for master output</p></td></tr><tr><td class="CDLEntry">miso</td><td class="CDLDefinition"><p>receive for master input</p></td></tr><tr><td class="CDLEntry">ss_n</td><td class="CDLDefinition"><p>slave select output</p></td></tr></table></div>
</div>

<a name="DIVISOR"></a><a name="Topic135"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">DIVISOR</div>
 <div id="NDPrototype135" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> DIVISOR = BUS_WIDTH/<span class="SHNumber">2</span></div></div>
 <div class="CBody"><p>Divide the address register default location for 1 byte access to multi byte access. (register offsets are byte offsets).</p></div>
</div>

<a name="REG_SIZE"></a><a name="Topic136"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">REG_SIZE</div>
 <div id="NDPrototype136" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> REG_SIZE = <span class="SHNumber">8</span></div></div>
 <div class="CBody"><p>Number of bits for the register address</p></div>
</div>

<a name="Register_Information"></a><a name="Topic137"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Register Information</div>
 <div class="CBody"><p>Core has 7 registers at the offsets that follow when at a full 32 bit bus width, Internal address is OFFSET &gt;&gt; BUS_WIDTH/2 (32bit would be h4 &gt;&gt; 2 = 1 for internal address).</p><table class="CDefinitionList"><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:up_spi_master:RX_DATA_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,48);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >RX_DATA_REG</a></td><td class="CDLDefinition"><p>h00</p></td></tr><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:up_spi_master:TX_DATA_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,171);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >TX_DATA_REG</a></td><td class="CDLDefinition"><p>h04</p></td></tr><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:up_spi_master:STATUS_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,140);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >STATUS_REG</a></td><td class="CDLDefinition"><p>h08</p></td></tr><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:up_spi_master:CONTROL_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,149);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >CONTROL_REG</a></td><td class="CDLDefinition"><p>h0C</p></td></tr><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:up_spi_master:RESERVED" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,158);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >RESERVED</a></td><td class="CDLDefinition"><p>h10</p></td></tr><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:up_spi_master:SLAVE_SELECT_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,159);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >SLAVE_SELECT_REG</a></td><td class="CDLDefinition"><p>h14</p></td></tr><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:up_spi_master:EOP_VALUE_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,160);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >EOP_VALUE_REG</a></td><td class="CDLDefinition"><p>h18</p></td></tr><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:up_spi_master:CONTROL_EXT_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,161);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >CONTROL_EXT_REG</a></td><td class="CDLDefinition"><p>h1C</p></td></tr></table></div>
</div>

<a name="RX_DATA_REG"></a><a name="Topic48"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">RX_DATA_REG</div>
 <div id="NDPrototype48" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> RX_DATA_REG = <span class="SHNumber">8'h0</span> &gt;&gt; DIVISOR</div></div>
 <div class="CBody"><p>Defines the address offset for RX DATA OUTPUT</p><div class="CImage"><a href="../../images/diagrams/reg_RX_DATA.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_RX_DATA.png" loading="lazy" class="KnownDimensions" width="607" height="156" style="max-width: 607px" alt="reg_RX_DATA" /></a></div><p>Valid bits are from WORD_WIDTH*8-1:0, which are data.</p></div>
</div>

<a name="TX_DATA_REG"></a><a name="Topic171"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">TX_DATA_REG</div>
 <div id="NDPrototype171" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> TX_DATA_REG = <span class="SHNumber">8'h4</span> &gt;&gt; DIVISOR</div></div>
 <div class="CBody"><p>Defines the address offset to write the TX DATA INPUT.</p><div class="CImage"><a href="../../images/diagrams/reg_TX_DATA.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_TX_DATA.png" loading="lazy" class="KnownDimensions" width="609" height="156" style="max-width: 609px" alt="reg_TX_DATA" /></a></div><p>Valid bits are from WORD_WIDTH*8-1:0, which are data.</p></div>
</div>

<a name="STATUS_REG"></a><a name="Topic140"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">STATUS_REG</div>
 <div id="NDPrototype140" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> STATUS_REG = <span class="SHNumber">8'h8</span> &gt;&gt; DIVISOR</div></div>
 <div class="CBody"><p>Defines the address offset to read the status bits.</p><div class="CImage"><a href="../../images/diagrams/reg_STATUS.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_STATUS.png" loading="lazy" class="KnownDimensions" width="1393" height="156" style="max-width: 1393px" alt="reg_STATUS" /></a></div></div>
</div>

<a name="Status_Register,1_is_considered_active."></a><a name="Topic141"></a><div class="CTopic TRegisterBit LSystemVerilog">
 <div class="CTitle">Status Register, 1 is considered active.</div>
 <div class="CBody"><table class="CDefinitionList"><tr><td class="CDLEntry"><a name="EOP"></a><a name="Topic142"></a>EOP</td><td class="CDLDefinition"><p>9, This bit is active(1) when the EOP_VALUE_REG is equal to RX_DATA_REG or TX_DATA_REG.</p></td></tr><tr><td class="CDLEntry"><a name="E"></a><a name="Topic143"></a>E</td><td class="CDLDefinition"><p>8, Logical or of TOE and ROE (Clear by writing status).</p></td></tr><tr><td class="CDLEntry"><a name="RRDY"></a><a name="Topic144"></a>RRDY</td><td class="CDLDefinition"><p>7, Receive is ready (full) when the bit is 1, empty when the bit is 0.</p></td></tr><tr><td class="CDLEntry"><a name="TRDY"></a><a name="Topic145"></a>TRDY</td><td class="CDLDefinition"><p>6, Transmit is ready (empty) when the bit is 1, full when the bit is 0.</p></td></tr><tr><td class="CDLEntry"><a name="TMT"></a><a name="Topic146"></a>TMT</td><td class="CDLDefinition"><p>5, Transmit shift register empty is set to 1 when all bits have been output.</p></td></tr><tr><td class="CDLEntry"><a name="TOE"></a><a name="Topic147"></a>TOE</td><td class="CDLDefinition"><p>4, Transmit overrun is set to 1 when a TX_DATA_REG write happens whne TRDY is 1 (Clear by writing status reg).</p></td></tr><tr><td class="CDLEntry"><a name="ROE"></a><a name="Topic148"></a>ROE</td><td class="CDLDefinition"><p>3, Receive overrun is set to 1 when RRDY is 1 and a new received word is going to be written to RX_DATA_REG (Clear by writing status reg)</p></td></tr></table></div>
</div>

<a name="CONTROL_REG"></a><a name="Topic149"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">CONTROL_REG</div>
 <div id="NDPrototype149" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> CONTROL_REG = <span class="SHNumber">8'hC</span> &gt;&gt; DIVISOR</div></div>
 <div class="CBody"><p>Defines the address offset to set the control bits.</p><div class="CImage"><a href="../../images/diagrams/reg_CONTROL.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_CONTROL.png" loading="lazy" class="KnownDimensions" width="1692" height="156" style="max-width: 1692px" alt="reg_CONTROL" /></a></div></div>
</div>

<a name="Control_Register,1_is_considered_active.All_zeros_on_reset."></a><a name="Topic150"></a><div class="CTopic TRegisterBit LSystemVerilog">
 <div class="CTitle"><span class="Qualifier">Control Register, 1 is considered active.</span>&#8203; All zeros on reset.</div>
 <div class="CBody"><table class="CDefinitionList"><tr><td class="CDLEntry"><a name="SSO"></a><a name="Topic151"></a>SSO</td><td class="CDLDefinition"><p>10, Setting this to 1 will force all ss_n lines to 0 (selected).</p></td></tr><tr><td class="CDLEntry"><a name="IEOP"></a><a name="Topic152"></a>IEOP</td><td class="CDLDefinition"><p>9, Generate a interrupt on EOP status bit going active if set to 1.</p></td></tr><tr><td class="CDLEntry"><a name="IE"></a><a name="Topic153"></a>IE</td><td class="CDLDefinition"><p>8, Enable (1) or disable(0) all interrupts that are active.</p></td></tr><tr><td class="CDLEntry"><a name="IRRDY"></a><a name="Topic154"></a>IRRDY</td><td class="CDLDefinition"><p>7, Generate a interrupt on RRDY status bit going active if set to 1.</p></td></tr><tr><td class="CDLEntry"><a name="ITRDY"></a><a name="Topic155"></a>ITRDY</td><td class="CDLDefinition"><p>6, Generate a interrupt on TRDY status bit going active if set to 1.</p></td></tr><tr><td class="CDLEntry"><a name="ITOE"></a><a name="Topic156"></a>ITOE</td><td class="CDLDefinition"><p>4, Generate a interrupt on TOE status bit going active if set to 1.</p></td></tr><tr><td class="CDLEntry"><a name="IROE"></a><a name="Topic157"></a>IROE</td><td class="CDLDefinition"><p>3, Generate a interrupt on ROE status bit going active if set to 1.</p></td></tr></table></div>
</div>

<a name="RESERVED"></a><a name="Topic158"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">RESERVED</div>
 <div id="NDPrototype158" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> RESERVED = <span class="SHNumber">8'h10</span> &gt;&gt; DIVISOR</div></div>
 <div class="CBody"><p>Defines the address offset that is not used.</p></div>
</div>

<a name="SLAVE_SELECT_REG"></a><a name="Topic159"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">SLAVE_SELECT_REG</div>
 <div id="NDPrototype159" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> SLAVE_SELECT_REG = <span class="SHNumber">8'h14</span> &gt;&gt; DIVISOR</div></div>
 <div class="CBody"><p>Defines the address offset to set the slave select value</p><div class="CImage"><a href="../../images/diagrams/reg_SLAVE_SELECT.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_SLAVE_SELECT.png" loading="lazy" class="KnownDimensions" width="578" height="156" style="max-width: 578px" alt="reg_SLAVE_SELECT" /></a></div><p>Valid bits are from SELECT_WIDTH-1:0, which are the slave select output lines to drive low during data transmission.</p></div>
</div>

<a name="EOP_VALUE_REG"></a><a name="Topic160"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">EOP_VALUE_REG</div>
 <div id="NDPrototype160" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> EOP_VALUE_REG = <span class="SHNumber">8'h18</span> &gt;&gt; DIVISOR</div></div>
 <div class="CBody"><p>Defines the address offset to set the end of packet match value</p><div class="CImage"><a href="../../images/diagrams/reg_EOP.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_EOP.png" loading="lazy" class="KnownDimensions" width="361" height="156" style="max-width: 361px" alt="reg_EOP" /></a></div><p>Valid bits are from BUS_WIDTH*8:0, which are used to check for a word match between rx and/or tx and update status.</p></div>
</div>

<a name="CONTROL_EXT_REG"></a><a name="Topic161"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">CONTROL_EXT_REG</div>
 <div id="NDPrototype161" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> CONTROL_EXT_REG = <span class="SHNumber">8'h1C</span> &gt;&gt; DIVISOR</div></div>
 <div class="CBody"><p>Defines the address offset for control register extensions</p><div class="CImage"><a href="../../images/diagrams/reg_CONTROL_EXT.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_CONTROL_EXT.png" loading="lazy" class="KnownDimensions" width="790" height="156" style="max-width: 790px" alt="reg_CONTROL_EXT" /></a></div></div>
</div>

<a name="Control_Extension_to_add_capabilities_to_Altera_IP_core."></a><a name="Topic162"></a><div class="CTopic TRegisterBit LSystemVerilog last">
 <div class="CTitle">Control Extension to add capabilities to Altera IP core.</div>
 <div class="CBody"><table class="CDefinitionList"><tr><td class="CDLEntry"><a name="CPHA"></a><a name="Topic163"></a>CPHA</td><td class="CDLDefinition"><p>5, Clock Phase Bit, 0 or 1 per SPI specs (default value set by IP parameter).</p></td></tr><tr><td class="CDLEntry"><a name="CPOL"></a><a name="Topic164"></a>CPOL</td><td class="CDLDefinition"><p>4, Clock Polarity bit, 0 or 1 per SPI specs (default value set by IP parameter).</p></td></tr><tr><td class="CDLEntry"><a name="RATE_TOP"></a><a name="Topic165"></a>RATE_TOP</td><td class="CDLDefinition"><p>3, Top bit for rate control. Divider values are 0 to 15 (2^X+1 where X is the divider value).</p></td></tr><tr><td class="CDLEntry"><a name="RATE_BOT"></a><a name="Topic166"></a>RATE_BOT</td><td class="CDLDefinition"><p>0, Bottom bit for rate control.</p></td></tr></table></div>
</div>

</body></html>