Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/ETC-33/Desktop/TE ETC T3/T4/adder/halfadder_isim_beh.exe -prj C:/Users/ETC-33/Desktop/TE ETC T3/T4/adder/halfadder_beh.prj work.halfadder 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/ETC-33/Desktop/TE ETC T3/T4/adder/halfadder.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity halfadder
Time Resolution for simulation is 1ps.
Compiled 3 VHDL Units
Built simulation executable C:/Users/ETC-33/Desktop/TE ETC T3/T4/adder/halfadder_isim_beh.exe
Fuse Memory Usage: 28876 KB
Fuse CPU Usage: 358 ms
