=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 85 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 83 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 158 8 2 1 146
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 97 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 156 8 2 1 144
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 623 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 622 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.09/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.08/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 741 12 2 1 722
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 613 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 611 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.09/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.07/0 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 704 12 2 1 686
=====================  add8n.aag =====================
[LOG] Relation determinization time: 1.45 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 3229 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3228 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.44/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.06/0 sec, 0.29/0 sec, 1.05/1 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 0.21/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.16/0.16 sec )
[LOG] Total clause minimization time: 1.2/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.24/0.24 sec, 0.88/0.88 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 1.45 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.11 sec (Real time) / 1.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.25 sec (Real time) / 1.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.40 sec (Real time) / 0.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3391 16 2 1 3366
=====================  add8y.aag =====================
[LOG] Relation determinization time: 1.14 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 3232 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3231 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.13/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.08/0 sec, 0.18/0 sec, 0.85/1 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 0.26/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.22/0.22 sec )
[LOG] Total clause minimization time: 0.85/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.16/0.16 sec, 0.61/0.61 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 1.14 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.81 sec (Real time) / 1.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.28 sec (Real time) / 1.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3358 16 2 1 3333
=====================  add10n.aag =====================
[LOG] Relation determinization time: 25.71 sec CPU time.
[LOG] Relation determinization time: 29 sec real time.
[LOG] Final circuit size: 13956 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 13955 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 25.65/26 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.08/0 sec, 0.23/1 sec, 0.93/1 sec, 2.9/2 sec, 21.47/22 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 2.01/2 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.07/0.07 sec, 0.13/0.13 sec, 0.35/0.35 sec, 1.45/1.45 sec )
[LOG] Total clause minimization time: 23.51/23 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.16/0.16 sec, 0.78/0.78 sec, 2.51/2.51 sec, 19.96/19.96 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 25.71 sec CPU time.
[LOG] Overall execution time: 29 sec real time.
Synthesis time: 28.45 sec (Real time) / 27.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.57 sec (Real time) / 2.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.20 sec (Real time) / 5.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 14162 20 2 1 14131
=====================  add10y.aag =====================
[LOG] Relation determinization time: 27.64 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 13740 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 13738 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 27.58/27 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.08/0 sec, 0.28/0 sec, 1.07/1 sec, 4.7/5 sec, 21.41/21 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 1.96/2 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.11/0.11 sec, 0.32/0.32 sec, 1.48/1.48 sec )
[LOG] Total clause minimization time: 25.45/25 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.24/0.24 sec, 0.94/0.94 sec, 4.35/4.35 sec, 19.82/19.82 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 27.64 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 30.42 sec (Real time) / 29.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.62 sec (Real time) / 2.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.57 sec (Real time) / 6.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 13899 20 2 1 13869
=====================  add12n.aag =====================
[LOG] Relation determinization time: 642.4 sec CPU time.
[LOG] Relation determinization time: 650 sec real time.
[LOG] Final circuit size: 61410 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 61409 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 642.08/643 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/1 sec, 0.11/0 sec, 0.27/0 sec, 0.83/1 sec, 4.7/4 sec, 22.04/22 sec, 101.3/102 sec, 512.78/513 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 53.75/53 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.41/0.41 sec, 1.39/1.39 sec, 7.71/7.71 sec, 44.09/44.09 sec )
[LOG] Total clause minimization time: 587.42/587 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.25/0.25 sec, 0.71/0.71 sec, 4.26/4.26 sec, 20.57/20.57 sec, 93.38/93.38 sec, 468.13/468.13 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 642.4 sec CPU time.
[LOG] Overall execution time: 650 sec real time.
Synthesis time: 649.76 sec (Real time) / 648.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.93 sec (Real time) / 8.83 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 130.11 sec (Real time) / 129.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 61660 24 2 1 61623
=====================  add12y.aag =====================
[LOG] Relation determinization time: 717.86 sec CPU time.
[LOG] Relation determinization time: 725 sec real time.
[LOG] Final circuit size: 61354 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 61352 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 717.49/717 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.03/0 sec, 0.09/0 sec, 0.32/0 sec, 1.18/1 sec, 4.35/5 sec, 19.41/19 sec, 100.4/101 sec, 591.69/591 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 57.71/58 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.15/0.15 sec, 0.43/0.43 sec, 1.36/1.36 sec, 7.44/7.44 sec, 48.26/48.26 sec )
[LOG] Total clause minimization time: 658.8/658 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.31/0.31 sec, 1.02/1.02 sec, 3.89/3.89 sec, 17.98/17.98 sec, 92.74/92.74 sec, 542.79/542.79 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 717.86 sec CPU time.
[LOG] Overall execution time: 725 sec real time.
Synthesis time: 725.59 sec (Real time) / 724.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.14 sec (Real time) / 9.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 136.14 sec (Real time) / 135.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 61547 24 2 1 61511
=====================  add14n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 9999.60 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 9999.72 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9999.60 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 9999.78 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
=====================  add18y.aag =====================
=====================  add20n.aag =====================
=====================  add20y.aag =====================
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.58 sec (Real time) / 0.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.71 sec (Real time) / 1.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.19 sec (Real time) / 1.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.59 sec (Real time) / 6.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.33 sec (Real time) / 4.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1142.17 sec (Real time) / 1135.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1873.47 sec (Real time) / 1863.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.14 sec (Real time) / 1.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.19 sec (Real time) / 9968.99 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.02 sec (Real time) / 2.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.17 sec (Real time) / 9970.46 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 979.90 sec (Real time) / 974.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.18 sec (Real time) / 9972.23 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.61 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.59/0 sec (0.44/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.09/0 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.41/0 sec (0.41/0.41 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.61 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.80 sec (Real time) / 0.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.43 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.42/1 sec (0.27/1 sec, 0.04/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.08/0 sec (0.04/0.04 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.23/1 sec (0.23/0.23 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.43 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.4 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.38/1 sec (0.24/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/1 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.06/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.23/0 sec (0.23/0.23 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.4 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.58 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.3 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.29/0 sec (0.16/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.05/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.14/0 sec (0.14/0.14 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.3 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 31.13 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 30.28/30 sec (13.44/14 sec, 9.28/9 sec, 2.5/3 sec, 0.75/1 sec, 0.47/0 sec, 0.38/0 sec, 0.36/0 sec, 0.38/0 sec, 0.38/1 sec, 0.4/0 sec, 0.39/1 sec, 0.39/0 sec, 0.4/1 sec, 0.38/0 sec, 0.38/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 12.45/14 sec (0.72/0.72 sec, 8.97/8.97 sec, 2.13/2.13 sec, 0.37/0.37 sec, 0.09/0.09 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 12.61/12 sec (12.61/12.61 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 31.13 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 31.33 sec (Real time) / 31.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 17.48 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 16.52/15 sec (7.91/8 sec, 1.78/2 sec, 2.1/2 sec, 0.72/0 sec, 0.44/0 sec, 0.42/0 sec, 0.34/0 sec, 0.34/0 sec, 0.34/1 sec, 0.35/0 sec, 0.35/1 sec, 0.34/0 sec, 0.38/0 sec, 0.36/1 sec, 0.35/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 4.69/6 sec (0.8/0.8 sec, 1.48/1.48 sec, 1.76/1.76 sec, 0.36/0.36 sec, 0.12/0.12 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 6.97/7 sec (6.97/6.97 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 17.48 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.70 sec (Real time) / 17.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 32.49 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 31.58/32 sec (6.99/7 sec, 17.28/17 sec, 2.04/2 sec, 0.97/1 sec, 0.49/1 sec, 0.4/0 sec, 0.36/1 sec, 0.38/0 sec, 0.38/0 sec, 0.39/1 sec, 0.39/0 sec, 0.36/1 sec, 0.38/0 sec, 0.38/1 sec, 0.39/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 19.95/20 sec (0.41/0.41 sec, 16.97/16.97 sec, 1.68/1.68 sec, 0.63/0.63 sec, 0.13/0.13 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 6.46/7 sec (6.46/6.46 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 32.49 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 32.70 sec (Real time) / 32.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 26.6 sec CPU time.
[LOG] Relation determinization time: 26 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 25.65/25 sec (4.61/4 sec, 14.33/14 sec, 1.71/2 sec, 0.88/1 sec, 0.46/1 sec, 0.38/0 sec, 0.38/1 sec, 0.35/0 sec, 0.36/0 sec, 0.35/1 sec, 0.35/0 sec, 0.37/1 sec, 0.37/0 sec, 0.37/0 sec, 0.38/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 16.75/15 sec (0.58/0.58 sec, 14.02/14.02 sec, 1.34/1.34 sec, 0.51/0.51 sec, 0.17/0.17 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 3.91/4 sec (3.91/3.91 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 26.6 sec CPU time.
[LOG] Overall execution time: 26 sec real time.
Synthesis time: 26.82 sec (Real time) / 26.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 467.15 sec CPU time.
[LOG] Relation determinization time: 468 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 458.33/459 sec (35.69/36 sec, 325.35/325 sec, 62.47/62 sec, 16/16 sec, 2.72/2 sec, 1.88/2 sec, 1.46/2 sec, 1.33/2 sec, 1.3/1 sec, 1.28/1 sec, 1.26/1 sec, 1.27/2 sec, 1.26/2 sec, 1.24/1 sec, 1.24/1 sec, 1.21/1 sec, 1.37/2 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 406.33/407 sec (3.69/3.69 sec, 323.96/323.96 sec, 61.1/61.1 sec, 14.7/14.7 sec, 1.47/1.47 sec, 0.64/0.64 sec, 0.2/0.2 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 31.31/34 sec (31.31/31.31 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 467.15 sec CPU time.
[LOG] Overall execution time: 468 sec real time.
Synthesis time: 467.43 sec (Real time) / 466.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 407.51 sec CPU time.
[LOG] Relation determinization time: 408 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 398.35/399 sec (23.48/23 sec, 258.07/258 sec, 69.25/69 sec, 27.03/27 sec, 4.37/5 sec, 1.77/2 sec, 1.52/1 sec, 1.37/1 sec, 1.34/1 sec, 1.31/1 sec, 1.3/2 sec, 1.27/2 sec, 1.26/1 sec, 1.23/1 sec, 1.2/1 sec, 1.19/2 sec, 1.39/2 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 358.47/356 sec (3.76/3.76 sec, 256.66/256.66 sec, 67.94/67.94 sec, 25.7/25.7 sec, 3.08/3.08 sec, 0.48/0.48 sec, 0.24/0.24 sec, 0.12/0.12 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 19.02/21 sec (19.02/19.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 407.51 sec CPU time.
[LOG] Overall execution time: 408 sec real time.
Synthesis time: 407.83 sec (Real time) / 406.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.36 sec (Real time) / 9994.62 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Command terminated by signal 6
Synthesis time: 7124.49 sec (Real time) / 7118.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 6
Synthesis time: 8555.92 sec (Real time) / 8549.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 6
Synthesis time: 2642.49 sec (Real time) / 2634.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 9996.48 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9997.17 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 6, 4, 5 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 89 --> 22 (16 --> 2, 35 --> 12, 18 --> 4, 20 --> 4 )
[LOG] Average clause size reduction: 4.94444 --> 1.22222 (5.33333 --> 0.666667, 5.83333 --> 2, 4.5 --> 1, 4 --> 0.8 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 408 new AND gates.
[LOG] Size before ABC: 865 AND gates.
[LOG] Size after ABC: 407 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0/0 sec )
[LOG] Nr of iterations: 187 (3, 6, 13, 35, 47, 45, 26, 12 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 2102 --> 865 (32 --> 2, 75 --> 12, 168 --> 42, 442 --> 186, 552 --> 253, 484 --> 229, 250 --> 111, 99 --> 30 )
[LOG] Average clause size reduction: 11.2406 --> 4.62567 (10.6667 --> 0.666667, 12.5 --> 2, 12.9231 --> 3.23077, 12.6286 --> 5.31429, 11.7447 --> 5.38298, 10.7556 --> 5.08889, 9.61538 --> 4.26923, 8.25 --> 2.5 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 551 8 0 1 536
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.8 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1827 new AND gates.
[LOG] Size before ABC: 4445 AND gates.
[LOG] Size after ABC: 1827 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.79/1 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.09/0 sec, 0.16/1 sec, 0.22/0 sec, 0.17/0 sec, 0.09/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 676 (3, 6, 13, 34, 128, 160, 149, 98, 56, 29 )
[LOG] Total clause computation time: 0.1/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.64/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.15/0.15 sec, 0.18/0.18 sec, 0.14/0.14 sec, 0.06/0.06 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 9630 --> 4445 (40 --> 2, 95 --> 12, 216 --> 44, 561 --> 178, 2032 --> 925, 2385 --> 1167, 2072 --> 1055, 1261 --> 628, 660 --> 328, 308 --> 106 )
[LOG] Average clause size reduction: 14.2456 --> 6.57544 (13.3333 --> 0.666667, 15.8333 --> 2, 16.6154 --> 3.38462, 16.5 --> 5.23529, 15.875 --> 7.22656, 14.9062 --> 7.29375, 13.906 --> 7.08054, 12.8673 --> 6.40816, 11.7857 --> 5.85714, 10.6207 --> 3.65517 )
[LOG] Overall execution time: 0.8 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.26 sec (Real time) / 1.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.61 sec (Real time) / 1.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.35 sec (Real time) / 0.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 2064 10 0 1 2044
=====================  mult6.aag =====================
[LOG] Relation determinization time: 12.15 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 8130 new AND gates.
[LOG] Size before ABC: 23418 AND gates.
[LOG] Size after ABC: 8130 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 12.05/12 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.03/0 sec, 0.11/0 sec, 0.67/1 sec, 1.98/2 sec, 3.31/3 sec, 2.91/3 sec, 2.02/2 sec, 0.79/1 sec, 0.23/0 sec )
[LOG] Nr of iterations: 2742 (3, 6, 11, 38, 127, 456, 623, 620, 407, 279, 128, 44 )
[LOG] Total clause computation time: 1.15/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.17/0.17 sec, 0.35/0.35 sec, 0.27/0.27 sec, 0.13/0.13 sec, 0.08/0.08 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 10.55/11 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.56/0.56 sec, 1.79/1.79 sec, 2.93/2.93 sec, 2.59/2.59 sec, 1.82/1.82 sec, 0.64/0.64 sec, 0.11/0.11 sec )
[LOG] Total clause size reduction: 47047 --> 23418 (48 --> 2, 115 --> 12, 220 --> 36, 777 --> 200, 2520 --> 916, 8645 --> 4111, 11196 --> 5789, 10523 --> 5668, 6496 --> 3448, 4170 --> 2155, 1778 --> 875, 559 --> 206 )
[LOG] Average clause size reduction: 17.1579 --> 8.54048 (16 --> 0.666667, 19.1667 --> 2, 20 --> 3.27273, 20.4474 --> 5.26316, 19.8425 --> 7.2126, 18.9583 --> 9.01535, 17.9711 --> 9.29213, 16.9726 --> 9.14194, 15.9607 --> 8.47174, 14.9462 --> 7.72401, 13.8906 --> 6.83594, 12.7045 --> 4.68182 )
[LOG] Overall execution time: 12.15 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 13.80 sec (Real time) / 13.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.85 sec (Real time) / 4.79 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.05 sec (Real time) / 4.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 8476 12 0 1 8452
=====================  mult7.aag =====================
[LOG] Relation determinization time: 252.55 sec CPU time.
[LOG] Relation determinization time: 259 sec real time.
[LOG] Final circuit size: 31087 new AND gates.
[LOG] Size before ABC: 107221 AND gates.
[LOG] Size after ABC: 31085 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 252.09/252 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0.14/0 sec, 0.79/1 sec, 6.6/6 sec, 27.85/28 sec, 61.02/61 sec, 70.37/71 sec, 48.37/48 sec, 25.58/26 sec, 9.56/9 sec, 1.74/2 sec )
[LOG] Nr of iterations: 10327 (3, 6, 11, 38, 122, 444, 1648, 2271, 2186, 1718, 1013, 527, 244, 96 )
[LOG] Total clause computation time: 29.71/32 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.57/0.57 sec, 2.61/2.61 sec, 8.08/8.08 sec, 8.52/8.52 sec, 5.3/5.3 sec, 3/3 sec, 1.3/1.3 sec, 0.24/0.24 sec )
[LOG] Total clause minimization time: 220.19/218 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.12/0.12 sec, 0.72/0.72 sec, 5.96/5.96 sec, 25.13/25.13 sec, 52.76/52.76 sec, 61.58/61.58 sec, 42.71/42.71 sec, 22.19/22.19 sec, 7.86/7.86 sec, 1.09/1.09 sec )
[LOG] Total clause size reduction: 207167 --> 107221 (56 --> 2, 135 --> 12, 260 --> 36, 925 --> 198, 2904 --> 882, 10189 --> 4022, 36234 --> 17898, 47670 --> 25258, 43700 --> 24002, 32623 --> 18065, 18216 --> 9720, 8942 --> 4608, 3888 --> 1976, 1425 --> 542 )
[LOG] Average clause size reduction: 20.0607 --> 10.3826 (18.6667 --> 0.666667, 22.5 --> 2, 23.6364 --> 3.27273, 24.3421 --> 5.21053, 23.8033 --> 7.22951, 22.9482 --> 9.05856, 21.9867 --> 10.8604, 20.9908 --> 11.122, 19.9909 --> 10.9799, 18.9889 --> 10.5151, 17.9822 --> 9.59526, 16.9677 --> 8.74383, 15.9344 --> 8.09836, 14.8438 --> 5.64583 )
[LOG] Overall execution time: 252.55 sec CPU time.
[LOG] Overall execution time: 259 sec real time.
Synthesis time: 259.04 sec (Real time) / 257.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 20.49 sec (Real time) / 20.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 63.15 sec (Real time) / 63.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 31568 14 0 1 31542
=====================  mult8.aag =====================
[LOG] Relation determinization time: 8219.2 sec CPU time.
[LOG] Relation determinization time: 8245 sec real time.
[LOG] Final circuit size: 131134 new AND gates.
[LOG] Size before ABC: 504981 AND gates.
[LOG] Size after ABC: 131133 AND gates.
[LOG] Time for optimizing with ABC: 27 seconds.
[LOG] Total time for all control signals: 8214.74/8215 sec (0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.04/0 sec, 0.19/0 sec, 0.98/1 sec, 7.74/8 sec, 100.97/101 sec, 790.73/790 sec, 1978.65/1979 sec, 2265.02/2265 sec, 1586.2/1586 sec, 838.14/838 sec, 442.81/443 sec, 185.26/186 sec, 17.97/18 sec )
[LOG] Nr of iterations: 41155 (3, 6, 11, 36, 127, 446, 1668, 6230, 8805, 8713, 6726, 4186, 2227, 1211, 579, 181 )
[LOG] Total clause computation time: 563.48/568 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.73/0.73 sec, 8.36/8.36 sec, 66.64/66.64 sec, 139.74/139.74 sec, 150.08/150.08 sec, 101.79/101.79 sec, 53.47/53.47 sec, 28.38/28.38 sec, 12.14/12.14 sec, 2.04/2.04 sec )
[LOG] Total clause minimization time: 7640.5/7636 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.17/0.17 sec, 0.88/0.88 sec, 6.98/6.98 sec, 92.4/92.4 sec, 723.41/723.41 sec, 1837.87/1837.87 sec, 2113.66/2113.66 sec, 1482.99/1482.99 sec, 783.19/783.19 sec, 412.91/412.91 sec, 171.6/171.6 sec, 14.4/14.4 sec )
[LOG] Total clause size reduction: 944625 --> 504981 (64 --> 2, 155 --> 12, 300 --> 36, 1015 --> 192, 3528 --> 916, 12015 --> 4039, 43342 --> 18160, 155725 --> 79497, 211296 --> 114670, 200376 --> 112283, 147950 --> 83611, 87885 --> 48894, 44520 --> 24074, 22990 --> 12022, 10404 --> 5365, 3060 --> 1208 )
[LOG] Average clause size reduction: 22.9529 --> 12.2702 (21.3333 --> 0.666667, 25.8333 --> 2, 27.2727 --> 3.27273, 28.1944 --> 5.33333, 27.7795 --> 7.2126, 26.9395 --> 9.05605, 25.9844 --> 10.8873, 24.996 --> 12.7604, 23.9973 --> 13.0233, 22.9974 --> 12.8868, 21.9967 --> 12.431, 20.995 --> 11.6804, 19.991 --> 10.8101, 18.9843 --> 9.92733, 17.9689 --> 9.26598, 16.9061 --> 6.67403 )
[LOG] Overall execution time: 8219.2 sec CPU time.
[LOG] Overall execution time: 8245 sec real time.
Synthesis time: 8245.82 sec (Real time) / 8234.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 418.15 sec (Real time) / 417.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1778.38 sec (Real time) / 1777.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 131769 16 0 1 131738
=====================  mult9.aag =====================
Command terminated by signal 9
Synthesis time: 10000.09 sec (Real time) / 9998.02 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Command terminated by signal 9
Synthesis time: 10000.10 sec (Real time) / 9997.86 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
=====================  mult12.aag =====================
=====================  mult13.aag =====================
=====================  mult14.aag =====================
=====================  mult15.aag =====================
=====================  mult16.aag =====================
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.14 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.14 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.21 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.21/0 sec (0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.21 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.13 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.1/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.13 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.31 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.29/0 sec (0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.31 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.18 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.15/1 sec (0/0 sec, 0.01/1 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.18 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.45 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.4/0 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.45 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.25 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.22/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.25 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.64 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.58/1 sec (0.03/0 sec, 0.03/0 sec, 0.02/1 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.64 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.82 sec (Real time) / 0.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.32 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.28/1 sec (0.01/0 sec, 0.01/1 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.32 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.9 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.77/1 sec (0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/1 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.9 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.11 sec (Real time) / 1.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.44 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.39/0 sec (0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.44 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 67 new AND gates.
[LOG] Size before ABC: 108 AND gates.
[LOG] Size after ABC: 66 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 58 (7, 11, 6, 2, 20, 12 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1510 --> 107 (192 --> 10, 310 --> 18, 150 --> 9, 29 --> 0, 532 --> 46, 297 --> 24 )
[LOG] Average clause size reduction: 26.0345 --> 1.84483 (27.4286 --> 1.42857, 28.1818 --> 1.63636, 25 --> 1.5, 14.5 --> 0, 26.6 --> 2.3, 24.75 --> 2 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 232 5 21 1 201
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.24 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 106 new AND gates.
[LOG] Size before ABC: 187 AND gates.
[LOG] Size after ABC: 106 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.19/0 sec (0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.05/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 78 (13, 14, 8, 8, 10, 20, 5 )
[LOG] Total clause computation time: 0.08/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.1/0 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause size reduction: 2424 --> 187 (444 --> 32, 468 --> 32, 245 --> 11, 238 --> 17, 297 --> 37, 608 --> 51, 124 --> 7 )
[LOG] Average clause size reduction: 31.0769 --> 2.39744 (34.1538 --> 2.46154, 33.4286 --> 2.28571, 30.625 --> 1.375, 29.75 --> 2.125, 29.7 --> 3.7, 30.4 --> 2.55, 24.8 --> 1.4 )
[LOG] Overall execution time: 0.24 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 312 6 24 1 275
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 0.92 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 176 new AND gates.
[LOG] Size before ABC: 348 AND gates.
[LOG] Size after ABC: 174 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.8/1 sec (0.09/0 sec, 0.07/0 sec, 0.05/0 sec, 0.06/0 sec, 0.05/0 sec, 0.05/0 sec, 0.26/1 sec, 0.15/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 116 (12, 12, 12, 12, 8, 15, 17, 21, 7 )
[LOG] Total clause computation time: 0.22/0 sec (0.06/0.06 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.53/1 sec (0.02/0.02 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.18/0.18 sec, 0.12/0.12 sec, 0/0 sec )
[LOG] Total clause size reduction: 4153 --> 348 (473 --> 29, 462 --> 30, 451 --> 25, 440 --> 30, 273 --> 15, 532 --> 60, 592 --> 87, 720 --> 62, 210 --> 10 )
[LOG] Average clause size reduction: 35.8017 --> 3 (39.4167 --> 2.41667, 38.5 --> 2.5, 37.5833 --> 2.08333, 36.6667 --> 2.5, 34.125 --> 1.875, 35.4667 --> 4, 34.8235 --> 5.11765, 34.2857 --> 2.95238, 30 --> 1.42857 )
[LOG] Overall execution time: 0.92 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.19 sec (Real time) / 1.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.74 sec (Real time) / 0.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 419 7 27 1 378
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 2.12 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 337 new AND gates.
[LOG] Size before ABC: 647 AND gates.
[LOG] Size after ABC: 337 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.8/2 sec (0.17/1 sec, 0.28/0 sec, 0.12/0 sec, 0.08/0 sec, 0.14/0 sec, 0.11/0 sec, 0.21/0 sec, 0.25/1 sec, 0.36/0 sec, 0.08/0 sec )
[LOG] Nr of iterations: 178 (12, 17, 9, 8, 7, 9, 30, 31, 46, 9 )
[LOG] Total clause computation time: 0.54/1 sec (0.1/0.1 sec, 0.09/0.09 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 1.18/1 sec (0.07/0.07 sec, 0.18/0.18 sec, 0.11/0.11 sec, 0.07/0.07 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.14/0.14 sec, 0.13/0.13 sec, 0.26/0.26 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 7131 --> 647 (528 --> 37, 752 --> 60, 368 --> 12, 315 --> 11, 264 --> 11, 344 --> 21, 1218 --> 160, 1230 --> 172, 1800 --> 148, 312 --> 15 )
[LOG] Average clause size reduction: 40.0618 --> 3.63483 (44 --> 3.08333, 44.2353 --> 3.52941, 40.8889 --> 1.33333, 39.375 --> 1.375, 37.7143 --> 1.57143, 38.2222 --> 2.33333, 40.6 --> 5.33333, 39.6774 --> 5.54839, 39.1304 --> 3.21739, 34.6667 --> 1.66667 )
[LOG] Overall execution time: 2.12 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.44 sec (Real time) / 2.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.15 sec (Real time) / 1.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 627 8 30 1 579
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 8.5 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 570 new AND gates.
[LOG] Size before ABC: 1091 AND gates.
[LOG] Size after ABC: 569 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.92/8 sec (0.03/0 sec, 0.09/1 sec, 0.41/0 sec, 0.22/0 sec, 0.16/0 sec, 0.27/1 sec, 0.3/0 sec, 0.41/0 sec, 0.72/1 sec, 1.84/2 sec, 2.01/2 sec, 1.46/1 sec )
[LOG] Nr of iterations: 259 (9, 19, 35, 7, 10, 6, 13, 12, 23, 72, 28, 25 )
[LOG] Total clause computation time: 1.16/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.25/0.25 sec, 0.18/0.18 sec, 0.48/0.48 sec, 0.12/0.12 sec, 0.1/0.1 sec )
[LOG] Total clause minimization time: 6.55/8 sec (0.02/0.02 sec, 0.08/0.08 sec, 0.38/0.38 sec, 0.21/0.21 sec, 0.13/0.13 sec, 0.25/0.25 sec, 0.28/0.28 sec, 0.14/0.14 sec, 0.52/0.52 sec, 1.33/1.33 sec, 1.87/1.87 sec, 1.34/1.34 sec )
[LOG] Total clause size reduction: 11675 --> 1091 (432 --> 16, 954 --> 74, 1768 --> 90, 306 --> 12, 450 --> 17, 245 --> 9, 576 --> 26, 517 --> 44, 1012 --> 115, 3195 --> 488, 1188 --> 89, 1032 --> 111 )
[LOG] Average clause size reduction: 45.0772 --> 4.21236 (48 --> 1.77778, 50.2105 --> 3.89474, 50.5143 --> 2.57143, 43.7143 --> 1.71429, 45 --> 1.7, 40.8333 --> 1.5, 44.3077 --> 2, 43.0833 --> 3.66667, 44 --> 5, 44.375 --> 6.77778, 42.4286 --> 3.17857, 41.28 --> 4.44 )
[LOG] Overall execution time: 8.5 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.81 sec (Real time) / 8.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.31 sec (Real time) / 2.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 907 9 33 1 854
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 14.97 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 952 new AND gates.
[LOG] Size before ABC: 1804 AND gates.
[LOG] Size after ABC: 952 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 14.13/14 sec (0.05/0 sec, 0.07/0 sec, 0.56/1 sec, 0.53/0 sec, 0.37/1 sec, 0.31/0 sec, 0.3/0 sec, 0.48/1 sec, 0.97/1 sec, 1.12/1 sec, 3.59/3 sec, 2.78/3 sec, 3/3 sec )
[LOG] Nr of iterations: 367 (8, 12, 37, 9, 9, 8, 8, 12, 14, 30, 84, 117, 19 )
[LOG] Total clause computation time: 2.44/4 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.51/0.51 sec, 0.25/0.25 sec, 0.56/0.56 sec, 0.44/0.44 sec, 0.56/0.56 sec )
[LOG] Total clause minimization time: 11.4/10 sec (0.03/0.03 sec, 0.04/0.04 sec, 0.5/0.5 sec, 0.49/0.49 sec, 0.33/0.33 sec, 0.28/0.28 sec, 0.27/0.27 sec, 0.45/0.45 sec, 0.44/0.44 sec, 0.84/0.84 sec, 3.01/3.01 sec, 2.3/2.3 sec, 2.42/2.42 sec )
[LOG] Total clause size reduction: 17552 --> 1804 (406 --> 20, 627 --> 38, 2016 --> 103, 440 --> 20, 432 --> 15, 371 --> 12, 364 --> 13, 561 --> 35, 650 --> 59, 1421 --> 173, 3984 --> 465, 5452 --> 770, 828 --> 81 )
[LOG] Average clause size reduction: 47.8256 --> 4.91553 (50.75 --> 2.5, 52.25 --> 3.16667, 54.4865 --> 2.78378, 48.8889 --> 2.22222, 48 --> 1.66667, 46.375 --> 1.5, 45.5 --> 1.625, 46.75 --> 2.91667, 46.4286 --> 4.21429, 47.3667 --> 5.76667, 47.4286 --> 5.53571, 46.5983 --> 6.5812, 43.5789 --> 4.26316 )
[LOG] Overall execution time: 14.97 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 15.32 sec (Real time) / 15.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.85 sec (Real time) / 5.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1333 10 35 1 1275
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 21.56 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Final circuit size: 1389 new AND gates.
[LOG] Size before ABC: 2633 AND gates.
[LOG] Size after ABC: 1389 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 20.41/20 sec (0.04/0 sec, 0.16/0 sec, 0.77/1 sec, 0.48/0 sec, 0.52/1 sec, 0.46/0 sec, 0.48/1 sec, 0.46/0 sec, 0.98/1 sec, 0.5/1 sec, 1.49/1 sec, 3.99/4 sec, 4.16/4 sec, 5.92/6 sec )
[LOG] Nr of iterations: 493 (9, 30, 39, 14, 11, 8, 7, 9, 15, 6, 35, 173, 108, 29 )
[LOG] Total clause computation time: 4.28/1 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.47/0.47 sec, 0.01/0.01 sec, 0.4/0.4 sec, 1.12/1.12 sec, 1.05/1.05 sec, 1.1/1.1 sec )
[LOG] Total clause minimization time: 15.75/18 sec (0.01/0.01 sec, 0.13/0.13 sec, 0.69/0.69 sec, 0.44/0.44 sec, 0.49/0.49 sec, 0.41/0.41 sec, 0.45/0.45 sec, 0.41/0.41 sec, 0.49/0.49 sec, 0.46/0.46 sec, 1.07/1.07 sec, 2.84/2.84 sec, 3.08/3.08 sec, 4.78/4.78 sec )
[LOG] Total clause size reduction: 25350 --> 2633 (496 --> 15, 1769 --> 127, 2280 --> 104, 767 --> 39, 580 --> 34, 399 --> 16, 336 --> 11, 440 --> 21, 756 --> 74, 265 --> 9, 1768 --> 235, 8772 --> 1135, 5350 --> 690, 1372 --> 123 )
[LOG] Average clause size reduction: 51.4199 --> 5.34077 (55.1111 --> 1.66667, 58.9667 --> 4.23333, 58.4615 --> 2.66667, 54.7857 --> 2.78571, 52.7273 --> 3.09091, 49.875 --> 2, 48 --> 1.57143, 48.8889 --> 2.33333, 50.4 --> 4.93333, 44.1667 --> 1.5, 50.5143 --> 6.71429, 50.7052 --> 6.56069, 49.537 --> 6.38889, 47.3103 --> 4.24138 )
[LOG] Overall execution time: 21.56 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 21.98 sec (Real time) / 21.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.54 sec (Real time) / 0.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.41 sec (Real time) / 11.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1812 11 37 1 1750
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 67.75 sec CPU time.
[LOG] Relation determinization time: 68 sec real time.
[LOG] Final circuit size: 1195 new AND gates.
[LOG] Size before ABC: 2372 AND gates.
[LOG] Size after ABC: 1195 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 64.23/64 sec (0.13/0 sec, 0.32/1 sec, 4.22/4 sec, 2.02/2 sec, 1.97/2 sec, 1.81/2 sec, 1.44/1 sec, 2.19/2 sec, 4.97/5 sec, 2.1/2 sec, 6.38/6 sec, 2.17/2 sec, 8.23/8 sec, 14.61/15 sec, 11.67/12 sec )
[LOG] Nr of iterations: 455 (8, 23, 44, 9, 12, 6, 7, 6, 20, 6, 37, 6, 117, 95, 59 )
[LOG] Total clause computation time: 8.43/7 sec (0.02/0.02 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 2.19/2.19 sec, 0.01/0.01 sec, 1.32/1.32 sec, 0.04/0.04 sec, 1.76/1.76 sec, 1.78/1.78 sec, 0.98/0.98 sec )
[LOG] Total clause minimization time: 54.74/57 sec (0.05/0.05 sec, 0.21/0.21 sec, 4.04/4.04 sec, 1.93/1.93 sec, 1.86/1.86 sec, 1.7/1.7 sec, 1.34/1.34 sec, 2.09/2.09 sec, 2.71/2.71 sec, 2.01/2.01 sec, 4.99/4.99 sec, 2.05/2.05 sec, 6.4/6.4 sec, 12.76/12.76 sec, 10.6/10.6 sec )
[LOG] Total clause size reduction: 25170 --> 2372 (469 --> 21, 1452 --> 91, 2795 --> 128, 512 --> 13, 693 --> 38, 310 --> 8, 366 --> 15, 300 --> 8, 1121 --> 123, 290 --> 7, 2052 --> 278, 280 --> 9, 6380 --> 693, 5076 --> 660, 3074 --> 280 )
[LOG] Average clause size reduction: 55.3187 --> 5.21319 (58.625 --> 2.625, 63.1304 --> 3.95652, 63.5227 --> 2.90909, 56.8889 --> 1.44444, 57.75 --> 3.16667, 51.6667 --> 1.33333, 52.2857 --> 2.14286, 50 --> 1.33333, 56.05 --> 6.15, 48.3333 --> 1.16667, 55.4595 --> 7.51351, 46.6667 --> 1.5, 54.5299 --> 5.92308, 53.4316 --> 6.94737, 52.1017 --> 4.74576 )
[LOG] Overall execution time: 67.76 sec CPU time.
[LOG] Overall execution time: 68 sec real time.
Synthesis time: 68.17 sec (Real time) / 67.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.36 sec (Real time) / 8.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1668 12 40 1 1601
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 48.49 sec CPU time.
[LOG] Relation determinization time: 49 sec real time.
[LOG] Final circuit size: 1932 new AND gates.
[LOG] Size before ABC: 3863 AND gates.
[LOG] Size after ABC: 1932 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 46.78/46 sec (0.11/0 sec, 0.29/0 sec, 0.79/1 sec, 0.79/1 sec, 0.94/1 sec, 0.54/0 sec, 0.93/1 sec, 0.58/1 sec, 1.6/1 sec, 0.75/1 sec, 2.25/2 sec, 0.86/1 sec, 0.64/1 sec, 9.9/10 sec, 9.16/9 sec, 10.04/10 sec, 6.61/6 sec )
[LOG] Nr of iterations: 625 (7, 37, 36, 16, 9, 7, 8, 7, 20, 8, 47, 14, 8, 203, 94, 72, 32 )
[LOG] Total clause computation time: 7.35/7 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.11/0.11 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.97/0.97 sec, 0.02/0.02 sec, 0.53/0.53 sec, 0.06/0.06 sec, 0.04/0.04 sec, 2.94/2.94 sec, 0.97/0.97 sec, 1.36/1.36 sec, 0.18/0.18 sec )
[LOG] Total clause minimization time: 38.78/39 sec (0.04/0.04 sec, 0.23/0.23 sec, 0.65/0.65 sec, 0.73/0.73 sec, 0.87/0.87 sec, 0.49/0.49 sec, 0.88/0.88 sec, 0.54/0.54 sec, 0.6/0.6 sec, 0.69/0.69 sec, 1.68/1.68 sec, 0.76/0.76 sec, 0.56/0.56 sec, 6.92/6.92 sec, 8.14/8.14 sec, 8.63/8.63 sec, 6.37/6.37 sec )
[LOG] Total clause size reduction: 37696 --> 3863 (438 --> 10, 2592 --> 197, 2485 --> 111, 1050 --> 65, 552 --> 15, 408 --> 11, 469 --> 13, 396 --> 11, 1235 --> 130, 448 --> 12, 2898 --> 431, 806 --> 31, 427 --> 13, 12120 --> 1702, 5487 --> 675, 4118 --> 324, 1767 --> 112 )
[LOG] Average clause size reduction: 60.3136 --> 6.1808 (62.5714 --> 1.42857, 70.0541 --> 5.32432, 69.0278 --> 3.08333, 65.625 --> 4.0625, 61.3333 --> 1.66667, 58.2857 --> 1.57143, 58.625 --> 1.625, 56.5714 --> 1.57143, 61.75 --> 6.5, 56 --> 1.5, 61.6596 --> 9.17021, 57.5714 --> 2.21429, 53.375 --> 1.625, 59.7044 --> 8.38424, 58.3723 --> 7.18085, 57.1944 --> 4.5, 55.2188 --> 3.5 )
[LOG] Overall execution time: 48.49 sec CPU time.
[LOG] Overall execution time: 49 sec real time.
Synthesis time: 49.01 sec (Real time) / 48.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.78 sec (Real time) / 0.78 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.22 sec (Real time) / 16.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 2468 13 43 1 2395
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 64.99 sec CPU time.
[LOG] Relation determinization time: 66 sec real time.
[LOG] Final circuit size: 2174 new AND gates.
[LOG] Size before ABC: 4396 AND gates.
[LOG] Size after ABC: 2174 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 62.83/63 sec (0.13/0 sec, 0.3/1 sec, 0.98/1 sec, 0.8/0 sec, 0.64/1 sec, 0.56/1 sec, 0.62/0 sec, 0.76/1 sec, 1.73/2 sec, 0.93/1 sec, 4.19/4 sec, 1.14/1 sec, 0.98/1 sec, 0.72/1 sec, 14.53/14 sec, 9.84/10 sec, 11.26/11 sec, 12.72/13 sec )
[LOG] Nr of iterations: 751 (7, 30, 40, 15, 18, 14, 13, 9, 18, 9, 42, 15, 9, 12, 240, 139, 68, 53 )
[LOG] Total clause computation time: 11.5/12 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.13/0.13 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.98/0.98 sec, 0.04/0.04 sec, 1.05/1.05 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.07/0.07 sec, 2.8/2.8 sec, 4.34/4.34 sec, 0.71/0.71 sec, 1.02/1.02 sec )
[LOG] Total clause minimization time: 50.48/51 sec (0.05/0.05 sec, 0.24/0.24 sec, 0.86/0.86 sec, 0.63/0.63 sec, 0.59/0.59 sec, 0.49/0.49 sec, 0.54/0.54 sec, 0.65/0.65 sec, 0.71/0.71 sec, 0.85/0.85 sec, 3.1/3.1 sec, 1.01/1.01 sec, 0.91/0.91 sec, 0.6/0.6 sec, 11.68/11.68 sec, 5.45/5.45 sec, 10.48/10.48 sec, 11.64/11.64 sec )
[LOG] Total clause size reduction: 47648 --> 4396 (462 --> 10, 2204 --> 161, 2925 --> 110, 1036 --> 27, 1241 --> 56, 936 --> 26, 852 --> 22, 560 --> 15, 1173 --> 139, 544 --> 16, 2747 --> 368, 924 --> 34, 520 --> 16, 704 --> 25, 15057 --> 1648, 8556 --> 1134, 4087 --> 341, 3120 --> 248 )
[LOG] Average clause size reduction: 63.4461 --> 5.85353 (66 --> 1.42857, 73.4667 --> 5.36667, 73.125 --> 2.75, 69.0667 --> 1.8, 68.9444 --> 3.11111, 66.8571 --> 1.85714, 65.5385 --> 1.69231, 62.2222 --> 1.66667, 65.1667 --> 7.72222, 60.4444 --> 1.77778, 65.4048 --> 8.7619, 61.6 --> 2.26667, 57.7778 --> 1.77778, 58.6667 --> 2.08333, 62.7375 --> 6.86667, 61.554 --> 8.15827, 60.1029 --> 5.01471, 58.8679 --> 4.67925 )
[LOG] Overall execution time: 64.99 sec CPU time.
[LOG] Overall execution time: 66 sec real time.
Synthesis time: 65.58 sec (Real time) / 65.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.01 sec (Real time) / 1.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.13 sec (Real time) / 18.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2745 14 45 1 2668
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 61.12 sec CPU time.
[LOG] Relation determinization time: 62 sec real time.
[LOG] Final circuit size: 1083 new AND gates.
[LOG] Size before ABC: 2192 AND gates.
[LOG] Size after ABC: 1083 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 58.26/58 sec (3.06/3 sec, 5.45/5 sec, 0.2/0 sec, 1.69/2 sec, 3.44/4 sec, 1.4/1 sec, 1.56/2 sec, 1.76/1 sec, 1.02/1 sec, 1.8/2 sec, 1.83/2 sec, 1.38/1 sec, 1.32/2 sec, 2.28/2 sec, 1.6/2 sec, 1.85/1 sec, 3.19/4 sec, 13.99/14 sec, 9.44/9 sec )
[LOG] Nr of iterations: 458 (16, 10, 8, 22, 32, 9, 10, 12, 8, 14, 13, 23, 9, 27, 15, 20, 127, 51, 32 )
[LOG] Total clause computation time: 12.01/13 sec (2.91/2.91 sec, 1.58/1.58 sec, 0.05/0.05 sec, 0.66/0.66 sec, 0.56/0.56 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.12/0.12 sec, 0.04/0.04 sec, 0.09/0.09 sec, 0.15/0.15 sec, 0.13/0.13 sec, 0.08/0.08 sec, 0.11/0.11 sec, 0.22/0.22 sec, 0.21/0.21 sec, 0.33/0.33 sec, 2.69/2.69 sec, 2.03/2.03 sec )
[LOG] Total clause minimization time: 45.22/44 sec (0.11/0.11 sec, 3.82/3.82 sec, 0.1/0.1 sec, 0.99/0.99 sec, 2.82/2.82 sec, 1.33/1.33 sec, 1.47/1.47 sec, 1.59/1.59 sec, 0.93/0.93 sec, 1.65/1.65 sec, 1.62/1.62 sec, 1.2/1.2 sec, 1.18/1.18 sec, 2.11/2.11 sec, 1.33/1.33 sec, 1.58/1.58 sec, 2.8/2.8 sec, 11.24/11.24 sec, 7.35/7.35 sec )
[LOG] Total clause size reduction: 30304 --> 2192 (1215 --> 51, 720 --> 19, 553 --> 23, 1638 --> 199, 2387 --> 279, 608 --> 13, 675 --> 15, 814 --> 21, 511 --> 11, 936 --> 44, 852 --> 50, 1540 --> 100, 552 --> 16, 1768 --> 135, 938 --> 57, 1254 --> 85, 8190 --> 691, 3200 --> 256, 1953 --> 127 )
[LOG] Average clause size reduction: 66.1659 --> 4.78603 (75.9375 --> 3.1875, 72 --> 1.9, 69.125 --> 2.875, 74.4545 --> 9.04545, 74.5938 --> 8.71875, 67.5556 --> 1.44444, 67.5 --> 1.5, 67.8333 --> 1.75, 63.875 --> 1.375, 66.8571 --> 3.14286, 65.5385 --> 3.84615, 66.9565 --> 4.34783, 61.3333 --> 1.77778, 65.4815 --> 5, 62.5333 --> 3.8, 62.7 --> 4.25, 64.4882 --> 5.44094, 62.7451 --> 5.01961, 61.0312 --> 3.96875 )
[LOG] Overall execution time: 61.12 sec CPU time.
[LOG] Overall execution time: 62 sec real time.
Synthesis time: 61.51 sec (Real time) / 61.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.68 sec (Real time) / 6.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1695 15 47 1 1614
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 48.55 sec CPU time.
[LOG] Relation determinization time: 49 sec real time.
[LOG] Final circuit size: 1696 new AND gates.
[LOG] Size before ABC: 3531 AND gates.
[LOG] Size after ABC: 1696 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 46.23/46 sec (0.26/0 sec, 4.81/5 sec, 0.12/0 sec, 1.31/1 sec, 2.95/3 sec, 0.63/1 sec, 1.08/1 sec, 0.65/1 sec, 1.27/1 sec, 0.81/1 sec, 0.93/1 sec, 1.12/1 sec, 1.1/1 sec, 1.55/2 sec, 0.99/1 sec, 1.38/1 sec, 3.15/3 sec, 1.45/2 sec, 10.14/10 sec, 10.53/10 sec )
[LOG] Nr of iterations: 655 (15, 11, 7, 19, 25, 9, 13, 17, 14, 15, 19, 16, 12, 19, 17, 14, 290, 28, 59, 36 )
[LOG] Total clause computation time: 7.52/7 sec (0.03/0.03 sec, 0.91/0.91 sec, 0.03/0.03 sec, 0.55/0.55 sec, 0.3/0.3 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.03/0.03 sec, 0.17/0.17 sec, 0.18/0.18 sec, 0.21/0.21 sec, 0.12/0.12 sec, 0.08/0.08 sec, 0.26/0.26 sec, 0.12/0.12 sec, 0.27/0.27 sec, 0.39/0.39 sec, 0.22/0.22 sec, 1.51/1.51 sec, 1.98/1.98 sec )
[LOG] Total clause minimization time: 37.84/39 sec (0.19/0.19 sec, 3.87/3.87 sec, 0.05/0.05 sec, 0.72/0.72 sec, 2.61/2.61 sec, 0.53/0.53 sec, 0.94/0.94 sec, 0.58/0.58 sec, 1.06/1.06 sec, 0.59/0.59 sec, 0.68/0.68 sec, 0.96/0.96 sec, 0.97/0.97 sec, 1.25/1.25 sec, 0.82/0.82 sec, 1.06/1.06 sec, 2.71/2.71 sec, 1.18/1.18 sec, 8.58/8.58 sec, 8.49/8.49 sec )
[LOG] Total clause size reduction: 45427 --> 3531 (1190 --> 47, 840 --> 22, 498 --> 10, 1476 --> 177, 1944 --> 238, 640 --> 14, 948 --> 22, 1248 --> 30, 1001 --> 24, 1064 --> 44, 1350 --> 78, 1110 --> 58, 803 --> 23, 1296 --> 61, 1136 --> 62, 910 --> 45, 19941 --> 1954, 1836 --> 78, 3886 --> 356, 2310 --> 188 )
[LOG] Average clause size reduction: 69.3542 --> 5.39084 (79.3333 --> 3.13333, 76.3636 --> 2, 71.1429 --> 1.42857, 77.6842 --> 9.31579, 77.76 --> 9.52, 71.1111 --> 1.55556, 72.9231 --> 1.69231, 73.4118 --> 1.76471, 71.5 --> 1.71429, 70.9333 --> 2.93333, 71.0526 --> 4.10526, 69.375 --> 3.625, 66.9167 --> 1.91667, 68.2105 --> 3.21053, 66.8235 --> 3.64706, 65 --> 3.21429, 68.7621 --> 6.73793, 65.5714 --> 2.78571, 65.8644 --> 6.0339, 64.1667 --> 5.22222 )
[LOG] Overall execution time: 48.55 sec CPU time.
[LOG] Overall execution time: 49 sec real time.
Synthesis time: 49.06 sec (Real time) / 48.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.91 sec (Real time) / 0.91 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.46 sec (Real time) / 16.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 2342 16 49 1 2257
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 96.91 sec CPU time.
[LOG] Relation determinization time: 98 sec real time.
[LOG] Final circuit size: 2659 new AND gates.
[LOG] Size before ABC: 5648 AND gates.
[LOG] Size after ABC: 2659 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 93.46/92 sec (0.34/0 sec, 0.38/0 sec, 0.21/1 sec, 3.62/3 sec, 4.45/5 sec, 1.82/1 sec, 1.39/2 sec, 1.18/1 sec, 1.31/1 sec, 1.72/2 sec, 1.66/2 sec, 1.77/1 sec, 2.03/3 sec, 2.18/2 sec, 1.79/1 sec, 2.67/2 sec, 7.52/8 sec, 3.62/3 sec, 5.73/6 sec, 24.29/24 sec, 23.78/24 sec )
[LOG] Nr of iterations: 845 (20, 17, 10, 28, 33, 11, 11, 15, 13, 26, 22, 19, 13, 22, 14, 24, 380, 37, 39, 60, 31 )
[LOG] Total clause computation time: 12.95/16 sec (0.1/0.1 sec, 0.09/0.09 sec, 0.04/0.04 sec, 1.13/1.13 sec, 0.71/0.71 sec, 0.07/0.07 sec, 0.12/0.12 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.26/0.26 sec, 0.12/0.12 sec, 0.35/0.35 sec, 0.18/0.18 sec, 0.31/0.31 sec, 0.24/0.24 sec, 0.27/0.27 sec, 1.81/1.81 sec, 0.42/0.42 sec, 0.27/0.27 sec, 3.62/3.62 sec, 2.73/2.73 sec )
[LOG] Total clause minimization time: 79.22/75 sec (0.19/0.19 sec, 0.24/0.24 sec, 0.12/0.12 sec, 2.43/2.43 sec, 3.68/3.68 sec, 1.69/1.69 sec, 1.21/1.21 sec, 1.06/1.06 sec, 1.2/1.2 sec, 1.4/1.4 sec, 1.47/1.47 sec, 1.36/1.36 sec, 1.79/1.79 sec, 1.82/1.82 sec, 1.49/1.49 sec, 2.34/2.34 sec, 5.65/5.65 sec, 3.13/3.13 sec, 5.38/5.38 sec, 20.6/20.6 sec, 20.97/20.97 sec )
[LOG] Total clause size reduction: 62131 --> 5648 (1691 --> 61, 1408 --> 40, 783 --> 15, 2322 --> 253, 2720 --> 388, 840 --> 16, 830 --> 18, 1148 --> 32, 972 --> 22, 2000 --> 92, 1659 --> 75, 1404 --> 78, 924 --> 27, 1596 --> 96, 975 --> 42, 1702 --> 103, 27667 --> 3566, 2592 --> 111, 2698 --> 147, 4130 --> 333, 2070 --> 133 )
[LOG] Average clause size reduction: 73.5278 --> 6.68402 (84.55 --> 3.05, 82.8235 --> 2.35294, 78.3 --> 1.5, 82.9286 --> 9.03571, 82.4242 --> 11.7576, 76.3636 --> 1.45455, 75.4545 --> 1.63636, 76.5333 --> 2.13333, 74.7692 --> 1.69231, 76.9231 --> 3.53846, 75.4091 --> 3.40909, 73.8947 --> 4.10526, 71.0769 --> 2.07692, 72.5455 --> 4.36364, 69.6429 --> 3, 70.9167 --> 4.29167, 72.8079 --> 9.38421, 70.0541 --> 3, 69.1795 --> 3.76923, 68.8333 --> 5.55, 66.7742 --> 4.29032 )
[LOG] Overall execution time: 96.93 sec CPU time.
[LOG] Overall execution time: 98 sec real time.
Synthesis time: 97.58 sec (Real time) / 97.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.16 sec (Real time) / 1.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 36.00 sec (Real time) / 35.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 3350 17 51 1 3261
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 116.47 sec CPU time.
[LOG] Relation determinization time: 117 sec real time.
[LOG] Final circuit size: 1954 new AND gates.
[LOG] Size before ABC: 3945 AND gates.
[LOG] Size after ABC: 1954 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 112.26/113 sec (0.46/1 sec, 0.5/0 sec, 0.25/0 sec, 5.21/6 sec, 4.92/5 sec, 1.68/1 sec, 2.13/2 sec, 1.4/2 sec, 1.66/1 sec, 2.35/3 sec, 2.75/3 sec, 2.76/2 sec, 2.68/3 sec, 2.33/2 sec, 2.32/3 sec, 2.53/2 sec, 5.99/6 sec, 4.08/4 sec, 5.55/6 sec, 3.75/4 sec, 23.03/23 sec, 33.93/34 sec )
[LOG] Nr of iterations: 742 (19, 19, 8, 25, 41, 11, 10, 16, 11, 21, 12, 16, 12, 22, 14, 22, 228, 30, 37, 18, 108, 42 )
[LOG] Total clause computation time: 14.27/16 sec (0.17/0.17 sec, 0.15/0.15 sec, 0.07/0.07 sec, 1.51/1.51 sec, 0.76/0.76 sec, 0.04/0.04 sec, 0.63/0.63 sec, 0.09/0.09 sec, 0.11/0.11 sec, 0.38/0.38 sec, 0.33/0.33 sec, 0.43/0.43 sec, 0.21/0.21 sec, 0.22/0.22 sec, 0.22/0.22 sec, 0.19/0.19 sec, 0.74/0.74 sec, 0.4/0.4 sec, 0.27/0.27 sec, 0.36/0.36 sec, 1.38/1.38 sec, 5.61/5.61 sec )
[LOG] Total clause minimization time: 96.46/97 sec (0.24/0.24 sec, 0.29/0.29 sec, 0.11/0.11 sec, 3.64/3.64 sec, 4.1/4.1 sec, 1.58/1.58 sec, 1.43/1.43 sec, 1.23/1.23 sec, 1.48/1.48 sec, 1.91/1.91 sec, 2.35/2.35 sec, 2.28/2.28 sec, 2.39/2.39 sec, 2.05/2.05 sec, 2.03/2.03 sec, 2.27/2.27 sec, 5.17/5.17 sec, 3.6/3.6 sec, 5.2/5.2 sec, 3.31/3.31 sec, 21.57/21.57 sec, 28.23/28.23 sec )
[LOG] Total clause size reduction: 56953 --> 3945 (1674 --> 63, 1656 --> 52, 637 --> 12, 2160 --> 265, 3560 --> 467, 880 --> 16, 783 --> 15, 1290 --> 37, 850 --> 19, 1680 --> 80, 913 --> 25, 1230 --> 65, 891 --> 33, 1680 --> 104, 1027 --> 47, 1638 --> 88, 17479 --> 1581, 2204 --> 97, 2700 --> 126, 1258 --> 52, 7811 --> 521, 2952 --> 180 )
[LOG] Average clause size reduction: 76.7561 --> 5.31671 (88.1053 --> 3.31579, 87.1579 --> 2.73684, 79.625 --> 1.5, 86.4 --> 10.6, 86.8293 --> 11.3902, 80 --> 1.45455, 78.3 --> 1.5, 80.625 --> 2.3125, 77.2727 --> 1.72727, 80 --> 3.80952, 76.0833 --> 2.08333, 76.875 --> 4.0625, 74.25 --> 2.75, 76.3636 --> 4.72727, 73.3571 --> 3.35714, 74.4545 --> 4, 76.6623 --> 6.93421, 73.4667 --> 3.23333, 72.973 --> 3.40541, 69.8889 --> 2.88889, 72.3241 --> 4.82407, 70.2857 --> 4.28571 )
[LOG] Overall execution time: 116.47 sec CPU time.
[LOG] Overall execution time: 117 sec real time.
Synthesis time: 117.03 sec (Real time) / 116.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.89 sec (Real time) / 0.89 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 24.92 sec (Real time) / 24.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2686 18 53 1 2593
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 121.2 sec CPU time.
[LOG] Relation determinization time: 122 sec real time.
[LOG] Final circuit size: 3427 new AND gates.
[LOG] Size before ABC: 6894 AND gates.
[LOG] Size after ABC: 3427 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 116.39/116 sec (0.38/0 sec, 0.49/1 sec, 0.25/0 sec, 5.7/6 sec, 7.59/7 sec, 2.19/2 sec, 1.32/2 sec, 1.86/2 sec, 2.08/2 sec, 1.73/1 sec, 2.65/3 sec, 2.34/2 sec, 2.48/3 sec, 3.22/3 sec, 2.66/3 sec, 2.68/2 sec, 6.73/7 sec, 4.33/5 sec, 6.56/6 sec, 6.08/6 sec, 6.37/7 sec, 15.29/15 sec, 31.41/31 sec )
[LOG] Nr of iterations: 997 (19, 16, 6, 45, 36, 15, 13, 12, 15, 23, 15, 23, 10, 18, 20, 16, 304, 36, 42, 13, 31, 235, 34 )
[LOG] Total clause computation time: 19.06/20 sec (0.1/0.1 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.9/0.9 sec, 1.02/1.02 sec, 0.13/0.13 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.34/0.34 sec, 0.13/0.13 sec, 0.2/0.2 sec, 0.23/0.23 sec, 0.26/0.26 sec, 0.36/0.36 sec, 0.25/0.25 sec, 1.03/1.03 sec, 0.25/0.25 sec, 0.27/0.27 sec, 0.53/0.53 sec, 0.46/0.46 sec, 3.44/3.44 sec, 8.85/8.85 sec )
[LOG] Total clause minimization time: 95.61/95 sec (0.23/0.23 sec, 0.34/0.34 sec, 0.13/0.13 sec, 4.74/4.74 sec, 6.52/6.52 sec, 1.99/1.99 sec, 1.18/1.18 sec, 1.73/1.73 sec, 1.93/1.93 sec, 1.32/1.32 sec, 2.46/2.46 sec, 2.06/2.06 sec, 2.18/2.18 sec, 2.88/2.88 sec, 2.22/2.22 sec, 2.36/2.36 sec, 5.63/5.63 sec, 3.99/3.99 sec, 6.22/6.22 sec, 5.46/5.46 sec, 5.84/5.84 sec, 11.74/11.74 sec, 22.46/22.46 sec )
[LOG] Total clause size reduction: 79801 --> 6894 (1746 --> 66, 1440 --> 45, 475 --> 8, 4136 --> 462, 3255 --> 469, 1288 --> 30, 1092 --> 22, 990 --> 18, 1246 --> 26, 1936 --> 89, 1218 --> 46, 1892 --> 123, 765 --> 19, 1428 --> 73, 1577 --> 76, 1230 --> 58, 24543 --> 2715, 2800 --> 112, 3239 --> 150, 936 --> 41, 2310 --> 139, 17784 --> 1938, 2475 --> 169 )
[LOG] Average clause size reduction: 80.0411 --> 6.91474 (91.8947 --> 3.47368, 90 --> 2.8125, 79.1667 --> 1.33333, 91.9111 --> 10.2667, 90.4167 --> 13.0278, 85.8667 --> 2, 84 --> 1.69231, 82.5 --> 1.5, 83.0667 --> 1.73333, 84.1739 --> 3.86957, 81.2 --> 3.06667, 82.2609 --> 5.34783, 76.5 --> 1.9, 79.3333 --> 4.05556, 78.85 --> 3.8, 76.875 --> 3.625, 80.7336 --> 8.93092, 77.7778 --> 3.11111, 77.119 --> 3.57143, 72 --> 3.15385, 74.5161 --> 4.48387, 75.6766 --> 8.24681, 72.7941 --> 4.97059 )
[LOG] Overall execution time: 121.21 sec CPU time.
[LOG] Overall execution time: 122 sec real time.
Synthesis time: 122.01 sec (Real time) / 121.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.30 sec (Real time) / 1.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 60.94 sec (Real time) / 60.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 4209 19 55 1 4112
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 83.58 sec CPU time.
[LOG] Relation determinization time: 84 sec real time.
[LOG] Final circuit size: 2013 new AND gates.
[LOG] Size before ABC: 4003 AND gates.
[LOG] Size after ABC: 2013 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 77.99/78 sec (0.32/0 sec, 0.38/1 sec, 0.34/0 sec, 4.06/4 sec, 7.76/8 sec, 1.98/2 sec, 1.68/1 sec, 1.9/2 sec, 1.37/2 sec, 2.26/2 sec, 1.84/2 sec, 2.08/2 sec, 1.84/2 sec, 2.02/2 sec, 1.97/2 sec, 2.27/2 sec, 2.82/3 sec, 2.31/2 sec, 2.98/3 sec, 3.34/4 sec, 3.38/3 sec, 4.23/4 sec, 12.95/13 sec, 11.91/12 sec )
[LOG] Nr of iterations: 764 (22, 14, 8, 25, 36, 13, 10, 10, 9, 31, 13, 14, 10, 13, 15, 13, 126, 9, 34, 40, 16, 40, 147, 96 )
[LOG] Total clause computation time: 10.12/9 sec (0.05/0.05 sec, 0.12/0.12 sec, 0.11/0.11 sec, 1.82/1.82 sec, 0.78/0.78 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.15/0.15 sec, 0.5/0.5 sec, 0.2/0.2 sec, 0.22/0.22 sec, 0.21/0.21 sec, 0.35/0.35 sec, 0.3/0.3 sec, 0.36/0.36 sec, 0.27/0.27 sec, 0.22/0.22 sec, 0.13/0.13 sec, 0.35/0.35 sec, 0.15/0.15 sec, 1.82/1.82 sec, 1.58/1.58 sec )
[LOG] Total clause minimization time: 65.84/68 sec (0.2/0.2 sec, 0.18/0.18 sec, 0.14/0.14 sec, 2.16/2.16 sec, 6.91/6.91 sec, 1.78/1.78 sec, 1.52/1.52 sec, 1.7/1.7 sec, 1.18/1.18 sec, 2.02/2.02 sec, 1.25/1.25 sec, 1.8/1.8 sec, 1.56/1.56 sec, 1.72/1.72 sec, 1.54/1.54 sec, 1.88/1.88 sec, 2.38/2.38 sec, 1.94/1.94 sec, 2.67/2.67 sec, 3.12/3.12 sec, 2.94/2.94 sec, 3.98/3.98 sec, 11.04/11.04 sec, 10.23/10.23 sec )
[LOG] Total clause size reduction: 63840 --> 4003 (2142 --> 62, 1313 --> 25, 700 --> 12, 2376 --> 315, 3430 --> 483, 1164 --> 22, 864 --> 13, 855 --> 14, 752 --> 12, 2790 --> 143, 1104 --> 39, 1183 --> 39, 810 --> 18, 1068 --> 34, 1232 --> 45, 1044 --> 41, 10750 --> 932, 680 --> 17, 2772 --> 101, 3237 --> 125, 1230 --> 52, 3159 --> 115, 11680 --> 840, 7505 --> 504 )
[LOG] Average clause size reduction: 83.5602 --> 5.23953 (97.3636 --> 2.81818, 93.7857 --> 1.78571, 87.5 --> 1.5, 95.04 --> 12.6, 95.2778 --> 13.4167, 89.5385 --> 1.69231, 86.4 --> 1.3, 85.5 --> 1.4, 83.5556 --> 1.33333, 90 --> 4.6129, 84.9231 --> 3, 84.5 --> 2.78571, 81 --> 1.8, 82.1538 --> 2.61538, 82.1333 --> 3, 80.3077 --> 3.15385, 85.3175 --> 7.39683, 75.5556 --> 1.88889, 81.5294 --> 2.97059, 80.925 --> 3.125, 76.875 --> 3.25, 78.975 --> 2.875, 79.4558 --> 5.71429, 78.1771 --> 5.25 )
[LOG] Overall execution time: 83.59 sec CPU time.
[LOG] Overall execution time: 84 sec real time.
Synthesis time: 84.14 sec (Real time) / 83.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.94 sec (Real time) / 0.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 31.56 sec (Real time) / 31.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2848 20 58 1 2746
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 59 new AND gates.
[LOG] Size before ABC: 105 AND gates.
[LOG] Size after ABC: 58 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0.01/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 56 (9, 9, 7, 2, 19, 10 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 1560 --> 104 (272 --> 15, 264 --> 14, 192 --> 11, 31 --> 0, 540 --> 48, 261 --> 16 )
[LOG] Average clause size reduction: 27.8571 --> 1.85714 (30.2222 --> 1.66667, 29.3333 --> 1.55556, 27.4286 --> 1.57143, 15.5 --> 0, 28.4211 --> 2.52632, 26.1 --> 1.6 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 233 5 23 1 200
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.16 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 144 new AND gates.
[LOG] Size before ABC: 204 AND gates.
[LOG] Size after ABC: 144 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.15/0 sec (0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.04/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 83 (12, 13, 10, 8, 6, 27, 7 )
[LOG] Total clause computation time: 0.03/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.08/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 2727 --> 204 (429 --> 34, 456 --> 37, 333 --> 20, 252 --> 14, 175 --> 7, 884 --> 76, 198 --> 16 )
[LOG] Average clause size reduction: 32.8554 --> 2.45783 (35.75 --> 2.83333, 35.0769 --> 2.84615, 33.3 --> 2, 31.5 --> 1.75, 29.1667 --> 1.16667, 32.7407 --> 2.81481, 28.2857 --> 2.28571 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 357 6 26 1 318
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 0.51 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 206 new AND gates.
[LOG] Size before ABC: 363 AND gates.
[LOG] Size after ABC: 206 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.47/0 sec (0.06/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.05/0 sec, 0.1/0 sec, 0.08/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 116 (15, 14, 8, 12, 9, 18, 9, 25, 6 )
[LOG] Total clause computation time: 0.17/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.27/0 sec (0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0/0 sec )
[LOG] Total clause size reduction: 4489 --> 363 (644 --> 64, 585 --> 35, 308 --> 13, 473 --> 23, 336 --> 22, 697 --> 93, 320 --> 20, 936 --> 84, 190 --> 9 )
[LOG] Average clause size reduction: 38.6983 --> 3.12931 (42.9333 --> 4.26667, 41.7857 --> 2.5, 38.5 --> 1.625, 39.4167 --> 1.91667, 37.3333 --> 2.44444, 38.7222 --> 5.16667, 35.5556 --> 2.22222, 37.44 --> 3.36, 31.6667 --> 1.5 )
[LOG] Overall execution time: 0.51 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.74 sec (Real time) / 0.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.86 sec (Real time) / 0.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 460 7 30 1 414
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 0.76 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 437 new AND gates.
[LOG] Size before ABC: 804 AND gates.
[LOG] Size after ABC: 437 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.67/0 sec (0/0 sec, 0.02/0 sec, 0.07/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.06/0 sec, 0.09/0 sec, 0.23/0 sec, 0.1/0 sec )
[LOG] Nr of iterations: 216 (8, 10, 31, 8, 6, 9, 7, 17, 82, 38 )
[LOG] Total clause computation time: 0.15/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.47/0 sec (0/0 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.2/0.2 sec, 0.08/0.08 sec )
[LOG] Total clause size reduction: 9227 --> 804 (357 --> 12, 450 --> 28, 1470 --> 97, 336 --> 18, 235 --> 8, 368 --> 15, 270 --> 15, 704 --> 62, 3483 --> 446, 1554 --> 103 )
[LOG] Average clause size reduction: 42.7176 --> 3.72222 (44.625 --> 1.5, 45 --> 2.8, 47.4194 --> 3.12903, 42 --> 2.25, 39.1667 --> 1.33333, 40.8889 --> 1.66667, 38.5714 --> 2.14286, 41.4118 --> 3.64706, 42.4756 --> 5.43902, 40.8947 --> 2.71053 )
[LOG] Overall execution time: 0.76 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.02 sec (Real time) / 0.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.43 sec (Real time) / 1.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 733 8 33 1 682
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 3.99 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 2144 new AND gates.
[LOG] Size before ABC: 4357 AND gates.
[LOG] Size after ABC: 2143 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.88/4 sec (0.01/0 sec, 0.04/0 sec, 0.08/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.06/1 sec, 0.14/0 sec, 0.12/0 sec, 1.74/2 sec, 1.12/1 sec, 0.43/0 sec )
[LOG] Nr of iterations: 572 (7, 17, 25, 8, 12, 10, 17, 9, 15, 404, 32, 16 )
[LOG] Total clause computation time: 0.59/0 sec (0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.23/0.23 sec, 0.06/0.06 sec, 0.15/0.15 sec )
[LOG] Total clause minimization time: 3.21/4 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.08/0.08 sec, 1.51/1.51 sec, 1.04/1.04 sec, 0.26/0.26 sec )
[LOG] Total clause size reduction: 27940 --> 4357 (348 --> 10, 912 --> 59, 1344 --> 63, 385 --> 13, 594 --> 25, 477 --> 19, 832 --> 40, 408 --> 20, 700 --> 50, 19747 --> 3924, 1488 --> 84, 705 --> 50 )
[LOG] Average clause size reduction: 48.8462 --> 7.61713 (49.7143 --> 1.42857, 53.6471 --> 3.47059, 53.76 --> 2.52, 48.125 --> 1.625, 49.5 --> 2.08333, 47.7 --> 1.9, 48.9412 --> 2.35294, 45.3333 --> 2.22222, 46.6667 --> 3.33333, 48.8787 --> 9.71287, 46.5 --> 2.625, 44.0625 --> 3.125 )
[LOG] Overall execution time: 3.99 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.51 sec (Real time) / 4.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.00 sec (Real time) / 1.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.66 sec (Real time) / 7.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 2483 9 37 1 2426
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 8.31 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 4160 new AND gates.
[LOG] Size before ABC: 8550 AND gates.
[LOG] Size after ABC: 4160 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8.09/8 sec (0.03/0 sec, 0.06/0 sec, 0.17/0 sec, 0.09/0 sec, 0.06/0 sec, 0.1/0 sec, 0.11/0 sec, 0.07/0 sec, 0.3/1 sec, 0.26/0 sec, 1.66/2 sec, 3.99/4 sec, 1.19/1 sec )
[LOG] Nr of iterations: 970 (9, 29, 35, 7, 8, 11, 7, 10, 17, 13, 265, 525, 34 )
[LOG] Total clause computation time: 1.24/3 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.14/0.14 sec, 0.13/0.13 sec, 0.21/0.21 sec, 0.46/0.46 sec, 0.22/0.22 sec )
[LOG] Total clause minimization time: 6.71/5 sec (0.01/0.01 sec, 0.04/0.04 sec, 0.14/0.14 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.15/0.15 sec, 0.12/0.12 sec, 1.43/1.43 sec, 3.51/3.51 sec, 0.94/0.94 sec )
[LOG] Total clause size reduction: 50964 --> 8550 (504 --> 19, 1736 --> 122, 2074 --> 96, 360 --> 11, 413 --> 13, 580 --> 18, 342 --> 11, 504 --> 26, 880 --> 107, 648 --> 49, 13992 --> 2662, 27248 --> 5247, 1683 --> 169 )
[LOG] Average clause size reduction: 52.5402 --> 8.81443 (56 --> 2.11111, 59.8621 --> 4.2069, 59.2571 --> 2.74286, 51.4286 --> 1.57143, 51.625 --> 1.625, 52.7273 --> 1.63636, 48.8571 --> 1.57143, 50.4 --> 2.6, 51.7647 --> 6.29412, 49.8462 --> 3.76923, 52.8 --> 10.0453, 51.901 --> 9.99429, 49.5 --> 4.97059 )
[LOG] Overall execution time: 8.31 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.18 sec (Real time) / 8.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.38 sec (Real time) / 1.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.59 sec (Real time) / 14.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 4545 10 40 1 4482
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 25.92 sec CPU time.
[LOG] Relation determinization time: 28 sec real time.
[LOG] Final circuit size: 12264 new AND gates.
[LOG] Size before ABC: 28693 AND gates.
[LOG] Size after ABC: 12264 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 25.64/26 sec (0.02/0 sec, 0.06/0 sec, 0.2/0 sec, 0.08/0 sec, 0.1/0 sec, 0.06/0 sec, 0.08/1 sec, 0.09/0 sec, 0.25/0 sec, 0.13/0 sec, 0.31/0 sec, 9.14/9 sec, 12.44/13 sec, 2.68/3 sec )
[LOG] Nr of iterations: 2424 (7, 21, 56, 11, 11, 6, 6, 8, 15, 10, 17, 1573, 654, 29 )
[LOG] Total clause computation time: 4.03/7 sec (0/0 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.1/0.1 sec, 0/0 sec, 0.11/0.11 sec, 0.74/0.74 sec, 1.84/1.84 sec, 1.18/1.18 sec )
[LOG] Total clause minimization time: 21.33/19 sec (0.01/0.01 sec, 0.05/0.05 sec, 0.14/0.14 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.14/0.14 sec, 0.12/0.12 sec, 0.19/0.19 sec, 8.39/8.39 sec, 10.53/10.53 sec, 1.39/1.39 sec )
[LOG] Total clause size reduction: 137731 --> 28693 (408 --> 10, 1340 --> 91, 3630 --> 178, 650 --> 22, 640 --> 19, 315 --> 9, 310 --> 8, 427 --> 13, 840 --> 90, 531 --> 17, 928 --> 91, 89604 --> 20507, 36568 --> 7478, 1540 --> 160 )
[LOG] Average clause size reduction: 56.8197 --> 11.837 (58.2857 --> 1.42857, 63.8095 --> 4.33333, 64.8214 --> 3.17857, 59.0909 --> 2, 58.1818 --> 1.72727, 52.5 --> 1.5, 51.6667 --> 1.33333, 53.375 --> 1.625, 56 --> 6, 53.1 --> 1.7, 54.5882 --> 5.35294, 56.9638 --> 13.0369, 55.9144 --> 11.4343, 53.1034 --> 5.51724 )
[LOG] Overall execution time: 25.92 sec CPU time.
[LOG] Overall execution time: 28 sec real time.
Synthesis time: 28.54 sec (Real time) / 27.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.49 sec (Real time) / 2.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 76.84 sec (Real time) / 76.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 12690 11 43 1 12622
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 8.74 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 4751 new AND gates.
[LOG] Size before ABC: 10233 AND gates.
[LOG] Size after ABC: 4751 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.43/8 sec (0.03/0 sec, 0.05/0 sec, 0.26/0 sec, 0.08/0 sec, 0.08/1 sec, 0.08/0 sec, 0.12/0 sec, 0.1/0 sec, 0.22/0 sec, 0.14/0 sec, 0.3/1 sec, 0.15/0 sec, 3.72/3 sec, 2.1/2 sec, 1/1 sec )
[LOG] Nr of iterations: 1056 (8, 14, 62, 10, 10, 6, 8, 7, 9, 9, 19, 12, 706, 115, 61 )
[LOG] Total clause computation time: 1.17/2 sec (0.01/0.01 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.12/0.12 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0.22/0.22 sec, 0.48/0.48 sec, 0.14/0.14 sec )
[LOG] Total clause minimization time: 7.11/5 sec (0.01/0.01 sec, 0.05/0.05 sec, 0.2/0.2 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.12/0.12 sec, 0.21/0.21 sec, 0.12/0.12 sec, 3.48/3.48 sec, 1.59/1.59 sec, 0.83/0.83 sec )
[LOG] Total clause size reduction: 64467 --> 10233 (511 --> 12, 936 --> 65, 4331 --> 232, 630 --> 20, 621 --> 21, 340 --> 8, 469 --> 11, 396 --> 10, 520 --> 34, 512 --> 14, 1134 --> 114, 682 --> 25, 43005 --> 8884, 6840 --> 577, 3540 --> 206 )
[LOG] Average clause size reduction: 61.0483 --> 9.69034 (63.875 --> 1.5, 66.8571 --> 4.64286, 69.8548 --> 3.74194, 63 --> 2, 62.1 --> 2.1, 56.6667 --> 1.33333, 58.625 --> 1.375, 56.5714 --> 1.42857, 57.7778 --> 3.77778, 56.8889 --> 1.55556, 59.6842 --> 6, 56.8333 --> 2.08333, 60.9136 --> 12.5836, 59.4783 --> 5.01739, 58.0328 --> 3.37705 )
[LOG] Overall execution time: 8.74 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.73 sec (Real time) / 9.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.45 sec (Real time) / 1.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.79 sec (Real time) / 16.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 5219 12 46 1 5146
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 49.7 sec CPU time.
[LOG] Relation determinization time: 52 sec real time.
[LOG] Final circuit size: 12008 new AND gates.
[LOG] Size before ABC: 25771 AND gates.
[LOG] Size after ABC: 12008 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 49.17/49 sec (0.07/0 sec, 0.11/0 sec, 0.42/0 sec, 0.18/0 sec, 0.14/0 sec, 0.11/1 sec, 0.14/0 sec, 0.16/0 sec, 0.41/0 sec, 0.13/0 sec, 0.24/1 sec, 0.16/0 sec, 0.19/0 sec, 16.91/17 sec, 13.72/14 sec, 13.27/13 sec, 2.81/3 sec )
[LOG] Nr of iterations: 2078 (18, 30, 73, 7, 8, 7, 12, 9, 18, 11, 8, 13, 24, 1541, 189, 90, 20 )
[LOG] Total clause computation time: 3.26/3 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.11/0.11 sec, 0/0 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0.03/0.03 sec, 1.15/1.15 sec, 0.71/0.71 sec, 0.62/0.62 sec, 0.38/0.38 sec )
[LOG] Total clause minimization time: 45.45/45 sec (0.05/0.05 sec, 0.08/0.08 sec, 0.36/0.36 sec, 0.16/0.16 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.13/0.13 sec, 0.29/0.29 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.14/0.14 sec, 0.15/0.15 sec, 15.73/15.73 sec, 12.91/12.91 sec, 12.55/12.55 sec, 2.34/2.34 sec )
[LOG] Total clause size reduction: 139514 --> 25771 (1360 --> 111, 2291 --> 140, 5616 --> 283, 462 --> 10, 532 --> 19, 450 --> 11, 814 --> 24, 584 --> 16, 1224 --> 188, 710 --> 19, 490 --> 27, 828 --> 47, 1564 --> 84, 103180 --> 22859, 12408 --> 1454, 5785 --> 412, 1216 --> 67 )
[LOG] Average clause size reduction: 67.1386 --> 12.4018 (75.5556 --> 6.16667, 76.3667 --> 4.66667, 76.9315 --> 3.87671, 66 --> 1.42857, 66.5 --> 2.375, 64.2857 --> 1.57143, 67.8333 --> 2, 64.8889 --> 1.77778, 68 --> 10.4444, 64.5455 --> 1.72727, 61.25 --> 3.375, 63.6923 --> 3.61538, 65.1667 --> 3.5, 66.9565 --> 14.8339, 65.6508 --> 7.69312, 64.2778 --> 4.57778, 60.8 --> 3.35 )
[LOG] Overall execution time: 49.71 sec CPU time.
[LOG] Overall execution time: 52 sec real time.
Synthesis time: 52.23 sec (Real time) / 51.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.40 sec (Real time) / 2.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 63.60 sec (Real time) / 63.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 12531 13 50 1 12451
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 25.77 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 8202 new AND gates.
[LOG] Size before ABC: 19866 AND gates.
[LOG] Size after ABC: 8202 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 25.12/25 sec (0.59/1 sec, 0.66/0 sec, 0.05/0 sec, 0.41/1 sec, 0.42/0 sec, 0.17/0 sec, 0.17/1 sec, 0.19/0 sec, 0.16/0 sec, 5.2/5 sec, 0.28/0 sec, 0.34/1 sec, 0.31/0 sec, 6.09/6 sec, 0.39/1 sec, 1.43/1 sec, 5.97/6 sec, 2.29/2 sec )
[LOG] Nr of iterations: 1551 (14, 11, 11, 8, 22, 10, 18, 11, 11, 649, 16, 14, 12, 440, 17, 112, 153, 22 )
[LOG] Total clause computation time: 2.59/3 sec (0.23/0.23 sec, 0.14/0.14 sec, 0.01/0.01 sec, 0.23/0.23 sec, 0.1/0.1 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.28/0.28 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.36/0.36 sec, 0.04/0.04 sec, 0.19/0.19 sec, 0.41/0.41 sec, 0.41/0.41 sec )
[LOG] Total clause minimization time: 21.9/22 sec (0.35/0.35 sec, 0.51/0.51 sec, 0.03/0.03 sec, 0.16/0.16 sec, 0.3/0.3 sec, 0.15/0.15 sec, 0.13/0.13 sec, 0.15/0.15 sec, 0.14/0.14 sec, 4.89/4.89 sec, 0.21/0.21 sec, 0.26/0.26 sec, 0.21/0.21 sec, 5.68/5.68 sec, 0.29/0.29 sec, 1.16/1.16 sec, 5.48/5.48 sec, 1.8/1.8 sec )
[LOG] Total clause size reduction: 113231 --> 19866 (1105 --> 48, 840 --> 29, 830 --> 27, 574 --> 29, 1701 --> 124, 720 --> 28, 1343 --> 72, 780 --> 18, 770 --> 31, 49248 --> 10263, 1125 --> 46, 962 --> 53, 803 --> 36, 31608 --> 6661, 1136 --> 50, 7770 --> 657, 10488 --> 1629, 1428 --> 65 )
[LOG] Average clause size reduction: 73.0052 --> 12.8085 (78.9286 --> 3.42857, 76.3636 --> 2.63636, 75.4545 --> 2.45455, 71.75 --> 3.625, 77.3182 --> 5.63636, 72 --> 2.8, 74.6111 --> 4, 70.9091 --> 1.63636, 70 --> 2.81818, 75.8829 --> 15.8136, 70.3125 --> 2.875, 68.7143 --> 3.78571, 66.9167 --> 3, 71.8364 --> 15.1386, 66.8235 --> 2.94118, 69.375 --> 5.86607, 68.549 --> 10.6471, 64.9091 --> 2.95455 )
[LOG] Overall execution time: 25.77 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 27.42 sec (Real time) / 27.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.06 sec (Real time) / 2.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 40.20 sec (Real time) / 40.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 8762 14 53 1 8677
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 21.41 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 5044 new AND gates.
[LOG] Size before ABC: 11180 AND gates.
[LOG] Size after ABC: 5044 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 20.57/21 sec (0.44/1 sec, 1.1/1 sec, 0.06/0 sec, 0.43/0 sec, 0.46/1 sec, 0.13/0 sec, 0.17/0 sec, 0.16/0 sec, 0.17/0 sec, 0.27/1 sec, 0.25/0 sec, 0.49/0 sec, 0.32/1 sec, 0.56/0 sec, 0.37/1 sec, 2.95/3 sec, 1.22/1 sec, 9/9 sec, 2.02/2 sec )
[LOG] Nr of iterations: 1128 (14, 11, 7, 10, 12, 10, 9, 9, 10, 15, 12, 48, 18, 32, 22, 374, 116, 380, 19 )
[LOG] Total clause computation time: 2.81/5 sec (0.4/0.4 sec, 0.27/0.27 sec, 0.02/0.02 sec, 0.16/0.16 sec, 0.14/0.14 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.27/0.27 sec, 0.17/0.17 sec, 0.72/0.72 sec, 0.43/0.43 sec )
[LOG] Total clause minimization time: 17.41/16 sec (0.03/0.03 sec, 0.81/0.81 sec, 0.03/0.03 sec, 0.26/0.26 sec, 0.31/0.31 sec, 0.11/0.11 sec, 0.15/0.15 sec, 0.14/0.14 sec, 0.16/0.16 sec, 0.22/0.22 sec, 0.22/0.22 sec, 0.43/0.43 sec, 0.26/0.26 sec, 0.51/0.51 sec, 0.31/0.31 sec, 2.65/2.65 sec, 1.02/1.02 sec, 8.25/8.25 sec, 1.54/1.54 sec )
[LOG] Total clause size reduction: 83640 --> 11180 (1170 --> 41, 890 --> 25, 528 --> 21, 783 --> 51, 946 --> 63, 765 --> 28, 672 --> 12, 664 --> 12, 738 --> 19, 1134 --> 34, 880 --> 28, 3713 --> 471, 1326 --> 48, 2387 --> 299, 1596 --> 78, 27975 --> 4085, 8510 --> 887, 27667 --> 4917, 1296 --> 61 )
[LOG] Average clause size reduction: 74.1489 --> 9.91135 (83.5714 --> 2.92857, 80.9091 --> 2.27273, 75.4286 --> 3, 78.3 --> 5.1, 78.8333 --> 5.25, 76.5 --> 2.8, 74.6667 --> 1.33333, 73.7778 --> 1.33333, 73.8 --> 1.9, 75.6 --> 2.26667, 73.3333 --> 2.33333, 77.3542 --> 9.8125, 73.6667 --> 2.66667, 74.5938 --> 9.34375, 72.5455 --> 3.54545, 74.7995 --> 10.9225, 73.3621 --> 7.64655, 72.8079 --> 12.9395, 68.2105 --> 3.21053 )
[LOG] Overall execution time: 21.41 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 22.48 sec (Real time) / 22.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.45 sec (Real time) / 1.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.62 sec (Real time) / 22.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 5644 15 56 1 5554
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 30.04 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 6795 new AND gates.
[LOG] Size before ABC: 15252 AND gates.
[LOG] Size after ABC: 6795 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 29.25/29 sec (0.11/0 sec, 0.96/1 sec, 0.06/0 sec, 0.62/1 sec, 0.51/0 sec, 0.27/0 sec, 0.24/1 sec, 0.25/0 sec, 0.24/0 sec, 0.41/1 sec, 0.34/0 sec, 0.31/0 sec, 0.48/1 sec, 0.37/0 sec, 1.26/1 sec, 4.56/5 sec, 4.35/4 sec, 1.05/1 sec, 7.1/7 sec, 5.76/6 sec )
[LOG] Nr of iterations: 1461 (25, 16, 6, 8, 10, 8, 10, 8, 8, 11, 25, 20, 41, 10, 127, 475, 381, 79, 141, 52 )
[LOG] Total clause computation time: 3.31/4 sec (0.01/0.01 sec, 0.19/0.19 sec, 0.01/0.01 sec, 0.31/0.31 sec, 0.18/0.18 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0.16/0.16 sec, 0.39/0.39 sec, 0.5/0.5 sec, 0.11/0.11 sec, 0.42/0.42 sec, 0.73/0.73 sec )
[LOG] Total clause minimization time: 25.44/25 sec (0.09/0.09 sec, 0.76/0.76 sec, 0.03/0.03 sec, 0.29/0.29 sec, 0.31/0.31 sec, 0.24/0.24 sec, 0.2/0.2 sec, 0.2/0.2 sec, 0.18/0.18 sec, 0.37/0.37 sec, 0.29/0.29 sec, 0.27/0.27 sec, 0.37/0.37 sec, 0.33/0.33 sec, 1.09/1.09 sec, 4.14/4.14 sec, 3.81/3.81 sec, 0.89/0.89 sec, 6.62/6.62 sec, 4.96/4.96 sec )
[LOG] Total clause size reduction: 115714 --> 15252 (2280 --> 86, 1410 --> 54, 465 --> 8, 644 --> 52, 819 --> 76, 630 --> 11, 801 --> 15, 616 --> 11, 609 --> 11, 860 --> 35, 2040 --> 83, 1596 --> 48, 3320 --> 152, 738 --> 20, 10206 --> 1860, 37920 --> 7335, 30020 --> 3457, 6084 --> 318, 10780 --> 1307, 3876 --> 313 )
[LOG] Average clause size reduction: 79.2019 --> 10.4394 (91.2 --> 3.44, 88.125 --> 3.375, 77.5 --> 1.33333, 80.5 --> 6.5, 81.9 --> 7.6, 78.75 --> 1.375, 80.1 --> 1.5, 77 --> 1.375, 76.125 --> 1.375, 78.1818 --> 3.18182, 81.6 --> 3.32, 79.8 --> 2.4, 80.9756 --> 3.70732, 73.8 --> 2, 80.3622 --> 14.6457, 79.8316 --> 15.4421, 78.7927 --> 9.07349, 77.0127 --> 4.02532, 76.4539 --> 9.2695, 74.5385 --> 6.01923 )
[LOG] Overall execution time: 30.04 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 31.48 sec (Real time) / 31.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.70 sec (Real time) / 1.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 40.38 sec (Real time) / 40.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 7437 16 59 1 7342
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 44.03 sec CPU time.
[LOG] Relation determinization time: 46 sec real time.
[LOG] Final circuit size: 9931 new AND gates.
[LOG] Size before ABC: 21685 AND gates.
[LOG] Size after ABC: 9931 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 42.99/42 sec (0.1/0 sec, 0.11/0 sec, 0.06/0 sec, 0.54/1 sec, 0.88/0 sec, 0.22/1 sec, 0.23/0 sec, 0.27/0 sec, 0.28/0 sec, 0.29/1 sec, 0.34/0 sec, 0.29/0 sec, 0.31/1 sec, 0.46/0 sec, 2.22/2 sec, 2.15/3 sec, 8.93/8 sec, 1.72/1 sec, 1.49/2 sec, 12.91/13 sec, 9.19/9 sec )
[LOG] Nr of iterations: 2024 (19, 18, 6, 8, 14, 9, 8, 8, 8, 11, 15, 12, 15, 16, 177, 185, 861, 112, 81, 324, 117 )
[LOG] Total clause computation time: 4.07/8 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.29/0.29 sec, 0.2/0.2 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.17/0.17 sec, 0.22/0.22 sec, 0.7/0.7 sec, 0.17/0.17 sec, 0.13/0.13 sec, 1.06/1.06 sec, 0.87/0.87 sec )
[LOG] Total clause minimization time: 38.24/33 sec (0.07/0.07 sec, 0.09/0.09 sec, 0.03/0.03 sec, 0.23/0.23 sec, 0.66/0.66 sec, 0.19/0.19 sec, 0.19/0.19 sec, 0.24/0.24 sec, 0.23/0.23 sec, 0.24/0.24 sec, 0.29/0.29 sec, 0.25/0.25 sec, 0.26/0.26 sec, 0.41/0.41 sec, 2.03/2.03 sec, 1.9/1.9 sec, 8.17/8.17 sec, 1.48/1.48 sec, 1.28/1.28 sec, 11.77/11.77 sec, 8.23/8.23 sec )
[LOG] Total clause size reduction: 168531 --> 21685 (1800 --> 90, 1683 --> 50, 490 --> 8, 679 --> 40, 1248 --> 107, 760 --> 12, 658 --> 11, 651 --> 11, 644 --> 11, 910 --> 22, 1260 --> 36, 979 --> 38, 1232 --> 33, 1305 --> 42, 15136 --> 2763, 15640 --> 2917, 72240 --> 9864, 9213 --> 545, 6560 --> 307, 26163 --> 4001, 9280 --> 777 )
[LOG] Average clause size reduction: 83.2663 --> 10.7139 (94.7368 --> 4.73684, 93.5 --> 2.77778, 81.6667 --> 1.33333, 84.875 --> 5, 89.1429 --> 7.64286, 84.4444 --> 1.33333, 82.25 --> 1.375, 81.375 --> 1.375, 80.5 --> 1.375, 82.7273 --> 2, 84 --> 2.4, 81.5833 --> 3.16667, 82.1333 --> 2.2, 81.5625 --> 2.625, 85.5141 --> 15.6102, 84.5405 --> 15.7676, 83.9024 --> 11.4564, 82.2589 --> 4.86607, 80.9877 --> 3.79012, 80.75 --> 12.3488, 79.3162 --> 6.64103 )
[LOG] Overall execution time: 44.03 sec CPU time.
[LOG] Overall execution time: 46 sec real time.
Synthesis time: 46.19 sec (Real time) / 45.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.16 sec (Real time) / 2.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 112.07 sec (Real time) / 111.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 10613 17 62 1 10513
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 76.66 sec CPU time.
[LOG] Relation determinization time: 80 sec real time.
[LOG] Final circuit size: 12610 new AND gates.
[LOG] Size before ABC: 33227 AND gates.
[LOG] Size after ABC: 12610 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 75.14/75 sec (0.1/0 sec, 0.13/0 sec, 0.09/0 sec, 0.68/1 sec, 1.16/1 sec, 0.48/0 sec, 0.34/1 sec, 0.42/0 sec, 0.35/1 sec, 0.48/0 sec, 0.57/1 sec, 0.64/0 sec, 0.49/1 sec, 0.78/1 sec, 0.56/0 sec, 0.73/1 sec, 4.97/5 sec, 15.62/15 sec, 1.65/2 sec, 10.29/10 sec, 22.9/23 sec, 11.71/12 sec )
[LOG] Nr of iterations: 2801 (16, 14, 7, 7, 13, 9, 8, 8, 8, 10, 15, 28, 9, 15, 24, 25, 604, 868, 100, 400, 537, 76 )
[LOG] Total clause computation time: 7.41/5 sec (0.04/0.04 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.25/0.25 sec, 0.3/0.3 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.12/0.12 sec, 0.47/0.47 sec, 0.75/0.75 sec, 0.21/0.21 sec, 0.83/0.83 sec, 2.21/2.21 sec, 1.72/1.72 sec )
[LOG] Total clause minimization time: 66.78/68 sec (0.04/0.04 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.4/0.4 sec, 0.83/0.83 sec, 0.42/0.42 sec, 0.31/0.31 sec, 0.37/0.37 sec, 0.32/0.32 sec, 0.39/0.39 sec, 0.5/0.5 sec, 0.54/0.54 sec, 0.42/0.42 sec, 0.67/0.67 sec, 0.46/0.46 sec, 0.58/0.58 sec, 4.48/4.48 sec, 14.81/14.81 sec, 1.36/1.36 sec, 9.35/9.35 sec, 20.56/20.56 sec, 9.84/9.84 sec )
[LOG] Total clause size reduction: 243994 --> 33227 (1575 --> 51, 1352 --> 39, 618 --> 23, 612 --> 35, 1212 --> 135, 800 --> 12, 693 --> 9, 686 --> 11, 679 --> 11, 864 --> 33, 1330 --> 55, 2538 --> 106, 744 --> 17, 1288 --> 45, 2093 --> 95, 2160 --> 78, 53667 --> 4943, 76296 --> 14576, 8613 --> 399, 34314 --> 7298, 45560 --> 4870, 6300 --> 386 )
[LOG] Average clause size reduction: 87.1096 --> 11.8625 (98.4375 --> 3.1875, 96.5714 --> 2.78571, 88.2857 --> 3.28571, 87.4286 --> 5, 93.2308 --> 10.3846, 88.8889 --> 1.33333, 86.625 --> 1.125, 85.75 --> 1.375, 84.875 --> 1.375, 86.4 --> 3.3, 88.6667 --> 3.66667, 90.6429 --> 3.78571, 82.6667 --> 1.88889, 85.8667 --> 3, 87.2083 --> 3.95833, 86.4 --> 3.12, 88.8526 --> 8.18377, 87.8986 --> 16.7926, 86.13 --> 3.99, 85.785 --> 18.245, 84.8417 --> 9.0689, 82.8947 --> 5.07895 )
[LOG] Overall execution time: 76.66 sec CPU time.
[LOG] Overall execution time: 80 sec real time.
Synthesis time: 79.53 sec (Real time) / 78.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.53 sec (Real time) / 2.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 97.24 sec (Real time) / 97.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 13332 18 65 1 13227
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 1007.74 sec CPU time.
[LOG] Relation determinization time: 1023 sec real time.
[LOG] Final circuit size: 108042 new AND gates.
[LOG] Size before ABC: 355375 AND gates.
[LOG] Size after ABC: 108042 AND gates.
[LOG] Time for optimizing with ABC: 15 seconds.
[LOG] Total time for all control signals: 1004.65/1004 sec (0.14/0 sec, 0.12/1 sec, 0.08/0 sec, 0.8/0 sec, 0.84/0 sec, 0.31/1 sec, 0.45/0 sec, 0.4/1 sec, 0.38/0 sec, 0.43/0 sec, 0.5/1 sec, 0.55/0 sec, 0.4/1 sec, 0.56/0 sec, 3.56/4 sec, 0.74/1 sec, 10.7/10 sec, 1.94/2 sec, 1.84/2 sec, 389.5/390 sec, 10.17/10 sec, 441.97/442 sec, 138.27/138 sec )
[LOG] Nr of iterations: 18728 (20, 18, 7, 9, 8, 10, 9, 10, 10, 15, 25, 14, 13, 21, 226, 16, 762, 95, 106, 15767, 22, 1474, 71 )
[LOG] Total clause computation time: 84.39/88 sec (0.04/0.04 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.36/0.36 sec, 0.42/0.42 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.12/0.12 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.21/0.21 sec, 0.07/0.07 sec, 0.69/0.69 sec, 0.2/0.2 sec, 0.24/0.24 sec, 18.37/18.37 sec, 1.16/1.16 sec, 40.57/40.57 sec, 21.71/21.71 sec )
[LOG] Total clause minimization time: 916.5/911 sec (0.08/0.08 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.42/0.42 sec, 0.4/0.4 sec, 0.28/0.28 sec, 0.4/0.4 sec, 0.37/0.37 sec, 0.33/0.33 sec, 0.37/0.37 sec, 0.45/0.45 sec, 0.41/0.41 sec, 0.34/0.34 sec, 0.5/0.5 sec, 3.32/3.32 sec, 0.63/0.63 sec, 9.97/9.97 sec, 1.66/1.66 sec, 1.52/1.52 sec, 370.66/370.66 sec, 8.09/8.09 sec, 400.56/400.56 sec, 115.62/115.62 sec )
[LOG] Total clause size reduction: 1704842 --> 355375 (2090 --> 69, 1853 --> 56, 648 --> 10, 856 --> 45, 742 --> 39, 945 --> 13, 832 --> 12, 927 --> 18, 918 --> 17, 1414 --> 35, 2400 --> 80, 1287 --> 29, 1176 --> 23, 1940 --> 60, 21600 --> 3709, 1425 --> 40, 71534 --> 11160, 8742 --> 371, 9660 --> 427, 1434706 --> 314873, 1890 --> 105, 131097 --> 23669, 6160 --> 515 )
[LOG] Average clause size reduction: 91.0317 --> 18.9756 (104.5 --> 3.45, 102.944 --> 3.11111, 92.5714 --> 1.42857, 95.1111 --> 5, 92.75 --> 4.875, 94.5 --> 1.3, 92.4444 --> 1.33333, 92.7 --> 1.8, 91.8 --> 1.7, 94.2667 --> 2.33333, 96 --> 3.2, 91.9286 --> 2.07143, 90.4615 --> 1.76923, 92.381 --> 2.85714, 95.5752 --> 16.4115, 89.0625 --> 2.5, 93.8766 --> 14.6457, 92.0211 --> 3.90526, 91.1321 --> 4.0283, 90.9942 --> 19.9704, 85.9091 --> 4.77273, 88.9396 --> 16.0577, 86.7606 --> 7.25352 )
[LOG] Overall execution time: 1007.74 sec CPU time.
[LOG] Overall execution time: 1023 sec real time.
Synthesis time: 1022.61 sec (Real time) / 1019.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 14.37 sec (Real time) / 14.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1874.88 sec (Real time) / 1874.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 108804 19 68 1 108694
=====================  genbuf16b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.19 sec (Real time) / 9997.52 sec (User CPU time)
Timeout: 1
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 68 new AND gates.
[LOG] Size before ABC: 100 AND gates.
[LOG] Size after ABC: 67 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 52 (8, 13, 8, 2, 11, 10 )
[LOG] Total clause computation time: 0.02/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 1450 --> 99 (238 --> 13, 396 --> 24, 224 --> 19, 31 --> 0, 300 --> 26, 261 --> 17 )
[LOG] Average clause size reduction: 27.8846 --> 1.90385 (29.75 --> 1.625, 30.4615 --> 1.84615, 28 --> 2.375, 15.5 --> 0, 27.2727 --> 2.36364, 26.1 --> 1.7 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 239 5 23 1 206
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.2 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 127 new AND gates.
[LOG] Size before ABC: 200 AND gates.
[LOG] Size after ABC: 127 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.18/1 sec (0.02/0 sec, 0.03/0 sec, 0.03/1 sec, 0.01/0 sec, 0.01/0 sec, 0.05/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 87 (12, 19, 7, 7, 9, 23, 10 )
[LOG] Total clause computation time: 0.03/1 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.12/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 2876 --> 200 (429 --> 31, 684 --> 47, 222 --> 11, 216 --> 10, 280 --> 22, 748 --> 63, 297 --> 16 )
[LOG] Average clause size reduction: 33.0575 --> 2.29885 (35.75 --> 2.58333, 36 --> 2.47368, 31.7143 --> 1.57143, 30.8571 --> 1.42857, 31.1111 --> 2.44444, 32.5217 --> 2.73913, 29.7 --> 1.6 )
[LOG] Overall execution time: 0.2 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.71 sec (Real time) / 0.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 334 6 26 1 295
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 0.63 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 277 new AND gates.
[LOG] Size before ABC: 494 AND gates.
[LOG] Size after ABC: 276 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.57/0 sec (0.04/0 sec, 0.08/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.06/0 sec, 0.1/0 sec, 0.14/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 160 (13, 30, 9, 9, 7, 15, 8, 60, 9 )
[LOG] Total clause computation time: 0.16/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.37/0 sec (0.03/0.03 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 6264 --> 494 (552 --> 42, 1305 --> 106, 352 --> 13, 344 --> 14, 252 --> 10, 574 --> 52, 280 --> 26, 2301 --> 218, 304 --> 13 )
[LOG] Average clause size reduction: 39.15 --> 3.0875 (42.4615 --> 3.23077, 43.5 --> 3.53333, 39.1111 --> 1.44444, 38.2222 --> 1.55556, 36 --> 1.42857, 38.2667 --> 3.46667, 35 --> 3.25, 38.35 --> 3.63333, 33.7778 --> 1.44444 )
[LOG] Overall execution time: 0.63 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.86 sec (Real time) / 0.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.18 sec (Real time) / 2.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 522 7 30 1 477
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 2.86 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 864 new AND gates.
[LOG] Size before ABC: 1680 AND gates.
[LOG] Size after ABC: 864 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.65/3 sec (0.03/0 sec, 0.04/0 sec, 0.37/1 sec, 0.16/0 sec, 0.12/0 sec, 0.15/0 sec, 0.31/0 sec, 0.42/1 sec, 0.48/0 sec, 0.57/1 sec )
[LOG] Nr of iterations: 403 (8, 14, 108, 15, 18, 21, 23, 86, 54, 56 )
[LOG] Total clause computation time: 0.69/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.15/0.15 sec, 0.11/0.11 sec, 0.11/0.11 sec, 0.11/0.11 sec )
[LOG] Total clause minimization time: 1.9/3 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.29/0.29 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.13/0.13 sec, 0.15/0.15 sec, 0.31/0.31 sec, 0.36/0.36 sec, 0.46/0.46 sec )
[LOG] Total clause size reduction: 17960 --> 1680 (357 --> 15, 650 --> 42, 5243 --> 594, 672 --> 44, 799 --> 54, 920 --> 70, 990 --> 89, 3740 --> 363, 2279 --> 225, 2310 --> 184 )
[LOG] Average clause size reduction: 44.5658 --> 4.16873 (44.625 --> 1.875, 46.4286 --> 3, 48.5463 --> 5.5, 44.8 --> 2.93333, 44.3889 --> 3, 43.8095 --> 3.33333, 43.0435 --> 3.86957, 43.4884 --> 4.22093, 42.2037 --> 4.16667, 41.25 --> 3.28571 )
[LOG] Overall execution time: 2.86 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.19 sec (Real time) / 3.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.42 sec (Real time) / 10.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1150 8 33 1 1099
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 22.9 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 2448 new AND gates.
[LOG] Size before ABC: 4879 AND gates.
[LOG] Size after ABC: 2448 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 22.36/23 sec (0.06/0 sec, 0.11/0 sec, 1.04/2 sec, 0.32/0 sec, 0.38/0 sec, 0.43/1 sec, 0.35/0 sec, 0.93/1 sec, 2.32/2 sec, 6.34/7 sec, 5.61/5 sec, 4.47/5 sec )
[LOG] Nr of iterations: 859 (8, 25, 139, 24, 21, 27, 27, 34, 195, 253, 82, 24 )
[LOG] Total clause computation time: 4.58/2 sec (0/0 sec, 0.02/0.02 sec, 0.24/0.24 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.41/0.41 sec, 0.49/0.49 sec, 1.66/1.66 sec, 0.17/0.17 sec, 1.34/1.34 sec )
[LOG] Total clause minimization time: 17.56/21 sec (0.04/0.04 sec, 0.07/0.07 sec, 0.79/0.79 sec, 0.26/0.26 sec, 0.32/0.32 sec, 0.34/0.34 sec, 0.26/0.26 sec, 0.5/0.5 sec, 1.81/1.81 sec, 4.66/4.66 sec, 5.41/5.41 sec, 3.1/3.1 sec )
[LOG] Total clause size reduction: 43277 --> 4879 (406 --> 16, 1368 --> 84, 7728 --> 895, 1265 --> 75, 1080 --> 67, 1378 --> 86, 1352 --> 80, 1683 --> 146, 9700 --> 1024, 12348 --> 2032, 3888 --> 285, 1081 --> 89 )
[LOG] Average clause size reduction: 50.3807 --> 5.67986 (50.75 --> 2, 54.72 --> 3.36, 55.5971 --> 6.43885, 52.7083 --> 3.125, 51.4286 --> 3.19048, 51.037 --> 3.18519, 50.0741 --> 2.96296, 49.5 --> 4.29412, 49.7436 --> 5.25128, 48.8063 --> 8.03162, 47.4146 --> 3.47561, 45.0417 --> 3.70833 )
[LOG] Overall execution time: 22.9 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 23.47 sec (Real time) / 23.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.09 sec (Real time) / 1.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 72.73 sec (Real time) / 72.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 2778 9 37 1 2720
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 104.66 sec CPU time.
[LOG] Relation determinization time: 106 sec real time.
[LOG] Final circuit size: 5104 new AND gates.
[LOG] Size before ABC: 10786 AND gates.
[LOG] Size after ABC: 5104 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 103.11/103 sec (0.13/0 sec, 0.18/0 sec, 4.13/4 sec, 1.41/2 sec, 1.2/1 sec, 1.36/1 sec, 1.39/2 sec, 1.74/1 sec, 5.22/6 sec, 13.36/13 sec, 26/26 sec, 24.91/25 sec, 22.08/22 sec )
[LOG] Nr of iterations: 1537 (7, 18, 295, 22, 28, 30, 35, 44, 17, 471, 93, 460, 17 )
[LOG] Total clause computation time: 16.14/16 sec (0.05/0.05 sec, 0.03/0.03 sec, 0.55/0.55 sec, 0.07/0.07 sec, 0.14/0.14 sec, 0.12/0.12 sec, 0.1/0.1 sec, 0.16/0.16 sec, 2.69/2.69 sec, 2.83/2.83 sec, 2.55/2.55 sec, 4.09/4.09 sec, 2.76/2.76 sec )
[LOG] Total clause minimization time: 86.33/87 sec (0.06/0.06 sec, 0.13/0.13 sec, 3.55/3.55 sec, 1.3/1.3 sec, 1.02/1.02 sec, 1.2/1.2 sec, 1.25/1.25 sec, 1.54/1.54 sec, 2.48/2.48 sec, 10.45/10.45 sec, 23.37/23.37 sec, 20.74/20.74 sec, 19.24/19.24 sec )
[LOG] Total clause size reduction: 84067 --> 10786 (378 --> 10, 1054 --> 66, 17934 --> 2225, 1260 --> 81, 1593 --> 93, 1682 --> 106, 1938 --> 125, 2408 --> 147, 880 --> 74, 25380 --> 3279, 4876 --> 490, 23868 --> 4042, 816 --> 48 )
[LOG] Average clause size reduction: 54.6955 --> 7.01757 (54 --> 1.42857, 58.5556 --> 3.66667, 60.7932 --> 7.54237, 57.2727 --> 3.68182, 56.8929 --> 3.32143, 56.0667 --> 3.53333, 55.3714 --> 3.57143, 54.7273 --> 3.34091, 51.7647 --> 4.35294, 53.8854 --> 6.96178, 52.4301 --> 5.26882, 51.887 --> 8.78696, 48 --> 2.82353 )
[LOG] Overall execution time: 104.66 sec CPU time.
[LOG] Overall execution time: 106 sec real time.
Synthesis time: 105.69 sec (Real time) / 105.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.59 sec (Real time) / 1.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 293.49 sec (Real time) / 293.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 5476 10 40 1 5413
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 348.17 sec CPU time.
[LOG] Relation determinization time: 351 sec real time.
[LOG] Final circuit size: 11676 new AND gates.
[LOG] Size before ABC: 25964 AND gates.
[LOG] Size after ABC: 11676 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 344.16/344 sec (0.27/0 sec, 0.49/1 sec, 17.06/17 sec, 2.64/2 sec, 4.3/5 sec, 3.42/3 sec, 4.87/5 sec, 4.47/4 sec, 11.61/12 sec, 4.42/5 sec, 54.7/54 sec, 68.59/69 sec, 85.67/86 sec, 81.65/81 sec )
[LOG] Nr of iterations: 3127 (9, 22, 661, 30, 38, 38, 38, 29, 30, 39, 1125, 435, 591, 42 )
[LOG] Total clause computation time: 64.29/63 sec (0.06/0.06 sec, 0.09/0.09 sec, 1.92/1.92 sec, 0.46/0.46 sec, 0.19/0.19 sec, 0.36/0.36 sec, 0.34/0.34 sec, 0.63/0.63 sec, 6.03/6.03 sec, 0.31/0.31 sec, 6.5/6.5 sec, 13.55/13.55 sec, 10.69/10.69 sec, 23.16/23.16 sec )
[LOG] Total clause minimization time: 278.47/280 sec (0.16/0.16 sec, 0.34/0.34 sec, 15.07/15.07 sec, 2.1/2.1 sec, 4.03/4.03 sec, 2.97/2.97 sec, 4.44/4.44 sec, 3.74/3.74 sec, 5.49/5.49 sec, 4.02/4.02 sec, 48.09/48.09 sec, 54.9/54.9 sec, 74.81/74.81 sec, 58.31/58.31 sec )
[LOG] Total clause size reduction: 185304 --> 25964 (544 --> 16, 1407 --> 84, 43560 --> 5920, 1885 --> 103, 2368 --> 140, 2331 --> 147, 2294 --> 140, 1708 --> 85, 1740 --> 195, 2242 --> 112, 65192 --> 9074, 24738 --> 4058, 33040 --> 5728, 2255 --> 162 )
[LOG] Average clause size reduction: 59.2594 --> 8.30317 (60.4444 --> 1.77778, 63.9545 --> 3.81818, 65.9002 --> 8.95613, 62.8333 --> 3.43333, 62.3158 --> 3.68421, 61.3421 --> 3.86842, 60.3684 --> 3.68421, 58.8966 --> 2.93103, 58 --> 6.5, 57.4872 --> 2.87179, 57.9484 --> 8.06578, 56.869 --> 9.32874, 55.9052 --> 9.69205, 53.6905 --> 3.85714 )
[LOG] Overall execution time: 348.18 sec CPU time.
[LOG] Overall execution time: 351 sec real time.
Synthesis time: 350.43 sec (Real time) / 348.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.56 sec (Real time) / 2.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1496.95 sec (Real time) / 1496.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 12088 11 43 1 12020
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 1.66 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1651 new AND gates.
[LOG] Size before ABC: 3091 AND gates.
[LOG] Size after ABC: 1650 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.62/2 sec (0.01/0 sec, 0.01/0 sec, 0.07/0 sec, 0/0 sec, 0.05/0 sec, 0.01/0 sec, 0.95/1 sec, 0.52/1 sec )
[LOG] Nr of iterations: 475 (11, 5, 14, 7, 11, 16, 303, 108 )
[LOG] Total clause computation time: 0.21/2 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.09/0.09 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 1.37/0 sec (0/0 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.84/0.84 sec, 0.47/0.47 sec )
[LOG] Total clause size reduction: 17357 --> 3091 (430 --> 24, 168 --> 16, 533 --> 77, 240 --> 13, 390 --> 23, 570 --> 61, 11174 --> 2229, 3852 --> 648 )
[LOG] Average clause size reduction: 36.5411 --> 6.50737 (39.0909 --> 2.18182, 33.6 --> 3.2, 38.0714 --> 5.5, 34.2857 --> 1.85714, 35.4545 --> 2.09091, 35.625 --> 3.8125, 36.8779 --> 7.35644, 35.6667 --> 6 )
[LOG] Overall execution time: 1.66 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.07 sec (Real time) / 1.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.83 sec (Real time) / 0.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.48 sec (Real time) / 8.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1870 7 28 1 1828
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 11.8 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 4341 new AND gates.
[LOG] Size before ABC: 8996 AND gates.
[LOG] Size after ABC: 4340 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.65/12 sec (0.01/0 sec, 0.08/0 sec, 0.02/0 sec, 1.74/2 sec, 0.03/0 sec, 1.25/1 sec, 1.96/2 sec, 1.82/2 sec, 3.81/4 sec, 0.93/1 sec )
[LOG] Nr of iterations: 1245 (5, 11, 13, 455, 5, 171, 138, 130, 257, 60 )
[LOG] Total clause computation time: 1.57/0 sec (0/0 sec, 0.06/0.06 sec, 0/0 sec, 0.21/0.21 sec, 0/0 sec, 0.03/0.03 sec, 0.27/0.27 sec, 0.12/0.12 sec, 0.62/0.62 sec, 0.26/0.26 sec )
[LOG] Total clause minimization time: 9.94/12 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 1.53/1.53 sec, 0/0 sec, 1.2/1.2 sec, 1.68/1.68 sec, 1.68/1.68 sec, 3.17/3.17 sec, 0.64/0.64 sec )
[LOG] Total clause size reduction: 58889 --> 8996 (212 --> 9, 520 --> 44, 612 --> 28, 22700 --> 4109, 196 --> 7, 8160 --> 1009, 6439 --> 1091, 5934 --> 685, 11520 --> 1611, 2596 --> 403 )
[LOG] Average clause size reduction: 47.3004 --> 7.2257 (42.4 --> 1.8, 47.2727 --> 4, 47.0769 --> 2.15385, 49.8901 --> 9.03077, 39.2 --> 1.4, 47.7193 --> 5.90058, 46.6594 --> 7.9058, 45.6462 --> 5.26923, 44.8249 --> 6.26848, 43.2667 --> 6.71667 )
[LOG] Overall execution time: 11.8 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.72 sec (Real time) / 12.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.44 sec (Real time) / 1.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 52.47 sec (Real time) / 52.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 4630 9 34 1 4578
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 378.05 sec CPU time.
[LOG] Relation determinization time: 383 sec real time.
[LOG] Final circuit size: 27259 new AND gates.
[LOG] Size before ABC: 58177 AND gates.
[LOG] Size after ABC: 27258 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 377.64/378 sec (0.02/0 sec, 0.23/0 sec, 0.02/0 sec, 0.3/1 sec, 0.02/0 sec, 2.36/2 sec, 0.08/0 sec, 12.47/13 sec, 58.7/58 sec, 230.75/231 sec, 72.69/73 sec )
[LOG] Nr of iterations: 6410 (4, 11, 6, 13, 6, 254, 26, 1175, 2142, 2389, 384 )
[LOG] Total clause computation time: 49.79/47 sec (0/0 sec, 0.18/0.18 sec, 0.01/0.01 sec, 0.16/0.16 sec, 0.02/0.02 sec, 0.16/0.16 sec, 0.02/0.02 sec, 1.03/1.03 sec, 3.61/3.61 sec, 15.99/15.99 sec, 28.61/28.61 sec )
[LOG] Total clause minimization time: 327.43/331 sec (0.01/0.01 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0/0 sec, 2.2/2.2 sec, 0.05/0.05 sec, 11.41/11.41 sec, 55.04/55.04 sec, 214.62/214.62 sec, 43.9/43.9 sec )
[LOG] Total clause size reduction: 331781 --> 58177 (180 --> 5, 590 --> 51, 290 --> 11, 684 --> 43, 280 --> 9, 13915 --> 1913, 1350 --> 115, 62222 --> 9988, 111332 --> 18272, 121788 --> 24416, 19150 --> 3354 )
[LOG] Average clause size reduction: 51.7599 --> 9.07598 (45 --> 1.25, 53.6364 --> 4.63636, 48.3333 --> 1.83333, 52.6154 --> 3.30769, 46.6667 --> 1.5, 54.7835 --> 7.5315, 51.9231 --> 4.42308, 52.9549 --> 8.50043, 51.9757 --> 8.53035, 50.9787 --> 10.2202, 49.8698 --> 8.73438 )
[LOG] Overall execution time: 378.05 sec CPU time.
[LOG] Overall execution time: 383 sec real time.
Synthesis time: 383.02 sec (Real time) / 380.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.54 sec (Real time) / 4.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1910.05 sec (Real time) / 1909.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 27597 11 38 1 27538
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 78.73 sec CPU time.
[LOG] Relation determinization time: 80 sec real time.
[LOG] Final circuit size: 9734 new AND gates.
[LOG] Size before ABC: 20633 AND gates.
[LOG] Size after ABC: 9734 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 78.22/78 sec (3.22/3 sec, 6.82/7 sec, 7.8/8 sec, 2.38/2 sec, 9.69/10 sec, 11.55/12 sec, 7.66/7 sec, 5.71/6 sec, 17.36/17 sec, 0.15/1 sec, 1.36/1 sec, 4.4/4 sec, 0.12/0 sec )
[LOG] Nr of iterations: 2417 (451, 426, 544, 19, 221, 205, 224, 106, 163, 13, 23, 17, 5 )
[LOG] Total clause computation time: 10.39/12 sec (0.63/0.63 sec, 0.48/0.48 sec, 1.3/1.3 sec, 0.38/0.38 sec, 0.34/0.34 sec, 0.28/0.28 sec, 0.43/0.43 sec, 1/1 sec, 3.81/3.81 sec, 0.02/0.02 sec, 1.16/1.16 sec, 0.54/0.54 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 66.95/65 sec (2.58/2.58 sec, 6.29/6.29 sec, 6.46/6.46 sec, 1.94/1.94 sec, 9.28/9.28 sec, 11.2/11.2 sec, 7.16/7.16 sec, 4.63/4.63 sec, 13.46/13.46 sec, 0.04/0.04 sec, 0.12/0.12 sec, 3.77/3.77 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 158490 --> 20633 (31050 --> 5521, 28900 --> 3212, 36381 --> 6044, 1188 --> 86, 14300 --> 1256, 13056 --> 1162, 14049 --> 1216, 6510 --> 803, 9882 --> 1173, 720 --> 29, 1298 --> 74, 928 --> 46, 228 --> 11 )
[LOG] Average clause size reduction: 65.573 --> 8.53662 (68.847 --> 12.2417, 67.8404 --> 7.53991, 66.8768 --> 11.1103, 62.5263 --> 4.52632, 64.7059 --> 5.68326, 63.6878 --> 5.66829, 62.7188 --> 5.42857, 61.4151 --> 7.57547, 60.6258 --> 7.19632, 55.3846 --> 2.23077, 56.4348 --> 3.21739, 54.5882 --> 2.70588, 45.6 --> 2.2 )
[LOG] Overall execution time: 78.73 sec CPU time.
[LOG] Overall execution time: 80 sec real time.
Synthesis time: 80.71 sec (Real time) / 80.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.08 sec (Real time) / 2.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 486.44 sec (Real time) / 486.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 10148 13 43 1 10079
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 86.38 sec CPU time.
[LOG] Relation determinization time: 89 sec real time.
[LOG] Final circuit size: 11694 new AND gates.
[LOG] Size before ABC: 25168 AND gates.
[LOG] Size after ABC: 11694 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 85.69/85 sec (3.47/3 sec, 7.19/7 sec, 9.81/10 sec, 3.38/4 sec, 8.16/8 sec, 8.4/8 sec, 7.59/8 sec, 8.68/8 sec, 5.62/6 sec, 18.03/18 sec, 0.17/0 sec, 0.17/0 sec, 4.5/5 sec, 0.52/0 sec )
[LOG] Nr of iterations: 2882 (483, 497, 689, 23, 228, 195, 210, 173, 110, 219, 9, 12, 10, 24 )
[LOG] Total clause computation time: 11.9/14 sec (0.51/0.51 sec, 0.65/0.65 sec, 1.38/1.38 sec, 0.82/0.82 sec, 0.31/0.31 sec, 0.3/0.3 sec, 0.41/0.41 sec, 0.5/0.5 sec, 1.12/1.12 sec, 4.21/4.21 sec, 0.03/0.03 sec, 0/0 sec, 1.38/1.38 sec, 0.28/0.28 sec )
[LOG] Total clause minimization time: 72.76/69 sec (2.94/2.94 sec, 6.52/6.52 sec, 8.4/8.4 sec, 2.5/2.5 sec, 7.78/7.78 sec, 8.03/8.03 sec, 7.11/7.11 sec, 8.1/8.1 sec, 4.41/4.41 sec, 13.72/13.72 sec, 0.04/0.04 sec, 0.05/0.05 sec, 3.02/3.02 sec, 0.14/0.14 sec )
[LOG] Total clause size reduction: 208252 --> 25168 (36632 --> 6176, 37200 --> 3843, 50912 --> 7783, 1606 --> 108, 16344 --> 1275, 13774 --> 1126, 14630 --> 1232, 11868 --> 992, 7412 --> 832, 14606 --> 1662, 528 --> 15, 715 --> 21, 576 --> 21, 1449 --> 82 )
[LOG] Average clause size reduction: 72.2595 --> 8.73282 (75.8427 --> 12.7867, 74.8491 --> 7.73239, 73.8926 --> 11.2961, 69.8261 --> 4.69565, 71.6842 --> 5.59211, 70.6359 --> 5.77436, 69.6667 --> 5.86667, 68.6012 --> 5.7341, 67.3818 --> 7.56364, 66.6941 --> 7.58904, 58.6667 --> 1.66667, 59.5833 --> 1.75, 57.6 --> 2.1, 60.375 --> 3.41667 )
[LOG] Overall execution time: 86.38 sec CPU time.
[LOG] Overall execution time: 89 sec real time.
Synthesis time: 88.88 sec (Real time) / 88.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.41 sec (Real time) / 2.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 743.84 sec (Real time) / 743.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 12165 15 47 1 12089
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 148.12 sec CPU time.
[LOG] Relation determinization time: 151 sec real time.
[LOG] Final circuit size: 13569 new AND gates.
[LOG] Size before ABC: 28809 AND gates.
[LOG] Size after ABC: 13569 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 147.12/148 sec (5.44/6 sec, 12.16/12 sec, 14.14/14 sec, 7.25/7 sec, 11.78/12 sec, 11.16/11 sec, 12.69/13 sec, 18.45/18 sec, 13.61/14 sec, 7.86/8 sec, 31.24/31 sec, 0.2/0 sec, 0.22/1 sec, 0.2/0 sec, 0.72/1 sec )
[LOG] Nr of iterations: 3361 (532, 516, 686, 27, 220, 236, 208, 198, 209, 182, 311, 10, 12, 8, 6 )
[LOG] Total clause computation time: 16.64/13 sec (0.74/0.74 sec, 0.78/0.78 sec, 2.44/2.44 sec, 0.81/0.81 sec, 0.46/0.46 sec, 0.53/0.53 sec, 0.54/0.54 sec, 0.49/0.49 sec, 0.81/0.81 sec, 1.78/1.78 sec, 6.65/6.65 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.53/0.53 sec )
[LOG] Total clause minimization time: 129.13/133 sec (4.68/4.68 sec, 11.34/11.34 sec, 11.63/11.63 sec, 6.36/6.36 sec, 11.24/11.24 sec, 10.54/10.54 sec, 12.07/12.07 sec, 17.87/17.87 sec, 12.69/12.69 sec, 5.98/5.98 sec, 24.48/24.48 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.06/0.06 sec )
[LOG] Total clause size reduction: 267644 --> 28809 (44604 --> 6790, 42745 --> 3637, 56170 --> 8163, 2106 --> 150, 17520 --> 1245, 18565 --> 1329, 16146 --> 1187, 15169 --> 1140, 15808 --> 1071, 13575 --> 1406, 22940 --> 2624, 657 --> 17, 792 --> 24, 497 --> 17, 350 --> 9 )
[LOG] Average clause size reduction: 79.6323 --> 8.57156 (83.8421 --> 12.7632, 82.8391 --> 7.04845, 81.8805 --> 11.8994, 78 --> 5.55556, 79.6364 --> 5.65909, 78.6653 --> 5.63136, 77.625 --> 5.70673, 76.6111 --> 5.75758, 75.6364 --> 5.1244, 74.5879 --> 7.72527, 73.7621 --> 8.4373, 65.7 --> 1.7, 66 --> 2, 62.125 --> 2.125, 58.3333 --> 1.5 )
[LOG] Overall execution time: 148.12 sec CPU time.
[LOG] Overall execution time: 151 sec real time.
Synthesis time: 151.15 sec (Real time) / 150.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.92 sec (Real time) / 2.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 925.50 sec (Real time) / 924.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 14102 17 52 1 14018
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.08 sec (Real time) / 9960.27 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 541.45 sec CPU time.
[LOG] Relation determinization time: 548 sec real time.
[LOG] Final circuit size: 20939 new AND gates.
[LOG] Size before ABC: 46244 AND gates.
[LOG] Size after ABC: 20939 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 539.42/540 sec (11.06/11 sec, 24.5/25 sec, 26.29/26 sec, 17.89/18 sec, 24/24 sec, 33.02/33 sec, 36.14/36 sec, 36.98/37 sec, 34.56/35 sec, 29.7/29 sec, 27.77/28 sec, 37.49/38 sec, 127.34/127 sec, 0.4/0 sec, 10.01/10 sec, 29.72/30 sec, 31.42/32 sec, 1.13/1 sec )
[LOG] Nr of iterations: 5178 (714, 699, 902, 42, 245, 271, 270, 323, 242, 256, 277, 236, 622, 18, 22, 7, 19, 13 )
[LOG] Total clause computation time: 58.92/61 sec (1.66/1.66 sec, 1.94/1.94 sec, 4.62/4.62 sec, 1.35/1.35 sec, 1.36/1.36 sec, 0.87/0.87 sec, 0.85/0.85 sec, 1.04/1.04 sec, 0.81/0.81 sec, 1.1/1.1 sec, 1.61/1.61 sec, 4.74/4.74 sec, 18.7/18.7 sec, 0.06/0.06 sec, 9.55/9.55 sec, 4.7/4.7 sec, 3.2/3.2 sec, 0.76/0.76 sec )
[LOG] Total clause minimization time: 477.96/477 sec (9.37/9.37 sec, 22.5/22.5 sec, 21.58/21.58 sec, 16.43/16.43 sec, 22.52/22.52 sec, 32.02/32.02 sec, 35.15/35.15 sec, 35.81/35.81 sec, 33.61/33.61 sec, 28.49/28.49 sec, 26/26 sec, 32.6/32.6 sec, 108.46/108.46 sec, 0.15/0.15 sec, 0.26/0.26 sec, 24.83/24.83 sec, 28.03/28.03 sec, 0.15/0.15 sec )
[LOG] Total clause size reduction: 489066 --> 46244 (71300 --> 10379, 69102 --> 5439, 88298 --> 11680, 3977 --> 219, 23424 --> 1442, 25650 --> 1578, 25286 --> 1563, 29946 --> 1928, 22172 --> 1375, 23205 --> 1397, 24840 --> 1367, 20915 --> 2373, 54648 --> 5293, 1479 --> 36, 1806 --> 77, 510 --> 17, 1512 --> 49, 996 --> 32 )
[LOG] Average clause size reduction: 94.4508 --> 8.93086 (99.8599 --> 14.5364, 98.8584 --> 7.78112, 97.8914 --> 12.949, 94.6905 --> 5.21429, 95.6082 --> 5.88571, 94.6494 --> 5.82288, 93.6519 --> 5.78889, 92.7121 --> 5.96904, 91.6198 --> 5.68182, 90.6445 --> 5.45703, 89.6751 --> 4.93502, 88.6229 --> 10.0551, 87.8585 --> 8.50965, 82.1667 --> 2, 82.0909 --> 3.5, 72.8571 --> 2.42857, 79.5789 --> 2.57895, 76.6154 --> 2.46154 )
[LOG] Overall execution time: 541.45 sec CPU time.
[LOG] Overall execution time: 548 sec real time.
Synthesis time: 547.16 sec (Real time) / 544.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.92 sec (Real time) / 3.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2605.67 sec (Real time) / 2604.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 21622 21 61 1 21522
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 429.41 sec CPU time.
[LOG] Relation determinization time: 434 sec real time.
[LOG] Final circuit size: 15503 new AND gates.
[LOG] Size before ABC: 34571 AND gates.
[LOG] Size after ABC: 15503 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 427.06/428 sec (10.44/11 sec, 14.85/15 sec, 20.53/20 sec, 7.39/8 sec, 21.17/21 sec, 16.99/17 sec, 27.91/28 sec, 31.92/32 sec, 35.27/35 sec, 37.59/38 sec, 36.65/36 sec, 23.57/24 sec, 52.96/53 sec, 54.46/54 sec, 0.3/1 sec, 4.96/5 sec, 14.83/14 sec, 14.92/15 sec, 0.35/1 sec )
[LOG] Nr of iterations: 4058 (599, 404, 677, 38, 168, 167, 198, 195, 239, 279, 297, 234, 319, 170, 13, 22, 17, 10, 12 )
[LOG] Total clause computation time: 68.61/66 sec (1.22/1.22 sec, 1.11/1.11 sec, 5.34/5.34 sec, 6.91/6.91 sec, 0.7/0.7 sec, 0.51/0.51 sec, 0.64/0.64 sec, 0.54/0.54 sec, 0.76/0.76 sec, 0.99/0.99 sec, 1.28/1.28 sec, 1.16/1.16 sec, 5.45/5.45 sec, 26.68/26.68 sec, 0.02/0.02 sec, 4.5/4.5 sec, 4.81/4.81 sec, 5.93/5.93 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 356.03/361 sec (9.17/9.17 sec, 13.65/13.65 sec, 15.11/15.11 sec, 0.39/0.39 sec, 20.35/20.35 sec, 16.36/16.36 sec, 27.16/27.16 sec, 31.27/31.27 sec, 34.4/34.4 sec, 36.48/36.48 sec, 35.24/35.24 sec, 22.29/22.29 sec, 47.35/47.35 sec, 27.62/27.62 sec, 0.1/0.1 sec, 0.3/0.3 sec, 9.86/9.86 sec, 8.81/8.81 sec, 0.12/0.12 sec )
[LOG] Total clause size reduction: 409237 --> 34571 (63986 --> 8255, 42718 --> 2883, 70980 --> 9064, 3848 --> 182, 17201 --> 915, 16932 --> 888, 19897 --> 1056, 19400 --> 1052, 23562 --> 1288, 27244 --> 1538, 28712 --> 1538, 22368 --> 1282, 30210 --> 2781, 15886 --> 1682, 1116 --> 23, 1932 --> 55, 1456 --> 31, 810 --> 17, 979 --> 41 )
[LOG] Average clause size reduction: 100.847 --> 8.51922 (106.821 --> 13.7813, 105.738 --> 7.13614, 104.845 --> 13.3885, 101.263 --> 4.78947, 102.387 --> 5.44643, 101.389 --> 5.31737, 100.49 --> 5.33333, 99.4872 --> 5.39487, 98.5858 --> 5.38912, 97.6487 --> 5.51254, 96.6734 --> 5.17845, 95.5897 --> 5.47863, 94.7022 --> 8.71787, 93.4471 --> 9.89412, 85.8462 --> 1.76923, 87.8182 --> 2.5, 85.6471 --> 1.82353, 81 --> 1.7, 81.5833 --> 3.41667 )
[LOG] Overall execution time: 429.41 sec CPU time.
[LOG] Overall execution time: 434 sec real time.
Synthesis time: 433.16 sec (Real time) / 431.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.03 sec (Real time) / 3.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2128.53 sec (Real time) / 2127.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 16240 23 65 1 16133
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 2.26 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1899 new AND gates.
[LOG] Size before ABC: 3603 AND gates.
[LOG] Size after ABC: 1898 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.21/3 sec (0.01/0 sec, 0.04/0 sec, 0.09/0 sec, 0/0 sec, 0.13/1 sec, 0.01/0 sec, 1.3/1 sec, 0.63/1 sec )
[LOG] Nr of iterations: 536 (11, 9, 10, 6, 21, 11, 387, 81 )
[LOG] Total clause computation time: 0.39/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0.14/0.14 sec, 0.17/0.17 sec )
[LOG] Total clause minimization time: 1.8/3 sec (0/0 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0/0 sec, 0.08/0.08 sec, 0.01/0.01 sec, 1.16/1.16 sec, 0.45/0.45 sec )
[LOG] Total clause size reduction: 21241 --> 3603 (460 --> 21, 360 --> 39, 396 --> 23, 215 --> 9, 840 --> 73, 410 --> 33, 15440 --> 2921, 3120 --> 484 )
[LOG] Average clause size reduction: 39.6287 --> 6.72201 (41.8182 --> 1.90909, 40 --> 4.33333, 39.6 --> 2.3, 35.8333 --> 1.5, 40 --> 3.47619, 37.2727 --> 3, 39.8966 --> 7.5478, 38.5185 --> 5.97531 )
[LOG] Overall execution time: 2.26 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.71 sec (Real time) / 2.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.74 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.39 sec (Real time) / 7.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 2133 7 31 1 2088
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 7.81 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 3194 new AND gates.
[LOG] Size before ABC: 6328 AND gates.
[LOG] Size after ABC: 3194 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.69/8 sec (0.01/0 sec, 0.12/0 sec, 0.02/0 sec, 0.52/1 sec, 0.01/0 sec, 0.9/1 sec, 1.06/1 sec, 1.26/1 sec, 2.86/3 sec, 0.93/1 sec )
[LOG] Nr of iterations: 957 (6, 21, 6, 126, 9, 168, 141, 173, 228, 79 )
[LOG] Total clause computation time: 1.09/1 sec (0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0/0 sec, 0.07/0.07 sec, 0.14/0.14 sec, 0.08/0.08 sec, 0.48/0.48 sec, 0.21/0.21 sec )
[LOG] Total clause minimization time: 6.53/7 sec (0.01/0.01 sec, 0.1/0.1 sec, 0/0 sec, 0.44/0.44 sec, 0/0 sec, 0.82/0.82 sec, 0.91/0.91 sec, 1.17/1.17 sec, 2.37/2.37 sec, 0.71/0.71 sec )
[LOG] Total clause size reduction: 46251 --> 6328 (275 --> 13, 1080 --> 117, 265 --> 9, 6500 --> 1060, 408 --> 15, 8350 --> 947, 6860 --> 1105, 8256 --> 947, 10669 --> 1558, 3588 --> 557 )
[LOG] Average clause size reduction: 48.3292 --> 6.61233 (45.8333 --> 2.16667, 51.4286 --> 5.57143, 44.1667 --> 1.5, 51.5873 --> 8.4127, 45.3333 --> 1.66667, 49.7024 --> 5.6369, 48.6525 --> 7.83688, 47.7225 --> 5.47399, 46.7939 --> 6.83333, 45.4177 --> 7.05063 )
[LOG] Overall execution time: 7.81 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.51 sec (Real time) / 8.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.39 sec (Real time) / 1.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 24.88 sec (Real time) / 24.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 3480 9 36 1 3425
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 1118.82 sec CPU time.
[LOG] Relation determinization time: 1129 sec real time.
[LOG] Final circuit size: 42576 new AND gates.
[LOG] Size before ABC: 91000 AND gates.
[LOG] Size after ABC: 42575 AND gates.
[LOG] Time for optimizing with ABC: 10 seconds.
[LOG] Total time for all control signals: 1118/1118 sec (0.02/0 sec, 0.52/0 sec, 0.03/0 sec, 2.94/3 sec, 0.04/0 sec, 7.55/8 sec, 0.17/0 sec, 28.25/28 sec, 136.42/137 sec, 593.06/593 sec, 349/349 sec )
[LOG] Nr of iterations: 9101 (5, 11, 10, 16, 9, 329, 31, 1609, 2300, 3878, 903 )
[LOG] Total clause computation time: 131.96/125 sec (0/0 sec, 0.46/0.46 sec, 0/0 sec, 0.98/0.98 sec, 0.02/0.02 sec, 0.8/0.8 sec, 0.03/0.03 sec, 2.15/2.15 sec, 5.38/5.38 sec, 33.21/33.21 sec, 88.93/88.93 sec )
[LOG] Total clause minimization time: 985.21/993 sec (0/0 sec, 0.04/0.04 sec, 0.02/0.02 sec, 1.95/1.95 sec, 0/0 sec, 6.73/6.73 sec, 0.11/0.11 sec, 26.06/26.06 sec, 130.9/130.9 sec, 559.64/559.64 sec, 259.76/259.76 sec )
[LOG] Total clause size reduction: 506274 --> 91000 (256 --> 9, 630 --> 43, 558 --> 29, 915 --> 62, 480 --> 21, 19352 --> 3124, 1740 --> 153, 91656 --> 14935, 128744 --> 21067, 213235 --> 42208, 48708 --> 9349 )
[LOG] Average clause size reduction: 55.6284 --> 9.9989 (51.2 --> 1.8, 57.2727 --> 3.90909, 55.8 --> 2.9, 57.1875 --> 3.875, 53.3333 --> 2.33333, 58.8207 --> 9.49544, 56.129 --> 4.93548, 56.9646 --> 9.28216, 55.9757 --> 9.15957, 54.9858 --> 10.884, 53.9402 --> 10.3533 )
[LOG] Overall execution time: 1118.82 sec CPU time.
[LOG] Overall execution time: 1129 sec real time.
Synthesis time: 1128.96 sec (Real time) / 1123.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.88 sec (Real time) / 5.81 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4632.06 sec (Real time) / 4630.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 42925 11 42 1 42862
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 269.6 sec CPU time.
[LOG] Relation determinization time: 279 sec real time.
[LOG] Final circuit size: 26643 new AND gates.
[LOG] Size before ABC: 58778 AND gates.
[LOG] Size after ABC: 26643 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 268.87/269 sec (10.88/11 sec, 17.41/17 sec, 32.12/32 sec, 2.42/3 sec, 29.16/29 sec, 32.49/32 sec, 55.54/56 sec, 21.47/21 sec, 41.88/42 sec, 0.3/1 sec, 4.99/5 sec, 19.93/20 sec, 0.28/0 sec )
[LOG] Nr of iterations: 4777 (1730, 464, 1274, 21, 298, 284, 344, 131, 191, 8, 11, 16, 5 )
[LOG] Total clause computation time: 37.33/35 sec (0.92/0.92 sec, 0.83/0.83 sec, 4.09/4.09 sec, 2.07/2.07 sec, 1.02/1.02 sec, 0.93/0.93 sec, 1.14/1.14 sec, 3.76/3.76 sec, 12.97/12.97 sec, 0.02/0.02 sec, 4.61/4.61 sec, 4.97/4.97 sec, 0/0 sec )
[LOG] Total clause minimization time: 229.25/231 sec (9.92/9.92 sec, 16.51/16.51 sec, 27.88/27.88 sec, 0.19/0.19 sec, 27.96/27.96 sec, 31.38/31.38 sec, 54.2/54.2 sec, 17.5/17.5 sec, 28.68/28.68 sec, 0.06/0.06 sec, 0.17/0.17 sec, 14.74/14.74 sec, 0.06/0.06 sec )
[LOG] Total clause size reduction: 337236 --> 58778 (126217 --> 28109, 33336 --> 3365, 90383 --> 19124, 1400 --> 102, 20493 --> 1709, 19244 --> 1692, 22981 --> 1876, 8580 --> 1044, 12350 --> 1673, 448 --> 13, 630 --> 25, 930 --> 39, 244 --> 7 )
[LOG] Average clause size reduction: 70.5958 --> 12.3044 (72.9578 --> 16.248, 71.8448 --> 7.25216, 70.9443 --> 15.011, 66.6667 --> 4.85714, 68.7685 --> 5.7349, 67.7606 --> 5.95775, 66.8052 --> 5.45349, 65.4962 --> 7.96947, 64.6597 --> 8.75916, 56 --> 1.625, 57.2727 --> 2.27273, 58.125 --> 2.4375, 48.8 --> 1.4 )
[LOG] Overall execution time: 269.6 sec CPU time.
[LOG] Overall execution time: 279 sec real time.
Synthesis time: 278.68 sec (Real time) / 276.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.59 sec (Real time) / 3.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1980.11 sec (Real time) / 1979.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 27060 13 47 1 26987
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 792.33 sec CPU time.
[LOG] Relation determinization time: 823 sec real time.
[LOG] Final circuit size: 49859 new AND gates.
[LOG] Size before ABC: 119968 AND gates.
[LOG] Size after ABC: 49859 AND gates.
[LOG] Time for optimizing with ABC: 31 seconds.
[LOG] Total time for all control signals: 791.13/792 sec (26.26/27 sec, 49.61/49 sec, 128.4/129 sec, 13.88/14 sec, 55.31/55 sec, 78.26/78 sec, 124.81/125 sec, 173.89/174 sec, 44.84/45 sec, 79.63/80 sec, 0.71/0 sec, 0.69/1 sec, 14.11/14 sec, 0.73/1 sec )
[LOG] Nr of iterations: 8403 (3710, 634, 2349, 20, 235, 301, 328, 537, 110, 138, 12, 12, 6, 11 )
[LOG] Total clause computation time: 91.18/84 sec (1.58/1.58 sec, 3/3 sec, 13.4/13.4 sec, 13.17/13.17 sec, 1.3/1.3 sec, 1.69/1.69 sec, 1.83/1.83 sec, 3.09/3.09 sec, 7.48/7.48 sec, 36.55/36.55 sec, 0.12/0.12 sec, 0.1/0.1 sec, 7.75/7.75 sec, 0.12/0.12 sec )
[LOG] Total clause minimization time: 694.68/701 sec (24.59/24.59 sec, 46.41/46.41 sec, 114.7/114.7 sec, 0.35/0.35 sec, 53.61/53.61 sec, 76.17/76.17 sec, 122.56/122.56 sec, 170.39/170.39 sec, 36.93/36.93 sec, 42.63/42.63 sec, 0.12/0.12 sec, 0.15/0.15 sec, 5.91/5.91 sec, 0.16/0.16 sec )
[LOG] Total clause size reduction: 663447 --> 119968 (300429 --> 65147, 50640 --> 4896, 185492 --> 39717, 1482 --> 93, 18018 --> 1362, 22800 --> 1706, 24525 --> 1813, 39664 --> 3186, 7957 --> 757, 9864 --> 1211, 781 --> 21, 770 --> 30, 345 --> 9, 680 --> 20 )
[LOG] Average clause size reduction: 78.9536 --> 14.2768 (80.9782 --> 17.5598, 79.8738 --> 7.7224, 78.9664 --> 16.908, 74.1 --> 4.65, 76.6723 --> 5.79574, 75.7475 --> 5.66777, 74.7713 --> 5.52744, 73.8622 --> 5.93296, 72.3364 --> 6.88182, 71.4783 --> 8.77536, 65.0833 --> 1.75, 64.1667 --> 2.5, 57.5 --> 1.5, 61.8182 --> 1.81818 )
[LOG] Overall execution time: 792.33 sec CPU time.
[LOG] Overall execution time: 823 sec real time.
Synthesis time: 823.27 sec (Real time) / 818.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.51 sec (Real time) / 6.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5482.72 sec (Real time) / 5481.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 50331 15 52 1 50250
=====================  amba7b5y.aag =====================
[LOG] Relation determinization time: 6199.01 sec CPU time.
[LOG] Relation determinization time: 6219 sec real time.
[LOG] Final circuit size: 142393 new AND gates.
[LOG] Size before ABC: 351990 AND gates.
[LOG] Size after ABC: 142393 AND gates.
[LOG] Time for optimizing with ABC: 21 seconds.
[LOG] Total time for all control signals: 6192.69/6192 sec (71.99/72 sec, 220.18/220 sec, 1036.07/1036 sec, 297.04/297 sec, 377.33/378 sec, 643.31/643 sec, 755.3/755 sec, 769.76/769 sec, 1038.35/1038 sec, 337.44/338 sec, 635.56/636 sec, 2.82/3 sec, 2.29/2 sec, 2.12/2 sec, 3.13/3 sec )
[LOG] Nr of iterations: 21173 (7855, 661, 10012, 26, 476, 468, 353, 427, 442, 175, 223, 17, 10, 11, 17 )
[LOG] Total clause computation time: 514.59/524 sec (4.56/4.56 sec, 4.74/4.74 sec, 117.34/117.34 sec, 114.6/114.6 sec, 7.14/7.14 sec, 5.73/5.73 sec, 6.12/6.12 sec, 6.54/6.54 sec, 7.9/7.9 sec, 49.13/49.13 sec, 188.84/188.84 sec, 0.49/0.49 sec, 0.38/0.38 sec, 0.38/0.38 sec, 0.7/0.7 sec )
[LOG] Total clause minimization time: 5664.25/5655 sec (67.23/67.23 sec, 215.02/215.02 sec, 918/918 sec, 181.32/181.32 sec, 369.19/369.19 sec, 636.6/636.6 sec, 748.15/748.15 sec, 762.18/762.18 sec, 1029.53/1029.53 sec, 287.17/287.17 sec, 445.61/445.61 sec, 1.18/1.18 sec, 0.92/0.92 sec, 0.74/0.74 sec, 1.41/1.41 sec )
[LOG] Total clause size reduction: 1845024 --> 351990 (699006 --> 142253, 58080 --> 5306, 870957 --> 187861, 2150 --> 145, 40375 --> 2790, 39228 --> 2686, 29216 --> 2067, 34932 --> 2575, 35721 --> 2478, 13920 --> 1485, 17538 --> 2196, 1248 --> 47, 693 --> 20, 760 --> 23, 1200 --> 58 )
[LOG] Average clause size reduction: 87.1404 --> 16.6245 (88.9887 --> 18.1099, 87.8669 --> 8.02723, 86.9913 --> 18.7636, 82.6923 --> 5.57692, 84.8214 --> 5.86134, 83.8205 --> 5.73932, 82.7649 --> 5.85552, 81.808 --> 6.03044, 80.8167 --> 5.60633, 79.5429 --> 8.48571, 78.6457 --> 9.84753, 73.4118 --> 2.76471, 69.3 --> 2, 69.0909 --> 2.09091, 70.5882 --> 3.41176 )
[LOG] Overall execution time: 6199.01 sec CPU time.
[LOG] Overall execution time: 6219 sec real time.
Synthesis time: 6218.98 sec (Real time) / 6199.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 21.08 sec (Real time) / 20.86 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.07 sec (Real time) / 9999.12 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 527 32 57 1 438
Raw AIGER output size: aag 142920 17 57 1 142831
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.20 sec (Real time) / 9991.91 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Command terminated by signal 6
Synthesis time: 5811.55 sec (Real time) / 5804.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 1.94 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1644 new AND gates.
[LOG] Size before ABC: 3219 AND gates.
[LOG] Size after ABC: 1643 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.89/2 sec (0/0 sec, 0.02/0 sec, 0.06/0 sec, 0.01/0 sec, 0.12/0 sec, 0.02/0 sec, 1.14/1 sec, 0.52/1 sec )
[LOG] Nr of iterations: 501 (8, 5, 8, 5, 35, 8, 346, 86 )
[LOG] Total clause computation time: 0.36/0 sec (0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.15/0.15 sec, 0.12/0.12 sec )
[LOG] Total clause minimization time: 1.5/2 sec (0/0 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0.08/0.08 sec, 0/0 sec, 0.99/0.99 sec, 0.39/0.39 sec )
[LOG] Total clause size reduction: 19812 --> 3219 (322 --> 19, 180 --> 16, 308 --> 18, 172 --> 7, 1428 --> 155, 287 --> 24, 13800 --> 2486, 3315 --> 494 )
[LOG] Average clause size reduction: 39.5449 --> 6.42515 (40.25 --> 2.375, 36 --> 3.2, 38.5 --> 2.25, 34.4 --> 1.4, 40.8 --> 4.42857, 35.875 --> 3, 39.8844 --> 7.18497, 38.5465 --> 5.74419 )
[LOG] Overall execution time: 1.94 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.38 sec (Real time) / 2.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.76 sec (Real time) / 0.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.77 sec (Real time) / 6.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1870 7 31 1 1825
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 57.91 sec CPU time.
[LOG] Relation determinization time: 59 sec real time.
[LOG] Final circuit size: 9437 new AND gates.
[LOG] Size before ABC: 18978 AND gates.
[LOG] Size after ABC: 9437 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 57.6/58 sec (0.03/0 sec, 0.78/1 sec, 0.03/0 sec, 1.55/2 sec, 0.04/0 sec, 4.75/4 sec, 2.61/3 sec, 8.76/9 sec, 29.31/29 sec, 9.74/10 sec )
[LOG] Nr of iterations: 2479 (6, 25, 9, 97, 10, 445, 112, 495, 1045, 235 )
[LOG] Total clause computation time: 7.04/9 sec (0.01/0.01 sec, 0.13/0.13 sec, 0.01/0.01 sec, 0.23/0.23 sec, 0/0 sec, 0.62/0.62 sec, 0.7/0.7 sec, 0.81/0.81 sec, 2.4/2.4 sec, 2.13/2.13 sec )
[LOG] Total clause minimization time: 50.32/49 sec (0.01/0.01 sec, 0.65/0.65 sec, 0.01/0.01 sec, 1.31/1.31 sec, 0.03/0.03 sec, 4.11/4.11 sec, 1.89/1.89 sec, 7.91/7.91 sec, 26.85/26.85 sec, 7.55/7.55 sec )
[LOG] Total clause size reduction: 121098 --> 18978 (280 --> 13, 1320 --> 159, 432 --> 15, 5088 --> 712, 468 --> 19, 22644 --> 3517, 5550 --> 894, 24206 --> 3431, 50112 --> 8389, 10998 --> 1829 )
[LOG] Average clause size reduction: 48.8495 --> 7.65551 (46.6667 --> 2.16667, 52.8 --> 6.36, 48 --> 1.66667, 52.4536 --> 7.34021, 46.8 --> 1.9, 50.8854 --> 7.90337, 49.5536 --> 7.98214, 48.901 --> 6.93131, 47.9541 --> 8.02775, 46.8 --> 7.78298 )
[LOG] Overall execution time: 57.91 sec CPU time.
[LOG] Overall execution time: 59 sec real time.
Synthesis time: 59.52 sec (Real time) / 58.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.08 sec (Real time) / 2.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 401.12 sec (Real time) / 400.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 9722 9 37 1 9666
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 4442.17 sec CPU time.
[LOG] Relation determinization time: 4453 sec real time.
[LOG] Final circuit size: 95092 new AND gates.
[LOG] Size before ABC: 204090 AND gates.
[LOG] Size after ABC: 95091 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 4440.45/4440 sec (0.07/0 sec, 2.56/2 sec, 0.09/1 sec, 5.21/5 sec, 0.09/0 sec, 8.47/8 sec, 0.24/1 sec, 71.34/71 sec, 326.34/326 sec, 2302.24/2302 sec, 1723.8/1724 sec )
[LOG] Nr of iterations: 18955 (5, 14, 10, 11, 8, 83, 25, 2353, 3605, 11532, 1309 )
[LOG] Total clause computation time: 545.92/547 sec (0.02/0.02 sec, 2.46/2.46 sec, 0/0 sec, 2.47/2.47 sec, 0/0 sec, 0.61/0.61 sec, 0.05/0.05 sec, 7.01/7.01 sec, 18.83/18.83 sec, 117.29/117.29 sec, 397.18/397.18 sec )
[LOG] Total clause minimization time: 3892.74/3891 sec (0.02/0.02 sec, 0.07/0.07 sec, 0.06/0.06 sec, 2.72/2.72 sec, 0.06/0.06 sec, 7.84/7.84 sec, 0.16/0.16 sec, 64.26/64.26 sec, 307.34/307.34 sec, 2184.36/2184.36 sec, 1325.85/1325.85 sec )
[LOG] Total clause size reduction: 1068562 --> 204090 (260 --> 12, 832 --> 61, 567 --> 29, 620 --> 35, 427 --> 17, 4920 --> 519, 1416 --> 124, 136416 --> 22624, 205428 --> 34676, 645736 --> 132690, 71940 --> 13303 )
[LOG] Average clause size reduction: 56.3736 --> 10.7671 (52 --> 2.4, 59.4286 --> 4.35714, 56.7 --> 2.9, 56.3636 --> 3.18182, 53.375 --> 2.125, 59.2771 --> 6.25301, 56.64 --> 4.96, 57.9754 --> 9.61496, 56.9842 --> 9.61886, 55.9951 --> 11.5062, 54.958 --> 10.1627 )
[LOG] Overall execution time: 4442.17 sec CPU time.
[LOG] Overall execution time: 4453 sec real time.
Synthesis time: 4453.34 sec (Real time) / 4437.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 14.58 sec (Real time) / 14.41 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.07 sec (Real time) / 9998.64 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 95438 11 43 1 95374
=====================  amba5f17y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.12 sec (Real time) / 9968.41 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.13 sec (Real time) / 9977.01 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
