`include "defines.v"
module i_tcReset(
	input [`tcNumbers-1:0] resets,
	input [`tcNumbers-1:0] resetOut,
	input tcResetEn, resetIn,
	input [`tcAddrLen-1:0] tcAddr,
	input DEFAULT_CLOCK,
	input DEFAULT_RESET
);

assert property(@(posedge tcResetEn) (tcResetEn == 1) |-> (resets[tcAddr] == resetIn));
assert property(@(posedge tcResetEn) (tcResetEn == 0) |-> (resets[tcAddr] == resets[tcAddr]));
assert property(@(posedge tcResetEn) (tcResetEn == 1) |-> (resetOut == resets));
assert property(@(posedge tcResetEn) (tcResetEn == 0) |-> (resetOut == resets));
endmodule