=====
SETUP
-7.596
15.174
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.936
6.758
SPI_MCP3202/n294_s7
11.023
12.084
SPI_MCP3202/n298_s6
12.509
13.541
SPI_MCP3202/n299_s5
14.036
14.838
SPI_MCP3202/r_DATA_2_s0
15.174
=====
SETUP
-7.596
15.174
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.936
6.758
SPI_MCP3202/n294_s7
11.023
12.084
SPI_MCP3202/n298_s6
12.509
13.541
SPI_MCP3202/n298_s5
14.036
14.838
SPI_MCP3202/r_DATA_3_s0
15.174
=====
SETUP
-6.992
14.570
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.936
6.758
SPI_MCP3202/n292_s7
11.527
12.349
SPI_MCP3202/n293_s5
13.159
13.784
SPI_MCP3202/r_DATA_8_s0
14.570
=====
SETUP
-6.739
14.317
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.936
6.758
SPI_MCP3202/n294_s7
11.023
12.122
SPI_MCP3202/n295_s5
12.954
13.980
SPI_MCP3202/r_DATA_6_s0
14.317
=====
SETUP
-6.663
13.884
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.936
6.758
SPI_MCP3202/n32_s1
11.320
12.352
SPI_MCP3202/sample_counter_0_s3
12.852
13.884
SPI_MCP3202/sample_counter_0_s1
13.884
=====
SETUP
-6.413
13.991
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.936
6.758
SPI_MCP3202/n294_s7
11.023
12.122
SPI_MCP3202/n294_s5
12.629
13.655
SPI_MCP3202/r_DATA_7_s0
13.991
=====
SETUP
-6.332
13.910
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.936
6.758
SPI_MCP3202/n294_s7
11.023
12.084
SPI_MCP3202/n297_s5
12.513
13.574
SPI_MCP3202/r_DATA_4_s0
13.910
=====
SETUP
-6.177
13.755
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.936
6.758
SPI_MCP3202/n292_s7
11.527
12.349
SPI_MCP3202/n292_s5
12.360
13.386
SPI_MCP3202/r_DATA_9_s0
13.755
=====
SETUP
-6.024
13.246
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.936
6.758
SPI_MCP3202/n304_s7
11.042
12.141
SPI_MCP3202/n304_s6
12.147
13.246
SPI_MCP3202/r_STATE_0_s2
13.246
=====
SETUP
-6.008
13.586
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.936
6.758
SPI_MCP3202/n302_s8
11.817
12.443
SPI_MCP3202/n302_s5
12.448
13.250
SPI_MCP3202/r_DV_s1
13.586
=====
SETUP
-5.976
13.197
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.936
6.758
SPI_MCP3202/n303_s7
11.331
11.956
SPI_MCP3202/n303_s6
12.375
13.197
SPI_MCP3202/r_STATE_1_s1
13.197
=====
SETUP
-5.929
13.507
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.936
6.758
SPI_MCP3202/n294_s7
11.023
12.122
SPI_MCP3202/n296_s5
12.144
13.170
SPI_MCP3202/r_DATA_5_s0
13.507
=====
SETUP
-5.884
13.462
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.936
6.758
SPI_MCP3202/n32_s1
11.320
12.346
SPI_MCP3202/sample_counter_1_s0
13.462
=====
SETUP
-5.884
13.462
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.936
6.758
SPI_MCP3202/n32_s1
11.320
12.346
SPI_MCP3202/sample_counter_2_s0
13.462
=====
SETUP
-5.884
13.462
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.936
6.758
SPI_MCP3202/n32_s1
11.320
12.346
SPI_MCP3202/sample_counter_3_s0
13.462
=====
SETUP
-5.884
13.462
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.936
6.758
SPI_MCP3202/n32_s1
11.320
12.346
SPI_MCP3202/sample_counter_4_s0
13.462
=====
SETUP
-5.884
13.462
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.936
6.758
SPI_MCP3202/n32_s1
11.320
12.346
SPI_MCP3202/sample_counter_5_s0
13.462
=====
SETUP
-5.884
13.462
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.936
6.758
SPI_MCP3202/n32_s1
11.320
12.346
SPI_MCP3202/sample_counter_6_s0
13.462
=====
SETUP
-5.846
13.424
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.936
6.758
SPI_MCP3202/n32_s1
11.320
12.346
SPI_MCP3202/sample_counter_7_s0
13.424
=====
SETUP
-5.478
13.056
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.936
6.758
SPI_MCP3202/n32_s1
11.320
12.346
SPI_MCP3202/sample_counter_8_s0
13.056
=====
SETUP
-5.113
12.691
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.936
6.758
SPI_MCP3202/n32_s1
11.320
12.346
SPI_MCP3202/sample_counter_11_s0
12.691
=====
SETUP
-5.113
12.691
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.936
6.758
SPI_MCP3202/n32_s1
11.320
12.346
SPI_MCP3202/sample_counter_9_s0
12.691
=====
SETUP
-5.113
12.691
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.936
6.758
SPI_MCP3202/n32_s1
11.320
12.346
SPI_MCP3202/sample_counter_10_s0
12.691
=====
SETUP
-4.736
11.957
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.936
6.758
SPI_MCP3202/n256_s6
11.331
11.957
SPI_MCP3202/r_SCK_enable_s1
11.957
=====
SETUP
0.104
7.148
7.251
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n14_s5
1.692
2.514
SPI_MCP3202/n12_s4
2.536
3.358
SPI_MCP3202/n257_s7
3.859
4.891
SPI_MCP3202/r_CS_s12
6.522
7.148
SPI_MCP3202/r_CS_s10
7.148
=====
HOLD
-0.331
0.728
1.059
n432_s0
0.002
0.728
clk_audio_w_s0
0.728
=====
HOLD
0.031
1.089
1.059
cswn_108_r_s0
0.185
0.518
cs_latch_0_s0
1.089
=====
HOLD
0.072
1.131
1.059
csrn_108_r_s0
0.185
0.518
CpuDbo_7_s4
0.759
1.131
io_state_r_s5
1.131
=====
HOLD
0.079
1.138
1.059
cswn_108_r_s0
0.185
0.518
n259_s1
0.766
1.138
CpuReq_s0
1.138
=====
HOLD
0.266
1.325
1.059
csrn_108_r_s0
0.185
0.518
cs_latch_1_s0
1.325
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1
1.029
1.362
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.373
1.432
1.059
sample_4_s0
0.185
0.518
audio_sample_word0[1]_4_s0
1.432
=====
HOLD
0.374
1.433
1.059
sample_11_s0
0.185
0.518
audio_sample_word0[1]_11_s0
1.433
=====
HOLD
0.392
1.451
1.059
sample_6_s0
0.185
0.518
audio_sample_word0[1]_6_s0
1.451
=====
HOLD
0.393
1.452
1.059
sample_12_s0
0.185
0.518
audio_sample_word0[1]_12_s0
1.452
=====
HOLD
0.405
1.594
1.189
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.594
=====
HOLD
0.414
1.473
1.059
sample_5_s0
0.185
0.518
audio_sample_word0[1]_5_s0
1.473
=====
HOLD
0.414
1.473
1.059
sample_8_s0
0.185
0.518
audio_sample_word0[1]_8_s0
1.473
=====
HOLD
0.416
1.474
1.059
sample_10_s0
0.185
0.518
audio_sample_word0[1]_10_s0
1.474
=====
HOLD
0.416
1.474
1.059
sample_13_s0
0.185
0.518
audio_sample_word0[1]_13_s0
1.474
=====
HOLD
0.479
1.594
1.115
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.594
=====
HOLD
0.479
1.594
1.115
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_3_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_1_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_0_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_7_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_3_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_6_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_3_s
1.594
