

================================================================
== Vitis HLS Report for 'RoPE_1'
================================================================
* Date:           Thu Oct  2 21:26:34 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.861 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      427|      427|  1.708 us|  1.708 us|  427|  427|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_RoPE_1_Pipeline_VITIS_LOOP_16_1_fu_104  |RoPE_1_Pipeline_VITIS_LOOP_16_1  |      422|      422|  1.688 us|  1.688 us|  384|  384|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        1|     26|     2457|     5243|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|        5|     -|
|Register             |        -|      -|       72|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        1|     26|     2529|     5250|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |grp_RoPE_1_Pipeline_VITIS_LOOP_16_1_fu_104  |RoPE_1_Pipeline_VITIS_LOOP_16_1  |        1|  26|  2457|  5243|    0|
    |sitofp_32ns_32_3_no_dsp_1_U489              |sitofp_32ns_32_3_no_dsp_1        |        0|   0|     0|     0|    0|
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |Total                                       |                                 |        1|  26|  2457|  5243|    0|
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |   3|          7|    1|          7|
    |ap_done      |   1|          2|    1|          2|
    |pos_r_blk_n  |   1|          2|    1|          2|
    +-------------+----+-----------+-----+-----------+
    |Total        |   5|         11|    3|         11|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |   6|   0|    6|          0|
    |ap_done_reg                                              |   1|   0|    1|          0|
    |conv_reg_189                                             |  32|   0|   32|          0|
    |grp_RoPE_1_Pipeline_VITIS_LOOP_16_1_fu_104_ap_start_reg  |   1|   0|    1|          0|
    |pos_1_reg_183                                            |  32|   0|   32|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |  72|   0|   72|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|        RoPE.1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|        RoPE.1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|        RoPE.1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|        RoPE.1|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|        RoPE.1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|        RoPE.1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|        RoPE.1|  return value|
|out_0_address0        |  out|    7|   ap_memory|         out_0|         array|
|out_0_ce0             |  out|    1|   ap_memory|         out_0|         array|
|out_0_we0             |  out|    1|   ap_memory|         out_0|         array|
|out_0_d0              |  out|   32|   ap_memory|         out_0|         array|
|out_1_address0        |  out|    7|   ap_memory|         out_1|         array|
|out_1_ce0             |  out|    1|   ap_memory|         out_1|         array|
|out_1_we0             |  out|    1|   ap_memory|         out_1|         array|
|out_1_d0              |  out|   32|   ap_memory|         out_1|         array|
|out_2_address0        |  out|    7|   ap_memory|         out_2|         array|
|out_2_ce0             |  out|    1|   ap_memory|         out_2|         array|
|out_2_we0             |  out|    1|   ap_memory|         out_2|         array|
|out_2_d0              |  out|   32|   ap_memory|         out_2|         array|
|out_3_address0        |  out|    7|   ap_memory|         out_3|         array|
|out_3_ce0             |  out|    1|   ap_memory|         out_3|         array|
|out_3_we0             |  out|    1|   ap_memory|         out_3|         array|
|out_3_d0              |  out|   32|   ap_memory|         out_3|         array|
|out_4_address0        |  out|    7|   ap_memory|         out_4|         array|
|out_4_ce0             |  out|    1|   ap_memory|         out_4|         array|
|out_4_we0             |  out|    1|   ap_memory|         out_4|         array|
|out_4_d0              |  out|   32|   ap_memory|         out_4|         array|
|out_5_address0        |  out|    7|   ap_memory|         out_5|         array|
|out_5_ce0             |  out|    1|   ap_memory|         out_5|         array|
|out_5_we0             |  out|    1|   ap_memory|         out_5|         array|
|out_5_d0              |  out|   32|   ap_memory|         out_5|         array|
|out_6_address0        |  out|    7|   ap_memory|         out_6|         array|
|out_6_ce0             |  out|    1|   ap_memory|         out_6|         array|
|out_6_we0             |  out|    1|   ap_memory|         out_6|         array|
|out_6_d0              |  out|   32|   ap_memory|         out_6|         array|
|out_7_address0        |  out|    7|   ap_memory|         out_7|         array|
|out_7_ce0             |  out|    1|   ap_memory|         out_7|         array|
|out_7_we0             |  out|    1|   ap_memory|         out_7|         array|
|out_7_d0              |  out|   32|   ap_memory|         out_7|         array|
|in_0_address0         |  out|    6|   ap_memory|          in_0|         array|
|in_0_ce0              |  out|    1|   ap_memory|          in_0|         array|
|in_0_q0               |   in|   32|   ap_memory|          in_0|         array|
|in_1_address0         |  out|    6|   ap_memory|          in_1|         array|
|in_1_ce0              |  out|    1|   ap_memory|          in_1|         array|
|in_1_q0               |   in|   32|   ap_memory|          in_1|         array|
|in_2_address0         |  out|    6|   ap_memory|          in_2|         array|
|in_2_ce0              |  out|    1|   ap_memory|          in_2|         array|
|in_2_q0               |   in|   32|   ap_memory|          in_2|         array|
|in_3_address0         |  out|    6|   ap_memory|          in_3|         array|
|in_3_ce0              |  out|    1|   ap_memory|          in_3|         array|
|in_3_q0               |   in|   32|   ap_memory|          in_3|         array|
|in_4_address0         |  out|    6|   ap_memory|          in_4|         array|
|in_4_ce0              |  out|    1|   ap_memory|          in_4|         array|
|in_4_q0               |   in|   32|   ap_memory|          in_4|         array|
|in_5_address0         |  out|    6|   ap_memory|          in_5|         array|
|in_5_ce0              |  out|    1|   ap_memory|          in_5|         array|
|in_5_q0               |   in|   32|   ap_memory|          in_5|         array|
|in_6_address0         |  out|    6|   ap_memory|          in_6|         array|
|in_6_ce0              |  out|    1|   ap_memory|          in_6|         array|
|in_6_q0               |   in|   32|   ap_memory|          in_6|         array|
|in_7_address0         |  out|    6|   ap_memory|          in_7|         array|
|in_7_ce0              |  out|    1|   ap_memory|          in_7|         array|
|in_7_q0               |   in|   32|   ap_memory|          in_7|         array|
|in_8_address0         |  out|    6|   ap_memory|          in_8|         array|
|in_8_ce0              |  out|    1|   ap_memory|          in_8|         array|
|in_8_q0               |   in|   32|   ap_memory|          in_8|         array|
|in_9_address0         |  out|    6|   ap_memory|          in_9|         array|
|in_9_ce0              |  out|    1|   ap_memory|          in_9|         array|
|in_9_q0               |   in|   32|   ap_memory|          in_9|         array|
|in_10_address0        |  out|    6|   ap_memory|         in_10|         array|
|in_10_ce0             |  out|    1|   ap_memory|         in_10|         array|
|in_10_q0              |   in|   32|   ap_memory|         in_10|         array|
|in_11_address0        |  out|    6|   ap_memory|         in_11|         array|
|in_11_ce0             |  out|    1|   ap_memory|         in_11|         array|
|in_11_q0              |   in|   32|   ap_memory|         in_11|         array|
|in_12_address0        |  out|    6|   ap_memory|         in_12|         array|
|in_12_ce0             |  out|    1|   ap_memory|         in_12|         array|
|in_12_q0              |   in|   32|   ap_memory|         in_12|         array|
|in_13_address0        |  out|    6|   ap_memory|         in_13|         array|
|in_13_ce0             |  out|    1|   ap_memory|         in_13|         array|
|in_13_q0              |   in|   32|   ap_memory|         in_13|         array|
|in_14_address0        |  out|    6|   ap_memory|         in_14|         array|
|in_14_ce0             |  out|    1|   ap_memory|         in_14|         array|
|in_14_q0              |   in|   32|   ap_memory|         in_14|         array|
|in_15_address0        |  out|    6|   ap_memory|         in_15|         array|
|in_15_ce0             |  out|    1|   ap_memory|         in_15|         array|
|in_15_q0              |   in|   32|   ap_memory|         in_15|         array|
|pos_r_dout            |   in|   32|     ap_fifo|         pos_r|       pointer|
|pos_r_empty_n         |   in|    1|     ap_fifo|         pos_r|       pointer|
|pos_r_read            |  out|    1|     ap_fifo|         pos_r|       pointer|
|pos_r_num_data_valid  |   in|    3|     ap_fifo|         pos_r|       pointer|
|pos_r_fifo_cap        |   in|    3|     ap_fifo|         pos_r|       pointer|
+----------------------+-----+-----+------------+--------------+--------------+

