{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741698662682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741698662685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 21:11:02 2025 " "Processing started: Tue Mar 11 21:11:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741698662685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698662685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_seg_led -c top_seg_led " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_seg_led -c top_seg_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698662685 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741698662995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741698662995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/game/computer science/fpga doc/digtalexperiments2/lab1/lab103/clockonline/rtl/count.v 1 1 " "Found 1 design units, including 1 entities, in source file /game/computer science/fpga doc/digtalexperiments2/lab1/lab103/clockonline/rtl/count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "../rtl/count.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/count.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698670687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698670687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/game/computer science/fpga doc/digtalexperiments2/lab1/lab103/clockonline/rtl/top_seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /game/computer science/fpga doc/digtalexperiments2/lab1/lab103/clockonline/rtl/top_seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_seg_led " "Found entity 1: top_seg_led" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698670688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698670688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/game/computer science/fpga doc/digtalexperiments2/lab1/lab103/clockonline/rtl/seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /game/computer science/fpga doc/digtalexperiments2/lab1/lab103/clockonline/rtl/seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led " "Found entity 1: seg_led" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698670691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698670691 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_seg_led " "Elaborating entity \"top_seg_led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741698670740 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 top_seg_led.v(69) " "Verilog HDL assignment warning at top_seg_led.v(69): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741698670742 "|top_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top_seg_led.v(70) " "Verilog HDL assignment warning at top_seg_led.v(70): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741698670742 "|top_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top_seg_led.v(71) " "Verilog HDL assignment warning at top_seg_led.v(71): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741698670742 "|top_seg_led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_led seg_led:u_seg_led " "Elaborating entity \"seg_led\" for hierarchy \"seg_led:u_seg_led\"" {  } { { "../rtl/top_seg_led.v" "u_seg_led" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698670755 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(32) " "Verilog HDL assignment warning at seg_led.v(32): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741698670756 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(33) " "Verilog HDL assignment warning at seg_led.v(33): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741698670756 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(34) " "Verilog HDL assignment warning at seg_led.v(34): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741698670756 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(35) " "Verilog HDL assignment warning at seg_led.v(35): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741698670756 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(36) " "Verilog HDL assignment warning at seg_led.v(36): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741698670756 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(37) " "Verilog HDL assignment warning at seg_led.v(37): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741698670756 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(38) " "Verilog HDL assignment warning at seg_led.v(38): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741698670756 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 seg_led.v(39) " "Verilog HDL assignment warning at seg_led.v(39): truncated value with size 33 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741698670756 "|top_seg_led|seg_led:u_seg_led"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "21 " "Inferred 21 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div1\"" {  } { { "../rtl/seg_led.v" "Div1" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698670998 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod2\"" {  } { { "../rtl/seg_led.v" "Mod2" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698670998 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div0\"" {  } { { "../rtl/seg_led.v" "Div0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698670998 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod1\"" {  } { { "../rtl/seg_led.v" "Mod1" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698670998 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod0\"" {  } { { "../rtl/seg_led.v" "Mod0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698670998 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div2\"" {  } { { "../rtl/seg_led.v" "Div2" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698670998 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod3\"" {  } { { "../rtl/seg_led.v" "Mod3" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698670998 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div5\"" {  } { { "../rtl/seg_led.v" "Div5" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698670998 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod6\"" {  } { { "../rtl/seg_led.v" "Mod6" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698670998 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div4\"" {  } { { "../rtl/seg_led.v" "Div4" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698670998 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod5\"" {  } { { "../rtl/seg_led.v" "Mod5" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698670998 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div3\"" {  } { { "../rtl/seg_led.v" "Div3" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698670998 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod4\"" {  } { { "../rtl/seg_led.v" "Mod4" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698670998 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div6\"" {  } { { "../rtl/seg_led.v" "Div6" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698670998 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod7\"" {  } { { "../rtl/seg_led.v" "Mod7" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698670998 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "../rtl/top_seg_led.v" "Mod1" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698670998 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "../rtl/top_seg_led.v" "Div0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698670998 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "../rtl/top_seg_led.v" "Mult0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698670998 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "../rtl/top_seg_led.v" "Mod0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698670998 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "../rtl/top_seg_led.v" "Div1" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698670998 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "../rtl/top_seg_led.v" "Mult1" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698670998 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1741698670998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div1\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698671059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div1 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671059 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698671059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698671099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698671099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698671111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698671111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_57f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_57f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_57f " "Found entity 1: alt_u_div_57f" {  } { { "db/alt_u_div_57f.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_57f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698671161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698671161 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/add_sub_0pc.tdf D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/add_sub_0pc.tdf " "Clear box output file D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/add_sub_0pc.tdf is not compatible with the current compile. Used regenerated output file D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/add_sub_0pc.tdf for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Analysis & Synthesis" 0 -1 1741698671236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0pc " "Found entity 1: add_sub_0pc" {  } { { "db/add_sub_0pc.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/add_sub_0pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698671239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698671239 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/add_sub_1pc.tdf D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/add_sub_1pc.tdf " "Clear box output file D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/add_sub_1pc.tdf is not compatible with the current compile. Used regenerated output file D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/add_sub_1pc.tdf for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Analysis & Synthesis" 0 -1 1741698671289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1pc " "Found entity 1: add_sub_1pc" {  } { { "db/add_sub_1pc.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/add_sub_1pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698671292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698671292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Mod2\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698671312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Mod2 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671312 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698671312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4bm " "Found entity 1: lpm_divide_4bm" {  } { { "db/lpm_divide_4bm.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/lpm_divide_4bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698671341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698671341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698671354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698671354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v6f " "Found entity 1: alt_u_div_v6f" {  } { { "db/alt_u_div_v6f.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_v6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698671405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698671405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div0\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698671447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div0 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671447 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698671447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/lpm_divide_1jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698671478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698671478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Mod0\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698671496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Mod0 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671496 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698671496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div2\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698671560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div2 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671560 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698671560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/lpm_divide_ikm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698671597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698671597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698671610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698671610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q9f " "Found entity 1: alt_u_div_q9f" {  } { { "db/alt_u_div_q9f.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_q9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698671660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698671660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div5\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698671742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div5 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671742 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698671742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jkm " "Found entity 1: lpm_divide_jkm" {  } { { "db/lpm_divide_jkm.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/lpm_divide_jkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698671788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698671788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/sign_div_unsign_8nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698671802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698671802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r9f " "Found entity 1: alt_u_div_r9f" {  } { { "db/alt_u_div_r9f.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_r9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698671866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698671866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div4\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698671970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div4 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698671970 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698671970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/lpm_divide_lkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698672007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698672007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698672023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698672023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_7af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_7af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_7af " "Found entity 1: alt_u_div_7af" {  } { { "db/alt_u_div_7af.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_7af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698672083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698672083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div3\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698672185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div3 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698672185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698672185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698672185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698672185 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698672185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kkm " "Found entity 1: lpm_divide_kkm" {  } { { "db/lpm_divide_kkm.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/lpm_divide_kkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698672225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698672225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698672240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698672240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_1af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_1af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_1af " "Found entity 1: alt_u_div_1af" {  } { { "db/alt_u_div_1af.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_1af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698672298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698672298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div6\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698672380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div6 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698672381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698672381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698672381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698672381 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698672381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mkm " "Found entity 1: lpm_divide_mkm" {  } { { "db/lpm_divide_mkm.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/lpm_divide_mkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698672415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698672415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698672427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698672427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_3af " "Found entity 1: alt_u_div_3af" {  } { { "db/alt_u_div_3af.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_3af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698672480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698672480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698672590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698672590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698672590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698672590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698672590 ""}  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698672590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/lpm_divide_5bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698672628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698672628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698672641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698672641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_17f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_17f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_17f " "Found entity 1: alt_u_div_17f" {  } { { "db/alt_u_div_17f.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_17f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698672684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698672684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698672768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698672768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698672768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698672768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698672768 ""}  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698672768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nkm " "Found entity 1: lpm_divide_nkm" {  } { { "db/lpm_divide_nkm.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/lpm_divide_nkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698672812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698672812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698672826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698672826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s9f " "Found entity 1: alt_u_div_s9f" {  } { { "db/alt_u_div_s9f.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_s9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698672890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698672890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698672969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698672969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698672969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698672969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698672969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698672969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698672969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698672969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698672969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698672969 ""}  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698672969 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/othersoftware/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 74 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698673003 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/othersoftware/quartus18/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 74 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698673021 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/othersoftware/quartus18/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 74 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698673048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/add_sub_rgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698673086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698673086 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/othersoftware/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 74 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698673106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 70 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698673116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698673116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698673116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698673116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698673116 ""}  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 70 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698673116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_icm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_icm " "Found entity 1: lpm_divide_icm" {  } { { "db/lpm_divide_icm.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/lpm_divide_icm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698673153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698673153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 70 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698673212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698673212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698673212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698673212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698673212 ""}  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 70 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698673212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698673250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698673250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698673262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698673262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_07f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698673290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698673290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698673316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698673316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698673316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698673316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698673316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698673316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698673316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698673316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698673316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741698673316 ""}  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741698673316 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/othersoftware/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 74 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698673327 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/othersoftware/quartus18/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 74 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698673333 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/othersoftware/quartus18/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 74 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698673361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741698673391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698673391 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|altshift:external_latency_ffs lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/othersoftware/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 74 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698673399 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 100 -1 0 } } { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 117 -1 0 } } { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 20 -1 0 } } { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 26 -1 0 } } { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 51 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1741698674334 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1741698674334 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741698676185 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Add5~32 " "Logic cell \"Add5~32\"" {  } { { "../rtl/top_seg_led.v" "Add5~32" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 74 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add5~34 " "Logic cell \"Add5~34\"" {  } { { "../rtl/top_seg_led.v" "Add5~34" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 74 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_29_result_int\[4\]~28 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_29_result_int\[4\]~28\"" {  } { { "db/alt_u_div_7af.tdf" "add_sub_29_result_int\[4\]~28" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_7af.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_29_result_int\[3\]~30 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_29_result_int\[3\]~30\"" {  } { { "db/alt_u_div_7af.tdf" "add_sub_29_result_int\[3\]~30" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_7af.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_29_result_int\[2\]~32 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_7af:divider\|add_sub_29_result_int\[2\]~32\"" {  } { { "db/alt_u_div_7af.tdf" "add_sub_29_result_int\[2\]~32" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_7af.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_32_result_int\[0\]~0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_v6f.tdf" 156 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div3\|lpm_divide_kkm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_1af:divider\|add_sub_26_result_int\[3\]~24 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div3\|lpm_divide_kkm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_1af:divider\|add_sub_26_result_int\[3\]~24\"" {  } { { "db/alt_u_div_1af.tdf" "add_sub_26_result_int\[3\]~24" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_1af.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div3\|lpm_divide_kkm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_1af:divider\|add_sub_26_result_int\[2\]~26 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div3\|lpm_divide_kkm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_1af:divider\|add_sub_26_result_int\[2\]~26\"" {  } { { "db/alt_u_div_1af.tdf" "add_sub_26_result_int\[2\]~26" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_1af.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div3\|lpm_divide_kkm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_1af:divider\|add_sub_26_result_int\[1\]~28 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div3\|lpm_divide_kkm:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_1af:divider\|add_sub_26_result_int\[1\]~28\"" {  } { { "db/alt_u_div_1af.tdf" "add_sub_26_result_int\[1\]~28" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_1af.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_32_result_int\[0\]~0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_v6f.tdf" 156 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_v6f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_v6f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_31_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_v6f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_57f:divider\|add_sub_19_result_int\[1\]~14 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div1\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_57f:divider\|add_sub_19_result_int\[1\]~14\"" {  } { { "db/alt_u_div_57f.tdf" "add_sub_19_result_int\[1\]~14" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_57f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_32_result_int\[0\]~0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_v6f.tdf" 156 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_v6f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_v6f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_v6f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_v6f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_v6f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_v6f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_v6f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_v6f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_v6f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_31_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_v6f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add6~36 " "Logic cell \"Add6~36\"" {  } { { "../rtl/top_seg_led.v" "Add6~36" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 74 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add6~38 " "Logic cell \"Add6~38\"" {  } { { "../rtl/top_seg_led.v" "Add6~38" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 74 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div2\|lpm_divide_ikm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_q9f:divider\|add_sub_22_result_int\[2\]~18 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div2\|lpm_divide_ikm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_q9f:divider\|add_sub_22_result_int\[2\]~18\"" {  } { { "db/alt_u_div_q9f.tdf" "add_sub_22_result_int\[2\]~18" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_q9f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Div2\|lpm_divide_ikm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_q9f:divider\|add_sub_22_result_int\[1\]~20 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Div2\|lpm_divide_ikm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_q9f:divider\|add_sub_22_result_int\[1\]~20\"" {  } { { "db/alt_u_div_q9f.tdf" "add_sub_22_result_int\[1\]~20" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_q9f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_32_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_32_result_int\[0\]~0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_v6f.tdf" 156 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_v6f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_v6f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_v6f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_v6f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_v6f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_v6f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_v6f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v6f.tdf" "add_sub_31_result_int\[0\]~10" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/db/alt_u_div_v6f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1741698677159 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1741698677159 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741698677408 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741698677408 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4451 " "Implemented 4451 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741698677532 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741698677532 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4431 " "Implemented 4431 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741698677532 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741698677532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741698677550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 11 21:11:17 2025 " "Processing ended: Tue Mar 11 21:11:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741698677550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741698677550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741698677550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741698677550 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1741698678580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741698678584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 21:11:18 2025 " "Processing started: Tue Mar 11 21:11:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741698678584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1741698678584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_seg_led -c top_seg_led " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_seg_led -c top_seg_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1741698678584 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1741698678668 ""}
{ "Info" "0" "" "Project  = top_seg_led" {  } {  } 0 0 "Project  = top_seg_led" 0 0 "Fitter" 0 0 1741698678669 ""}
{ "Info" "0" "" "Revision = top_seg_led" {  } {  } 0 0 "Revision = top_seg_led" 0 0 "Fitter" 0 0 1741698678669 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1741698678758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1741698678758 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_seg_led EP4CE40U19A7 " "Selected device EP4CE40U19A7 for design \"top_seg_led\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1741698678777 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1741698678826 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1741698678826 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1741698678956 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40U19I7 " "Device EP4CE40U19I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741698679043 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30U19A7 " "Device EP4CE30U19A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741698679043 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55U19I7 " "Device EP4CE55U19I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741698679043 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75U19I7 " "Device EP4CE75U19I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741698679043 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1741698679043 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/othersoftware/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/othersoftware/quartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/" { { 0 { 0 ""} 0 9596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741698679055 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/othersoftware/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/othersoftware/quartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/" { { 0 { 0 ""} 0 9598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741698679055 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/othersoftware/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/othersoftware/quartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/" { { 0 { 0 ""} 0 9600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741698679055 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/othersoftware/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/othersoftware/quartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/" { { 0 { 0 ""} 0 9602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741698679055 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/othersoftware/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/othersoftware/quartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/" { { 0 { 0 ""} 0 9604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741698679055 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1741698679055 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1741698679056 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "seg_led_dynamic.sdc " "Synopsys Design Constraints File file not found: 'seg_led_dynamic.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1741698679880 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1741698679880 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1741698679897 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1741698679898 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1741698679898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN AB12 (CLK12, DIFFCLK_7n)) " "Automatically promoted node sys_clk~input (placed in PIN AB12 (CLK12, DIFFCLK_7n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1741698680049 ""}  } { { "../rtl/top_seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/top_seg_led.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/" { { 0 { 0 ""} 0 9589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1741698680049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seg_led:u_seg_led\|dri_clk  " "Automatically promoted node seg_led:u_seg_led\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1741698680049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg_led:u_seg_led\|dri_clk~0 " "Destination node seg_led:u_seg_led\|dri_clk~0" {  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/" { { 0 { 0 ""} 0 3396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741698680049 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1741698680049 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/rtl/seg_led.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1741698680049 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1741698680302 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1741698680302 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1741698680302 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1741698680304 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1741698680305 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1741698680306 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1741698680306 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1741698680306 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1741698680376 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1741698680377 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1741698680377 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741698680572 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1741698680576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1741698681218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741698681640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1741698681658 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1741698685493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741698685493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1741698685881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 12 { 0 ""} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1741698687180 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1741698687180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1741698689287 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1741698689287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741698689291 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.26 " "Total time spent on timing analysis during the Fitter is 1.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1741698689390 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1741698689404 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1741698689650 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1741698689651 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1741698689861 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741698690283 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/output_files/top_seg_led.fit.smsg " "Generated suppressed messages file D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab1/lab103/Clockonline/par/output_files/top_seg_led.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1741698690833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5962 " "Peak virtual memory: 5962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741698691231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 11 21:11:31 2025 " "Processing ended: Tue Mar 11 21:11:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741698691231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741698691231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741698691231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1741698691231 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1741698692147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741698692152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 21:11:32 2025 " "Processing started: Tue Mar 11 21:11:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741698692152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1741698692152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_seg_led -c top_seg_led " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_seg_led -c top_seg_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1741698692152 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1741698692406 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1741698692984 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1741698693011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741698693152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 11 21:11:33 2025 " "Processing ended: Tue Mar 11 21:11:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741698693152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741698693152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741698693152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1741698693152 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1741698693772 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1741698694154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741698694158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 21:11:33 2025 " "Processing started: Tue Mar 11 21:11:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741698694158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1741698694158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_seg_led -c top_seg_led " "Command: quartus_sta top_seg_led -c top_seg_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1741698694158 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1741698694239 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1741698694374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1741698694374 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741698694422 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741698694422 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "seg_led_dynamic.sdc " "Synopsys Design Constraints File file not found: 'seg_led_dynamic.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1741698694665 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1741698694666 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seg_led:u_seg_led\|dri_clk seg_led:u_seg_led\|dri_clk " "create_clock -period 1.000 -name seg_led:u_seg_led\|dri_clk seg_led:u_seg_led\|dri_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1741698694673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clk sys_clk " "create_clock -period 1.000 -name sys_clk sys_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1741698694673 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741698694673 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1741698694680 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741698694680 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1741698694681 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Timing Analyzer" 0 0 1741698694703 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1741698694766 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1741698694766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -144.104 " "Worst-case setup slack is -144.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698694768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698694768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -144.104           -3257.624 seg_led:u_seg_led\|dri_clk  " " -144.104           -3257.624 seg_led:u_seg_led\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698694768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.351            -239.311 sys_clk  " "   -5.351            -239.311 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698694768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741698694768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.427 " "Worst-case hold slack is 0.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698694775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698694775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 sys_clk  " "    0.427               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698694775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 seg_led:u_seg_led\|dri_clk  " "    0.428               0.000 seg_led:u_seg_led\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698694775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741698694775 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741698694778 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741698694779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698694780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698694780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -105.603 sys_clk  " "   -3.000            -105.603 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698694780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -93.681 seg_led:u_seg_led\|dri_clk  " "   -1.487             -93.681 seg_led:u_seg_led\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698694780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741698694780 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1741698695777 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1741698695795 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1741698696063 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741698696140 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1741698696153 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1741698696153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -122.431 " "Worst-case setup slack is -122.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698696155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698696155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -122.431           -2761.544 seg_led:u_seg_led\|dri_clk  " " -122.431           -2761.544 seg_led:u_seg_led\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698696155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.560            -195.480 sys_clk  " "   -4.560            -195.480 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698696155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741698696155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698696164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698696164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 sys_clk  " "    0.342               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698696164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 seg_led:u_seg_led\|dri_clk  " "    0.345               0.000 seg_led:u_seg_led\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698696164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741698696164 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741698696166 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741698696169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698696170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698696170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -91.665 sys_clk  " "   -3.000             -91.665 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698696170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -80.955 seg_led:u_seg_led\|dri_clk  " "   -1.285             -80.955 seg_led:u_seg_led\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698696170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741698696170 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1741698697194 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741698697264 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1741698697271 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1741698697271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -65.222 " "Worst-case setup slack is -65.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698697274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698697274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -65.222           -1456.483 seg_led:u_seg_led\|dri_clk  " "  -65.222           -1456.483 seg_led:u_seg_led\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698697274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.973             -75.473 sys_clk  " "   -1.973             -75.473 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698697274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741698697274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698697284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698697284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 sys_clk  " "    0.178               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698697284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 seg_led:u_seg_led\|dri_clk  " "    0.179               0.000 seg_led:u_seg_led\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698697284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741698697284 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741698697286 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741698697289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698697292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698697292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -75.633 sys_clk  " "   -3.000             -75.633 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698697292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -63.000 seg_led:u_seg_led\|dri_clk  " "   -1.000             -63.000 seg_led:u_seg_led\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741698697292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741698697292 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1741698698505 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1741698698505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741698698570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 11 21:11:38 2025 " "Processing ended: Tue Mar 11 21:11:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741698698570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741698698570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741698698570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1741698698570 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Quartus Prime Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1741698699237 ""}
