    #
    # Copyright (c) 2005-2022 Imperas Software Ltd., www.imperas.com
    #
    # The contents of this file are provided under the Software License
    # Agreement that you accepted before downloading this file.
    #
    # This source forms part of the Software and can be used for educational,
    # training, and demonstration purposes but cannot be used for derivative
    # works except in cases where the derivative works require OVP technology
    # to run.
    #
    # For open source models released under licenses that you can use for
    # derivative works, please visit www.OVPworld.org or www.imperas.com
    # for the location of the open source models.
    #
    


Architectural Test Suite Data for RV32I Base Integer Instruction Set:
    48 test source files
    10 different instruction categories
    44 different instructions
    43,992 total instructions

Instruction category: arithmetic 
  lui : 8,055
  addi : 16,323
  auipc : 3,635
  sub : 512
  add : 1,568
Instruction category: logical 
  andi : 194
  ori : 171
  xori : 171
  xor : 173
  or : 173
  and : 173
Instruction category: branch 
  beq : 318
  bltu : 174
  bne : 174
  bge : 174
  blt : 205
  bgeu : 174
Instruction category: OPI_IMN 
  ecall : 49
  ebreak : 1
Instruction category: synch 
  fence : 48
Instruction category: jump 
  jal : 712
  jalr : 178
Instruction category: load 
  lh : 174
  lw : 691
  lb : 170
  lbu : 175
  lhu : 175
Instruction category: store 
  sw : 6,739
  sh : 173
  sb : 169
Instruction category: shift 
  srli : 171
  srai : 171
  sll : 173
  slli : 202
  sra : 173
  srl : 173
Instruction category: compare 
  sltiu : 171
  sltu : 173
  slt : 173
  slti : 171

Other instructions (those not the focus of this suite)
  csrrs : 217
  csrrw : 129
  mret : 73
  csrrci : 1

