[1] A. Sodani, R. Gramunt, J. Corbal, H.-S. Kim, K. Vinod,
S. Chinthamani, S. Hutsell, R. Agarwal, and Y.-C. Liu,
“Knights Landing: Second-Generation Intel Xeon Phi
Product,’ IEEE Micro, vol. 36, no. 2, pp. 34-46, 2016.

[2] “Aurora Supercomputer,” http://aurora.alcf.anl.gov,
2016.

[3] M. Vigil and D. Doerfler, “Trinity Advanced Technology System Overview,’ Los Alamos National Laboratory (LANL), Tech. Rep., 2014.

[4] P. Balaji, D. Buntinas, D. Goodell, W. Gropp, and
R. Thakur, “Fine-grained multithreading support for
hybrid threaded mpi programming,” The International
Journal of High Performance Computing Applications,
vol. 24, no. 1, pp. 49-57, 2010.

[5] “XDMoD: Comprehensive HPC System Management
Tool,” https://xdmod.ccr.buffalo.edu/.

[6] H.-W. Jin, S. Sur, L. Chai, and D. K. Panda, “Limic:
Support for high-performance mpi intra-node communication on linux cluster,’ in 2005 International
Conference on Parallel Processing (ICPP’05). QEEE,
2005, pp. 184-191.

[7] B. Goglin and S. Moreaud, “KNEM: A Generic and
Scalable Kernel-Assisted Intra-node MPI Communication Framework,” Journal of Parallel and Distributed
Computing, vol. 73, no. 2, pp. 176-188, 2013.

[8] J. Vienne, “Benefits of cross memory attach for mpi
libraries on hpc clusters,’ in Proceedings of the 2014
Annual Conference on Extreme Science and Engineering Discovery Environment. ACM, 2014, p. 33.

[9] H. Tang and T. Yang, “Optimizing Threaded MPI Ex
ecution on SMP Clusters,” in Proceedings of the 15th
international conference on Supercomputing. ACM,

[10] H. Tang, K. Shen, and T. Yang, “Compile/run-time
Support for Threaded MPI Execution on Multiprogrammed Shared Memory Machines,” in ACM SIGPLAN Notices, vol. 34, no. 8. ACM, 1999, pp. 107—
118.

[11] C. Cantalupo, V. Venkatesan, J. Hammond, K. Czurlyo,
and S. D. Hammond, “memkind: An extensible heap
memory manager for heterogeneous memory platforms
and mixed memory policies.” Sandia National Laboratories (SNL-NM), Albuquerque, NM (United States),
Tech. Rep., 2015.

[12] J. D. McCalpin, “STREAM benchmark,” URL:
http://www. cs. virginia. edu/stream/stream2, 2002.

[13] “Xeon Phi Memory Latency,” https://sites.utexas.edu/
jdm4372/2016/12/06/memory-latency-on-the-intel
xeon-phi-x200-knights-landing-processor/, 2017.

[14] Y. LeCun, C. Cortes, and C. J. Burges, “The mnist
database of handwritten digits,’ 1998.

[15] A. Krizhevsky, I. Sutskever, and G. E. Hinton, “ImageNet Classification with Deep Convolutional Neural
Networks,” in Advances in Neural Information Processing Systems 25, F. Pereira, C. J. C. Burges, L. Bottou, and K. Q. Weinberger, Eds. Curran Associates,
Inc., 2012, pp. 1097-1105.

[16] K. Simonyan and A. Zisserman, “Very Deep Convolutional Networks for Large-Scale Image Recognition,”
arXiv preprint arXiv: 1409. 1556, 2014.

[17] K. Kandalla, H. Subramoni, K. Tomko, D. Pekurovsky,
and D. K. Panda, “A Novel Functional Partitioning
Approach to Design High-Performance MPI-3 Nonblocking Alltoallv Collective on Multi-core Systems,”
in Proceedings of the 2013 42Nd_ International
Conference on Parallel Processing, ser. ICPP °13.
Washington, DC, USA: IEEE Computer Society, 2013,
pp. 611-620. [Online]. Available: http://dx.doi.org/10.
1109/ICPP.2013.75

[18] S. Sridharan, J. Dinan, and D. D. Kalamkar, “Enabling
efficient multithreaded mpi communication through a
library-based implementation of mpi endpoints,” in
SC14: International Conference for High Performance
Computing, Networking, Storage and Analysis, Nov
2014, pp. 487-498.
