
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120796                       # Number of seconds simulated
sim_ticks                                120795618251                       # Number of ticks simulated
final_tick                               1178654439564                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 128393                       # Simulator instruction rate (inst/s)
host_op_rate                                   165329                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3590575                       # Simulator tick rate (ticks/s)
host_mem_usage                               16932148                       # Number of bytes of host memory used
host_seconds                                 33642.42                       # Real time elapsed on the host
sim_insts                                  4319439299                       # Number of instructions simulated
sim_ops                                    5562080734                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2415232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1768576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2605952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       681856                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7478144                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1746944                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1746944                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18869                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13817                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        20359                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         5327                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 58423                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13648                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13648                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10596                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     19994368                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14835                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14641061                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        13775                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     21573233                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14835                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      5644708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                61907411                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10596                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14835                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        13775                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14835                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              54042                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14461982                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14461982                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14461982                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10596                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     19994368                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14835                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14641061                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        13775                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     21573233                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14835                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      5644708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               76369393                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               145012748                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23176928                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19086420                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1931536                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9359186                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8669897                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2436906                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87629                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104477535                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128038809                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23176928                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11106803                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27188256                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6259936                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5819549                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12102942                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572626                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141781880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.100006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114593624     80.82%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782313      1.96%     82.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2366068      1.67%     84.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380924      1.68%     86.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2263967      1.60%     87.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124941      0.79%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779247      0.55%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978708      1.40%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13512088      9.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141781880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.159827                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.882949                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103303085                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7238607                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26839945                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110153                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4290081                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731432                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6460                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154436143                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51117                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4290081                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103818417                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4580130                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1490827                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26425002                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1177415                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152984442                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3129                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402171                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623337                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        25439                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214049199                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713060553                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713060553                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45789974                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33653                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17631                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3810557                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15183848                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900927                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       311271                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1694529                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149130121                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33651                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139193333                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108128                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25166770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57136092                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1607                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141781880                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.981743                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.581268                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84399700     59.53%     59.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23725668     16.73%     76.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11958894      8.43%     84.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7810800      5.51%     90.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6905636      4.87%     95.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2700223      1.90%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3068442      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1116970      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95547      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141781880                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976616     74.85%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155900     11.95%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172170     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114960764     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012516      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14359994     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844037      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139193333                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.959870                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1304686                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009373                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421581360                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174331221                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135082800                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140498019                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       202673                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2971719                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1123                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          692                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159257                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          604                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4290081                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3874853                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       258275                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149163772                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1163014                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15183848                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900927                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17629                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        206656                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13094                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          692                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149440                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084367                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233807                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136821843                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14110315                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2371490                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21952683                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19295407                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842368                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.943516                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135088677                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135082800                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81518918                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221139589                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.931524                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368631                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26751659                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1956400                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137491799                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.890394                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.707903                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88382961     64.28%     64.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22517508     16.38%     80.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10808589      7.86%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4813637      3.50%     92.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3765860      2.74%     94.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1539679      1.12%     95.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1564962      1.14%     97.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094112      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3004491      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137491799                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3004491                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283660883                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302637467                       # The number of ROB writes
system.switch_cpus0.timesIdled                  57136                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3230868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.450127                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.450127                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.689595                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.689595                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618281461                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186399988                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145811235                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               145012748                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21185691                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18569873                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1651285                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10528431                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10237214                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1473562                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51630                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    111791169                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117781784                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21185691                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11710776                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23958029                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5399572                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2060338                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12741378                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1041463                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141548177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.946149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.315050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117590148     83.07%     83.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1202901      0.85%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2206227      1.56%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1849891      1.31%     86.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3394962      2.40%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3675786      2.60%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          799129      0.56%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          625919      0.44%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10203214      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141548177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.146095                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.812217                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       110899460                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3134072                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23757417                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23505                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3733722                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2271129                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4925                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     132890849                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1314                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3733722                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111344670                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1575088                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       754537                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23324414                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       815745                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     131954722                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         83481                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       499166                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175215601                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    598693384                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    598693384                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141377803                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33837798                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18814                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9412                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2562249                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21997277                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4259858                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        77116                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       947025                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130424900                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122549904                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        98552                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21614921                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46347429                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141548177                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.865782                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477305                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90534638     63.96%     63.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20782333     14.68%     78.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10427288      7.37%     86.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6841350      4.83%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7132587      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3688281      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1652980      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       410448      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78272      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141548177                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         306780     59.91%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        128742     25.14%     85.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76541     14.95%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96718771     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1025062      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9402      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20568094     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4228575      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122549904                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.845097                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             512063                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004178                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    387258600                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152058930                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119779330                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123061967                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       227748                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3981303                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          297                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       130506                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3733722                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1088580                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49507                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130443712                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45871                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21997277                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4259858                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9412                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32319                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          203                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          297                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       800613                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       979635                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1780248                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121233275                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20250068                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1316629                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24478444                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18677397                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4228376                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.836018                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             119886992                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            119779330                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69183649                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164175627                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.825992                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421400                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95009764                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    107908387                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22536266                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18800                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1655783                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137814455                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.782998                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.659444                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     97745377     70.93%     70.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15544468     11.28%     82.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11240701      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2513389      1.82%     92.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2858809      2.07%     94.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1015616      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4242945      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       853836      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1799314      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137814455                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95009764                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     107908387                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22145326                       # Number of memory references committed
system.switch_cpus1.commit.loads             18015974                       # Number of loads committed
system.switch_cpus1.commit.membars               9400                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16900236                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94191945                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1456995                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1799314                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           266459794                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          264623105                       # The number of ROB writes
system.switch_cpus1.timesIdled                  39544                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3464571                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95009764                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            107908387                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95009764                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.526293                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.526293                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.655182                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.655182                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       560932874                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157329153                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139450598                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18800                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               145012748                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23825156                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19307164                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2068448                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9585311                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9141401                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2548163                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91676                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    103919652                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131168753                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23825156                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11689564                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28659386                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6723801                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3347328                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12129677                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1670412                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140535901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.139898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.554409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111876515     79.61%     79.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2697267      1.92%     81.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2052168      1.46%     82.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5042350      3.59%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1136778      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1631301      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1227927      0.87%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          776039      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14095556     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140535901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.164297                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.904533                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       102704400                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4934471                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28216677                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       113593                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4566751                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4112410                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42793                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158272920                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        80852                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4566751                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       103575090                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1358400                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2091161                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27450088                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1494403                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156638149                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        20956                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        275927                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       611984                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       168919                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    220042086                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    729575453                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    729575453                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173527799                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46514279                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38063                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21255                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5060600                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15136369                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7372047                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       123304                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1640503                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153849462                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38040                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142832368                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       194566                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28189218                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     61205411                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4424                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    140535901                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.016341                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.564172                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80716733     57.43%     57.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25131010     17.88%     75.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11744893      8.36%     83.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8617266      6.13%     89.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7661857      5.45%     95.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3040823      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3006182      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       465957      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       151180      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140535901                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         574008     68.62%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        118098     14.12%     82.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       144361     17.26%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119887946     83.94%     83.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2146234      1.50%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16808      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13480971      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7300409      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142832368                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.984964                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             836467                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005856                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    427231667                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    182077146                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139236535                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143668835                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       349317                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3716110                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1050                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          426                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       229756                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4566751                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         827583                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        93161                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153887502                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        53310                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15136369                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7372047                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21232                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         81087                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          426                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1123173                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1180358                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2303531                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140255189                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12952361                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2577176                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20251085                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19918248                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7298724                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.967192                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139418551                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139236535                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83516638                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231437731                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.960168                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360860                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101658623                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124846448                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     29042522                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33616                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2071215                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    135969150                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.918197                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.692049                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84763858     62.34%     62.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23959878     17.62%     79.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10555433      7.76%     87.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5532022      4.07%     91.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4408747      3.24%     95.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1583258      1.16%     96.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1346975      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1005322      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2813657      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    135969150                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101658623                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124846448                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18562547                       # Number of memory references committed
system.switch_cpus2.commit.loads             11420256                       # Number of loads committed
system.switch_cpus2.commit.membars              16808                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17938043                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112491123                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2541643                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2813657                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           287044463                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312344932                       # The number of ROB writes
system.switch_cpus2.timesIdled                  72185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                4476847                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101658623                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124846448                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101658623                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.426468                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.426468                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.701032                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.701032                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       632414455                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193936593                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148016273                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33616                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               145012748                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24222381                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19642176                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2069045                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9753216                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9308688                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2604694                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        95814                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    105735360                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             132468085                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24222381                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11913382                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             29137720                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6737848                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2807242                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12351094                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1623270                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    142322747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.139062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.543316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       113185027     79.53%     79.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2044511      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3752892      2.64%     83.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3403167      2.39%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2167231      1.52%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1779194      1.25%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1030665      0.72%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1074760      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13885300      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    142322747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.167036                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.913493                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       104662753                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4213264                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         28761381                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        49022                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4636321                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4188852                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         6108                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     160225854                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        48333                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4636321                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       105512226                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1113931                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1896910                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27942214                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1221139                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     158434557                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        233945                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       526421                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    224091783                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    737747879                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    737747879                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    177390347                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        46701412                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34932                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17466                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4384484                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     15013922                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7457239                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        84972                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1670294                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         155437940                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34932                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        144458656                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       163175                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     27272370                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     59782044                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    142322747                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.015008                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.560542                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     81820934     57.49%     57.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     24895023     17.49%     74.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13090328      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7573399      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8373744      5.88%     95.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3111376      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2761777      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       529066      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       167100      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    142322747                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         578286     68.85%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        119137     14.19%     83.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       142446     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    121644149     84.21%     84.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2043660      1.41%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17466      0.01%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13335112      9.23%     94.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7418269      5.14%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     144458656                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.996179                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             839869                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.005814                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    432243098                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    182745456                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    141278795                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     145298525                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       280159                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3449840                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       131484                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4636321                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         720106                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       110810                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    155472872                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        61386                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     15013922                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7457239                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17466                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         96044                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1150494                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1157439                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2307933                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    142074504                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12807287                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2384147                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20225205                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20215571                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7417918                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.979738                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             141409269                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            141278795                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         82431677                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        231525214                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.974251                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356038                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    103311669                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    127206818                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     28266374                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34932                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2089140                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    137686426                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.923888                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.694064                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     85360710     62.00%     62.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24236853     17.60%     79.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     12043384      8.75%     88.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4096114      2.97%     91.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      5044795      3.66%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1767404      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1244396      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1029881      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2862889      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    137686426                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    103311669                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     127206818                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18889834                       # Number of memory references committed
system.switch_cpus3.commit.loads             11564079                       # Number of loads committed
system.switch_cpus3.commit.membars              17466                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18360929                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        114603545                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2623608                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2862889                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           290296729                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          315582918                       # The number of ROB writes
system.switch_cpus3.timesIdled                  44040                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2690001                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          103311669                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            127206818                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    103311669                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.403643                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.403643                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.712432                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.712432                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       639700611                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      197751703                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      149360160                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34932                       # number of misc regfile writes
system.l20.replacements                         18879                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          686653                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27071                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.364892                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.186122                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.720464                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5475.381806                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2704.711608                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000999                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000454                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.668382                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.330165                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79032                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79032                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18817                       # number of Writeback hits
system.l20.Writeback_hits::total                18817                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79032                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79032                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79032                       # number of overall hits
system.l20.overall_hits::total                  79032                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18869                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18879                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18869                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18879                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18869                       # number of overall misses
system.l20.overall_misses::total                18879                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3041717                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5696775237                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5699816954                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3041717                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5696775237                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5699816954                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3041717                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5696775237                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5699816954                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97901                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97911                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18817                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18817                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97901                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97911                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97901                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97911                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.192736                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.192818                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.192736                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.192818                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.192736                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.192818                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 304171.700000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 301911.878584                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 301913.075587                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 304171.700000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 301911.878584                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 301913.075587                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 304171.700000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 301911.878584                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 301913.075587                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4321                       # number of writebacks
system.l20.writebacks::total                     4321                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18869                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18879                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18869                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18879                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18869                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18879                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2402397                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4491532632                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4493935029                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2402397                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4491532632                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4493935029                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2402397                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4491532632                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4493935029                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.192736                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.192818                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.192736                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.192818                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.192736                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.192818                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 240239.700000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 238037.661349                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 238038.827745                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 240239.700000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 238037.661349                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 238038.827745                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 240239.700000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 238037.661349                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 238038.827745                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13831                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          184788                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22023                       # Sample count of references to valid blocks.
system.l21.avg_refs                          8.390682                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          202.186509                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.133049                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5097.951886                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          2885.728557                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024681                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000749                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.622309                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.352262                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        33193                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  33193                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9039                       # number of Writeback hits
system.l21.Writeback_hits::total                 9039                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        33193                       # number of demand (read+write) hits
system.l21.demand_hits::total                   33193                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        33193                       # number of overall hits
system.l21.overall_hits::total                  33193                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13817                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13831                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13817                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13831                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13817                       # number of overall misses
system.l21.overall_misses::total                13831                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4348290                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4535801909                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4540150199                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4348290                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4535801909                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4540150199                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4348290                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4535801909                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4540150199                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47010                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              47024                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9039                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9039                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47010                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               47024                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47010                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              47024                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.293916                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.294126                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.293916                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.294126                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.293916                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.294126                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 310592.142857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 328276.898676                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 328258.997831                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 310592.142857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 328276.898676                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 328258.997831                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 310592.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 328276.898676                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 328258.997831                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2142                       # number of writebacks
system.l21.writebacks::total                     2142                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13817                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13831                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13817                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13831                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13817                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13831                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3453380                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3652088050                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3655541430                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3453380                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3652088050                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3655541430                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3453380                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3652088050                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3655541430                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.293916                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.294126                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.293916                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.294126                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.293916                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.294126                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       246670                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 264318.451907                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 264300.587810                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       246670                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 264318.451907                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 264300.587810                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       246670                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 264318.451907                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 264300.587810                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         20373                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          740933                       # Total number of references to valid blocks.
system.l22.sampled_refs                         28565                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.938491                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          204.461089                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.250001                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3520.439548                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          4459.849362                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.024959                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000885                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.429741                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.544415                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        53909                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  53909                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           20081                       # number of Writeback hits
system.l22.Writeback_hits::total                20081                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        53909                       # number of demand (read+write) hits
system.l22.demand_hits::total                   53909                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        53909                       # number of overall hits
system.l22.overall_hits::total                  53909                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        20359                       # number of ReadReq misses
system.l22.ReadReq_misses::total                20372                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        20359                       # number of demand (read+write) misses
system.l22.demand_misses::total                 20372                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        20359                       # number of overall misses
system.l22.overall_misses::total                20372                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2949336                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   6043738426                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     6046687762                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2949336                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   6043738426                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      6046687762                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2949336                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   6043738426                       # number of overall miss cycles
system.l22.overall_miss_latency::total     6046687762                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        74268                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              74281                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        20081                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            20081                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        74268                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               74281                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        74268                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              74281                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.274129                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.274256                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.274129                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.274256                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.274129                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.274256                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       226872                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 296858.314554                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 296813.654133                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       226872                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 296858.314554                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 296813.654133                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       226872                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 296858.314554                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 296813.654133                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3636                       # number of writebacks
system.l22.writebacks::total                     3636                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        20359                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           20372                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        20359                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            20372                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        20359                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           20372                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2119904                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   4743015264                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   4745135168                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2119904                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   4743015264                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   4745135168                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2119904                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   4743015264                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   4745135168                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.274129                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.274256                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.274129                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.274256                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.274129                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.274256                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 163069.538462                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 232968.970185                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 232924.365207                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 163069.538462                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 232968.970185                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 232924.365207                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 163069.538462                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 232968.970185                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 232924.365207                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          5342                       # number of replacements
system.l23.tagsinuse                             8192                       # Cycle average of tags in use
system.l23.total_refs                          361207                       # Total number of references to valid blocks.
system.l23.sampled_refs                         13534                       # Sample count of references to valid blocks.
system.l23.avg_refs                         26.688858                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          267.801347                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    11.879733                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2555.941809                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          5356.377112                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.032691                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001450                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.312005                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.653855                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        34903                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  34903                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           10610                       # number of Writeback hits
system.l23.Writeback_hits::total                10610                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        34903                       # number of demand (read+write) hits
system.l23.demand_hits::total                   34903                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        34903                       # number of overall hits
system.l23.overall_hits::total                  34903                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         5327                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 5341                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         5327                       # number of demand (read+write) misses
system.l23.demand_misses::total                  5341                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         5327                       # number of overall misses
system.l23.overall_misses::total                 5341                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4482271                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1803415069                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1807897340                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4482271                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1803415069                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1807897340                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4482271                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1803415069                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1807897340                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        40230                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              40244                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        10610                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            10610                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        40230                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               40244                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        40230                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              40244                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.132414                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.132715                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.132414                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.132715                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.132414                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.132715                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 320162.214286                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 338542.344472                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 338494.165887                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 320162.214286                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 338542.344472                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 338494.165887                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 320162.214286                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 338542.344472                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 338494.165887                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                3549                       # number of writebacks
system.l23.writebacks::total                     3549                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         5327                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            5341                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         5327                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             5341                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         5327                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            5341                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3586360                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1462995453                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1466581813                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3586360                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1462995453                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1466581813                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3586360                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1462995453                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1466581813                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.132414                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.132715                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.132414                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.132715                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.132414                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.132715                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 256168.571429                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 274637.779801                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 274589.367721                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 256168.571429                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 274637.779801                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 274589.367721                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 256168.571429                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 274637.779801                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 274589.367721                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.990251                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012110593                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840201.078182                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.990251                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016010                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881395                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12102932                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12102932                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12102932                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12102932                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12102932                       # number of overall hits
system.cpu0.icache.overall_hits::total       12102932                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3229717                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3229717                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3229717                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3229717                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3229717                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3229717                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12102942                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12102942                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12102942                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12102942                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12102942                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12102942                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 322971.700000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 322971.700000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 322971.700000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 322971.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 322971.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 322971.700000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3124717                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3124717                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3124717                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3124717                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3124717                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3124717                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 312471.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 312471.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 312471.700000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 312471.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 312471.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 312471.700000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97901                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191219592                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98157                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1948.099392                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.497533                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.502467                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916006                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083994                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10955111                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10955111                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17207                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17207                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18664541                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18664541                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18664541                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18664541                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       408037                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       408037                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       408132                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        408132                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       408132                       # number of overall misses
system.cpu0.dcache.overall_misses::total       408132                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  47499450216                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  47499450216                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     15637331                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     15637331                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  47515087547                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  47515087547                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  47515087547                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  47515087547                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11363148                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11363148                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19072673                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19072673                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19072673                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19072673                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035909                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035909                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021399                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021399                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021399                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021399                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 116409.664359                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 116409.664359                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 164603.484211                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 164603.484211                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 116420.882330                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 116420.882330                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 116420.882330                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 116420.882330                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18817                       # number of writebacks
system.cpu0.dcache.writebacks::total            18817                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       310136                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       310136                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       310231                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       310231                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       310231                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       310231                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97901                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97901                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97901                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97901                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97901                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97901                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  11092328629                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11092328629                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  11092328629                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11092328629                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  11092328629                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11092328629                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008616                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008616                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005133                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005133                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005133                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005133                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 113301.484449                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 113301.484449                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 113301.484449                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 113301.484449                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 113301.484449                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 113301.484449                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995032                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924207352                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708331.519409                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995032                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022428                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866979                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12741362                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12741362                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12741362                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12741362                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12741362                       # number of overall hits
system.cpu1.icache.overall_hits::total       12741362                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5125541                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5125541                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5125541                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5125541                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5125541                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5125541                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12741378                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12741378                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12741378                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12741378                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12741378                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12741378                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 320346.312500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 320346.312500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 320346.312500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 320346.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 320346.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 320346.312500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4464490                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4464490                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4464490                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4464490                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4464490                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4464490                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 318892.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 318892.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 318892.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 318892.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 318892.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 318892.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47010                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227423922                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47266                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4811.575382                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.366698                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.633302                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.825651                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.174349                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18325371                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18325371                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4110536                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4110536                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9411                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9411                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9400                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9400                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22435907                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22435907                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22435907                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22435907                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       177215                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       177215                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       177215                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        177215                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       177215                       # number of overall misses
system.cpu1.dcache.overall_misses::total       177215                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  31807380425                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  31807380425                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  31807380425                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  31807380425                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  31807380425                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  31807380425                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18502586                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18502586                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4110536                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4110536                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9411                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9411                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9400                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9400                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22613122                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22613122                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22613122                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22613122                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009578                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009578                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007837                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007837                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007837                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007837                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 179484.696132                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 179484.696132                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 179484.696132                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 179484.696132                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 179484.696132                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 179484.696132                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9039                       # number of writebacks
system.cpu1.dcache.writebacks::total             9039                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       130205                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       130205                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       130205                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       130205                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       130205                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       130205                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47010                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47010                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47010                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47010                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47010                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47010                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6812606018                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6812606018                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6812606018                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6812606018                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6812606018                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6812606018                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002079                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002079                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002079                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002079                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 144918.230547                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 144918.230547                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 144918.230547                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 144918.230547                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 144918.230547                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 144918.230547                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996346                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017210415                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050827.449597                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996346                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12129660                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12129660                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12129660                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12129660                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12129660                       # number of overall hits
system.cpu2.icache.overall_hits::total       12129660                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3991901                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3991901                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3991901                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3991901                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3991901                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3991901                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12129677                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12129677                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12129677                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12129677                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12129677                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12129677                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 234817.705882                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 234817.705882                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 234817.705882                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 234817.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 234817.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 234817.705882                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3057236                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3057236                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3057236                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3057236                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3057236                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3057236                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       235172                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       235172                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       235172                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       235172                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       235172                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       235172                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 74268                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180631274                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 74524                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2423.800038                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.739520                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.260480                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901326                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098674                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9751256                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9751256                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7108675                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7108675                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20975                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20975                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16808                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16808                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16859931                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16859931                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16859931                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16859931                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       180361                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       180361                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       180361                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        180361                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       180361                       # number of overall misses
system.cpu2.dcache.overall_misses::total       180361                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  25515464173                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25515464173                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  25515464173                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25515464173                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  25515464173                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25515464173                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9931617                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9931617                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7108675                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7108675                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20975                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20975                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16808                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16808                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17040292                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17040292                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17040292                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17040292                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018160                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018160                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010584                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010584                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010584                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010584                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 141468.855091                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 141468.855091                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 141468.855091                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 141468.855091                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 141468.855091                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 141468.855091                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20081                       # number of writebacks
system.cpu2.dcache.writebacks::total            20081                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       106093                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       106093                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       106093                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       106093                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       106093                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       106093                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        74268                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        74268                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        74268                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        74268                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        74268                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        74268                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9740005883                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9740005883                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9740005883                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9740005883                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9740005883                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9740005883                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007478                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007478                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004358                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004358                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004358                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004358                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 131146.737262                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 131146.737262                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 131146.737262                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 131146.737262                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 131146.737262                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 131146.737262                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.996704                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015310951                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2192896.222462                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.996704                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022431                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.719551                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12351077                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12351077                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12351077                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12351077                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12351077                       # number of overall hits
system.cpu3.icache.overall_hits::total       12351077                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5749368                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5749368                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5749368                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5749368                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5749368                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5749368                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12351094                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12351094                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12351094                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12351094                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12351094                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12351094                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 338198.117647                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 338198.117647                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 338198.117647                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 338198.117647                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 338198.117647                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 338198.117647                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4601671                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4601671                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4601671                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4601671                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4601671                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4601671                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 328690.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 328690.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 328690.785714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 328690.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 328690.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 328690.785714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 40230                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               169059384                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 40486                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4175.749247                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.889970                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.110030                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.905820                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.094180                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9633291                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9633291                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7291397                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7291397                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17466                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17466                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17466                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17466                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16924688                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16924688                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16924688                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16924688                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       121708                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       121708                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       121708                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        121708                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       121708                       # number of overall misses
system.cpu3.dcache.overall_misses::total       121708                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  16074116878                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  16074116878                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  16074116878                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  16074116878                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  16074116878                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  16074116878                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9754999                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9754999                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7291397                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7291397                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17466                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17466                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17046396                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17046396                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17046396                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17046396                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012476                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012476                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007140                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007140                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007140                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007140                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 132071.161123                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 132071.161123                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 132071.161123                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 132071.161123                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 132071.161123                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 132071.161123                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10610                       # number of writebacks
system.cpu3.dcache.writebacks::total            10610                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81478                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81478                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        81478                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        81478                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        81478                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        81478                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        40230                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        40230                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        40230                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        40230                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        40230                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        40230                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4117683022                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4117683022                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4117683022                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4117683022                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4117683022                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4117683022                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002360                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002360                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 102353.542680                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 102353.542680                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 102353.542680                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 102353.542680                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 102353.542680                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 102353.542680                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
