Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Sun Oct  9 14:08:31 2022
| Host         : SHBZ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_MODULE_PART_5_timing_summary_routed.rpt -pb TOP_MODULE_PART_5_timing_summary_routed.pb -rpx TOP_MODULE_PART_5_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_MODULE_PART_5
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          2           
LUTAR-1    Warning           LUT drives async reset alert   2           
TIMING-18  Warning           Missing input or output delay  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.135        0.000                      0                  853        0.165        0.000                      0                  853        9.500        0.000                       0                   385  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        14.135        0.000                      0                  853        0.165        0.000                      0                  853        9.500        0.000                       0                   385  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       14.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.135ns  (required time - arrival time)
  Source:                 D0/D0/sclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D0/D0/Col_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 1.415ns (25.094%)  route 4.224ns (74.906%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.688ns = ( 25.688 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.603    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.118     3.721 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.736     4.457    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.303     4.760 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         1.651     6.411    D0/D0/clk1_BUFG
    SLICE_X35Y69         FDRE                                         r  D0/D0/sclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     6.867 r  D0/D0/sclk_reg[7]/Q
                         net (fo=8, routed)           1.272     8.139    D0/D0/sclk_reg__0[7]
    SLICE_X37Y68         LUT4 (Prop_lut4_I1_O)        0.152     8.291 f  D0/D0/DecodeOut[3]_i_17/O
                         net (fo=2, routed)           1.278     9.569    D0/D0/DecodeOut[3]_i_17_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I4_O)        0.326     9.895 f  D0/D0/Col[3]_i_11/O
                         net (fo=1, routed)           0.800    10.695    D0/D0/Col[3]_i_11_n_0
    SLICE_X37Y68         LUT4 (Prop_lut4_I3_O)        0.154    10.849 r  D0/D0/Col[3]_i_4/O
                         net (fo=1, routed)           0.304    11.153    D0/D0/Col[3]_i_4_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I2_O)        0.327    11.480 r  D0/D0/Col[3]_i_1__0/O
                         net (fo=4, routed)           0.569    12.050    D0/D0/Col[3]_i_1__0_n_0
    SLICE_X34Y69         FDRE                                         r  D0/D0/Col_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796    23.217    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.095    23.312 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.644    23.955    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    24.209 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         1.479    25.688    D0/D0/clk1_BUFG
    SLICE_X34Y69         FDRE                                         r  D0/D0/Col_reg[0]/C
                         clock pessimism              0.701    26.389    
                         clock uncertainty           -0.035    26.353    
    SLICE_X34Y69         FDRE (Setup_fdre_C_CE)      -0.169    26.184    D0/D0/Col_reg[0]
  -------------------------------------------------------------------
                         required time                         26.184    
                         arrival time                         -12.050    
  -------------------------------------------------------------------
                         slack                                 14.135    

Slack (MET) :             14.135ns  (required time - arrival time)
  Source:                 D0/D0/sclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D0/D0/Col_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 1.415ns (25.094%)  route 4.224ns (74.906%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.688ns = ( 25.688 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.603    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.118     3.721 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.736     4.457    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.303     4.760 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         1.651     6.411    D0/D0/clk1_BUFG
    SLICE_X35Y69         FDRE                                         r  D0/D0/sclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     6.867 r  D0/D0/sclk_reg[7]/Q
                         net (fo=8, routed)           1.272     8.139    D0/D0/sclk_reg__0[7]
    SLICE_X37Y68         LUT4 (Prop_lut4_I1_O)        0.152     8.291 f  D0/D0/DecodeOut[3]_i_17/O
                         net (fo=2, routed)           1.278     9.569    D0/D0/DecodeOut[3]_i_17_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I4_O)        0.326     9.895 f  D0/D0/Col[3]_i_11/O
                         net (fo=1, routed)           0.800    10.695    D0/D0/Col[3]_i_11_n_0
    SLICE_X37Y68         LUT4 (Prop_lut4_I3_O)        0.154    10.849 r  D0/D0/Col[3]_i_4/O
                         net (fo=1, routed)           0.304    11.153    D0/D0/Col[3]_i_4_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I2_O)        0.327    11.480 r  D0/D0/Col[3]_i_1__0/O
                         net (fo=4, routed)           0.569    12.050    D0/D0/Col[3]_i_1__0_n_0
    SLICE_X34Y69         FDRE                                         r  D0/D0/Col_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796    23.217    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.095    23.312 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.644    23.955    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    24.209 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         1.479    25.688    D0/D0/clk1_BUFG
    SLICE_X34Y69         FDRE                                         r  D0/D0/Col_reg[1]/C
                         clock pessimism              0.701    26.389    
                         clock uncertainty           -0.035    26.353    
    SLICE_X34Y69         FDRE (Setup_fdre_C_CE)      -0.169    26.184    D0/D0/Col_reg[1]
  -------------------------------------------------------------------
                         required time                         26.184    
                         arrival time                         -12.050    
  -------------------------------------------------------------------
                         slack                                 14.135    

Slack (MET) :             14.135ns  (required time - arrival time)
  Source:                 D0/D0/sclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D0/D0/Col_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 1.415ns (25.094%)  route 4.224ns (74.906%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.688ns = ( 25.688 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.603    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.118     3.721 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.736     4.457    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.303     4.760 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         1.651     6.411    D0/D0/clk1_BUFG
    SLICE_X35Y69         FDRE                                         r  D0/D0/sclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     6.867 r  D0/D0/sclk_reg[7]/Q
                         net (fo=8, routed)           1.272     8.139    D0/D0/sclk_reg__0[7]
    SLICE_X37Y68         LUT4 (Prop_lut4_I1_O)        0.152     8.291 f  D0/D0/DecodeOut[3]_i_17/O
                         net (fo=2, routed)           1.278     9.569    D0/D0/DecodeOut[3]_i_17_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I4_O)        0.326     9.895 f  D0/D0/Col[3]_i_11/O
                         net (fo=1, routed)           0.800    10.695    D0/D0/Col[3]_i_11_n_0
    SLICE_X37Y68         LUT4 (Prop_lut4_I3_O)        0.154    10.849 r  D0/D0/Col[3]_i_4/O
                         net (fo=1, routed)           0.304    11.153    D0/D0/Col[3]_i_4_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I2_O)        0.327    11.480 r  D0/D0/Col[3]_i_1__0/O
                         net (fo=4, routed)           0.569    12.050    D0/D0/Col[3]_i_1__0_n_0
    SLICE_X34Y69         FDRE                                         r  D0/D0/Col_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796    23.217    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.095    23.312 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.644    23.955    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    24.209 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         1.479    25.688    D0/D0/clk1_BUFG
    SLICE_X34Y69         FDRE                                         r  D0/D0/Col_reg[2]/C
                         clock pessimism              0.701    26.389    
                         clock uncertainty           -0.035    26.353    
    SLICE_X34Y69         FDRE (Setup_fdre_C_CE)      -0.169    26.184    D0/D0/Col_reg[2]
  -------------------------------------------------------------------
                         required time                         26.184    
                         arrival time                         -12.050    
  -------------------------------------------------------------------
                         slack                                 14.135    

Slack (MET) :             14.135ns  (required time - arrival time)
  Source:                 D0/D0/sclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D0/D0/Col_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 1.415ns (25.094%)  route 4.224ns (74.906%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.688ns = ( 25.688 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.603    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.118     3.721 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.736     4.457    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.303     4.760 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         1.651     6.411    D0/D0/clk1_BUFG
    SLICE_X35Y69         FDRE                                         r  D0/D0/sclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     6.867 r  D0/D0/sclk_reg[7]/Q
                         net (fo=8, routed)           1.272     8.139    D0/D0/sclk_reg__0[7]
    SLICE_X37Y68         LUT4 (Prop_lut4_I1_O)        0.152     8.291 f  D0/D0/DecodeOut[3]_i_17/O
                         net (fo=2, routed)           1.278     9.569    D0/D0/DecodeOut[3]_i_17_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I4_O)        0.326     9.895 f  D0/D0/Col[3]_i_11/O
                         net (fo=1, routed)           0.800    10.695    D0/D0/Col[3]_i_11_n_0
    SLICE_X37Y68         LUT4 (Prop_lut4_I3_O)        0.154    10.849 r  D0/D0/Col[3]_i_4/O
                         net (fo=1, routed)           0.304    11.153    D0/D0/Col[3]_i_4_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I2_O)        0.327    11.480 r  D0/D0/Col[3]_i_1__0/O
                         net (fo=4, routed)           0.569    12.050    D0/D0/Col[3]_i_1__0_n_0
    SLICE_X34Y69         FDRE                                         r  D0/D0/Col_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796    23.217    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.095    23.312 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.644    23.955    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    24.209 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         1.479    25.688    D0/D0/clk1_BUFG
    SLICE_X34Y69         FDRE                                         r  D0/D0/Col_reg[3]/C
                         clock pessimism              0.701    26.389    
                         clock uncertainty           -0.035    26.353    
    SLICE_X34Y69         FDRE (Setup_fdre_C_CE)      -0.169    26.184    D0/D0/Col_reg[3]
  -------------------------------------------------------------------
                         required time                         26.184    
                         arrival time                         -12.050    
  -------------------------------------------------------------------
                         slack                                 14.135    

Slack (MET) :             14.329ns  (required time - arrival time)
  Source:                 D1/D0/sclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D1/D0/DecodeOut_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 1.244ns (22.967%)  route 4.172ns (77.033%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 25.400 - 20.000 ) 
    Source Clock Delay      (SCD):    6.050ns
    Clock Pessimism Removal (CPR):    0.636ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.603    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.727 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.577     4.304    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.405 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.645     6.050    D1/D0/clk2_BUFG
    SLICE_X30Y73         FDRE                                         r  D1/D0/sclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     6.568 r  D1/D0/sclk_reg[16]/Q
                         net (fo=8, routed)           1.152     7.720    D1/D0/sclk_reg__0[16]
    SLICE_X31Y69         LUT3 (Prop_lut3_I1_O)        0.152     7.872 f  D1/D0/DecodeOut[3]_i_18__0/O
                         net (fo=2, routed)           1.024     8.896    D1/D0/DecodeOut[3]_i_18__0_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.326     9.222 r  D1/D0/DecodeOut[3]_i_8__0/O
                         net (fo=5, routed)           0.968    10.190    D1/D0/DecodeOut[3]_i_8__0_n_0
    SLICE_X29Y66         LUT2 (Prop_lut2_I0_O)        0.124    10.314 r  D1/D0/DecodeOut[3]_i_5__0/O
                         net (fo=2, routed)           0.610    10.924    D1/D0/DecodeOut[3]_i_5__0_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I2_O)        0.124    11.048 r  D1/D0/DecodeOut[3]_i_1__0/O
                         net (fo=4, routed)           0.418    11.466    D1/D0/DecodeOut[3]_i_1__0_n_0
    SLICE_X31Y66         FDCE                                         r  D1/D0/DecodeOut_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796    23.217    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.317 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    23.827    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.918 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.482    25.400    D1/D0/clk2_BUFG
    SLICE_X31Y66         FDCE                                         r  D1/D0/DecodeOut_reg[1]/C
                         clock pessimism              0.636    26.036    
                         clock uncertainty           -0.035    26.001    
    SLICE_X31Y66         FDCE (Setup_fdce_C_CE)      -0.205    25.796    D1/D0/DecodeOut_reg[1]
  -------------------------------------------------------------------
                         required time                         25.796    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                 14.329    

Slack (MET) :             14.329ns  (required time - arrival time)
  Source:                 D1/D0/sclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D1/D0/DecodeOut_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 1.244ns (22.967%)  route 4.172ns (77.033%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 25.400 - 20.000 ) 
    Source Clock Delay      (SCD):    6.050ns
    Clock Pessimism Removal (CPR):    0.636ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.603    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.727 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.577     4.304    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.405 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.645     6.050    D1/D0/clk2_BUFG
    SLICE_X30Y73         FDRE                                         r  D1/D0/sclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     6.568 r  D1/D0/sclk_reg[16]/Q
                         net (fo=8, routed)           1.152     7.720    D1/D0/sclk_reg__0[16]
    SLICE_X31Y69         LUT3 (Prop_lut3_I1_O)        0.152     7.872 f  D1/D0/DecodeOut[3]_i_18__0/O
                         net (fo=2, routed)           1.024     8.896    D1/D0/DecodeOut[3]_i_18__0_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.326     9.222 r  D1/D0/DecodeOut[3]_i_8__0/O
                         net (fo=5, routed)           0.968    10.190    D1/D0/DecodeOut[3]_i_8__0_n_0
    SLICE_X29Y66         LUT2 (Prop_lut2_I0_O)        0.124    10.314 r  D1/D0/DecodeOut[3]_i_5__0/O
                         net (fo=2, routed)           0.610    10.924    D1/D0/DecodeOut[3]_i_5__0_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I2_O)        0.124    11.048 r  D1/D0/DecodeOut[3]_i_1__0/O
                         net (fo=4, routed)           0.418    11.466    D1/D0/DecodeOut[3]_i_1__0_n_0
    SLICE_X31Y66         FDCE                                         r  D1/D0/DecodeOut_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796    23.217    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.317 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    23.827    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.918 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.482    25.400    D1/D0/clk2_BUFG
    SLICE_X31Y66         FDCE                                         r  D1/D0/DecodeOut_reg[3]/C
                         clock pessimism              0.636    26.036    
                         clock uncertainty           -0.035    26.001    
    SLICE_X31Y66         FDCE (Setup_fdce_C_CE)      -0.205    25.796    D1/D0/DecodeOut_reg[3]
  -------------------------------------------------------------------
                         required time                         25.796    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                 14.329    

Slack (MET) :             14.404ns  (required time - arrival time)
  Source:                 D1/D0/sclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D1/D0/DecodeOut_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 1.244ns (23.134%)  route 4.133ns (76.866%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 25.400 - 20.000 ) 
    Source Clock Delay      (SCD):    6.050ns
    Clock Pessimism Removal (CPR):    0.636ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.603    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.727 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.577     4.304    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.405 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.645     6.050    D1/D0/clk2_BUFG
    SLICE_X30Y73         FDRE                                         r  D1/D0/sclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     6.568 r  D1/D0/sclk_reg[16]/Q
                         net (fo=8, routed)           1.152     7.720    D1/D0/sclk_reg__0[16]
    SLICE_X31Y69         LUT3 (Prop_lut3_I1_O)        0.152     7.872 f  D1/D0/DecodeOut[3]_i_18__0/O
                         net (fo=2, routed)           1.024     8.896    D1/D0/DecodeOut[3]_i_18__0_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.326     9.222 r  D1/D0/DecodeOut[3]_i_8__0/O
                         net (fo=5, routed)           0.968    10.190    D1/D0/DecodeOut[3]_i_8__0_n_0
    SLICE_X29Y66         LUT2 (Prop_lut2_I0_O)        0.124    10.314 r  D1/D0/DecodeOut[3]_i_5__0/O
                         net (fo=2, routed)           0.610    10.924    D1/D0/DecodeOut[3]_i_5__0_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I2_O)        0.124    11.048 r  D1/D0/DecodeOut[3]_i_1__0/O
                         net (fo=4, routed)           0.379    11.427    D1/D0/DecodeOut[3]_i_1__0_n_0
    SLICE_X30Y66         FDCE                                         r  D1/D0/DecodeOut_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796    23.217    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.317 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    23.827    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.918 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.482    25.400    D1/D0/clk2_BUFG
    SLICE_X30Y66         FDCE                                         r  D1/D0/DecodeOut_reg[0]/C
                         clock pessimism              0.636    26.036    
                         clock uncertainty           -0.035    26.001    
    SLICE_X30Y66         FDCE (Setup_fdce_C_CE)      -0.169    25.832    D1/D0/DecodeOut_reg[0]
  -------------------------------------------------------------------
                         required time                         25.832    
                         arrival time                         -11.427    
  -------------------------------------------------------------------
                         slack                                 14.404    

Slack (MET) :             14.404ns  (required time - arrival time)
  Source:                 D1/D0/sclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D1/D0/DecodeOut_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 1.244ns (23.134%)  route 4.133ns (76.866%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 25.400 - 20.000 ) 
    Source Clock Delay      (SCD):    6.050ns
    Clock Pessimism Removal (CPR):    0.636ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.603    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.727 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.577     4.304    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.405 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.645     6.050    D1/D0/clk2_BUFG
    SLICE_X30Y73         FDRE                                         r  D1/D0/sclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     6.568 r  D1/D0/sclk_reg[16]/Q
                         net (fo=8, routed)           1.152     7.720    D1/D0/sclk_reg__0[16]
    SLICE_X31Y69         LUT3 (Prop_lut3_I1_O)        0.152     7.872 f  D1/D0/DecodeOut[3]_i_18__0/O
                         net (fo=2, routed)           1.024     8.896    D1/D0/DecodeOut[3]_i_18__0_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.326     9.222 r  D1/D0/DecodeOut[3]_i_8__0/O
                         net (fo=5, routed)           0.968    10.190    D1/D0/DecodeOut[3]_i_8__0_n_0
    SLICE_X29Y66         LUT2 (Prop_lut2_I0_O)        0.124    10.314 r  D1/D0/DecodeOut[3]_i_5__0/O
                         net (fo=2, routed)           0.610    10.924    D1/D0/DecodeOut[3]_i_5__0_n_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I2_O)        0.124    11.048 r  D1/D0/DecodeOut[3]_i_1__0/O
                         net (fo=4, routed)           0.379    11.427    D1/D0/DecodeOut[3]_i_1__0_n_0
    SLICE_X30Y66         FDCE                                         r  D1/D0/DecodeOut_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796    23.217    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.317 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    23.827    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.918 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.482    25.400    D1/D0/clk2_BUFG
    SLICE_X30Y66         FDCE                                         r  D1/D0/DecodeOut_reg[2]/C
                         clock pessimism              0.636    26.036    
                         clock uncertainty           -0.035    26.001    
    SLICE_X30Y66         FDCE (Setup_fdce_C_CE)      -0.169    25.832    D1/D0/DecodeOut_reg[2]
  -------------------------------------------------------------------
                         required time                         25.832    
                         arrival time                         -11.427    
  -------------------------------------------------------------------
                         slack                                 14.404    

Slack (MET) :             14.524ns  (required time - arrival time)
  Source:                 D1/D0/sclk_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D1/D0/sclk_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 1.120ns (22.875%)  route 3.776ns (77.125%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 25.395 - 20.000 ) 
    Source Clock Delay      (SCD):    6.051ns
    Clock Pessimism Removal (CPR):    0.636ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.603    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.727 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.577     4.304    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.405 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.646     6.051    D1/D0/clk2_BUFG
    SLICE_X30Y72         FDRE                                         r  D1/D0/sclk_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     6.569 f  D1/D0/sclk_reg[15]/Q
                         net (fo=9, routed)           0.979     7.547    D1/D0/sclk_reg__0[15]
    SLICE_X29Y71         LUT3 (Prop_lut3_I0_O)        0.152     7.699 f  D1/D0/DecodeOut[3]_i_13__0/O
                         net (fo=3, routed)           1.193     8.893    D1/D0/DecodeOut[3]_i_13__0_n_0
    SLICE_X29Y69         LUT6 (Prop_lut6_I0_O)        0.326     9.219 r  D1/D0/DecodeOut[3]_i_3__0/O
                         net (fo=2, routed)           0.607     9.826    D1/D0/DecodeOut[3]_i_3__0_n_0
    SLICE_X30Y68         LUT5 (Prop_lut5_I0_O)        0.124     9.950 r  D1/D0/sclk[0]_i_1/O
                         net (fo=20, routed)          0.997    10.947    D1/D0/sclk0
    SLICE_X30Y71         FDRE                                         r  D1/D0/sclk_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796    23.217    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.317 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    23.827    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.918 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.477    25.395    D1/D0/clk2_BUFG
    SLICE_X30Y71         FDRE                                         r  D1/D0/sclk_reg[10]/C
                         clock pessimism              0.636    26.031    
                         clock uncertainty           -0.035    25.996    
    SLICE_X30Y71         FDRE (Setup_fdre_C_R)       -0.524    25.472    D1/D0/sclk_reg[10]
  -------------------------------------------------------------------
                         required time                         25.472    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                 14.524    

Slack (MET) :             14.524ns  (required time - arrival time)
  Source:                 D1/D0/sclk_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D1/D0/sclk_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 1.120ns (22.875%)  route 3.776ns (77.125%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 25.395 - 20.000 ) 
    Source Clock Delay      (SCD):    6.051ns
    Clock Pessimism Removal (CPR):    0.636ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.603    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.727 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.577     4.304    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.405 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.646     6.051    D1/D0/clk2_BUFG
    SLICE_X30Y72         FDRE                                         r  D1/D0/sclk_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518     6.569 f  D1/D0/sclk_reg[15]/Q
                         net (fo=9, routed)           0.979     7.547    D1/D0/sclk_reg__0[15]
    SLICE_X29Y71         LUT3 (Prop_lut3_I0_O)        0.152     7.699 f  D1/D0/DecodeOut[3]_i_13__0/O
                         net (fo=3, routed)           1.193     8.893    D1/D0/DecodeOut[3]_i_13__0_n_0
    SLICE_X29Y69         LUT6 (Prop_lut6_I0_O)        0.326     9.219 r  D1/D0/DecodeOut[3]_i_3__0/O
                         net (fo=2, routed)           0.607     9.826    D1/D0/DecodeOut[3]_i_3__0_n_0
    SLICE_X30Y68         LUT5 (Prop_lut5_I0_O)        0.124     9.950 r  D1/D0/sclk[0]_i_1/O
                         net (fo=20, routed)          0.997    10.947    D1/D0/sclk0
    SLICE_X30Y71         FDRE                                         r  D1/D0/sclk_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796    23.217    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100    23.317 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    23.827    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.918 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.477    25.395    D1/D0/clk2_BUFG
    SLICE_X30Y71         FDRE                                         r  D1/D0/sclk_reg[11]/C
                         clock pessimism              0.636    26.031    
                         clock uncertainty           -0.035    25.996    
    SLICE_X30Y71         FDRE (Setup_fdre_C_R)       -0.524    25.472    D1/D0/sclk_reg[11]
  -------------------------------------------------------------------
                         required time                         25.472    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                 14.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 D0/target_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D0/curr_diff2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.192%)  route 0.083ns (30.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.878     1.137    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.048     1.185 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     1.456    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.544 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.585     2.128    D0/clk1_BUFG
    SLICE_X37Y62         FDRE                                         r  D0/target_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141     2.269 r  D0/target_number_reg[2]/Q
                         net (fo=6, routed)           0.083     2.352    D0/target_number[2]
    SLICE_X36Y62         LUT6 (Prop_lut6_I4_O)        0.045     2.397 r  D0/curr_diff2[2]_i_1/O
                         net (fo=1, routed)           0.000     2.397    D0/curr_diff200_out[2]
    SLICE_X36Y62         FDRE                                         r  D0/curr_diff2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.024     1.471    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.060     1.531 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     1.836    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.943 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.854     2.797    D0/clk1_BUFG
    SLICE_X36Y62         FDRE                                         r  D0/curr_diff2_reg[2]/C
                         clock pessimism             -0.655     2.141    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.091     2.232    D0/curr_diff2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 D0/btnc_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D0/btnc_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.878     1.137    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.048     1.185 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     1.456    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.544 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.587     2.130    D0/clk1_BUFG
    SLICE_X37Y59         FDRE                                         r  D0/btnc_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141     2.271 r  D0/btnc_shift_reg[0]/Q
                         net (fo=2, routed)           0.126     2.398    D0/btnc_shift[0]
    SLICE_X37Y57         FDRE                                         r  D0/btnc_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.024     1.471    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.060     1.531 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     1.836    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.943 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.857     2.800    D0/clk1_BUFG
    SLICE_X37Y57         FDRE                                         r  D0/btnc_shift_reg[1]/C
                         clock pessimism             -0.653     2.146    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.070     2.216    D0/btnc_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 D0/count3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D0/target_number2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.857%)  route 0.142ns (50.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.878     1.137    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.048     1.185 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     1.456    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.544 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.586     2.129    D0/clk1_BUFG
    SLICE_X40Y63         FDRE                                         r  D0/count3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.141     2.270 r  D0/count3_reg[0]/Q
                         net (fo=12, routed)          0.142     2.412    D0/count3[0]
    SLICE_X38Y62         FDRE                                         r  D0/target_number2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.024     1.471    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.060     1.531 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     1.836    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.943 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.854     2.797    D0/clk1_BUFG
    SLICE_X38Y62         FDRE                                         r  D0/target_number2_reg[0]/C
                         clock pessimism             -0.633     2.163    
    SLICE_X38Y62         FDRE (Hold_fdre_C_D)         0.059     2.222    D0/target_number2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 D1/btnc_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D1/count_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.878     1.137    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.182 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.396    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.422 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         0.556     1.977    D1/clk2_BUFG
    SLICE_X27Y66         FDRE                                         r  D1/btnc_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.128     2.105 r  D1/btnc_shift_reg[1]/Q
                         net (fo=1, routed)           0.054     2.160    D1/btnc_shift_reg_n_0_[1]
    SLICE_X27Y66         LUT5 (Prop_lut5_I1_O)        0.099     2.259 r  D1/count_enable_i_1__0/O
                         net (fo=1, routed)           0.000     2.259    D1/count_enable_i_1__0_n_0
    SLICE_X27Y66         FDRE                                         r  D1/count_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.024     1.471    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.527 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.765    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.794 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         0.823     2.617    D1/clk2_BUFG
    SLICE_X27Y66         FDRE                                         r  D1/count_enable_reg/C
                         clock pessimism             -0.639     1.977    
    SLICE_X27Y66         FDRE (Hold_fdre_C_D)         0.091     2.068    D1/count_enable_reg
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 D0/D3/flipflops_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D0/D3/flipflops_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.167%)  route 0.139ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.878     1.137    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.048     1.185 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     1.456    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.544 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.583     2.126    D0/D3/clk1_BUFG
    SLICE_X38Y66         FDCE                                         r  D0/D3/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDCE (Prop_fdce_C_Q)         0.164     2.290 r  D0/D3/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.139     2.429    D0/D3/flipflops_reg_n_0_[0]
    SLICE_X40Y66         FDCE                                         r  D0/D3/flipflops_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.024     1.471    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.060     1.531 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     1.836    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.943 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.853     2.796    D0/D3/clk1_BUFG
    SLICE_X40Y66         FDCE                                         r  D0/D3/flipflops_reg[1]/C
                         clock pessimism             -0.633     2.162    
    SLICE_X40Y66         FDCE (Hold_fdce_C_D)         0.075     2.237    D0/D3/flipflops_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 D0/D4/flipflops_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D0/D4/result_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.878     1.137    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.048     1.185 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     1.456    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.544 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.584     2.127    D0/D4/clk1_BUFG
    SLICE_X38Y65         FDCE                                         r  D0/D4/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.148     2.275 r  D0/D4/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.075     2.350    D0/D4/flipflops_reg_n_0_[0]
    SLICE_X38Y65         LUT4 (Prop_lut4_I1_O)        0.098     2.448 r  D0/D4/result_i_1__2/O
                         net (fo=1, routed)           0.000     2.448    D0/D4/result_i_1__2_n_0
    SLICE_X38Y65         FDCE                                         r  D0/D4/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.024     1.471    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.060     1.531 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     1.836    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.943 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.852     2.795    D0/D4/clk1_BUFG
    SLICE_X38Y65         FDCE                                         r  D0/D4/result_reg/C
                         clock pessimism             -0.667     2.127    
    SLICE_X38Y65         FDCE (Hold_fdce_C_D)         0.120     2.247    D0/D4/result_reg
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 D0/D2/flipflops_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D0/D2/result_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.878     1.137    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.048     1.185 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     1.456    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.544 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.584     2.127    D0/D2/clk1_BUFG
    SLICE_X41Y67         FDCE                                         r  D0/D2/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.128     2.255 r  D0/D2/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.069     2.324    D0/D2/flipflops_reg_n_0_[0]
    SLICE_X41Y67         LUT4 (Prop_lut4_I1_O)        0.099     2.423 r  D0/D2/result_i_1__0/O
                         net (fo=1, routed)           0.000     2.423    D0/D2/result_i_1__0_n_0
    SLICE_X41Y67         FDCE                                         r  D0/D2/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.024     1.471    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.060     1.531 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     1.836    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.943 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.852     2.795    D0/D2/clk1_BUFG
    SLICE_X41Y67         FDCE                                         r  D0/D2/result_reg/C
                         clock pessimism             -0.667     2.127    
    SLICE_X41Y67         FDCE (Hold_fdce_C_D)         0.091     2.218    D0/D2/result_reg
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 D1/D2/flipflops_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D1/D2/result_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.878     1.137    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.182 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.396    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.422 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         0.557     1.978    D1/D2/clk2_BUFG
    SLICE_X29Y64         FDCE                                         r  D1/D2/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDCE (Prop_fdce_C_Q)         0.128     2.106 r  D1/D2/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.069     2.175    D1/D2/flipflops_reg_n_0_[0]
    SLICE_X29Y64         LUT4 (Prop_lut4_I1_O)        0.099     2.274 r  D1/D2/result_i_1__4/O
                         net (fo=1, routed)           0.000     2.274    D1/D2/result_i_1__4_n_0
    SLICE_X29Y64         FDCE                                         r  D1/D2/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.024     1.471    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.527 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.765    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.794 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         0.825     2.619    D1/D2/clk2_BUFG
    SLICE_X29Y64         FDCE                                         r  D1/D2/result_reg/C
                         clock pessimism             -0.640     1.978    
    SLICE_X29Y64         FDCE (Hold_fdce_C_D)         0.091     2.069    D1/D2/result_reg
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 D0/D3/flipflops_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D0/D3/result_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.539%)  route 0.078ns (25.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.878     1.137    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.048     1.185 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     1.456    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.544 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.585     2.128    D0/D3/clk1_BUFG
    SLICE_X40Y66         FDCE                                         r  D0/D3/flipflops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.128     2.256 r  D0/D3/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.078     2.334    D0/D3/p_0_in
    SLICE_X40Y66         LUT4 (Prop_lut4_I2_O)        0.099     2.433 r  D0/D3/result_i_1__1/O
                         net (fo=1, routed)           0.000     2.433    D0/D3/result_i_1__1_n_0
    SLICE_X40Y66         FDCE                                         r  D0/D3/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.024     1.471    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.060     1.531 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     1.836    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.943 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.853     2.796    D0/D3/clk1_BUFG
    SLICE_X40Y66         FDCE                                         r  D0/D3/result_reg/C
                         clock pessimism             -0.667     2.128    
    SLICE_X40Y66         FDCE (Hold_fdce_C_D)         0.091     2.219    D0/D3/result_reg
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 D1/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D1/target_number_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.245%)  route 0.157ns (52.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.878     1.137    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.182 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.396    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.422 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         0.558     1.979    D1/clk2_BUFG
    SLICE_X33Y62         FDRE                                         r  D1/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141     2.120 r  D1/count2_reg[0]/Q
                         net (fo=12, routed)          0.157     2.278    D1/count2[0]
    SLICE_X33Y63         FDRE                                         r  D1/target_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.024     1.471    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.527 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.765    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.794 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         0.825     2.619    D1/clk2_BUFG
    SLICE_X33Y63         FDRE                                         r  D1/target_number_reg[0]/C
                         clock pessimism             -0.625     1.993    
    SLICE_X33Y63         FDRE (Hold_fdre_C_D)         0.070     2.063    D1/target_number_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk1_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  clk2_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y59   D0/btnc_shift_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y57   D0/btnc_shift_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y61   D0/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y61   D0/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y61   D0/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y61   D0/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y63   D0/count3_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y63   D0/count3_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y59   D0/btnc_shift_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y59   D0/btnc_shift_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y57   D0/btnc_shift_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y57   D0/btnc_shift_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y61   D0/count2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y61   D0/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y61   D0/count2_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y61   D0/count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y61   D0/count2_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y61   D0/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y59   D0/btnc_shift_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y59   D0/btnc_shift_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y57   D0/btnc_shift_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y57   D0/btnc_shift_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y61   D0/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y61   D0/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y61   D0/count2_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y61   D0/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y61   D0/count2_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y61   D0/count2_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            closer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.771ns  (logic 5.583ns (40.544%)  route 8.188ns (59.456%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  select_IBUF_inst/O
                         net (fo=76, routed)          2.750     4.202    D1/select_IBUF
    SLICE_X31Y65         LUT5 (Prop_lut5_I0_O)        0.124     4.326 f  D1/closer_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.835     5.162    D1/closer_OBUF_inst_i_4_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.124     5.286 r  D1/closer_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.029     6.314    D0/closer
    SLICE_X36Y66         LUT3 (Prop_lut3_I2_O)        0.149     6.463 r  D0/closer_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.573    10.037    closer_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.734    13.771 r  closer_OBUF_inst/O
                         net (fo=0)                   0.000    13.771    closer
    V16                                                               r  closer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            farther
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.004ns  (logic 5.420ns (45.151%)  route 6.584ns (54.849%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  select_IBUF_inst/O
                         net (fo=76, routed)          2.750     4.202    D1/select_IBUF
    SLICE_X31Y65         LUT5 (Prop_lut5_I0_O)        0.124     4.326 f  D1/closer_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.335     4.662    D1/closer_OBUF_inst_i_4_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.124     4.786 r  D1/farther_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.049     5.835    D0/farther
    SLICE_X36Y66         LUT3 (Prop_lut3_I2_O)        0.124     5.959 r  D0/farther_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.450     8.409    farther_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.596    12.004 r  farther_OBUF_inst/O
                         net (fo=0)                   0.000    12.004    farther
    M17                                                               r  farther (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.264ns  (logic 5.359ns (47.576%)  route 5.905ns (52.424%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  select_IBUF_inst/O
                         net (fo=76, routed)          3.554     5.007    D0/D0/select_IBUF
    SLICE_X34Y69         LUT3 (Prop_lut3_I1_O)        0.153     5.160 r  D0/D0/col_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.350     7.510    col_OBUF[1]
    L14                  OBUF (Prop_obuf_I_O)         3.754    11.264 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.264    col[1]
    L14                                                               r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.206ns  (logic 5.089ns (45.414%)  route 6.117ns (54.586%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  select_IBUF_inst/O
                         net (fo=76, routed)          3.573     5.026    D0/D0/select_IBUF
    SLICE_X34Y69         LUT3 (Prop_lut3_I1_O)        0.124     5.150 r  D0/D0/col_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.544     7.693    col_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.513    11.206 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.206    col[2]
    K16                                                               r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.140ns  (logic 5.400ns (48.476%)  route 5.740ns (51.524%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  select_IBUF_inst/O
                         net (fo=76, routed)          3.573     5.026    D0/D0/select_IBUF
    SLICE_X34Y69         LUT3 (Prop_lut3_I1_O)        0.156     5.182 r  D0/D0/col_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.167     7.348    col_OBUF[3]
    K14                  OBUF (Prop_obuf_I_O)         3.792    11.140 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.140    col[3]
    K14                                                               r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.989ns  (logic 5.108ns (46.483%)  route 5.881ns (53.517%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  select_IBUF_inst/O
                         net (fo=76, routed)          3.554     5.007    D0/D0/select_IBUF
    SLICE_X34Y69         LUT3 (Prop_lut3_I1_O)        0.124     5.131 r  D0/D0/col_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.326     7.457    col_OBUF[0]
    N15                  OBUF (Prop_obuf_I_O)         3.532    10.989 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.989    col[0]
    N15                                                               r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            correct
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.106ns  (logic 5.088ns (50.341%)  route 5.019ns (49.659%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  select_IBUF_inst/O
                         net (fo=76, routed)          2.256     3.709    D1/D0/select_IBUF
    SLICE_X32Y64         LUT5 (Prop_lut5_I1_O)        0.124     3.833 r  D1/D0/correct_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.762     6.595    correct_OBUF
    F17                  OBUF (Prop_obuf_I_O)         3.511    10.106 r  correct_OBUF_inst/O
                         net (fo=0)                   0.000    10.106    correct
    F17                                                               r  correct (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.966ns  (logic 5.200ns (52.181%)  route 4.766ns (47.819%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  select_IBUF_inst/O
                         net (fo=76, routed)          1.813     3.265    D0/select_IBUF
    SLICE_X35Y62         LUT5 (Prop_lut5_I3_O)        0.124     3.389 r  D0/segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.953     6.342    segment_OBUF[6]
    V15                  OBUF (Prop_obuf_I_O)         3.624     9.966 r  segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.966    segment[6]
    V15                                                               r  segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.613ns  (logic 5.194ns (54.027%)  route 4.420ns (45.973%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  select_IBUF_inst/O
                         net (fo=76, routed)          1.392     2.844    D0/select_IBUF
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.124     2.968 r  D0/segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.028     5.996    segment_OBUF[5]
    W15                  OBUF (Prop_obuf_I_O)         3.617     9.613 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.613    segment[5]
    W15                                                               r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.454ns  (logic 5.144ns (54.404%)  route 4.311ns (45.596%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  select_IBUF_inst/O
                         net (fo=76, routed)          1.839     3.292    D0/select_IBUF
    SLICE_X37Y59         LUT3 (Prop_lut3_I1_O)        0.124     3.416 r  D0/c_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.472     5.887    c_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.567     9.454 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     9.454    c
    R14                                                               r  c (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.529ns (55.684%)  route 1.217ns (44.316%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  select_IBUF_inst/O
                         net (fo=76, routed)          0.562     0.783    D0/select_IBUF
    SLICE_X37Y61         LUT5 (Prop_lut5_I3_O)        0.045     0.828 r  D0/segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.655     1.483    segment_OBUF[2]
    T14                  OBUF (Prop_obuf_I_O)         1.264     2.746 r  segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.746    segment[2]
    T14                                                               r  segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.749ns  (logic 1.578ns (57.392%)  route 1.171ns (42.608%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  select_IBUF_inst/O
                         net (fo=76, routed)          0.654     0.874    D0/select_IBUF
    SLICE_X36Y61         LUT5 (Prop_lut5_I3_O)        0.045     0.919 r  D0/segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.518     1.437    segment_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.312     2.749 r  segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.749    segment[3]
    T10                                                               r  segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.828ns  (logic 1.538ns (54.382%)  route 1.290ns (45.618%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  select_IBUF_inst/O
                         net (fo=76, routed)          0.549     0.770    D0/select_IBUF
    SLICE_X38Y62         LUT5 (Prop_lut5_I3_O)        0.045     0.815 r  D0/segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.741     1.556    segment_OBUF[0]
    P14                  OBUF (Prop_obuf_I_O)         1.273     2.828 r  segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.828    segment[0]
    P14                                                               r  segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.862ns  (logic 1.532ns (53.545%)  route 1.329ns (46.455%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  select_IBUF_inst/O
                         net (fo=76, routed)          0.646     0.867    D0/select_IBUF
    SLICE_X37Y61         LUT5 (Prop_lut5_I3_O)        0.045     0.912 r  D0/segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.683     1.595    segment_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.267     2.862 r  segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.862    segment[1]
    T15                                                               r  segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.870ns  (logic 1.585ns (55.236%)  route 1.285ns (44.764%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  select_IBUF_inst/O
                         net (fo=76, routed)          0.715     0.936    D0/select_IBUF
    SLICE_X36Y61         LUT5 (Prop_lut5_I3_O)        0.045     0.981 r  D0/segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.570     1.550    segment_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         1.320     2.870 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.870    segment[4]
    T11                                                               r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.937ns  (logic 1.533ns (52.203%)  route 1.404ns (47.797%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  select_IBUF_inst/O
                         net (fo=76, routed)          0.736     0.957    D0/select_IBUF
    SLICE_X37Y59         LUT3 (Prop_lut3_I1_O)        0.045     1.002 r  D0/c_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.668     1.669    c_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.268     2.937 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     2.937    c
    R14                                                               r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            farther
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.010ns  (logic 1.561ns (51.881%)  route 1.448ns (48.119%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  select_IBUF_inst/O
                         net (fo=76, routed)          0.788     1.008    D0/select_IBUF
    SLICE_X36Y66         LUT3 (Prop_lut3_I1_O)        0.045     1.053 r  D0/farther_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.661     1.714    farther_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.296     3.010 r  farther_OBUF_inst/O
                         net (fo=0)                   0.000     3.010    farther
    M17                                                               r  farther (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.072ns  (logic 1.583ns (51.521%)  route 1.490ns (48.479%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  select_IBUF_inst/O
                         net (fo=76, routed)          0.572     0.792    D0/select_IBUF
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.045     0.837 r  D0/segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.918     1.755    segment_OBUF[5]
    W15                  OBUF (Prop_obuf_I_O)         1.317     3.072 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.072    segment[5]
    W15                                                               r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            correct
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.283ns  (logic 1.478ns (45.007%)  route 1.806ns (54.993%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  select_IBUF_inst/O
                         net (fo=76, routed)          0.943     1.164    D1/D0/select_IBUF
    SLICE_X32Y64         LUT5 (Prop_lut5_I1_O)        0.045     1.209 r  D1/D0/correct_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.862     2.071    correct_OBUF
    F17                  OBUF (Prop_obuf_I_O)         1.212     3.283 r  correct_OBUF_inst/O
                         net (fo=0)                   0.000     3.283    correct
    F17                                                               r  correct (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.291ns  (logic 1.589ns (48.296%)  route 1.702ns (51.704%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  select_IBUF_inst/O
                         net (fo=76, routed)          0.786     1.006    D0/select_IBUF
    SLICE_X35Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.051 r  D0/segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.916     1.967    segment_OBUF[6]
    V15                  OBUF (Prop_obuf_I_O)         1.324     3.291 r  segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.291    segment[6]
    V15                                                               r  segment[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D1/decode1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.422ns  (logic 4.864ns (42.588%)  route 6.558ns (57.412%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.603    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.727 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.577     4.304    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.405 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.658     6.063    D1/clk2_BUFG
    SLICE_X30Y63         FDRE                                         r  D1/decode1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.518     6.581 r  D1/decode1_reg[1]/Q
                         net (fo=10, routed)          1.191     7.772    D1/decode1_reg_n_0_[1]
    SLICE_X33Y65         LUT4 (Prop_lut4_I3_O)        0.154     7.926 r  D1/segment_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.674     8.600    D1/segment_OBUF[5]_inst_i_8_n_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I5_O)        0.327     8.927 r  D1/segment_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.636     9.563    D1/segment_OBUF[5]_inst_i_7_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I5_O)        0.124     9.687 r  D1/segment_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           1.029    10.716    D0/segment[5]
    SLICE_X37Y63         LUT5 (Prop_lut5_I4_O)        0.124    10.840 r  D0/segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.028    13.868    segment_OBUF[5]
    W15                  OBUF (Prop_obuf_I_O)         3.617    17.485 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.485    segment[5]
    W15                                                               r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D0/curr_diff2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            closer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.817ns  (logic 4.832ns (44.671%)  route 5.985ns (55.329%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.603    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.118     3.721 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.736     4.457    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.303     4.760 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         1.737     6.497    D0/clk1_BUFG
    SLICE_X36Y62         FDRE                                         r  D0/curr_diff2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     6.953 r  D0/curr_diff2_reg[2]/Q
                         net (fo=4, routed)           1.320     8.273    D0/curr_diff2[2]
    SLICE_X35Y65         LUT2 (Prop_lut2_I1_O)        0.124     8.397 r  D0/closer_carry_i_5/O
                         net (fo=1, routed)           0.000     8.397    D0/D0/S[3]
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.798 r  D0/D0/closer_carry/CO[3]
                         net (fo=1, routed)           1.091     9.889    D0/closer1
    SLICE_X36Y66         LUT3 (Prop_lut3_I0_O)        0.117    10.006 r  D0/closer_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.573    13.580    closer_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.734    17.314 r  closer_OBUF_inst/O
                         net (fo=0)                   0.000    17.314    closer
    V16                                                               r  closer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/decode1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.804ns  (logic 4.890ns (45.259%)  route 5.914ns (54.741%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.603    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.727 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.577     4.304    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.405 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.658     6.063    D1/clk2_BUFG
    SLICE_X30Y63         FDRE                                         r  D1/decode1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.518     6.581 r  D1/decode1_reg[3]/Q
                         net (fo=8, routed)           0.983     7.564    D1/decode1_reg_n_0_[3]
    SLICE_X32Y63         LUT4 (Prop_lut4_I0_O)        0.152     7.716 r  D1/segment_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.290     8.006    D1/segment_OBUF[6]_inst_i_8_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.348     8.354 r  D1/segment_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.033     9.386    D1/segment_OBUF[6]_inst_i_7_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.510 r  D1/segment_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.656    10.166    D0/segment[6]
    SLICE_X35Y62         LUT5 (Prop_lut5_I4_O)        0.124    10.290 r  D0/segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.953    13.243    segment_OBUF[6]
    V15                  OBUF (Prop_obuf_I_O)         3.624    16.867 r  segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.867    segment[6]
    V15                                                               r  segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D0/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.149ns  (logic 4.391ns (43.267%)  route 5.758ns (56.733%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.603    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.118     3.721 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.736     4.457    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.303     4.760 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         1.738     6.498    D0/clk1_BUFG
    SLICE_X37Y61         FDRE                                         r  D0/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.456     6.954 r  D0/count2_reg[3]/Q
                         net (fo=11, routed)          1.303     8.257    D0/count2_reg_n_0_[3]
    SLICE_X37Y61         LUT5 (Prop_lut5_I3_O)        0.124     8.381 r  D0/segment_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.978     9.359    D0/segment_OBUF[2]_inst_i_5_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.483 r  D0/segment_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.007    10.490    D0/segment_OBUF[2]_inst_i_2_n_0
    SLICE_X37Y61         LUT5 (Prop_lut5_I0_O)        0.124    10.614 r  D0/segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.470    13.084    segment_OBUF[2]
    T14                  OBUF (Prop_obuf_I_O)         3.563    16.647 r  segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.647    segment[2]
    T14                                                               r  segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/decode1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.423ns  (logic 4.634ns (44.459%)  route 5.789ns (55.541%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.603    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.727 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.577     4.304    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.405 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.658     6.063    D1/clk2_BUFG
    SLICE_X30Y63         FDRE                                         r  D1/decode1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.518     6.581 f  D1/decode1_reg[1]/Q
                         net (fo=10, routed)          1.191     7.772    D1/decode1_reg_n_0_[1]
    SLICE_X33Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.896 r  D1/segment_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.827     8.723    D1/segment_OBUF[4]_inst_i_8_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.847 r  D1/segment_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           1.030     9.877    D1/segment_OBUF[4]_inst_i_7_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.124    10.001 r  D1/segment_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.491    10.492    D0/segment[4]
    SLICE_X36Y61         LUT5 (Prop_lut5_I4_O)        0.124    10.616 r  D0/segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.250    12.866    segment_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         3.620    16.486 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.486    segment[4]
    T11                                                               r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/decode1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.188ns  (logic 4.856ns (47.664%)  route 5.332ns (52.336%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.603    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.727 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.577     4.304    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.405 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.658     6.063    D1/clk2_BUFG
    SLICE_X30Y63         FDRE                                         r  D1/decode1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.518     6.581 r  D1/decode1_reg[2]/Q
                         net (fo=9, routed)           1.159     7.740    D1/decode1_reg_n_0_[2]
    SLICE_X33Y63         LUT4 (Prop_lut4_I3_O)        0.152     7.892 r  D1/segment_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.433     8.325    D1/segment_OBUF[3]_inst_i_8_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I5_O)        0.326     8.651 r  D1/segment_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.960     9.612    D1/segment_OBUF[3]_inst_i_7_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.736 r  D1/segment_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.669    10.405    D0/segment[3]
    SLICE_X36Y61         LUT5 (Prop_lut5_I4_O)        0.124    10.529 r  D0/segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.111    12.639    segment_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.612    16.251 r  segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.251    segment[3]
    T10                                                               r  segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/decode1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.141ns  (logic 4.580ns (45.166%)  route 5.561ns (54.834%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.603    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.727 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.577     4.304    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.405 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.658     6.063    D1/clk2_BUFG
    SLICE_X30Y63         FDRE                                         r  D1/decode1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.518     6.581 r  D1/decode1_reg[2]/Q
                         net (fo=9, routed)           1.159     7.740    D1/decode1_reg_n_0_[2]
    SLICE_X33Y63         LUT4 (Prop_lut4_I3_O)        0.124     7.864 r  D1/segment_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.597     8.461    D1/segment_OBUF[1]_inst_i_8_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.585 r  D1/segment_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.452     9.037    D1/segment_OBUF[1]_inst_i_7_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I5_O)        0.124     9.161 r  D1/segment_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.875    10.036    D0/segment[1]
    SLICE_X37Y61         LUT5 (Prop_lut5_I4_O)        0.124    10.160 r  D0/segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.478    12.638    segment_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.566    16.204 r  segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.204    segment[1]
    T15                                                               r  segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/decode1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.089ns  (logic 4.812ns (47.696%)  route 5.277ns (52.304%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.603    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.727 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.577     4.304    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.405 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.658     6.063    D1/clk2_BUFG
    SLICE_X30Y63         FDRE                                         r  D1/decode1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.518     6.581 r  D1/decode1_reg[1]/Q
                         net (fo=10, routed)          1.184     7.765    D1/decode1_reg_n_0_[1]
    SLICE_X30Y65         LUT4 (Prop_lut4_I2_O)        0.146     7.911 r  D1/segment_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.470     8.381    D1/segment_OBUF[0]_inst_i_8_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.328     8.709 r  D1/segment_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.468     9.177    D1/segment_OBUF[0]_inst_i_7_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.301 r  D1/segment_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.537     9.838    D0/segment[0]
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.124     9.962 r  D0/segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.618    12.580    segment_OBUF[0]
    P14                  OBUF (Prop_obuf_I_O)         3.572    16.152 r  segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.152    segment[0]
    P14                                                               r  segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D0/curr_diff1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            farther
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.623ns  (logic 4.832ns (50.209%)  route 4.791ns (49.791%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.603    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.118     3.721 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.736     4.457    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.303     4.760 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         1.736     6.496    D0/clk1_BUFG
    SLICE_X36Y64         FDRE                                         r  D0/curr_diff1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.456     6.952 r  D0/curr_diff1_reg[1]/Q
                         net (fo=4, routed)           1.220     8.172    D0/curr_diff1[1]
    SLICE_X36Y65         LUT4 (Prop_lut4_I3_O)        0.124     8.296 r  D0/farther_carry_i_8/O
                         net (fo=1, routed)           0.000     8.296    D0/D0/farther_OBUF_inst_i_1_0[0]
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.828 r  D0/D0/farther_carry/CO[3]
                         net (fo=1, routed)           1.122     9.950    D0/farther1
    SLICE_X36Y66         LUT3 (Prop_lut3_I0_O)        0.124    10.074 r  D0/farther_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.450    12.523    farther_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.596    16.119 r  farther_OBUF_inst/O
                         net (fo=0)                   0.000    16.119    farther
    M17                                                               r  farther (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D0/decode1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            correct
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.142ns  (logic 4.339ns (47.465%)  route 4.803ns (52.535%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.112     3.603    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.118     3.721 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.736     4.457    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.303     4.760 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         1.736     6.496    D0/clk1_BUFG
    SLICE_X37Y64         FDRE                                         r  D0/decode1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.456     6.952 r  D0/decode1_reg[0]/Q
                         net (fo=12, routed)          1.223     8.175    D0/decode1[0]
    SLICE_X37Y64         LUT6 (Prop_lut6_I2_O)        0.124     8.299 f  D0/correct_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.263     8.562    D0/correct_OBUF_inst_i_4_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.686 r  D0/correct_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.554     9.240    D1/D0/correct
    SLICE_X32Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.364 r  D1/D0/correct_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.762    12.127    correct_OBUF
    F17                  OBUF (Prop_obuf_I_O)         3.511    15.638 r  correct_OBUF_inst/O
                         net (fo=0)                   0.000    15.638    correct
    F17                                                               r  correct (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D1/D0/Col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.353ns  (logic 1.441ns (61.263%)  route 0.911ns (38.737%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.878     1.137    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.182 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.396    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.422 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         0.553     1.974    D1/D0/clk2_BUFG
    SLICE_X32Y69         FDRE                                         r  D1/D0/Col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.164     2.138 r  D1/D0/Col_reg[0]/Q
                         net (fo=1, routed)           0.275     2.413    D0/D0/col[3][0]
    SLICE_X34Y69         LUT3 (Prop_lut3_I2_O)        0.045     2.458 r  D0/D0/col_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.636     3.095    col_OBUF[0]
    N15                  OBUF (Prop_obuf_I_O)         1.232     4.327 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.327    col[0]
    N15                                                               r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/D0/Col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.378ns  (logic 1.565ns (65.818%)  route 0.813ns (34.182%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.878     1.137    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.182 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.396    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.422 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         0.553     1.974    D1/D0/clk2_BUFG
    SLICE_X32Y69         FDRE                                         r  D1/D0/Col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.148     2.122 r  D1/D0/Col_reg[1]/Q
                         net (fo=1, routed)           0.153     2.276    D0/D0/col[3][1]
    SLICE_X34Y69         LUT3 (Prop_lut3_I2_O)        0.102     2.378 r  D0/D0/col_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.659     3.037    col_OBUF[1]
    L14                  OBUF (Prop_obuf_I_O)         1.315     4.352 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.352    col[1]
    L14                                                               r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D0/D0/Col_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.587ns (70.237%)  route 0.672ns (29.763%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.878     1.137    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.048     1.185 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     1.456    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.544 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.553     2.096    D0/D0/clk1_BUFG
    SLICE_X34Y69         FDRE                                         r  D0/D0/Col_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.148     2.244 r  D0/D0/Col_reg[3]/Q
                         net (fo=1, routed)           0.084     2.328    D0/D0/col1[3]
    SLICE_X34Y69         LUT3 (Prop_lut3_I0_O)        0.103     2.431 r  D0/D0/col_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.589     3.020    col_OBUF[3]
    K14                  OBUF (Prop_obuf_I_O)         1.336     4.355 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.355    col[3]
    K14                                                               r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/D0/Col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.423ns (58.738%)  route 1.000ns (41.262%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.878     1.137    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.182 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.396    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.422 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         0.553     1.974    D1/D0/clk2_BUFG
    SLICE_X32Y69         FDRE                                         r  D1/D0/Col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.164     2.138 r  D1/D0/Col_reg[2]/Q
                         net (fo=1, routed)           0.251     2.389    D0/D0/col[3][2]
    SLICE_X34Y69         LUT3 (Prop_lut3_I2_O)        0.045     2.434 r  D0/D0/col_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.749     3.183    col_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.214     4.397 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.397    col[2]
    K16                                                               r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/target_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            correct
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.398ns (56.608%)  route 1.072ns (43.392%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.878     1.137    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.182 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.396    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.422 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         0.557     1.978    D1/clk2_BUFG
    SLICE_X33Y63         FDRE                                         r  D1/target_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141     2.119 r  D1/target_number_reg[3]/Q
                         net (fo=4, routed)           0.210     2.329    D1/D0/Q[3]
    SLICE_X32Y64         LUT5 (Prop_lut5_I3_O)        0.045     2.374 r  D1/D0/correct_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.862     3.236    correct_OBUF
    F17                  OBUF (Prop_obuf_I_O)         1.212     4.448 r  correct_OBUF_inst/O
                         net (fo=0)                   0.000     4.448    correct
    F17                                                               r  correct (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D0/count_main_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.454ns (61.348%)  route 0.916ns (38.652%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.878     1.137    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.048     1.185 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     1.456    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.544 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.587     2.130    D0/clk1_BUFG
    SLICE_X36Y59         FDRE                                         r  D0/count_main_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141     2.271 r  D0/count_main_reg[19]/Q
                         net (fo=21, routed)          0.248     2.520    D0/c1
    SLICE_X37Y59         LUT3 (Prop_lut3_I0_O)        0.045     2.565 r  D0/c_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.668     3.232    c_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.268     4.500 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     4.500    c
    R14                                                               r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D0/count3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 1.551ns (63.606%)  route 0.887ns (36.394%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.878     1.137    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.048     1.185 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     1.456    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.544 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.586     2.129    D0/clk1_BUFG
    SLICE_X40Y63         FDRE                                         r  D0/count3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.141     2.270 r  D0/count3_reg[0]/Q
                         net (fo=12, routed)          0.215     2.485    D0/count3[0]
    SLICE_X38Y62         LUT6 (Prop_lut6_I1_O)        0.045     2.530 f  D0/segment_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.103     2.633    D0/segment_OBUF[4]_inst_i_3_n_0
    SLICE_X36Y61         LUT5 (Prop_lut5_I1_O)        0.045     2.678 r  D0/segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.570     3.248    segment_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         1.320     4.568 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.568    segment[4]
    T11                                                               r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/count2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.596ns  (logic 1.536ns (59.155%)  route 1.060ns (40.845%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.878     1.137    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.182 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.396    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.422 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         0.558     1.979    D1/clk2_BUFG
    SLICE_X33Y62         FDRE                                         r  D1/count2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.128     2.107 r  D1/count2_reg[1]/Q
                         net (fo=11, routed)          0.156     2.263    D1/count2[1]
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.099     2.362 r  D1/segment_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.250     2.612    D0/segment[2]
    SLICE_X37Y61         LUT5 (Prop_lut5_I4_O)        0.045     2.657 r  D0/segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.655     3.312    segment_OBUF[2]
    T14                  OBUF (Prop_obuf_I_O)         1.264     4.576 r  segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.576    segment[2]
    T14                                                               r  segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D0/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.491ns  (logic 1.521ns (61.054%)  route 0.970ns (38.946%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.878     1.137    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.048     1.185 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     1.456    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.544 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.586     2.129    D0/clk1_BUFG
    SLICE_X38Y61         FDRE                                         r  D0/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.164     2.293 r  D0/count2_reg[2]/Q
                         net (fo=12, routed)          0.108     2.401    D0/count2_reg_n_0_[2]
    SLICE_X39Y61         LUT6 (Prop_lut6_I3_O)        0.045     2.446 r  D0/segment_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.179     2.625    D0/segment_OBUF[1]_inst_i_2_n_0
    SLICE_X37Y61         LUT5 (Prop_lut5_I0_O)        0.045     2.670 r  D0/segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.683     3.353    segment_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.267     4.620 r  segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.620    segment[1]
    T15                                                               r  segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D0/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.543ns (61.884%)  route 0.951ns (38.116%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.878     1.137    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.048     1.185 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.271     1.456    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.544 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.586     2.129    D0/clk1_BUFG
    SLICE_X37Y61         FDRE                                         r  D0/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141     2.270 r  D0/count2_reg[3]/Q
                         net (fo=11, routed)          0.232     2.502    D0/count2_reg_n_0_[3]
    SLICE_X39Y61         LUT6 (Prop_lut6_I4_O)        0.045     2.547 r  D0/segment_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.201     2.748    D0/segment_OBUF[3]_inst_i_2_n_0
    SLICE_X36Y61         LUT5 (Prop_lut5_I0_O)        0.045     2.793 r  D0/segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.518     3.311    segment_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.312     4.623 r  segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.623    segment[3]
    T10                                                               r  segment[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           621 Endpoints
Min Delay           621 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D1/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.413ns  (logic 1.604ns (21.642%)  route 5.809ns (78.358%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  select_IBUF_inst/O
                         net (fo=76, routed)          3.245     4.697    D1/D0/select_IBUF
    SLICE_X33Y68         LUT2 (Prop_lut2_I1_O)        0.152     4.849 r  D1/D0/count2[3]_i_1__0/O
                         net (fo=69, routed)          2.564     7.413    D1/rst2
    SLICE_X24Y62         FDRE                                         r  D1/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796     3.217    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100     3.317 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     3.827    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.918 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.481     5.399    D1/clk2_BUFG
    SLICE_X24Y62         FDRE                                         r  D1/count_reg[6]/C

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.132ns  (logic 1.604ns (22.495%)  route 5.528ns (77.505%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  select_IBUF_inst/O
                         net (fo=76, routed)          3.245     4.697    D1/D0/select_IBUF
    SLICE_X33Y68         LUT2 (Prop_lut2_I1_O)        0.152     4.849 r  D1/D0/count2[3]_i_1__0/O
                         net (fo=69, routed)          2.283     7.132    D1/rst2
    SLICE_X23Y61         FDRE                                         r  D1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796     3.217    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100     3.317 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     3.827    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.918 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.482     5.400    D1/clk2_BUFG
    SLICE_X23Y61         FDRE                                         r  D1/count_reg[1]/C

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.132ns  (logic 1.604ns (22.495%)  route 5.528ns (77.505%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  select_IBUF_inst/O
                         net (fo=76, routed)          3.245     4.697    D1/D0/select_IBUF
    SLICE_X33Y68         LUT2 (Prop_lut2_I1_O)        0.152     4.849 r  D1/D0/count2[3]_i_1__0/O
                         net (fo=69, routed)          2.283     7.132    D1/rst2
    SLICE_X23Y61         FDRE                                         r  D1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796     3.217    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100     3.317 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     3.827    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.918 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.482     5.400    D1/clk2_BUFG
    SLICE_X23Y61         FDRE                                         r  D1/count_reg[2]/C

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.132ns  (logic 1.604ns (22.495%)  route 5.528ns (77.505%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  select_IBUF_inst/O
                         net (fo=76, routed)          3.245     4.697    D1/D0/select_IBUF
    SLICE_X33Y68         LUT2 (Prop_lut2_I1_O)        0.152     4.849 r  D1/D0/count2[3]_i_1__0/O
                         net (fo=69, routed)          2.283     7.132    D1/rst2
    SLICE_X23Y61         FDRE                                         r  D1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796     3.217    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100     3.317 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     3.827    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.918 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.482     5.400    D1/clk2_BUFG
    SLICE_X23Y61         FDRE                                         r  D1/count_reg[3]/C

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.132ns  (logic 1.604ns (22.495%)  route 5.528ns (77.505%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  select_IBUF_inst/O
                         net (fo=76, routed)          3.245     4.697    D1/D0/select_IBUF
    SLICE_X33Y68         LUT2 (Prop_lut2_I1_O)        0.152     4.849 r  D1/D0/count2[3]_i_1__0/O
                         net (fo=69, routed)          2.283     7.132    D1/rst2
    SLICE_X23Y61         FDRE                                         r  D1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796     3.217    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100     3.317 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     3.827    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.918 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.482     5.400    D1/clk2_BUFG
    SLICE_X23Y61         FDRE                                         r  D1/count_reg[4]/C

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.093ns  (logic 1.604ns (22.619%)  route 5.489ns (77.381%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  select_IBUF_inst/O
                         net (fo=76, routed)          3.245     4.697    D1/D0/select_IBUF
    SLICE_X33Y68         LUT2 (Prop_lut2_I1_O)        0.152     4.849 r  D1/D0/count2[3]_i_1__0/O
                         net (fo=69, routed)          2.244     7.093    D1/rst2
    SLICE_X23Y62         FDRE                                         r  D1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796     3.217    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100     3.317 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     3.827    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.918 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.481     5.399    D1/clk2_BUFG
    SLICE_X23Y62         FDRE                                         r  D1/count_reg[5]/C

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D1/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.093ns  (logic 1.604ns (22.619%)  route 5.489ns (77.381%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  select_IBUF_inst/O
                         net (fo=76, routed)          3.245     4.697    D1/D0/select_IBUF
    SLICE_X33Y68         LUT2 (Prop_lut2_I1_O)        0.152     4.849 r  D1/D0/count2[3]_i_1__0/O
                         net (fo=69, routed)          2.244     7.093    D1/rst2
    SLICE_X23Y62         FDRE                                         r  D1/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796     3.217    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100     3.317 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     3.827    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.918 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.481     5.399    D1/clk2_BUFG
    SLICE_X23Y62         FDRE                                         r  D1/count_reg[7]/C

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D1/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.093ns  (logic 1.604ns (22.619%)  route 5.489ns (77.381%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  select_IBUF_inst/O
                         net (fo=76, routed)          3.245     4.697    D1/D0/select_IBUF
    SLICE_X33Y68         LUT2 (Prop_lut2_I1_O)        0.152     4.849 r  D1/D0/count2[3]_i_1__0/O
                         net (fo=69, routed)          2.244     7.093    D1/rst2
    SLICE_X23Y62         FDRE                                         r  D1/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796     3.217    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100     3.317 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     3.827    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.918 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.481     5.399    D1/clk2_BUFG
    SLICE_X23Y62         FDRE                                         r  D1/count_reg[8]/C

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D1/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.982ns  (logic 1.604ns (22.979%)  route 5.378ns (77.021%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  select_IBUF_inst/O
                         net (fo=76, routed)          3.245     4.697    D1/D0/select_IBUF
    SLICE_X33Y68         LUT2 (Prop_lut2_I1_O)        0.152     4.849 r  D1/D0/count2[3]_i_1__0/O
                         net (fo=69, routed)          2.133     6.982    D1/rst2
    SLICE_X23Y63         FDRE                                         r  D1/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796     3.217    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100     3.317 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     3.827    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.918 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.480     5.398    D1/clk2_BUFG
    SLICE_X23Y63         FDRE                                         r  D1/count_reg[10]/C

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D1/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.982ns  (logic 1.604ns (22.979%)  route 5.378ns (77.021%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  select_IBUF_inst/O
                         net (fo=76, routed)          3.245     4.697    D1/D0/select_IBUF
    SLICE_X33Y68         LUT2 (Prop_lut2_I1_O)        0.152     4.849 r  D1/D0/count2[3]_i_1__0/O
                         net (fo=69, routed)          2.133     6.982    D1/rst2
    SLICE_X23Y63         FDRE                                         r  D1/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796     3.217    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.100     3.317 r  clk2_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511     3.827    clk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.918 r  clk2_BUFG_inst/O
                         net (fo=176, routed)         1.480     5.398    D1/clk2_BUFG
    SLICE_X23Y63         FDRE                                         r  D1/count_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D0/decode1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.265ns (32.089%)  route 0.562ns (67.911%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  select_IBUF_inst/O
                         net (fo=76, routed)          0.562     0.782    D0/D0/select_IBUF
    SLICE_X37Y64         LUT4 (Prop_lut4_I1_O)        0.045     0.827 r  D0/D0/decode1[3]_i_2/O
                         net (fo=1, routed)           0.000     0.827    D0/D0_n_44
    SLICE_X37Y64         FDRE                                         r  D0/decode1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.024     1.471    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.060     1.531 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     1.836    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.943 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.853     2.796    D0/clk1_BUFG
    SLICE_X37Y64         FDRE                                         r  D0/decode1_reg[3]/C

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D0/decode1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.265ns (31.290%)  route 0.583ns (68.710%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  select_IBUF_inst/O
                         net (fo=76, routed)          0.583     0.803    D0/D0/select_IBUF
    SLICE_X37Y63         LUT4 (Prop_lut4_I1_O)        0.045     0.848 r  D0/D0/decode1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.848    D0/D0_n_46
    SLICE_X37Y63         FDRE                                         r  D0/decode1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.024     1.471    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.060     1.531 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     1.836    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.943 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.853     2.796    D0/clk1_BUFG
    SLICE_X37Y63         FDRE                                         r  D0/decode1_reg[1]/C

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D0/decode1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.265ns (31.216%)  route 0.585ns (68.784%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  select_IBUF_inst/O
                         net (fo=76, routed)          0.585     0.805    D0/D0/select_IBUF
    SLICE_X37Y63         LUT4 (Prop_lut4_I1_O)        0.045     0.850 r  D0/D0/decode1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.850    D0/D0_n_45
    SLICE_X37Y63         FDRE                                         r  D0/decode1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.024     1.471    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.060     1.531 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     1.836    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.943 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.853     2.796    D0/clk1_BUFG
    SLICE_X37Y63         FDRE                                         r  D0/decode1_reg[2]/C

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D0/decode1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.265ns (30.192%)  route 0.614ns (69.808%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  select_IBUF_inst/O
                         net (fo=76, routed)          0.614     0.834    D0/D0/select_IBUF
    SLICE_X37Y64         LUT4 (Prop_lut4_I1_O)        0.045     0.879 r  D0/D0/decode1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.879    D0/D0_n_47
    SLICE_X37Y64         FDRE                                         r  D0/decode1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.024     1.471    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.060     1.531 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     1.836    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.943 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.853     2.796    D0/clk1_BUFG
    SLICE_X37Y64         FDRE                                         r  D0/decode1_reg[0]/C

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D0/decode2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.263ns (27.219%)  route 0.705ns (72.781%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  select_IBUF_inst/O
                         net (fo=76, routed)          0.585     0.805    D0/D0/select_IBUF
    SLICE_X37Y63         LUT4 (Prop_lut4_I1_O)        0.043     0.848 r  D0/D0/decode2[2]_i_1/O
                         net (fo=1, routed)           0.120     0.968    D0/D0_n_41
    SLICE_X36Y63         FDRE                                         r  D0/decode2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.024     1.471    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.060     1.531 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     1.836    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.943 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.853     2.796    D0/clk1_BUFG
    SLICE_X36Y63         FDRE                                         r  D0/decode2_reg[2]/C

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D0/decode2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.971ns  (logic 0.262ns (27.040%)  route 0.708ns (72.960%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  select_IBUF_inst/O
                         net (fo=76, routed)          0.583     0.803    D0/D0/select_IBUF
    SLICE_X37Y63         LUT4 (Prop_lut4_I1_O)        0.042     0.845 r  D0/D0/decode2[1]_i_1/O
                         net (fo=1, routed)           0.125     0.971    D0/D0_n_42
    SLICE_X36Y63         FDRE                                         r  D0/decode2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.024     1.471    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.060     1.531 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     1.836    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.943 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.853     2.796    D0/clk1_BUFG
    SLICE_X36Y63         FDRE                                         r  D0/decode2_reg[1]/C

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D0/decode2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.266ns (27.056%)  route 0.718ns (72.944%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  select_IBUF_inst/O
                         net (fo=76, routed)          0.614     0.834    D0/D0/select_IBUF
    SLICE_X37Y64         LUT4 (Prop_lut4_I1_O)        0.046     0.880 r  D0/D0/decode2[0]_i_1/O
                         net (fo=1, routed)           0.105     0.985    D0/D0_n_43
    SLICE_X38Y64         FDRE                                         r  D0/decode2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.024     1.471    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.060     1.531 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     1.836    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.943 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.853     2.796    D0/clk1_BUFG
    SLICE_X38Y64         FDRE                                         r  D0/decode2_reg[0]/C

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D0/decode2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.269ns (27.140%)  route 0.723ns (72.860%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  select_IBUF_inst/O
                         net (fo=76, routed)          0.562     0.782    D0/D0/select_IBUF
    SLICE_X37Y64         LUT4 (Prop_lut4_I1_O)        0.049     0.831 r  D0/D0/decode2[3]_i_2/O
                         net (fo=1, routed)           0.162     0.993    D0/D0_n_40
    SLICE_X38Y64         FDRE                                         r  D0/decode2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.024     1.471    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.060     1.531 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     1.836    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.943 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.853     2.796    D0/clk1_BUFG
    SLICE_X38Y64         FDRE                                         r  D0/decode2_reg[3]/C

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D0/btnc_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.266ns (26.578%)  route 0.736ns (73.422%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  select_IBUF_inst/O
                         net (fo=76, routed)          0.736     0.957    D0/select_IBUF
    SLICE_X37Y59         LUT2 (Prop_lut2_I0_O)        0.046     1.003 r  D0/btnc_shift[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.003    D0/stop1
    SLICE_X37Y59         FDRE                                         r  D0/btnc_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.024     1.471    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.060     1.531 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     1.836    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.943 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.857     2.800    D0/clk1_BUFG
    SLICE_X37Y59         FDRE                                         r  D0/btnc_shift_reg[0]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            D0/D0/DecodeOut_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.324ns (30.771%)  route 0.730ns (69.229%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    J16                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  row_IBUF[2]_inst/O
                         net (fo=14, routed)          0.594     0.829    D0/D0/row_IBUF[2]
    SLICE_X36Y66         LUT5 (Prop_lut5_I1_O)        0.045     0.874 r  D0/D0/DecodeOut[1]_i_2/O
                         net (fo=1, routed)           0.135     1.009    D0/D0/DecodeOut[1]_i_2_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I3_O)        0.045     1.054 r  D0/D0/DecodeOut[1]_i_1/O
                         net (fo=1, routed)           0.000     1.054    D0/D0/DecodeOut[1]_i_1_n_0
    SLICE_X37Y66         FDCE                                         r  D0/D0/DecodeOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.024     1.471    clk_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.060     1.531 r  clk1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.305     1.836    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.943 r  clk1_BUFG_inst/O
                         net (fo=207, routed)         0.851     2.794    D0/D0/clk1_BUFG
    SLICE_X37Y66         FDCE                                         r  D0/D0/DecodeOut_reg[1]/C





