/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * This file was automatically generated by headergen, DO NOT EDIT it.
 * headergen version: 3.0.0
 * atj213x version: 1.1
 * atj213x authors: Marcin Bukat
 *
 * Copyright (C) 2015 by the authors
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/
#ifndef __HEADERGEN_REGS_PMU_H__
#define __HEADERGEN_REGS_PMU_H__

#define PMU_CTL                     (*(volatile uint32_t *)PMU_CTL_ADDR)
#define PMU_CTL_ADDR                (0xb0000000 + 0x0)
#define BP_PMU_CTL_LBRM             31
#define BM_PMU_CTL_LBRM             0x80000000
#define BF_PMU_CTL_LBRM(v)          (((v) & 0x1) << 31)
#define BFM_PMU_CTL_LBRM(v)         BM_PMU_CTL_LBRM
#define BF_PMU_CTL_LBRM_V(e)        BF_PMU_CTL_LBRM(BV_PMU_CTL_LBRM__##e)
#define BFM_PMU_CTL_LBRM_V(v)       BM_PMU_CTL_LBRM
#define BP_PMU_CTL_VCVS             28
#define BM_PMU_CTL_VCVS             0x70000000
#define BF_PMU_CTL_VCVS(v)          (((v) & 0x7) << 28)
#define BFM_PMU_CTL_VCVS(v)         BM_PMU_CTL_VCVS
#define BF_PMU_CTL_VCVS_V(e)        BF_PMU_CTL_VCVS(BV_PMU_CTL_VCVS__##e)
#define BFM_PMU_CTL_VCVS_V(v)       BM_PMU_CTL_VCVS
#define BP_PMU_CTL_LBNM             27
#define BM_PMU_CTL_LBNM             0x8000000
#define BF_PMU_CTL_LBNM(v)          (((v) & 0x1) << 27)
#define BFM_PMU_CTL_LBNM(v)         BM_PMU_CTL_LBNM
#define BF_PMU_CTL_LBNM_V(e)        BF_PMU_CTL_LBNM(BV_PMU_CTL_LBNM__##e)
#define BFM_PMU_CTL_LBNM_V(v)       BM_PMU_CTL_LBNM
#define BP_PMU_CTL_VDVS             24
#define BM_PMU_CTL_VDVS             0x7000000
#define BF_PMU_CTL_VDVS(v)          (((v) & 0x7) << 24)
#define BFM_PMU_CTL_VDVS(v)         BM_PMU_CTL_VDVS
#define BF_PMU_CTL_VDVS_V(e)        BF_PMU_CTL_VDVS(BV_PMU_CTL_VDVS__##e)
#define BFM_PMU_CTL_VDVS_V(v)       BM_PMU_CTL_VDVS
#define BP_PMU_CTL_VCDE             23
#define BM_PMU_CTL_VCDE             0x800000
#define BF_PMU_CTL_VCDE(v)          (((v) & 0x1) << 23)
#define BFM_PMU_CTL_VCDE(v)         BM_PMU_CTL_VCDE
#define BF_PMU_CTL_VCDE_V(e)        BF_PMU_CTL_VCDE(BV_PMU_CTL_VCDE__##e)
#define BFM_PMU_CTL_VCDE_V(v)       BM_PMU_CTL_VCDE
#define BP_PMU_CTL_VCVD             20
#define BM_PMU_CTL_VCVD             0x700000
#define BF_PMU_CTL_VCVD(v)          (((v) & 0x7) << 20)
#define BFM_PMU_CTL_VCVD(v)         BM_PMU_CTL_VCVD
#define BF_PMU_CTL_VCVD_V(e)        BF_PMU_CTL_VCVD(BV_PMU_CTL_VCVD__##e)
#define BFM_PMU_CTL_VCVD_V(v)       BM_PMU_CTL_VCVD
#define BP_PMU_CTL_VDDE             19
#define BM_PMU_CTL_VDDE             0x80000
#define BF_PMU_CTL_VDDE(v)          (((v) & 0x1) << 19)
#define BFM_PMU_CTL_VDDE(v)         BM_PMU_CTL_VDDE
#define BF_PMU_CTL_VDDE_V(e)        BF_PMU_CTL_VDDE(BV_PMU_CTL_VDDE__##e)
#define BFM_PMU_CTL_VDDE_V(v)       BM_PMU_CTL_VDDE
#define BP_PMU_CTL_VDVD             16
#define BM_PMU_CTL_VDVD             0x70000
#define BF_PMU_CTL_VDVD(v)          (((v) & 0x7) << 16)
#define BFM_PMU_CTL_VDVD(v)         BM_PMU_CTL_VDVD
#define BF_PMU_CTL_VDVD_V(e)        BF_PMU_CTL_VDVD(BV_PMU_CTL_VDVD__##e)
#define BFM_PMU_CTL_VDVD_V(v)       BM_PMU_CTL_VDVD
#define BP_PMU_CTL_BLEN             15
#define BM_PMU_CTL_BLEN             0x8000
#define BF_PMU_CTL_BLEN(v)          (((v) & 0x1) << 15)
#define BFM_PMU_CTL_BLEN(v)         BM_PMU_CTL_BLEN
#define BF_PMU_CTL_BLEN_V(e)        BF_PMU_CTL_BLEN(BV_PMU_CTL_BLEN__##e)
#define BFM_PMU_CTL_BLEN_V(v)       BM_PMU_CTL_BLEN
#define BP_PMU_CTL_VCOE             14
#define BM_PMU_CTL_VCOE             0x4000
#define BF_PMU_CTL_VCOE(v)          (((v) & 0x1) << 14)
#define BFM_PMU_CTL_VCOE(v)         BM_PMU_CTL_VCOE
#define BF_PMU_CTL_VCOE_V(e)        BF_PMU_CTL_VCOE(BV_PMU_CTL_VCOE__##e)
#define BFM_PMU_CTL_VCOE_V(v)       BM_PMU_CTL_VCOE
#define BP_PMU_CTL_LA6E             13
#define BM_PMU_CTL_LA6E             0x2000
#define BF_PMU_CTL_LA6E(v)          (((v) & 0x1) << 13)
#define BFM_PMU_CTL_LA6E(v)         BM_PMU_CTL_LA6E
#define BF_PMU_CTL_LA6E_V(e)        BF_PMU_CTL_LA6E(BV_PMU_CTL_LA6E__##e)
#define BFM_PMU_CTL_LA6E_V(v)       BM_PMU_CTL_LA6E
#define BP_PMU_CTL_LA4E             12
#define BM_PMU_CTL_LA4E             0x1000
#define BF_PMU_CTL_LA4E(v)          (((v) & 0x1) << 12)
#define BFM_PMU_CTL_LA4E(v)         BM_PMU_CTL_LA4E
#define BF_PMU_CTL_LA4E_V(e)        BF_PMU_CTL_LA4E(BV_PMU_CTL_LA4E__##e)
#define BFM_PMU_CTL_LA4E_V(v)       BM_PMU_CTL_LA4E
#define BP_PMU_CTL_IBIAS            10
#define BM_PMU_CTL_IBIAS            0xc00
#define BF_PMU_CTL_IBIAS(v)         (((v) & 0x3) << 10)
#define BFM_PMU_CTL_IBIAS(v)        BM_PMU_CTL_IBIAS
#define BF_PMU_CTL_IBIAS_V(e)       BF_PMU_CTL_IBIAS(BV_PMU_CTL_IBIAS__##e)
#define BFM_PMU_CTL_IBIAS_V(v)      BM_PMU_CTL_IBIAS
#define BP_PMU_CTL_OSCFREQ          8
#define BM_PMU_CTL_OSCFREQ          0x300
#define BF_PMU_CTL_OSCFREQ(v)       (((v) & 0x3) << 8)
#define BFM_PMU_CTL_OSCFREQ(v)      BM_PMU_CTL_OSCFREQ
#define BF_PMU_CTL_OSCFREQ_V(e)     BF_PMU_CTL_OSCFREQ(BV_PMU_CTL_OSCFREQ__##e)
#define BFM_PMU_CTL_OSCFREQ_V(v)    BM_PMU_CTL_OSCFREQ
#define BP_PMU_CTL_DC1M             7
#define BM_PMU_CTL_DC1M             0x80
#define BF_PMU_CTL_DC1M(v)          (((v) & 0x1) << 7)
#define BFM_PMU_CTL_DC1M(v)         BM_PMU_CTL_DC1M
#define BF_PMU_CTL_DC1M_V(e)        BF_PMU_CTL_DC1M(BV_PMU_CTL_DC1M__##e)
#define BFM_PMU_CTL_DC1M_V(v)       BM_PMU_CTL_DC1M
#define BP_PMU_CTL_DC2M             6
#define BM_PMU_CTL_DC2M             0x40
#define BF_PMU_CTL_DC2M(v)          (((v) & 0x1) << 6)
#define BFM_PMU_CTL_DC2M(v)         BM_PMU_CTL_DC2M
#define BF_PMU_CTL_DC2M_V(e)        BF_PMU_CTL_DC2M(BV_PMU_CTL_DC2M__##e)
#define BFM_PMU_CTL_DC2M_V(v)       BM_PMU_CTL_DC2M
#define BP_PMU_CTL_BLVS             3
#define BM_PMU_CTL_BLVS             0x38
#define BF_PMU_CTL_BLVS(v)          (((v) & 0x7) << 3)
#define BFM_PMU_CTL_BLVS(v)         BM_PMU_CTL_BLVS
#define BF_PMU_CTL_BLVS_V(e)        BF_PMU_CTL_BLVS(BV_PMU_CTL_BLVS__##e)
#define BFM_PMU_CTL_BLVS_V(v)       BM_PMU_CTL_BLVS
#define BP_PMU_CTL_VDV0             2
#define BM_PMU_CTL_VDV0             0x4
#define BF_PMU_CTL_VDV0(v)          (((v) & 0x1) << 2)
#define BFM_PMU_CTL_VDV0(v)         BM_PMU_CTL_VDV0
#define BF_PMU_CTL_VDV0_V(e)        BF_PMU_CTL_VDV0(BV_PMU_CTL_VDV0__##e)
#define BFM_PMU_CTL_VDV0_V(v)       BM_PMU_CTL_VDV0
#define BP_PMU_CTL_PWRM             0
#define BM_PMU_CTL_PWRM             0x3
#define BF_PMU_CTL_PWRM(v)          (((v) & 0x3) << 0)
#define BFM_PMU_CTL_PWRM(v)         BM_PMU_CTL_PWRM
#define BF_PMU_CTL_PWRM_V(e)        BF_PMU_CTL_PWRM(BV_PMU_CTL_PWRM__##e)
#define BFM_PMU_CTL_PWRM_V(v)       BM_PMU_CTL_PWRM

#define PMU_LRADC                           (*(volatile uint32_t *)PMU_LRADC_ADDR)
#define PMU_LRADC_ADDR                      (0xb0000000 + 0x4)
#define BP_PMU_LRADC_RESERVED31_28          28
#define BM_PMU_LRADC_RESERVED31_28          0xf0000000
#define BF_PMU_LRADC_RESERVED31_28(v)       (((v) & 0xf) << 28)
#define BFM_PMU_LRADC_RESERVED31_28(v)      BM_PMU_LRADC_RESERVED31_28
#define BF_PMU_LRADC_RESERVED31_28_V(e)     BF_PMU_LRADC_RESERVED31_28(BV_PMU_LRADC_RESERVED31_28__##e)
#define BFM_PMU_LRADC_RESERVED31_28_V(v)    BM_PMU_LRADC_RESERVED31_28
#define BP_PMU_LRADC_REMOADC4               24
#define BM_PMU_LRADC_REMOADC4               0xf000000
#define BF_PMU_LRADC_REMOADC4(v)            (((v) & 0xf) << 24)
#define BFM_PMU_LRADC_REMOADC4(v)           BM_PMU_LRADC_REMOADC4
#define BF_PMU_LRADC_REMOADC4_V(e)          BF_PMU_LRADC_REMOADC4(BV_PMU_LRADC_REMOADC4__##e)
#define BFM_PMU_LRADC_REMOADC4_V(v)         BM_PMU_LRADC_REMOADC4
#define BP_PMU_LRADC_RESERVED23_20          22
#define BM_PMU_LRADC_RESERVED23_20          0xc00000
#define BF_PMU_LRADC_RESERVED23_20(v)       (((v) & 0x3) << 22)
#define BFM_PMU_LRADC_RESERVED23_20(v)      BM_PMU_LRADC_RESERVED23_20
#define BF_PMU_LRADC_RESERVED23_20_V(e)     BF_PMU_LRADC_RESERVED23_20(BV_PMU_LRADC_RESERVED23_20__##e)
#define BFM_PMU_LRADC_RESERVED23_20_V(v)    BM_PMU_LRADC_RESERVED23_20
#define BP_PMU_LRADC_BATADC6                16
#define BM_PMU_LRADC_BATADC6                0x3f0000
#define BF_PMU_LRADC_BATADC6(v)             (((v) & 0x3f) << 16)
#define BFM_PMU_LRADC_BATADC6(v)            BM_PMU_LRADC_BATADC6
#define BF_PMU_LRADC_BATADC6_V(e)           BF_PMU_LRADC_BATADC6(BV_PMU_LRADC_BATADC6__##e)
#define BFM_PMU_LRADC_BATADC6_V(v)          BM_PMU_LRADC_BATADC6
#define BP_PMU_LRADC_RESERVED15_14          14
#define BM_PMU_LRADC_RESERVED15_14          0xc000
#define BF_PMU_LRADC_RESERVED15_14(v)       (((v) & 0x3) << 14)
#define BFM_PMU_LRADC_RESERVED15_14(v)      BM_PMU_LRADC_RESERVED15_14
#define BF_PMU_LRADC_RESERVED15_14_V(e)     BF_PMU_LRADC_RESERVED15_14(BV_PMU_LRADC_RESERVED15_14__##e)
#define BFM_PMU_LRADC_RESERVED15_14_V(v)    BM_PMU_LRADC_RESERVED15_14
#define BP_PMU_LRADC_TEMPADC6               8
#define BM_PMU_LRADC_TEMPADC6               0x3f00
#define BF_PMU_LRADC_TEMPADC6(v)            (((v) & 0x3f) << 8)
#define BFM_PMU_LRADC_TEMPADC6(v)           BM_PMU_LRADC_TEMPADC6
#define BF_PMU_LRADC_TEMPADC6_V(e)          BF_PMU_LRADC_TEMPADC6(BV_PMU_LRADC_TEMPADC6__##e)
#define BFM_PMU_LRADC_TEMPADC6_V(v)         BM_PMU_LRADC_TEMPADC6
#define BP_PMU_LRADC_RESERVED7_0            0
#define BM_PMU_LRADC_RESERVED7_0            0xff
#define BF_PMU_LRADC_RESERVED7_0(v)         (((v) & 0xff) << 0)
#define BFM_PMU_LRADC_RESERVED7_0(v)        BM_PMU_LRADC_RESERVED7_0
#define BF_PMU_LRADC_RESERVED7_0_V(e)       BF_PMU_LRADC_RESERVED7_0(BV_PMU_LRADC_RESERVED7_0__##e)
#define BFM_PMU_LRADC_RESERVED7_0_V(v)      BM_PMU_LRADC_RESERVED7_0

#define PMU_CHG                             (*(volatile uint32_t *)PMU_CHG_ADDR)
#define PMU_CHG_ADDR                        (0xb0000000 + 0x8)
#define BP_PMU_CHG_EN                       31
#define BM_PMU_CHG_EN                       0x80000000
#define BF_PMU_CHG_EN(v)                    (((v) & 0x1) << 31)
#define BFM_PMU_CHG_EN(v)                   BM_PMU_CHG_EN
#define BF_PMU_CHG_EN_V(e)                  BF_PMU_CHG_EN(BV_PMU_CHG_EN__##e)
#define BFM_PMU_CHG_EN_V(v)                 BM_PMU_CHG_EN
#define BP_PMU_CHG_CURRENT                  28
#define BM_PMU_CHG_CURRENT                  0x70000000
#define BV_PMU_CHG_CURRENT__CURRENT_50mA    0x0
#define BV_PMU_CHG_CURRENT__CURRENT_100mA   0x1
#define BV_PMU_CHG_CURRENT__CURRENT_150mA   0x2
#define BV_PMU_CHG_CURRENT__CURRENT_200mA   0x3
#define BV_PMU_CHG_CURRENT__CURRENT_250mA   0x4
#define BV_PMU_CHG_CURRENT__CURRENT_300mA   0x5
#define BV_PMU_CHG_CURRENT__CURRENT_400mA   0x6
#define BV_PMU_CHG_CURRENT__CURRENT_500mA   0x7
#define BF_PMU_CHG_CURRENT(v)               (((v) & 0x7) << 28)
#define BFM_PMU_CHG_CURRENT(v)              BM_PMU_CHG_CURRENT
#define BF_PMU_CHG_CURRENT_V(e)             BF_PMU_CHG_CURRENT(BV_PMU_CHG_CURRENT__##e)
#define BFM_PMU_CHG_CURRENT_V(v)            BM_PMU_CHG_CURRENT
#define BP_PMU_CHG_STAT                     27
#define BM_PMU_CHG_STAT                     0x8000000
#define BV_PMU_CHG_STAT__DISCHARGING        0x0
#define BV_PMU_CHG_STAT__CHARGING           0x1
#define BF_PMU_CHG_STAT(v)                  (((v) & 0x1) << 27)
#define BFM_PMU_CHG_STAT(v)                 BM_PMU_CHG_STAT
#define BF_PMU_CHG_STAT_V(e)                BF_PMU_CHG_STAT(BV_PMU_CHG_STAT__##e)
#define BFM_PMU_CHG_STAT_V(v)               BM_PMU_CHG_STAT
#define BP_PMU_CHG_CHGPHASE                 25
#define BM_PMU_CHG_CHGPHASE                 0x6000000
#define BV_PMU_CHG_CHGPHASE__RESERVED       0x0
#define BV_PMU_CHG_CHGPHASE__PRECHARGE      0x1
#define BV_PMU_CHG_CHGPHASE__CC             0x2
#define BV_PMU_CHG_CHGPHASE__CV             0x3
#define BF_PMU_CHG_CHGPHASE(v)              (((v) & 0x3) << 25)
#define BFM_PMU_CHG_CHGPHASE(v)             BM_PMU_CHG_CHGPHASE
#define BF_PMU_CHG_CHGPHASE_V(e)            BF_PMU_CHG_CHGPHASE(BV_PMU_CHG_CHGPHASE__##e)
#define BFM_PMU_CHG_CHGPHASE_V(v)           BM_PMU_CHG_CHGPHASE
#define BP_PMU_CHG_RESERVED24_16            16
#define BM_PMU_CHG_RESERVED24_16            0x1ff0000
#define BF_PMU_CHG_RESERVED24_16(v)         (((v) & 0x1ff) << 16)
#define BFM_PMU_CHG_RESERVED24_16(v)        BM_PMU_CHG_RESERVED24_16
#define BF_PMU_CHG_RESERVED24_16_V(e)       BF_PMU_CHG_RESERVED24_16(BV_PMU_CHG_RESERVED24_16__##e)
#define BFM_PMU_CHG_RESERVED24_16_V(v)      BM_PMU_CHG_RESERVED24_16
#define BP_PMU_CHG_PBLS                     15
#define BM_PMU_CHG_PBLS                     0x8000
#define BF_PMU_CHG_PBLS(v)                  (((v) & 0x1) << 15)
#define BFM_PMU_CHG_PBLS(v)                 BM_PMU_CHG_PBLS
#define BF_PMU_CHG_PBLS_V(e)                BF_PMU_CHG_PBLS(BV_PMU_CHG_PBLS__##e)
#define BFM_PMU_CHG_PBLS_V(v)               BM_PMU_CHG_PBLS
#define BP_PMU_CHG_PPHS                     14
#define BM_PMU_CHG_PPHS                     0x4000
#define BF_PMU_CHG_PPHS(v)                  (((v) & 0x1) << 14)
#define BFM_PMU_CHG_PPHS(v)                 BM_PMU_CHG_PPHS
#define BF_PMU_CHG_PPHS_V(e)                BF_PMU_CHG_PPHS(BV_PMU_CHG_PPHS__##e)
#define BFM_PMU_CHG_PPHS_V(v)               BM_PMU_CHG_PPHS
#define BP_PMU_CHG_RESERVED13               13
#define BM_PMU_CHG_RESERVED13               0x2000
#define BF_PMU_CHG_RESERVED13(v)            (((v) & 0x1) << 13)
#define BFM_PMU_CHG_RESERVED13(v)           BM_PMU_CHG_RESERVED13
#define BF_PMU_CHG_RESERVED13_V(e)          BF_PMU_CHG_RESERVED13(BV_PMU_CHG_RESERVED13__##e)
#define BFM_PMU_CHG_RESERVED13_V(v)         BM_PMU_CHG_RESERVED13
#define BP_PMU_CHG_PDUT                     8
#define BM_PMU_CHG_PDUT                     0x1f00
#define BF_PMU_CHG_PDUT(v)                  (((v) & 0x1f) << 8)
#define BFM_PMU_CHG_PDUT(v)                 BM_PMU_CHG_PDUT
#define BF_PMU_CHG_PDUT_V(e)                BF_PMU_CHG_PDUT(BV_PMU_CHG_PDUT__##e)
#define BFM_PMU_CHG_PDUT_V(v)               BM_PMU_CHG_PDUT
#define BP_PMU_CHG_RESERVED7                7
#define BM_PMU_CHG_RESERVED7                0x80
#define BF_PMU_CHG_RESERVED7(v)             (((v) & 0x1) << 7)
#define BFM_PMU_CHG_RESERVED7(v)            BM_PMU_CHG_RESERVED7
#define BF_PMU_CHG_RESERVED7_V(e)           BF_PMU_CHG_RESERVED7(BV_PMU_CHG_RESERVED7__##e)
#define BFM_PMU_CHG_RESERVED7_V(v)          BM_PMU_CHG_RESERVED7
#define BP_PMU_CHG_BLV0                     6
#define BM_PMU_CHG_BLV0                     0x40
#define BF_PMU_CHG_BLV0(v)                  (((v) & 0x1) << 6)
#define BFM_PMU_CHG_BLV0(v)                 BM_PMU_CHG_BLV0
#define BF_PMU_CHG_BLV0_V(e)                BF_PMU_CHG_BLV0(BV_PMU_CHG_BLV0__##e)
#define BFM_PMU_CHG_BLV0_V(v)               BM_PMU_CHG_BLV0
#define BP_PMU_CHG_TMPSET                   4
#define BM_PMU_CHG_TMPSET                   0x30
#define BV_PMU_CHG_TMPSET__TEMP_40C         0x0
#define BV_PMU_CHG_TMPSET__TEMP_45C         0x1
#define BV_PMU_CHG_TMPSET__TEMP_50C         0x2
#define BV_PMU_CHG_TMPSET__TEMP_55C         0x3
#define BF_PMU_CHG_TMPSET(v)                (((v) & 0x3) << 4)
#define BFM_PMU_CHG_TMPSET(v)               BM_PMU_CHG_TMPSET
#define BF_PMU_CHG_TMPSET_V(e)              BF_PMU_CHG_TMPSET(BV_PMU_CHG_TMPSET__##e)
#define BFM_PMU_CHG_TMPSET_V(v)             BM_PMU_CHG_TMPSET
#define BP_PMU_CHG_LBNMIVS                  2
#define BM_PMU_CHG_LBNMIVS                  0xc
#define BV_PMU_CHG_LBNMIVS__VOLTAGE_2_9     0x0
#define BV_PMU_CHG_LBNMIVS__VOLTAGE_3_1     0x1
#define BV_PMU_CHG_LBNMIVS__VOLTAGE_3_3     0x2
#define BV_PMU_CHG_LBNMIVS__VOLTAGE_3_5     0x3
#define BF_PMU_CHG_LBNMIVS(v)               (((v) & 0x3) << 2)
#define BFM_PMU_CHG_LBNMIVS(v)              BM_PMU_CHG_LBNMIVS
#define BF_PMU_CHG_LBNMIVS_V(e)             BF_PMU_CHG_LBNMIVS(BV_PMU_CHG_LBNMIVS__##e)
#define BFM_PMU_CHG_LBNMIVS_V(v)            BM_PMU_CHG_LBNMIVS
#define BP_PMU_CHG_LBRVS                    0
#define BM_PMU_CHG_LBRVS                    0x3
#define BV_PMU_CHG_LBRVS__VOLTAGE_2_7       0x0
#define BV_PMU_CHG_LBRVS__VOLTAGE_2_9       0x1
#define BV_PMU_CHG_LBRVS__VOLTAGE_3_1       0x2
#define BV_PMU_CHG_LBRVS__VOLTAGE_3_3       0x3
#define BF_PMU_CHG_LBRVS(v)                 (((v) & 0x3) << 0)
#define BFM_PMU_CHG_LBRVS(v)                BM_PMU_CHG_LBRVS
#define BF_PMU_CHG_LBRVS_V(e)               BF_PMU_CHG_LBRVS(BV_PMU_CHG_LBRVS__##e)
#define BFM_PMU_CHG_LBRVS_V(v)              BM_PMU_CHG_LBRVS

#endif /* __HEADERGEN_REGS_PMU_H__*/
