{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576738661782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576738661789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 14:57:41 2019 " "Processing started: Thu Dec 19 14:57:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576738661789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576738661789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clockTopLever -c clockTopLever " "Command: quartus_map --read_settings_files=on --write_settings_files=off clockTopLever -c clockTopLever" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576738661789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1576738662305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktoplever.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clocktoplever.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockTopLever-BHV " "Found design unit 1: clockTopLever-BHV" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576738678566 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockTopLever " "Found entity 1: clockTopLever" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576738678566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576738678566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER-BHV " "Found design unit 1: DECODER-BHV" {  } { { "DECODER.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/DECODER.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576738678574 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER " "Found entity 1: DECODER" {  } { { "DECODER.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/DECODER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576738678574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576738678574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER_10-BHV " "Found design unit 1: COUNTER_10-BHV" {  } { { "COUNTER_10.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/COUNTER_10.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576738678580 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_10 " "Found entity 1: COUNTER_10" {  } { { "COUNTER_10.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/COUNTER_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576738678580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576738678580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frequence.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frequence.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV_FREQUENCE-BHV " "Found design unit 1: DIV_FREQUENCE-BHV" {  } { { "DIV_FREQUENCE.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/DIV_FREQUENCE.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576738678588 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV_FREQUENCE " "Found entity 1: DIV_FREQUENCE" {  } { { "DIV_FREQUENCE.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/DIV_FREQUENCE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576738678588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576738678588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER6-BHV " "Found design unit 1: COUNTER6-BHV" {  } { { "COUNTER6.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/COUNTER6.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576738678596 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER6 " "Found entity 1: COUNTER6" {  } { { "COUNTER6.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/COUNTER6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576738678596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576738678596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER3-BHV " "Found design unit 1: COUNTER3-BHV" {  } { { "COUNTER3.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/COUNTER3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576738678603 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER3 " "Found entity 1: COUNTER3" {  } { { "COUNTER3.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/COUNTER3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576738678603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576738678603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KEY_DELAY-BHV " "Found design unit 1: KEY_DELAY-BHV" {  } { { "KEY_DELAY.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/KEY_DELAY.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576738678617 ""} { "Info" "ISGN_ENTITY_NAME" "1 KEY_DELAY " "Found entity 1: KEY_DELAY" {  } { { "KEY_DELAY.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/KEY_DELAY.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576738678617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576738678617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter60.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER60-BHV " "Found design unit 1: COUNTER60-BHV" {  } { { "COUNTER60.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/COUNTER60.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576738678626 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER60 " "Found entity 1: COUNTER60" {  } { { "COUNTER60.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/COUNTER60.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576738678626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576738678626 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clockTopLever " "Elaborating entity \"clockTopLever\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576738678755 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_10ms clockTopLever.vhd(53) " "Verilog HDL or VHDL warning at clockTopLever.vhd(53): object \"clk_10ms\" assigned a value but never read" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1576738678838 "|clockTopLever"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SEL_2 clockTopLever.vhd(57) " "Verilog HDL or VHDL warning at clockTopLever.vhd(57): object \"SEL_2\" assigned a value but never read" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1576738678838 "|clockTopLever"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_SET1 clockTopLever.vhd(119) " "VHDL Process Statement warning at clockTopLever.vhd(119): signal \"SWITCH_SET1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576738678838 "|clockTopLever"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SEL_1 clockTopLever.vhd(120) " "VHDL Process Statement warning at clockTopLever.vhd(120): signal \"SEL_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576738678839 "|clockTopLever"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_SET1 clockTopLever.vhd(133) " "VHDL Process Statement warning at clockTopLever.vhd(133): signal \"SWITCH_SET1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576738678839 "|clockTopLever"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SEL_1 clockTopLever.vhd(134) " "VHDL Process Statement warning at clockTopLever.vhd(134): signal \"SEL_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576738678839 "|clockTopLever"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E_pin1 clockTopLever.vhd(117) " "VHDL Process Statement warning at clockTopLever.vhd(117): inferring latch(es) for signal or variable \"E_pin1\", which holds its previous value in one or more paths through the process" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 117 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1576738678839 "|clockTopLever"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E_pin2 clockTopLever.vhd(117) " "VHDL Process Statement warning at clockTopLever.vhd(117): inferring latch(es) for signal or variable \"E_pin2\", which holds its previous value in one or more paths through the process" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 117 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1576738678839 "|clockTopLever"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E_pin3 clockTopLever.vhd(117) " "VHDL Process Statement warning at clockTopLever.vhd(117): inferring latch(es) for signal or variable \"E_pin3\", which holds its previous value in one or more paths through the process" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 117 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1576738678839 "|clockTopLever"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E_pin4 clockTopLever.vhd(117) " "VHDL Process Statement warning at clockTopLever.vhd(117): inferring latch(es) for signal or variable \"E_pin4\", which holds its previous value in one or more paths through the process" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 117 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1576738678839 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_pin4 clockTopLever.vhd(117) " "Inferred latch for \"E_pin4\" at clockTopLever.vhd(117)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576738678839 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_pin3 clockTopLever.vhd(117) " "Inferred latch for \"E_pin3\" at clockTopLever.vhd(117)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576738678839 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_pin2 clockTopLever.vhd(117) " "Inferred latch for \"E_pin2\" at clockTopLever.vhd(117)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576738678839 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_pin1 clockTopLever.vhd(117) " "Inferred latch for \"E_pin1\" at clockTopLever.vhd(117)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576738678839 "|clockTopLever"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_FREQUENCE DIV_FREQUENCE:u1 " "Elaborating entity \"DIV_FREQUENCE\" for hierarchy \"DIV_FREQUENCE:u1\"" {  } { { "clockTopLever.vhd" "u1" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576738678869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_10 COUNTER_10:u2 " "Elaborating entity \"COUNTER_10\" for hierarchy \"COUNTER_10:u2\"" {  } { { "clockTopLever.vhd" "u2" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576738678882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER6 COUNTER6:u3 " "Elaborating entity \"COUNTER6\" for hierarchy \"COUNTER6:u3\"" {  } { { "clockTopLever.vhd" "u3" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576738678892 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset COUNTER6.vhd(17) " "VHDL Process Statement warning at COUNTER6.vhd(17): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COUNTER6.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/COUNTER6.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576738678901 "|clockTopLever|COUNTER6:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER60 COUNTER60:u4 " "Elaborating entity \"COUNTER60\" for hierarchy \"COUNTER60:u4\"" {  } { { "clockTopLever.vhd" "u4" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576738678902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_DELAY KEY_DELAY:u5 " "Elaborating entity \"KEY_DELAY\" for hierarchy \"KEY_DELAY:u5\"" {  } { { "clockTopLever.vhd" "u5" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576738678912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER DECODER:u7 " "Elaborating entity \"DECODER\" for hierarchy \"DECODER:u7\"" {  } { { "clockTopLever.vhd" "u7" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576738678931 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux1 " "Found clock multiplexer Mux1" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 87 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1576738679693 "|clockTopLever|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Found clock multiplexer Mux0" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 83 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1576738679693 "|clockTopLever|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1576738679693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "E_pin1\$latch " "Latch E_pin1\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEMORY\[0\] " "Ports D and ENA on the latch are fed by the same signal MEMORY\[0\]" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576738680846 ""}  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 117 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576738680846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "E_pin2\$latch " "Latch E_pin2\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEMORY\[0\] " "Ports D and ENA on the latch are fed by the same signal MEMORY\[0\]" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576738680847 ""}  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 117 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576738680847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "E_pin3\$latch " "Latch E_pin3\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEMORY\[0\] " "Ports D and ENA on the latch are fed by the same signal MEMORY\[0\]" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576738680848 ""}  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 117 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576738680848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "E_pin4\$latch " "Latch E_pin4\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEMORY\[0\] " "Ports D and ENA on the latch are fed by the same signal MEMORY\[0\]" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576738680849 ""}  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 117 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576738680849 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Data_DSP\[7\] VCC " "Pin \"Data_DSP\[7\]\" is stuck at VCC" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/Code_Resource/test6,7,8/clockTopLever/clockTopLever.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576738680920 "|clockTopLever|Data_DSP[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1576738680920 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1576738681072 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576738682994 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576738682994 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "181 " "Implemented 181 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576738683912 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576738683912 ""} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Implemented 165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576738683912 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576738683912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576738684060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 14:58:04 2019 " "Processing ended: Thu Dec 19 14:58:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576738684060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576738684060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576738684060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576738684060 ""}
