{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703643863045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703643863059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 10:24:22 2023 " "Processing started: Wed Dec 27 10:24:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703643863059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643863059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prox_detect -c prox_detect " "Command: quartus_map --read_settings_files=on --write_settings_files=off prox_detect -c prox_detect" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643863059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703643863457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703643863457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/bin_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file source/bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "source/bin_to_bcd.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/bin_to_bcd.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643872932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643872932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/segment_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file source/segment_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_scan " "Found entity 1: segment_scan" {  } { { "source/segment_scan.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/segment_scan.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643872940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643872940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ACK ack rpr0521rs_driver.v(43) " "Verilog HDL Declaration information at rpr0521rs_driver.v(43): object \"ACK\" differs only in case from object \"ack\" in the same scope" {  } { { "source/rpr0521rs_driver.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/rpr0521rs_driver.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703643872940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rpr0521rs_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rpr0521rs_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 rpr0521rs_driver " "Found entity 1: rpr0521rs_driver" {  } { { "source/rpr0521rs_driver.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/rpr0521rs_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643872940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643872940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/prox_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file source/prox_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 prox_detect " "Found entity 1: prox_detect" {  } { { "source/prox_detect.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/prox_detect.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643872940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643872940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file source/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643872940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643872940 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prox_detect " "Elaborating entity \"prox_detect\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703643873064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rpr0521rs_driver rpr0521rs_driver:u1 " "Elaborating entity \"rpr0521rs_driver\" for hierarchy \"rpr0521rs_driver:u1\"" {  } { { "source/prox_detect.v" "u1" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/prox_detect.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643873085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:u2 " "Elaborating entity \"decoder\" for hierarchy \"decoder:u2\"" {  } { { "source/prox_detect.v" "u2" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/prox_detect.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643873085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_bcd decoder:u2\|bin_to_bcd:u1 " "Elaborating entity \"bin_to_bcd\" for hierarchy \"decoder:u2\|bin_to_bcd:u1\"" {  } { { "source/decoder.v" "u1" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643873096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_scan segment_scan:u4 " "Elaborating entity \"segment_scan\" for hierarchy \"segment_scan:u4\"" {  } { { "source/prox_detect.v" "u4" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/prox_detect.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643873097 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "decoder:u2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"decoder:u2\|Mult3\"" {  } { { "source/decoder.v" "Mult3" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703643874881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "decoder:u2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"decoder:u2\|Mult0\"" {  } { { "source/decoder.v" "Mult0" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703643874881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "decoder:u2\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"decoder:u2\|Mult8\"" {  } { { "source/decoder.v" "Mult8" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 65 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703643874881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "decoder:u2\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"decoder:u2\|Mult5\"" {  } { { "source/decoder.v" "Mult5" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 63 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703643874881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "decoder:u2\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"decoder:u2\|Mult9\"" {  } { { "source/decoder.v" "Mult9" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 66 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703643874881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "decoder:u2\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"decoder:u2\|Mult10\"" {  } { { "source/decoder.v" "Mult10" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 66 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703643874881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "decoder:u2\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"decoder:u2\|Mult7\"" {  } { { "source/decoder.v" "Mult7" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 64 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703643874881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "decoder:u2\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"decoder:u2\|Mult6\"" {  } { { "source/decoder.v" "Mult6" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 64 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703643874881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "decoder:u2\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"decoder:u2\|Mult4\"" {  } { { "source/decoder.v" "Mult4" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703643874881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "decoder:u2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"decoder:u2\|Mult2\"" {  } { { "source/decoder.v" "Mult2" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703643874881 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "decoder:u2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"decoder:u2\|Mult1\"" {  } { { "source/decoder.v" "Mult1" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703643874881 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1703643874881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:u2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\"" {  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643874937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder:u2\|lpm_mult:Mult3 " "Instantiated megafunction \"decoder:u2\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643874937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643874937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643874937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643874937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643874937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643874937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643874937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643874937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643874937 ""}  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703643874937 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult3\|multcore:mult_core decoder:u2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 61 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643874977 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder decoder:u2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 61 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643874995 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] decoder:u2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 61 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_drg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_drg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_drg " "Found entity 1: add_sub_drg" {  } { { "db/add_sub_drg.tdf" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/db/add_sub_drg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643875082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643875082 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add decoder:u2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 61 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875090 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] decoder:u2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 61 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hrg " "Found entity 1: add_sub_hrg" {  } { { "db/add_sub_hrg.tdf" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/db/add_sub_hrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643875137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643875137 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult3\|altshift:external_latency_ffs decoder:u2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 61 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult0\"" {  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder:u2\|lpm_mult:Mult0 " "Instantiated megafunction \"decoder:u2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875180 ""}  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703643875180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:u2\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\"" {  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder:u2\|lpm_mult:Mult8 " "Instantiated megafunction \"decoder:u2\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875203 ""}  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703643875203 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult8\|multcore:mult_core decoder:u2\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\|multcore:mult_core\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 65 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875209 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder decoder:u2\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 65 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875212 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] decoder:u2\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 65 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_frg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_frg " "Found entity 1: add_sub_frg" {  } { { "db/add_sub_frg.tdf" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/db/add_sub_frg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643875270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643875270 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add decoder:u2\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 65 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875281 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] decoder:u2\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 65 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arg " "Found entity 1: add_sub_arg" {  } { { "db/add_sub_arg.tdf" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/db/add_sub_arg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643875344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643875344 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult8\|altshift:external_latency_ffs decoder:u2\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 65 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:u2\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\"" {  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder:u2\|lpm_mult:Mult5 " "Instantiated megafunction \"decoder:u2\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875354 ""}  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703643875354 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult5\|multcore:mult_core decoder:u2\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\|multcore:mult_core\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875359 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder decoder:u2\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875362 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] decoder:u2\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_erg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_erg " "Found entity 1: add_sub_erg" {  } { { "db/add_sub_erg.tdf" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/db/add_sub_erg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643875426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643875426 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add decoder:u2\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875438 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] decoder:u2\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_irg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_irg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_irg " "Found entity 1: add_sub_irg" {  } { { "db/add_sub_irg.tdf" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/db/add_sub_irg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643875498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643875498 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult5\|altshift:external_latency_ffs decoder:u2\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:u2\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult9\"" {  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder:u2\|lpm_mult:Mult9 " "Instantiated megafunction \"decoder:u2\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875516 ""}  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703643875516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:u2\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\"" {  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder:u2\|lpm_mult:Mult10 " "Instantiated megafunction \"decoder:u2\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875538 ""}  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703643875538 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult10\|multcore:mult_core decoder:u2\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\|multcore:mult_core\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 66 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875547 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder decoder:u2\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 66 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875553 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] decoder:u2\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 66 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1qg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1qg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1qg " "Found entity 1: add_sub_1qg" {  } { { "db/add_sub_1qg.tdf" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/db/add_sub_1qg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643875618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643875618 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add decoder:u2\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 66 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875628 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] decoder:u2\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 66 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_crg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_crg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_crg " "Found entity 1: add_sub_crg" {  } { { "db/add_sub_crg.tdf" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/db/add_sub_crg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643875693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643875693 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult10\|altshift:external_latency_ffs decoder:u2\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 66 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:u2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\"" {  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder:u2\|lpm_mult:Mult7 " "Instantiated megafunction \"decoder:u2\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875700 ""}  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703643875700 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult7\|multcore:mult_core decoder:u2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\|multcore:mult_core\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 64 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875712 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder decoder:u2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 64 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875712 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] decoder:u2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 64 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_brg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_brg " "Found entity 1: add_sub_brg" {  } { { "db/add_sub_brg.tdf" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/db/add_sub_brg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643875772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643875772 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add decoder:u2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 64 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875785 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] decoder:u2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 64 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875794 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult7\|altshift:external_latency_ffs decoder:u2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 64 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:u2\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult6\"" {  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder:u2\|lpm_mult:Mult6 " "Instantiated megafunction \"decoder:u2\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875810 ""}  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703643875810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:u2\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult4\"" {  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder:u2\|lpm_mult:Mult4 " "Instantiated megafunction \"decoder:u2\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875834 ""}  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703643875834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:u2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult2\"" {  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder:u2\|lpm_mult:Mult2 " "Instantiated megafunction \"decoder:u2\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875867 ""}  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703643875867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:u2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult1\"" {  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643875905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder:u2\|lpm_mult:Mult1 " "Instantiated megafunction \"decoder:u2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643875905 ""}  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703643875905 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "source/rpr0521rs_driver.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/rpr0521rs_driver.v" 78 -1 0 } } { "source/rpr0521rs_driver.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/rpr0521rs_driver.v" 64 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1703643876515 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1703643876515 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "source/prox_detect.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/prox_detect.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703643877964 "|prox_detect|led[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1703643877964 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1703643878105 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "rpr0521rs_driver:u1\|sda~en High " "Register rpr0521rs_driver:u1\|sda~en will power up to High" {  } { { "source/rpr0521rs_driver.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/rpr0521rs_driver.v" 64 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703643878248 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1703643878248 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1703643879870 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/output_files/prox_detect.map.smsg " "Generated suppressed messages file E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/output_files/prox_detect.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643879975 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703643880173 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643880173 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2200 " "Implemented 2200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703643880305 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703643880305 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1703643880305 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2185 " "Implemented 2185 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703643880305 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703643880305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703643880345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 10:24:40 2023 " "Processing ended: Wed Dec 27 10:24:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703643880345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703643880345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703643880345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643880345 ""}
