Model {
  Name			  "sampleModel991"
  System {
    Name		    "sampleModel991"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "43"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Reference
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      LibraryVersion	      "2.31"
      SourceBlock	      "pid_lib/PID Controller"
      SourceType	      "PID 1dof"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      Controller	      "PID"
      Form		      "Parallel"
      TimeDomain	      "Discrete-time"
      UseExternalTs	      off
      SampleTime	      "1"
      IntegratorMethod	      "Forward Euler"
      FilterMethod	      "Forward Euler"
      ControllerParametersSource "internal"
      P			      "1"
      I			      "1"
      D			      "0"
      UseFilter		      on
      N			      "100"
      TunerSelectOption	      "Transfer Function Based (PID Tuner App)"
      ZeroCross		      on
      InitialConditionSource  "internal"
      InitialConditionForIntegrator "0"
      InitialConditionForFilter	"0"
      DifferentiatorICPrevScaledInput "0"
      ExternalReset	      "none"
      IgnoreLimit	      off
      TrackingMode	      off
      Kt		      "1"
      LimitOutput	      off
      SatLimitsSource	      "internal"
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      LinearizeAsGain	      off
      AntiWindupMode	      "none"
      Kb		      "1"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      LockScale		      off
      PGainOutDataTypeStr     "Inherit: Inherit via internal rule"
      PProdOutDataTypeStr     "Inherit: Inherit via internal rule"
      POutMin		      "[]"
      POutMax		      "[]"
      IGainOutDataTypeStr     "Inherit: Inherit via internal rule"
      IProdOutDataTypeStr     "Inherit: Inherit via internal rule"
      IOutMin		      "[]"
      IOutMax		      "[]"
      DGainOutDataTypeStr     "Inherit: Inherit via internal rule"
      DProdOutDataTypeStr     "Inherit: Inherit via internal rule"
      DOutMin		      "[]"
      DOutMax		      "[]"
      NGainOutDataTypeStr     "Inherit: Inherit via internal rule"
      NProdOutDataTypeStr     "Inherit: Inherit via internal rule"
      NOutMin		      "[]"
      NOutMax		      "[]"
      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
      SumOutMin		      "[]"
      SumOutMax		      "[]"
      SaturationOutDataTypeStr "Inherit: Same as input"
      SaturationOutMin	      "[]"
      SaturationOutMax	      "[]"
      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
      PParamMin		      "[]"
      PParamMax		      "[]"
      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
      IParamMin		      "[]"
      IParamMax		      "[]"
      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
      DParamMin		      "[]"
      DParamMax		      "[]"
      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
      NParamMin		      "[]"
      NParamMax		      "[]"
      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
      KbParamMin	      "[]"
      KbParamMax	      "[]"
      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
      KtParamMin	      "[]"
      KtParamMax	      "[]"
      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
      KbOutMin		      "[]"
      KbOutMax		      "[]"
      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
      KtOutMin		      "[]"
      KtOutMax		      "[]"
      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
      IntegratorOutMin	      "[]"
      IntegratorOutMax	      "[]"
      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
      FilterOutMin	      "[]"
      FilterOutMax	      "[]"
      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
      SumI1OutMin	      "[]"
      SumI1OutMax	      "[]"
      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
      SumI2OutMin	      "[]"
      SumI2OutMax	      "[]"
      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
      SumI3OutMin	      "[]"
      SumI3OutMax	      "[]"
      SumI4OutDataTypeStr     "Inherit: Inherit via internal rule"
      SumI4OutMin	      "[]"
      SumI4OutMax	      "[]"
      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
      SumDOutMin	      "[]"
      SumDOutMax	      "[]"
      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
      SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
      DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
      DifferentiatorOutMin    "[]"
      DifferentiatorOutMax    "[]"
      FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
      FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
      FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
      FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
      FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
      FilterDiffOutCoefMin    "[]"
      FilterDiffOutCoefMax    "[]"
      ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
      ReciprocalOutMin	      "[]"
      ReciprocalOutMax	      "[]"
      SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
      SumDenOutMin	      "[]"
      SumDenOutMax	      "[]"
      SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
      SumNumOutMin	      "[]"
      SumNumOutMax	      "[]"
      SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
      SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
      DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
      DivideOutMin	      "[]"
      DivideOutMax	      "[]"
      UdiffTsProdOutDataTypeStr	"Inherit: Inherit via internal rule"
      UdiffTsProdOutMin	      "[]"
      UdiffTsProdOutMax	      "[]"
      NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
      NTsProdOutMin	      "[]"
      NTsProdOutMax	      "[]"
      UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
      UintegralTsProdOutMin   "[]"
      UintegralTsProdOutMax   "[]"
      UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
      UngainTsProdOutMin      "[]"
      UngainTsProdOutMax      "[]"
      IntegratorContinuousStateAttributes "''"
      IntegratorStateMustResolveToSignalObject off
      IntegratorRTWStateStorageClass "Auto"
      FilterContinuousStateAttributes "''"
      FilterStateMustResolveToSignalObject off
      FilterRTWStateStorageClass "Auto"
      ParallelPVariant	      "InternalParameters"
      IdealPVariant	      "Disabled"
      IVariant		      "InternalParameters"
      DVariant		      "InternalParameters"
      IntegratorVariant	      "Discrete"
      SatVariant	      "Disabled"
      AWVariant		      "Passthrough"
      PCopyVariant	      "Disabled"
      TRVariant		      "Disabled"
      FdbkBlocksVariant	      "Forward"
      IdealPFdbkVariant	      "Disabled"
      SatFdbkVariant	      "Disabled"
      DerivativeFilterVariant "ForwardEulerFilter"
      NVariant		      "InternalParameters"
      NCopyVariant	      "Disabled"
      FilterICVariant	      "InternalICsFilter"
      IntegratorICVariant     "InternalICs"
      ExternalResetVariant    "Disabled"
      TRSumVariant	      "Passthrough"
      SumFdbkVariant	      "Disabled"
      SumVariant	      "Sum_PID"
      TsampFilterVariant      "InternalTs"
      TsampNgainVariant	      "Passthrough"
      TsampIntegralVariant    "Passthrough"
      ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
      InitialConditionSetting "Auto"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk10"
      SID		      "42"
      Ports		      [1, 1]
      Position		      [1470, 30, 1530, 90]
      ZOrder		      10
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk11"
      SID		      "43"
      Ports		      [1, 1]
      Position		      [30, 180, 90, 240]
      ZOrder		      11
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [1, 1]
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Tapped Delay"
      SourceType	      "Tapped Delay Line"
      SourceProductBaseCode   "SL"
      MultithreadedSim	      "auto"
      vinit		      "0.0"
      samptime		      "-1"
      NumDelays		      "1"
      DelayOrder	      "Oldest"
      includeCurrent	      off
    }
    Block {
      BlockType		      Math
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [1, 1]
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      SignedPower	      on
    }
    Block {
      BlockType		      Display
      Name		      "cfblk4"
      SID		      "4"
      Ports		      [1]
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      Decimation	      "1"
    }
    Block {
      BlockType		      Display
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [1]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      Decimation	      "1"
    }
    Block {
      BlockType		      SignalGenerator
      Name		      "cfblk6"
      SID		      "6"
      Ports		      [0, 1]
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      WaveForm		      "sawtooth"
      Amplitude		      "[771409298.183875]"
      Units		      "rad/sec"
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk7"
      SID		      "7"
      Ports		      [1, 1]
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk7"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "8"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk10"
	  SID			  "17"
	  Ports			  [1, 1]
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "cfblk3"
	  SID			  "10"
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  HasFrameUpgradeWarning  on
	}
	Block {
	  BlockType		  DiscreteStateSpace
	  Name			  "cfblk4"
	  SID			  "11"
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk5"
	  SID			  "12"
	  Ports			  [1, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Continuous/PID Controller"
	  SourceType		  "PID 1dof"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  Controller		  PID
	  TimeDomain		  "Discrete-time"
	  SampleTime		  1
	  IntegratorMethod	  "Forward Euler"
	  FilterMethod		  "Forward Euler"
	  Form			  Parallel
	  UseFilter		  on
	  ControllerParametersSource internal
	  P			  1
	  I			  1
	  D			  0
	  N			  100
	  InitialConditionSource  internal
	  InitialConditionForIntegrator	0
	  InitialConditionForFilter 0
	  ExternalReset		  none
	  IgnoreLimit		  off
	  ZeroCross		  on
	  LimitOutput		  off
	  UpperSaturationLimit	  inf
	  LowerSaturationLimit	  "-inf"
	  LinearizeAsGain	  off
	  AntiWindupMode	  none
	  Kb			  1
	  TrackingMode		  off
	  Kt			  1
	  RndMeth		  Floor
	  SaturateOnIntegerOverflow off
	  LockScale		  off
	  PParamMin		  []
	  PParamMax		  []
	  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  IParamMin		  []
	  IParamMax		  []
	  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  DParamMin		  []
	  DParamMax		  []
	  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  NParamMin		  []
	  NParamMax		  []
	  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbParamMin		  []
	  KbParamMax		  []
	  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtParamMin		  []
	  KtParamMax		  []
	  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  POutMin		  []
	  POutMax		  []
	  POutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IOutMin		  []
	  IOutMax		  []
	  IOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DOutMin		  []
	  DOutMax		  []
	  DOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NOutMin		  []
	  NOutMax		  []
	  NOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbOutMin		  []
	  KbOutMax		  []
	  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtOutMin		  []
	  KtOutMax		  []
	  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IntegratorOutMin	  []
	  IntegratorOutMax	  []
	  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	  FilterOutMin		  []
	  FilterOutMax		  []
	  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumOutMin		  []
	  SumOutMax		  []
	  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1OutMin		  []
	  SumI1OutMax		  []
	  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2OutMin		  []
	  SumI2OutMax		  []
	  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3OutMin		  []
	  SumI3OutMax		  []
	  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDOutMin		  []
	  SumDOutMax		  []
	  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturationOutMin	  []
	  SaturationOutMax	  []
	  SaturationOutDataTypeStr "Inherit: Same as input"
	  IntegratorContinuousStateAttributes "''"
	  IntegratorStateMustResolveToSignalObject off
	  IntegratorRTWStateStorageClass Auto
	  FilterContinuousStateAttributes "''"
	  FilterStateMustResolveToSignalObject off
	  FilterRTWStateStorageClass Auto
	  DifferentiatorICPrevScaledInput 0
	  DifferentiatorOutMin	  []
	  DifferentiatorOutMax	  []
	  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	  InitialConditionSetting Auto
	  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffOutCoefMin	  []
	  FilterDiffOutCoefMax	  []
	  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumDenOutMin		  []
	  SumDenOutMax		  []
	  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumNumOutMin		  []
	  SumNumOutMax		  []
	  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  ReciprocalOutMin	  []
	  ReciprocalOutMax	  []
	  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	  DivideOutMin		  []
	  DivideOutMax		  []
	  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
	}
	Block {
	  BlockType		  Polyval
	  Name			  "cfblk6"
	  SID			  "13"
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  Coefs			  "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8.0878"
	  "01117e+001 ]"
	}
	Block {
	  BlockType		  Sqrt
	  Name			  "cfblk7"
	  SID			  "14"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	}
	Block {
	  BlockType		  Trigonometry
	  Name			  "cfblk8"
	  SID			  "15"
	  Ports			  [1, 1]
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk9"
	  SID			  "16"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  Value			  "[239228950.852492]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "9"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, 35; -240, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 635, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [85, 0; 0, 45; 635, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, -35; -400, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, -35; -400, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [90, 0; 0, 35; 150, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, 55; -1200, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk8"
      SID		      "18"
      Ports		      [4, 1]
      Position		      [1150, 32, 1210, 93]
      ZOrder		      8
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk8"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "19"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk6"
	  SID			  "24"
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk7"
	  SID			  "25"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk8"
	  SID			  "26"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  Port			  "4"
	}
	Block {
	  BlockType		  Assignment
	  Name			  "cfblk3"
	  SID			  "21"
	  Ports			  [2, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  DiagnosticForDimensions "Warning"
	  IndexOptions		  "Index vector (dialog)"
	  Indices		  "1"
	  OutputSizes		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk4"
	  SID			  "22"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Math\nOperations/Slider\nGain"
	  SourceType		  "Slider Gain"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  gain			  1
	  low			  0
	  high			  2
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "cfblk5"
	  SID			  "23"
	  Ports			  [1, 2]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "20"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, -35; -400, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [70, 0; 0, 35; 330, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, -35; -720, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, 35; -560, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk9"
      SID		      "27"
      Ports		      [3, 2]
      Position		      [1310, 30, 1370, 90]
      ZOrder		      9
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk9"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "28"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk10"
	  SID			  "37"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk11"
	  SID			  "38"
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  Port			  "3"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk13"
	  SID			  "40"
	  Ports			  [1, 1]
	  Position		  [350, 180, 410, 240]
	  ZOrder		  11
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk14"
	  SID			  "41"
	  Ports			  [1, 1]
	  Position		  [510, 180, 570, 240]
	  ZOrder		  12
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk3"
	  SID			  "30"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nLead or Lag"
	  SourceType		  "Lead or Lag Compensator"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  PoleZ			  0.95
	  ZeroZ			  0.75
	  ICPrevOutput		  0.0
	  ICPrevInput		  0.0
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk4"
	  SID			  "31"
	  Ports			  [2, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  InputPortMap		  "u0,p1"
	  DelayLengthSource	  "Input port"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  DiscreteZeroPole
	  Name			  "cfblk5"
	  SID			  "32"
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  Poles			  "[0 0.5]"
	  Gain			  "1"
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk6"
	  SID			  "33"
	  Ports			  [2, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  ShowName		  off
	  Inputs		  "|++"
	}
	Block {
	  BlockType		  Assignment
	  Name			  "cfblk7"
	  SID			  "34"
	  Ports			  [2, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  DiagnosticForDimensions "Warning"
	  IndexOptions		  "Index vector (dialog)"
	  Indices		  "1"
	  OutputSizes		  "1"
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "cfblk8"
	  SID			  "35"
	  Ports			  [1, 2]
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	}
	Block {
	  BlockType		  Rounding
	  Name			  "cfblk9"
	  SID			  "36"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "29"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk12"
	  SID			  "39"
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  Port			  "2"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  16
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    15
	    Points		    [0, -35; -240, 0]
	    DstBlock		    "cfblk3"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    17
	    Points		    [0, 115; -240, 0]
	    DstBlock		    "cfblk13"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [70, 0; 0, 40; 170, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [85, 0; 0, 40; 795, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  2
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, 115; -1200, 0]
	  DstBlock		  "cfblk12"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [70, 0; 0, -100; 1130, 0]
	  DstBlock		  "cfblk9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, -45; -400, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [5, 0; 0, 60]
	  DstBlock		  "cfblk6"
	  DstPort		  2
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk8"
	  SrcPort		  2
	  Points		  [0, 35; -1040, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, -35; -880, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "cfblk13"
	  SrcPort		  1
	  Points		  [400, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  19
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [80, 0]
	  DstBlock		  "cfblk14"
	  DstPort		  1
	}
	Line {
	  ZOrder		  20
	  SrcBlock		  "cfblk14"
	  SrcPort		  1
	  Points		  [0, -115; -80, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  2
	}
      }
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk9"
      SrcPort		      1
      Points		      [0, -20; -1040, 0]
      DstBlock		      "cfblk3"
      DstPort		      1
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [85, 0; 0, 35; 315, 0]
      DstBlock		      "cfblk4"
      DstPort		      1
    }
    Line {
      ZOrder		      3
      SrcBlock		      "cfblk8"
      SrcPort		      1
      Points		      [0, 35; -560, 0]
      DstBlock		      "cfblk5"
      DstPort		      1
    }
    Line {
      ZOrder		      16
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	ZOrder			4
	Points			[85, 0; 0, -35; 315, 0]
	DstBlock		"cfblk9"
	DstPort			1
      }
      Branch {
	ZOrder			17
	Points			[0, -35; -880, 0]
	DstBlock		"cfblk1"
	DstPort			1
      }
    }
    Line {
      ZOrder		      11
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [70, 0]
      Branch {
	ZOrder			34
	Points			[5, 0]
	Branch {
	  ZOrder		  12
	  Points		  [0, 35; 805, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  3
	}
	Branch {
	  ZOrder		  13
	  Points		  [0, -35; 645, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
      }
      Branch {
	ZOrder			5
	Points			[0, -45; 1055, 0; 0, 80; -85, 0]
	DstBlock		"cfblk9"
	DstPort			2
      }
    }
    Line {
      ZOrder		      23
      SrcBlock		      "cfblk7"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	ZOrder			22
	Points			[40, 0; 0, -5]
	DstBlock		"cfblk8"
	DstPort			2
      }
      Branch {
	ZOrder			24
	Points			[0, 115; -1040, 0]
	DstBlock		"cfblk11"
	DstPort			1
      }
    }
    Line {
      ZOrder		      19
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [75, 0]
      Branch {
	ZOrder			18
	Points			[0, 35; 645, 0]
	DstBlock		"cfblk8"
	DstPort			4
      }
      Branch {
	ZOrder			20
	Points			[0, -35; 965, 0]
	DstBlock		"cfblk10"
	DstPort			1
      }
    }
    Line {
      ZOrder		      8
      SrcBlock		      "cfblk9"
      SrcPort		      2
      Points		      [5, 0; 0, -50; -245, 0]
      DstBlock		      "cfblk8"
      DstPort		      1
    }
    Line {
      ZOrder		      21
      SrcBlock		      "cfblk10"
      SrcPort		      1
      Points		      [0, 35; -240, 0]
      DstBlock		      "cfblk9"
      DstPort		      3
    }
    Line {
      ZOrder		      25
      SrcBlock		      "cfblk11"
      SrcPort		      1
      Points		      [80, 0]
      DstBlock		      "cfblk2"
      DstPort		      1
    }
  }
}
