From b63f259b5c6ee9a729a53757f25571a66d340aa7 Mon Sep 17 00:00:00 2001
From: Valentin Raevsky <valentin@compulab.co.il>
Date: Fri, 17 Jul 2020 19:21:00 +0300
Subject: [PATCH 2/2] opee: Apply a new CFG_TZDRAM_START calcutation logics

Signed-off-by: Valentin Raevsky <valentin@compulab.co.il>
---
 core/arch/arm/plat-imx/conf.mk           | 18 +++++++++++++++---
 core/arch/arm/plat-imx/platform_config.h |  6 +++---
 2 files changed, 18 insertions(+), 6 deletions(-)

diff --git a/core/arch/arm/plat-imx/conf.mk b/core/arch/arm/plat-imx/conf.mk
index 4a229ed2..674a140f 100644
--- a/core/arch/arm/plat-imx/conf.mk
+++ b/core/arch/arm/plat-imx/conf.mk
@@ -324,12 +324,24 @@ CFG_NS_ENTRY_ADDR ?= 0x80800000
 endif
 
 ifneq (,$(filter $(PLATFORM_FLAVOR),mx8mqevk))
-CFG_DDR_SIZE ?= 0xc0000000
-CFG_UART_BASE ?= UART1_BASE
+CFG_DDR_SIZE ?= 0x100000000
+CFG_DDR_0SEC_SIZE = 0x40000000
+CFG_TZDRAM_START = ($(CFG_DRAM_BASE) - 0x02000000 + $(CFG_DDR_0SEC_SIZE))
+
+CFG_DRAM0_NSEC_SIZE = ($(CFG_DDR_0SEC_SIZE) - 0x02000000 )
+CFG_DRAM1_NSEC_BASE = 0x80000000
+CFG_DRAM1_NSEC_SIZE = ($(CFG_DDR_SIZE) - $(CFG_DDR_0SEC_SIZE))
+CFG_UART_BASE ?= UART3_BASE
 endif
 
 ifneq (,$(filter $(PLATFORM_FLAVOR),mx8mmevk))
-CFG_DDR_SIZE ?= 0x80000000
+CFG_DDR_SIZE ?= 0x100000000
+CFG_DDR_0SEC_SIZE = 0x40000000
+CFG_TZDRAM_START = ($(CFG_DRAM_BASE) - 0x02000000 + $(CFG_DDR_0SEC_SIZE))
+
+CFG_DRAM0_NSEC_SIZE = ($(CFG_DDR_0SEC_SIZE) - 0x02000000 )
+CFG_DRAM1_NSEC_BASE = 0x80000000
+CFG_DRAM1_NSEC_SIZE = ($(CFG_DDR_SIZE) - $(CFG_DDR_0SEC_SIZE))
 CFG_UART_BASE ?= UART3_BASE
 endif
 
diff --git a/core/arch/arm/plat-imx/platform_config.h b/core/arch/arm/plat-imx/platform_config.h
index 7032237d..ac857368 100644
--- a/core/arch/arm/plat-imx/platform_config.h
+++ b/core/arch/arm/plat-imx/platform_config.h
@@ -74,9 +74,9 @@
  */
 #if defined(CFG_MX8MQ) || defined(CFG_MX8MM) || defined(CFG_MX8MN)
 #define DRAM0_NSEC_BASE CFG_DRAM_BASE
-#define DRAM0_NSEC_SIZE (CFG_TZDRAM_START - CFG_DRAM_BASE)
-#define DRAM1_NSEC_BASE (CFG_TZDRAM_START + 0x2000000)
-#define DRAM1_NSEC_SIZE ((CFG_DRAM_BASE - DRAM1_NSEC_BASE) + CFG_DDR_SIZE)
+#define DRAM0_NSEC_SIZE CFG_DRAM0_NSEC_SIZE
+#define DRAM1_NSEC_BASE CFG_DRAM1_NSEC_BASE
+#define DRAM1_NSEC_SIZE CFG_DRAM1_NSEC_SIZE
 #endif
 
 #if defined(CFG_IMX_DEK_HAB) && !defined(DRAM0_NSEC_SIZE)
-- 
2.11.0

