#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sun Oct 27 18:49:53 2019
# Process ID: 4168
# Current directory: D:/CODWork/SCCPU_SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3664 D:\CODWork\SCCPU_SOC\SCCPU_SOC.xpr
# Log file: D:/CODWork/SCCPU_SOC/vivado.log
# Journal file: D:/CODWork/SCCPU_SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CODWork/SCCPU_SOC/SCCPU_SOC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: SCCPUSOC_Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 888.066 ; gain = 38.633
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SCCPUSOC_Top' [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU_FPGATop/SCCPU_Top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_div' [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU_FPGATop/clk_div.v:21]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU_FPGATop/clk_div.v:21]
INFO: [Synth 8-638] synthesizing module 'sccpu' [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU/sccpu.v:1]
INFO: [Synth 8-638] synthesizing module 'ctrl' [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU/ctrl.v:4]
INFO: [Synth 8-256] done synthesizing module 'ctrl' (2#1) [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU/ctrl.v:4]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU/PC.v:1]
INFO: [Synth 8-256] done synthesizing module 'PC' (3#1) [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU/PC.v:1]
INFO: [Synth 8-638] synthesizing module 'NPC' [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU/NPC.v:3]
INFO: [Synth 8-256] done synthesizing module 'NPC' (4#1) [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU/NPC.v:3]
INFO: [Synth 8-638] synthesizing module 'RF' [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU/RF.v:2]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU/RF.v:16]
WARNING: [Synth 8-5788] Register rf_reg[0] in module RF is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU/RF.v:18]
INFO: [Synth 8-256] done synthesizing module 'RF' (5#1) [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU/RF.v:2]
INFO: [Synth 8-638] synthesizing module 'mux2' [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU/mux.v:2]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (6#1) [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU/mux.v:2]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized0' [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU/mux.v:2]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized0' (6#1) [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU/mux.v:2]
INFO: [Synth 8-638] synthesizing module 'EXT' [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU/EXT.v:2]
INFO: [Synth 8-256] done synthesizing module 'EXT' (7#1) [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU/EXT.v:2]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU/alu.v:3]
INFO: [Synth 8-256] done synthesizing module 'alu' (8#1) [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU/alu.v:3]
INFO: [Synth 8-256] done synthesizing module 'sccpu' (9#1) [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU/sccpu.v:1]
INFO: [Synth 8-638] synthesizing module 'imem' [D:/CODWork/SCCPU_SOC/.Xil/Vivado-4168-PC-LIUQIN/realtime/imem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imem' (10#1) [D:/CODWork/SCCPU_SOC/.Xil/Vivado-4168-PC-LIUQIN/realtime/imem_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'dm' [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU_FPGATop/dm.v:3]
INFO: [Synth 8-256] done synthesizing module 'dm' (11#1) [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU_FPGATop/dm.v:3]
INFO: [Synth 8-638] synthesizing module 'MIO_BUS' [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU_FPGATop/MIO_BUS.v:24]
INFO: [Synth 8-256] done synthesizing module 'MIO_BUS' (12#1) [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU_FPGATop/MIO_BUS.v:24]
INFO: [Synth 8-638] synthesizing module 'Multi_CH32' [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU_FPGATop/Multi_CH32.v:23]
INFO: [Synth 8-256] done synthesizing module 'Multi_CH32' (13#1) [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU_FPGATop/Multi_CH32.v:23]
INFO: [Synth 8-638] synthesizing module 'seg7x16' [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU_FPGATop/seg7x16.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU_FPGATop/seg7x16.v:87]
INFO: [Synth 8-256] done synthesizing module 'seg7x16' (14#1) [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU_FPGATop/seg7x16.v:21]
INFO: [Synth 8-256] done synthesizing module 'SCCPUSOC_Top' (15#1) [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/imports/source/SCCPU_FPGATop/SCCPU_Top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 919.117 ; gain = 69.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 919.117 ; gain = 69.684
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/sources_1/ip/imem/imem.dcp' for cell 'U_IM'
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/constrs_1/imports/source/Nexys4DDR_CPU.xdc]
Finished Parsing XDC File [D:/CODWork/SCCPU_SOC/SCCPU_SOC.srcs/constrs_1/imports/source/Nexys4DDR_CPU.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1348.449 ; gain = 499.016
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1348.449 ; gain = 499.016
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 27 19:16:12 2019...
