// Seed: 143459437
module module_0 #(
    parameter id_1 = 32'd67
);
  wire [-1  <<  1 : 1] _id_1;
  localparam [1 : id_1] id_2 = 1;
  assign module_1.id_13 = 0;
endmodule
module module_1 #(
    parameter id_28 = 32'd22
) (
    input supply1 id_0,
    output supply1 id_1,
    output wire id_2,
    output uwire id_3,
    input uwire id_4,
    input tri id_5,
    output tri id_6,
    input supply0 id_7,
    input supply0 id_8,
    input wor id_9,
    input wire id_10,
    output supply1 id_11,
    input wor id_12,
    output tri0 id_13,
    input uwire id_14,
    input wand id_15,
    input tri0 id_16,
    input tri1 id_17,
    output tri0 id_18,
    output tri0 id_19,
    output supply1 id_20,
    input supply0 id_21,
    input supply1 id_22,
    input tri0 id_23,
    input wire id_24,
    input wire id_25,
    output wor id_26,
    output wand id_27,
    output supply0 _id_28,
    input wand id_29,
    output tri id_30,
    output tri1 id_31,
    input supply1 id_32,
    output tri1 id_33
);
  assign id_6 = id_14;
  logic id_35;
  module_0 modCall_1 ();
  logic [id_28 : -1 'd0] id_36 = -1;
endmodule
