
// Generated by Cadence Genus(TM) Synthesis Solution 18.10-p003_1
// Generated on: Dec  6 2022 14:00:07 +0530 (Dec  6 2022 08:30:07 UTC)

// Verification Directory fv/uart_top 

module rx_buffer_WORD_SIZE32_NO_OF_WORDS1(clk, reset,
     data_serial_wr_en, data_serial_in, data_parallel_rd_enable,
     data_parallel_out, buffer_full);
  input clk, reset, data_serial_wr_en, data_serial_in,
       data_parallel_rd_enable;
  output [31:0] data_parallel_out;
  output buffer_full;
  wire clk, reset, data_serial_wr_en, data_serial_in,
       data_parallel_rd_enable;
  wire [31:0] data_parallel_out;
  wire buffer_full;
  wire [6:0] buffer_full_counter;
  wire [31:0] memory;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_245;
  INVXL g392(.A (buffer_full_counter[4]), .Y (n_4));
  AND3X6 g416(.A (buffer_full_counter[5]), .B (n_4), .C (n_93), .Y
       (buffer_full));
  NOR4X1 g417(.A (buffer_full_counter[1]), .B (buffer_full_counter[0]),
       .C (buffer_full_counter[2]), .D (buffer_full_counter[3]), .Y
       (n_93));
  DFFHQX1 \buffer_full_counter_reg[4] (.CK (clk), .D (n_92), .Q
       (buffer_full_counter[4]));
  DFFHQX1 \buffer_full_counter_reg[3] (.CK (clk), .D (n_91), .Q
       (buffer_full_counter[3]));
  NOR2X1 g1150(.A (reset), .B (n_90), .Y (n_92));
  DFFHQX1 \buffer_full_counter_reg[5] (.CK (clk), .D (n_88), .Q
       (buffer_full_counter[5]));
  DFFHQX1 \buffer_full_counter_reg[2] (.CK (clk), .D (n_89), .Q
       (buffer_full_counter[2]));
  NOR2X1 g1153(.A (reset), .B (n_87), .Y (n_91));
  AOI32X1 g1154(.A0 (buffer_full_counter[3]), .A1 (n_4), .A2 (n_59),
       .B0 (buffer_full_counter[4]), .B1 (n_85), .Y (n_90));
  NOR2X1 g1155(.A (reset), .B (n_83), .Y (n_89));
  DFFHQX1 \buffer_full_counter_reg[1] (.CK (clk), .D (n_86), .Q
       (buffer_full_counter[1]));
  NOR2X1 g1157(.A (reset), .B (n_84), .Y (n_88));
  MXI2XL g1158(.A (n_59), .B (n_81), .S0 (buffer_full_counter[3]), .Y
       (n_87));
  NOR2X1 g1159(.A (reset), .B (n_80), .Y (n_86));
  DFFHQX1 \buffer_full_counter_reg[0] (.CK (clk), .D (n_82), .Q
       (buffer_full_counter[0]));
  AO21X1 g1161(.A0 (n_2), .A1 (n_6), .B0 (n_81), .Y (n_85));
  AOI32X1 g1162(.A0 (buffer_full_counter[3]), .A1
       (buffer_full_counter[4]), .A2 (n_59), .B0
       (buffer_full_counter[5]), .B1 (n_1), .Y (n_84));
  MXI2XL g1163(.A (n_42), .B (n_79), .S0 (buffer_full_counter[2]), .Y
       (n_83));
  NOR2X1 g1164(.A (reset), .B (n_78), .Y (n_82));
  AOI32X1 g1165(.A0 (buffer_full_counter[0]), .A1 (n_3), .A2 (n_6), .B0
       (buffer_full_counter[1]), .B1 (n_60), .Y (n_80));
  AO21X1 g1166(.A0 (n_0), .A1 (n_6), .B0 (n_79), .Y (n_81));
  DFFHQX8 \data_parallel_out_reg[25] (.CK (clk), .D (n_62), .Q
       (data_parallel_out[25]));
  DFFHQX8 \data_parallel_out_reg[10] (.CK (clk), .D (n_76), .Q
       (data_parallel_out[10]));
  DFFHQX8 \data_parallel_out_reg[11] (.CK (clk), .D (n_77), .Q
       (data_parallel_out[11]));
  DFFHQX8 \data_parallel_out_reg[12] (.CK (clk), .D (n_75), .Q
       (data_parallel_out[12]));
  DFFHQX8 \data_parallel_out_reg[13] (.CK (clk), .D (n_74), .Q
       (data_parallel_out[13]));
  DFFHQX8 \data_parallel_out_reg[14] (.CK (clk), .D (n_73), .Q
       (data_parallel_out[14]));
  DFFHQX8 \data_parallel_out_reg[15] (.CK (clk), .D (n_72), .Q
       (data_parallel_out[15]));
  DFFHQX8 \data_parallel_out_reg[16] (.CK (clk), .D (n_71), .Q
       (data_parallel_out[16]));
  DFFHQX8 \data_parallel_out_reg[17] (.CK (clk), .D (n_70), .Q
       (data_parallel_out[17]));
  DFFHQX8 \data_parallel_out_reg[18] (.CK (clk), .D (n_69), .Q
       (data_parallel_out[18]));
  DFFHQX8 \data_parallel_out_reg[19] (.CK (clk), .D (n_68), .Q
       (data_parallel_out[19]));
  DFFHQX8 \data_parallel_out_reg[20] (.CK (clk), .D (n_67), .Q
       (data_parallel_out[20]));
  DFFHQX8 \data_parallel_out_reg[21] (.CK (clk), .D (n_66), .Q
       (data_parallel_out[21]));
  DFFHQX8 \data_parallel_out_reg[22] (.CK (clk), .D (n_65), .Q
       (data_parallel_out[22]));
  DFFHQX8 \data_parallel_out_reg[23] (.CK (clk), .D (n_64), .Q
       (data_parallel_out[23]));
  DFFHQX8 \data_parallel_out_reg[24] (.CK (clk), .D (n_63), .Q
       (data_parallel_out[24]));
  DFFHQX8 \data_parallel_out_reg[9] (.CK (clk), .D (n_49), .Q
       (data_parallel_out[9]));
  DFFHQX8 \data_parallel_out_reg[26] (.CK (clk), .D (n_61), .Q
       (data_parallel_out[26]));
  DFFHQX8 \data_parallel_out_reg[27] (.CK (clk), .D (n_57), .Q
       (data_parallel_out[27]));
  DFFHQX8 \data_parallel_out_reg[28] (.CK (clk), .D (n_56), .Q
       (data_parallel_out[28]));
  DFFHQX8 \data_parallel_out_reg[29] (.CK (clk), .D (n_55), .Q
       (data_parallel_out[29]));
  DFFHQX8 \data_parallel_out_reg[30] (.CK (clk), .D (n_54), .Q
       (data_parallel_out[30]));
  DFFHQX8 \data_parallel_out_reg[31] (.CK (clk), .D (n_53), .Q
       (data_parallel_out[31]));
  DFFHQX1 \memory_reg[0] (.CK (clk), .D (n_52), .Q (memory[0]));
  DFFHQX8 \data_parallel_out_reg[0] (.CK (clk), .D (n_51), .Q
       (data_parallel_out[0]));
  DFFHQX8 \data_parallel_out_reg[1] (.CK (clk), .D (n_50), .Q
       (data_parallel_out[1]));
  DFFHQX8 \data_parallel_out_reg[2] (.CK (clk), .D (n_58), .Q
       (data_parallel_out[2]));
  DFFHQX8 \data_parallel_out_reg[3] (.CK (clk), .D (n_48), .Q
       (data_parallel_out[3]));
  DFFHQX8 \data_parallel_out_reg[4] (.CK (clk), .D (n_47), .Q
       (data_parallel_out[4]));
  DFFHQX8 \data_parallel_out_reg[5] (.CK (clk), .D (n_45), .Q
       (data_parallel_out[5]));
  DFFHQX8 \data_parallel_out_reg[6] (.CK (clk), .D (n_46), .Q
       (data_parallel_out[6]));
  DFFHQX8 \data_parallel_out_reg[7] (.CK (clk), .D (n_44), .Q
       (data_parallel_out[7]));
  DFFHQX8 \data_parallel_out_reg[8] (.CK (clk), .D (n_43), .Q
       (data_parallel_out[8]));
  AOI31X1 g1200(.A0 (buffer_full_counter[0]), .A1 (n_7), .A2 (n_1), .B0
       (n_41), .Y (n_78));
  AO21X1 g1201(.A0 (n_3), .A1 (n_6), .B0 (n_60), .Y (n_79));
  SDFFQX1 \memory_reg[31] (.CK (clk), .D (data_serial_in), .SI
       (memory[31]), .SE (n_5), .Q (memory[31]));
  SDFFQX1 \memory_reg[1] (.CK (clk), .D (memory[2]), .SI (memory[1]),
       .SE (n_5), .Q (memory[1]));
  SDFFQX1 \memory_reg[2] (.CK (clk), .D (memory[3]), .SI (memory[2]),
       .SE (n_5), .Q (memory[2]));
  SDFFQX1 \memory_reg[3] (.CK (clk), .D (memory[4]), .SI (memory[3]),
       .SE (n_5), .Q (memory[3]));
  SDFFQX1 \memory_reg[4] (.CK (clk), .D (memory[5]), .SI (memory[4]),
       .SE (n_5), .Q (memory[4]));
  SDFFQX1 \memory_reg[5] (.CK (clk), .D (memory[6]), .SI (memory[5]),
       .SE (n_5), .Q (memory[5]));
  SDFFQX1 \memory_reg[6] (.CK (clk), .D (memory[7]), .SI (memory[6]),
       .SE (n_5), .Q (memory[6]));
  SDFFQX1 \memory_reg[7] (.CK (clk), .D (memory[8]), .SI (memory[7]),
       .SE (n_5), .Q (memory[7]));
  SDFFQX1 \memory_reg[8] (.CK (clk), .D (memory[9]), .SI (memory[8]),
       .SE (n_5), .Q (memory[8]));
  SDFFQX1 \memory_reg[9] (.CK (clk), .D (memory[10]), .SI (memory[9]),
       .SE (n_5), .Q (memory[9]));
  SDFFQX1 \memory_reg[10] (.CK (clk), .D (memory[11]), .SI
       (memory[10]), .SE (n_5), .Q (memory[10]));
  SDFFQX1 \memory_reg[11] (.CK (clk), .D (memory[12]), .SI
       (memory[11]), .SE (n_5), .Q (memory[11]));
  SDFFQX1 \memory_reg[12] (.CK (clk), .D (memory[13]), .SI
       (memory[12]), .SE (n_5), .Q (memory[12]));
  SDFFQX1 \memory_reg[13] (.CK (clk), .D (memory[14]), .SI
       (memory[13]), .SE (n_5), .Q (memory[13]));
  SDFFQX1 \memory_reg[29] (.CK (clk), .D (memory[30]), .SI
       (memory[29]), .SE (n_5), .Q (memory[29]));
  SDFFQX1 \memory_reg[15] (.CK (clk), .D (memory[16]), .SI
       (memory[15]), .SE (n_5), .Q (memory[15]));
  SDFFQX1 \memory_reg[16] (.CK (clk), .D (memory[17]), .SI
       (memory[16]), .SE (n_5), .Q (memory[16]));
  SDFFQX1 \memory_reg[17] (.CK (clk), .D (memory[18]), .SI
       (memory[17]), .SE (n_5), .Q (memory[17]));
  SDFFQX1 \memory_reg[18] (.CK (clk), .D (memory[19]), .SI
       (memory[18]), .SE (n_5), .Q (memory[18]));
  SDFFQX1 \memory_reg[19] (.CK (clk), .D (memory[20]), .SI
       (memory[19]), .SE (n_5), .Q (memory[19]));
  SDFFQX1 \memory_reg[20] (.CK (clk), .D (memory[21]), .SI
       (memory[20]), .SE (n_5), .Q (memory[20]));
  SDFFQX1 \memory_reg[21] (.CK (clk), .D (memory[22]), .SI
       (memory[21]), .SE (n_5), .Q (memory[21]));
  SDFFQX1 \memory_reg[22] (.CK (clk), .D (memory[23]), .SI
       (memory[22]), .SE (n_5), .Q (memory[22]));
  SDFFQX1 \memory_reg[23] (.CK (clk), .D (memory[24]), .SI
       (memory[23]), .SE (n_5), .Q (memory[23]));
  SDFFQX1 \memory_reg[24] (.CK (clk), .D (memory[25]), .SI
       (memory[24]), .SE (n_5), .Q (memory[24]));
  SDFFQX1 \memory_reg[25] (.CK (clk), .D (memory[26]), .SI
       (memory[25]), .SE (n_5), .Q (memory[25]));
  SDFFQX1 \memory_reg[26] (.CK (clk), .D (memory[27]), .SI
       (memory[26]), .SE (n_5), .Q (memory[26]));
  SDFFQX1 \memory_reg[27] (.CK (clk), .D (memory[28]), .SI
       (memory[27]), .SE (n_5), .Q (memory[27]));
  SDFFQX1 \memory_reg[28] (.CK (clk), .D (memory[29]), .SI
       (memory[28]), .SE (n_5), .Q (memory[28]));
  SDFFQX1 \memory_reg[14] (.CK (clk), .D (memory[15]), .SI
       (memory[14]), .SE (n_5), .Q (memory[14]));
  SDFFQX1 \memory_reg[30] (.CK (clk), .D (memory[31]), .SI
       (memory[30]), .SE (n_5), .Q (memory[30]));
  NOR2X1 g1233(.A (reset), .B (n_33), .Y (n_77));
  NOR2X1 g1234(.A (reset), .B (n_19), .Y (n_76));
  NOR2X1 g1235(.A (reset), .B (n_39), .Y (n_75));
  NOR2X1 g1236(.A (reset), .B (n_38), .Y (n_74));
  NOR2X1 g1237(.A (reset), .B (n_37), .Y (n_73));
  NOR2X1 g1238(.A (reset), .B (n_36), .Y (n_72));
  NOR2X1 g1239(.A (reset), .B (n_35), .Y (n_71));
  NOR2X1 g1240(.A (reset), .B (n_34), .Y (n_70));
  NOR2X1 g1241(.A (reset), .B (n_40), .Y (n_69));
  NOR2X1 g1242(.A (reset), .B (n_32), .Y (n_68));
  NOR2X1 g1243(.A (reset), .B (n_31), .Y (n_67));
  NOR2X1 g1244(.A (reset), .B (n_30), .Y (n_66));
  NOR2X1 g1245(.A (reset), .B (n_28), .Y (n_65));
  NOR2X1 g1246(.A (reset), .B (n_27), .Y (n_64));
  NOR2X1 g1247(.A (reset), .B (n_26), .Y (n_63));
  NOR2X1 g1248(.A (reset), .B (n_16), .Y (n_62));
  NOR2X1 g1249(.A (reset), .B (n_24), .Y (n_61));
  NOR2X1 g1250(.A (reset), .B (n_13), .Y (n_58));
  NOR2X1 g1251(.A (reset), .B (n_23), .Y (n_57));
  NOR2X1 g1252(.A (reset), .B (n_22), .Y (n_56));
  NOR2X1 g1253(.A (reset), .B (n_20), .Y (n_55));
  NOR2X1 g1254(.A (reset), .B (n_18), .Y (n_54));
  NOR2X1 g1255(.A (reset), .B (n_25), .Y (n_53));
  NOR2X1 g1256(.A (reset), .B (n_8), .Y (n_52));
  NOR2X1 g1257(.A (reset), .B (n_14), .Y (n_51));
  NOR2X1 g1258(.A (reset), .B (n_29), .Y (n_50));
  NOR2X1 g1259(.A (reset), .B (n_21), .Y (n_49));
  NOR2X1 g1260(.A (reset), .B (n_12), .Y (n_48));
  NOR2X1 g1261(.A (reset), .B (n_17), .Y (n_47));
  NOR2X1 g1262(.A (reset), .B (n_10), .Y (n_46));
  NOR2X1 g1263(.A (reset), .B (n_11), .Y (n_45));
  NOR2X1 g1264(.A (reset), .B (n_9), .Y (n_44));
  NOR2X1 g1265(.A (reset), .B (n_15), .Y (n_43));
  AO21X1 g1266(.A0 (n_7), .A1 (n_1), .B0 (n_41), .Y (n_60));
  AND2X1 g1267(.A (n_42), .B (buffer_full_counter[2]), .Y (n_59));
  MXI2XL g1268(.A (data_parallel_out[18]), .B (memory[18]), .S0
       (n_245), .Y (n_40));
  MXI2XL g1269(.A (data_parallel_out[12]), .B (memory[12]), .S0
       (n_245), .Y (n_39));
  MXI2XL g1270(.A (data_parallel_out[13]), .B (memory[13]), .S0
       (n_245), .Y (n_38));
  MXI2XL g1271(.A (data_parallel_out[14]), .B (memory[14]), .S0
       (n_245), .Y (n_37));
  MXI2XL g1272(.A (data_parallel_out[15]), .B (memory[15]), .S0
       (n_245), .Y (n_36));
  MXI2XL g1273(.A (data_parallel_out[16]), .B (memory[16]), .S0
       (n_245), .Y (n_35));
  MXI2XL g1274(.A (data_parallel_out[17]), .B (memory[17]), .S0
       (n_245), .Y (n_34));
  MXI2XL g1275(.A (data_parallel_out[11]), .B (memory[11]), .S0
       (n_245), .Y (n_33));
  MXI2XL g1276(.A (data_parallel_out[19]), .B (memory[19]), .S0
       (n_245), .Y (n_32));
  MXI2XL g1277(.A (data_parallel_out[20]), .B (memory[20]), .S0
       (n_245), .Y (n_31));
  MXI2XL g1278(.A (data_parallel_out[21]), .B (memory[21]), .S0
       (n_245), .Y (n_30));
  MXI2XL g1279(.A (data_parallel_out[1]), .B (memory[1]), .S0 (n_245),
       .Y (n_29));
  MXI2XL g1280(.A (data_parallel_out[22]), .B (memory[22]), .S0
       (n_245), .Y (n_28));
  MXI2XL g1281(.A (data_parallel_out[23]), .B (memory[23]), .S0
       (n_245), .Y (n_27));
  MXI2XL g1282(.A (data_parallel_out[24]), .B (memory[24]), .S0
       (n_245), .Y (n_26));
  AND3XL g1283(.A (buffer_full_counter[0]), .B
       (buffer_full_counter[1]), .C (n_6), .Y (n_42));
  NOR2X1 g1284(.A (buffer_full_counter[0]), .B (n_7), .Y (n_41));
  MXI2XL g1285(.A (data_parallel_out[31]), .B (memory[31]), .S0
       (n_245), .Y (n_25));
  MXI2XL g1286(.A (data_parallel_out[26]), .B (memory[26]), .S0
       (n_245), .Y (n_24));
  MXI2XL g1287(.A (data_parallel_out[27]), .B (memory[27]), .S0
       (n_245), .Y (n_23));
  MXI2XL g1288(.A (data_parallel_out[28]), .B (memory[28]), .S0
       (n_245), .Y (n_22));
  MXI2XL g1289(.A (data_parallel_out[9]), .B (memory[9]), .S0 (n_245),
       .Y (n_21));
  MXI2XL g1290(.A (data_parallel_out[29]), .B (memory[29]), .S0
       (n_245), .Y (n_20));
  MXI2XL g1291(.A (data_parallel_out[10]), .B (memory[10]), .S0
       (n_245), .Y (n_19));
  MXI2XL g1292(.A (data_parallel_out[30]), .B (memory[30]), .S0
       (n_245), .Y (n_18));
  MXI2XL g1293(.A (data_parallel_out[4]), .B (memory[4]), .S0 (n_245),
       .Y (n_17));
  MXI2XL g1294(.A (data_parallel_out[25]), .B (memory[25]), .S0
       (n_245), .Y (n_16));
  MXI2XL g1295(.A (data_parallel_out[8]), .B (memory[8]), .S0 (n_245),
       .Y (n_15));
  MXI2XL g1296(.A (data_parallel_out[0]), .B (memory[0]), .S0 (n_245),
       .Y (n_14));
  MXI2XL g1297(.A (data_parallel_out[2]), .B (memory[2]), .S0 (n_245),
       .Y (n_13));
  MXI2XL g1298(.A (data_parallel_out[3]), .B (memory[3]), .S0 (n_245),
       .Y (n_12));
  MXI2XL g1299(.A (data_parallel_out[5]), .B (memory[5]), .S0 (n_245),
       .Y (n_11));
  MXI2XL g1300(.A (data_parallel_out[6]), .B (memory[6]), .S0 (n_245),
       .Y (n_10));
  MXI2XL g1301(.A (data_parallel_out[7]), .B (memory[7]), .S0 (n_245),
       .Y (n_9));
  MXI2XL g1302(.A (memory[0]), .B (memory[1]), .S0 (data_serial_wr_en),
       .Y (n_8));
  INVX1 g1303(.A (n_7), .Y (n_6));
  NAND2BX1 g1304(.AN (buffer_full_counter[5]), .B (data_serial_wr_en),
       .Y (n_7));
  NAND2BX2 g1305(.AN (reset), .B (data_serial_wr_en), .Y (n_5));
  INVX1 g1307(.A (buffer_full_counter[1]), .Y (n_3));
  INVX1 g1308(.A (buffer_full_counter[3]), .Y (n_2));
  INVX1 g1309(.A (n_245), .Y (n_1));
  INVX1 g1310(.A (buffer_full_counter[2]), .Y (n_0));
  BUFX2 drc_buf_sp1335(.A (data_parallel_rd_enable), .Y (n_245));
endmodule

module
     rx_fsm_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1(clk,
     reset, sampling_tick_middle, sampling_tick_end, tick_start,
     rx_data, data_out_to_buffer, data_valid_to_buffer, parity_error,
     stop_bit_error);
  input clk, reset, sampling_tick_middle, sampling_tick_end, rx_data;
  output tick_start, data_out_to_buffer, data_valid_to_buffer,
       parity_error, stop_bit_error;
  wire clk, reset, sampling_tick_middle, sampling_tick_end, rx_data;
  wire tick_start, data_out_to_buffer, data_valid_to_buffer,
       parity_error, stop_bit_error;
  wire [3:0] state;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, parity;
  DFFHQX8 parity_error_reg(.CK (clk), .D (n_45), .Q (parity_error));
  DFFHQX8 stop_bit_error_reg(.CK (clk), .D (n_44), .Q (stop_bit_error));
  NOR2X1 g1914(.A (reset), .B (n_43), .Y (n_45));
  DFFHQX1 \state_reg[0] (.CK (clk), .D (n_42), .Q (state[0]));
  NOR2X1 g1916(.A (reset), .B (n_41), .Y (n_44));
  AOI22X1 g1917(.A0 (parity_error), .A1 (n_39), .B0 (n_12), .B1 (n_22),
       .Y (n_43));
  DFFHQX1 data_out_to_buffer_reg(.CK (clk), .D (n_37), .Q
       (data_out_to_buffer));
  DFFHQX1 parity_reg(.CK (clk), .D (n_40), .Q (parity));
  DFFHQX1 \state_reg[1] (.CK (clk), .D (n_38), .Q (state[1]));
  AOI21X1 g1921(.A0 (n_21), .A1 (n_29), .B0 (reset), .Y (n_42));
  AOI22X1 g1922(.A0 (stop_bit_error), .A1 (n_33), .B0 (n_0), .B1
       (n_23), .Y (n_41));
  DFFHQX1 data_valid_to_buffer_reg(.CK (clk), .D (n_36), .Q
       (data_valid_to_buffer));
  NOR2X1 g1924(.A (reset), .B (n_31), .Y (n_40));
  DFFHQX1 tick_start_reg(.CK (clk), .D (n_34), .Q (tick_start));
  DFFHQX1 \state_reg[2] (.CK (clk), .D (n_35), .Q (state[2]));
  NAND4XL g1927(.A (n_9), .B (n_5), .C (n_15), .D (n_25), .Y (n_39));
  NOR2X1 g1928(.A (reset), .B (n_30), .Y (n_38));
  NOR2X1 g1929(.A (reset), .B (n_32), .Y (n_37));
  AOI21X1 g1930(.A0 (n_16), .A1 (n_27), .B0 (reset), .Y (n_36));
  NOR2BX1 g1931(.AN (n_26), .B (reset), .Y (n_35));
  NOR2X1 g1932(.A (reset), .B (n_28), .Y (n_34));
  OAI211X1 g1933(.A0 (state[2]), .A1 (n_6), .B0 (n_13), .C0 (n_19), .Y
       (n_33));
  AOI2BB2X1 g1934(.A0N (n_0), .A1N (n_16), .B0 (n_20), .B1
       (data_out_to_buffer), .Y (n_32));
  AOI2BB2X1 g1935(.A0N (n_12), .A1N (n_16), .B0 (n_20), .B1 (parity),
       .Y (n_31));
  AOI22X1 g1936(.A0 (n_4), .A1 (n_18), .B0 (state[1]), .B1 (n_24), .Y
       (n_30));
  AOI222X1 g1937(.A0 (state[1]), .A1 (n_14), .B0 (state[0]), .B1
       (n_17), .C0 (state[2]), .C1 (n_4), .Y (n_29));
  NOR2BX1 g1938(.AN (n_21), .B (tick_start), .Y (n_28));
  OAI2BB1X1 g1939(.A0N (n_5), .A1N (n_11), .B0 (data_valid_to_buffer),
       .Y (n_27));
  AO21X1 g1940(.A0 (state[2]), .A1 (n_13), .B0 (n_22), .Y (n_26));
  NAND2X1 g1941(.A (state[0]), .B (n_10), .Y (n_25));
  NAND2X1 g1942(.A (state[0]), .B (n_18), .Y (n_24));
  OAI21X1 g1943(.A0 (n_7), .A1 (n_5), .B0 (n_15), .Y (n_23));
  NAND3BXL g1944(.AN (sampling_tick_middle), .B (state[2]), .C (n_6),
       .Y (n_19));
  AND3XL g1945(.A (state[1]), .B (state[0]), .C (n_8), .Y (n_22));
  NAND3BXL g1946(.AN (state[2]), .B (n_0), .C (n_6), .Y (n_21));
  OAI211X1 g1947(.A0 (sampling_tick_middle), .A1 (n_3), .B0 (n_2), .C0
       (n_1), .Y (n_20));
  INVX1 g1948(.A (n_17), .Y (n_18));
  INVX1 g1949(.A (n_15), .Y (n_14));
  NOR2BX1 g1950(.AN (n_7), .B (n_8), .Y (n_17));
  NAND2BX1 g1951(.AN (n_9), .B (n_8), .Y (n_16));
  NAND3X1 g1952(.A (sampling_tick_middle), .B (n_2), .C (state[2]), .Y
       (n_15));
  OAI21X1 g1953(.A0 (state[1]), .A1 (sampling_tick_middle), .B0
       (state[2]), .Y (n_11));
  OAI21X1 g1954(.A0 (sampling_tick_middle), .A1 (state[2]), .B0 (n_7),
       .Y (n_10));
  NAND3X1 g1955(.A (sampling_tick_end), .B (state[1]), .C (state[0]),
       .Y (n_13));
  XNOR2X1 g1956(.A (rx_data), .B (parity), .Y (n_12));
  NAND2X1 g1957(.A (state[1]), .B (n_2), .Y (n_9));
  AND2X1 g1958(.A (n_1), .B (sampling_tick_middle), .Y (n_8));
  INVX1 g1959(.A (n_5), .Y (n_4));
  NAND2X1 g1960(.A (sampling_tick_end), .B (state[2]), .Y (n_7));
  NOR2X1 g1961(.A (state[1]), .B (state[0]), .Y (n_6));
  NAND2X1 g1962(.A (state[0]), .B (n_3), .Y (n_5));
  INVX1 g1963(.A (state[1]), .Y (n_3));
  INVX1 g1964(.A (state[0]), .Y (n_2));
  INVX1 g1965(.A (state[2]), .Y (n_1));
  INVX1 g1966(.A (rx_data), .Y (n_0));
endmodule

module sampling_tick_generator_BAUD115200_CLOCK_IN_MHZ100(clk, reset,
     start, tick_16_8, tick_16_16);
  input clk, reset, start;
  output tick_16_8, tick_16_16;
  wire clk, reset, start;
  wire tick_16_8, tick_16_16;
  wire [10:0] counter;
  wire n_0, n_1, n_3, n_5, n_7, n_8, n_9, n_10;
  wire n_11, n_12, n_13, n_14, n_15, n_16, n_17, n_18;
  wire n_19, n_20, n_21, n_22, n_23, n_24, n_25, n_26;
  wire n_27, n_28, n_29, n_30, n_31, n_32, n_33, n_34;
  wire n_35, n_36, n_37, n_38, n_39, n_40, n_41, n_42;
  wire n_43, n_45, n_46, n_88, n_89, n_91, n_94, n_95;
  wire n_96;
  DFFQXL tick_16_16_reg(.CK (clk), .D (n_43), .Q (tick_16_16));
  NOR2BX1 g483(.AN (n_89), .B (reset), .Y (n_43));
  NOR2X1 g484(.A (n_88), .B (n_42), .Y (n_89));
  OAI211X1 g486(.A0 (counter[7]), .A1 (n_41), .B0 (counter[8]), .C0
       (counter[9]), .Y (n_42));
  NOR2X1 g487(.A (n_91), .B (n_40), .Y (n_41));
  OAI31X1 g488(.A0 (counter[4]), .A1 (counter[2]), .A2 (counter[3]),
       .B0 (counter[5]), .Y (n_40));
  NOR2X1 g489(.A (n_91), .B (n_46), .Y (n_45));
  NAND2X1 g490(.A (counter[4]), .B (counter[5]), .Y (n_46));
  INVX1 g492(.A (start), .Y (n_88));
  INVX1 g493(.A (counter[6]), .Y (n_91));
  DFFHQX1 \counter_reg[9] (.CK (clk), .D (n_39), .Q (counter[9]));
  NOR3X1 g1051(.A (reset), .B (n_3), .C (n_37), .Y (n_39));
  DFFHQX1 \counter_reg[8] (.CK (clk), .D (n_38), .Q (counter[8]));
  NOR3BX1 g1053(.AN (n_36), .B (reset), .C (n_3), .Y (n_38));
  XNOR2X1 g1054(.A (counter[9]), .B (n_35), .Y (n_37));
  ADDHX1 g1055(.A (counter[8]), .B (n_31), .CO (n_35), .S (n_36));
  DFFHQX1 \counter_reg[6] (.CK (clk), .D (n_34), .Q (counter[6]));
  DFFHQX1 \counter_reg[5] (.CK (clk), .D (n_33), .Q (counter[5]));
  NOR3BX1 g1058(.AN (n_30), .B (reset), .C (n_3), .Y (n_34));
  DFFHQX1 \counter_reg[7] (.CK (clk), .D (n_32), .Q (counter[7]));
  NOR2BX1 g1060(.AN (n_26), .B (reset), .Y (n_33));
  DFFHQX1 \counter_reg[4] (.CK (clk), .D (n_28), .Q (counter[4]));
  NOR2X1 g1062(.A (reset), .B (n_27), .Y (n_32));
  AND2X1 g1063(.A (n_29), .B (counter[7]), .Y (n_31));
  ADDHX1 g1064(.A (counter[6]), .B (n_17), .CO (n_29), .S (n_30));
  NOR2BX1 g1065(.AN (n_24), .B (reset), .Y (n_28));
  DFFHQX1 tick_16_8_reg(.CK (clk), .D (n_25), .Q (tick_16_8));
  AOI33XL g1067(.A0 (n_1), .A1 (n_45), .A2 (n_19), .B0 (n_18), .B1
       (counter[7]), .B2 (n_95), .Y (n_27));
  OAI32X1 g1068(.A0 (counter[5]), .A1 (n_0), .A2 (n_20), .B0 (n_23),
       .B1 (n_3), .Y (n_26));
  DFFHQX1 \counter_reg[3] (.CK (clk), .D (n_22), .Q (counter[3]));
  NOR2X1 g1070(.A (reset), .B (n_21), .Y (n_25));
  OAI32X1 g1071(.A0 (n_0), .A1 (n_16), .A2 (n_3), .B0 (counter[4]), .B1
       (n_20), .Y (n_24));
  OAI2BB1X1 g1072(.A0N (counter[4]), .A1N (n_16), .B0 (counter[5]), .Y
       (n_23));
  NOR3BX1 g1073(.AN (n_15), .B (reset), .C (n_3), .Y (n_22));
  AOI32X1 g1074(.A0 (counter[4]), .A1 (counter[8]), .A2 (n_14), .B0
       (tick_16_8), .B1 (n_89), .Y (n_21));
  INVX1 g1075(.A (n_20), .Y (n_19));
  NAND2X1 g1076(.A (n_16), .B (n_95), .Y (n_20));
  NAND2X1 g1077(.A (n_45), .B (n_16), .Y (n_18));
  NOR2BX1 g1078(.AN (n_16), .B (n_46), .Y (n_17));
  ADDHX1 g1079(.A (counter[3]), .B (n_11), .CO (n_16), .S (n_15));
  DFFHQX1 \counter_reg[2] (.CK (clk), .D (n_13), .Q (counter[2]));
  NOR4BBX1 g1081(.AN (counter[5]), .BN (n_10), .C (counter[0]), .D
       (n_1), .Y (n_14));
  NOR3BX1 g1082(.AN (n_12), .B (reset), .C (n_3), .Y (n_13));
  ADDHX1 g1083(.A (counter[2]), .B (n_7), .CO (n_11), .S (n_12));
  DFFHQX1 \counter_reg[1] (.CK (clk), .D (n_9), .Q (counter[1]));
  NOR4BX1 g1085(.AN (counter[1]), .B (n_88), .C (n_96), .D (n_94), .Y
       (n_10));
  NOR3BX1 g1086(.AN (n_8), .B (reset), .C (n_3), .Y (n_9));
  ADDHX1 g1087(.A (counter[0]), .B (counter[1]), .CO (n_7), .S (n_8));
  DFFHQX1 \counter_reg[0] (.CK (clk), .D (n_5), .Q (counter[0]));
  NOR3X1 g1090(.A (reset), .B (counter[0]), .C (n_3), .Y (n_5));
  INVX1 g1091(.A (n_95), .Y (n_3));
  INVX1 g1094(.A (counter[7]), .Y (n_1));
  INVX1 g1100(.A (counter[4]), .Y (n_0));
  OR2X1 g2(.A (counter[9]), .B (counter[2]), .Y (n_94));
  NOR2BX1 g1108(.AN (n_42), .B (n_88), .Y (n_95));
  NAND2BX1 g1109(.AN (counter[3]), .B (n_91), .Y (n_96));
endmodule

module
     rx_wrapper_NO_OF_WORS_IN_BUFFER1_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1_BAUD115200_CLOCK_IN_MHZ100(clk,
     reset, rx_data, data_parallel_out, data_parallel_rd_enable,
     rx_buffer_full, parity_error, stop_bit_error);
  input clk, reset, rx_data, data_parallel_rd_enable;
  output [31:0] data_parallel_out;
  output rx_buffer_full, parity_error, stop_bit_error;
  wire clk, reset, rx_data, data_parallel_rd_enable;
  wire [31:0] data_parallel_out;
  wire rx_buffer_full, parity_error, stop_bit_error;
  wire data_out_to_buffer, data_valid_to_buffer, sampling_tick_end,
       sampling_tick_middle, tick_start;
  rx_buffer_WORD_SIZE32_NO_OF_WORDS1 ins_rx_buffer(.clk (clk), .reset
       (reset), .data_serial_wr_en (data_valid_to_buffer),
       .data_serial_in (data_out_to_buffer), .data_parallel_rd_enable
       (data_parallel_rd_enable), .data_parallel_out
       (data_parallel_out), .buffer_full (rx_buffer_full));
  rx_fsm_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1
       ins_rx_fsm(.clk (clk), .reset (reset), .sampling_tick_middle
       (sampling_tick_middle), .sampling_tick_end (sampling_tick_end),
       .tick_start (tick_start), .rx_data (rx_data),
       .data_out_to_buffer (data_out_to_buffer), .data_valid_to_buffer
       (data_valid_to_buffer), .parity_error (parity_error),
       .stop_bit_error (stop_bit_error));
  sampling_tick_generator_BAUD115200_CLOCK_IN_MHZ100
       ins_sampling_tick_generator(.clk (clk), .reset (reset), .start
       (tick_start), .tick_16_8 (sampling_tick_middle), .tick_16_16
       (sampling_tick_end));
endmodule

module sampling_tick_generator_BAUD115200_CLOCK_IN_MHZ100_1(clk, reset,
     start, tick_16_8, tick_16_16);
  input clk, reset, start;
  output tick_16_8, tick_16_16;
  wire clk, reset, start;
  wire tick_16_8, tick_16_16;
  wire [10:0] counter;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38;
  DFFHQX1 \counter_reg[9] (.CK (clk), .D (n_38), .Q (counter[9]));
  DFFHQX1 \counter_reg[8] (.CK (clk), .D (n_37), .Q (counter[8]));
  NOR3X1 g1031(.A (reset), .B (n_12), .C (n_36), .Y (n_38));
  NOR3BX1 g1032(.AN (n_35), .B (reset), .C (n_12), .Y (n_37));
  NOR2X1 g1033(.A (counter[9]), .B (n_34), .Y (n_36));
  ADDHX1 g1034(.A (counter[8]), .B (n_31), .CO (n_34), .S (n_35));
  DFFHQX1 \counter_reg[7] (.CK (clk), .D (n_33), .Q (counter[7]));
  NOR3BX1 g1036(.AN (n_32), .B (reset), .C (n_12), .Y (n_33));
  DFFHQX1 \counter_reg[5] (.CK (clk), .D (n_30), .Q (counter[5]));
  ADDHX1 g1038(.A (counter[7]), .B (n_24), .CO (n_31), .S (n_32));
  DFFHQX1 \counter_reg[6] (.CK (clk), .D (n_28), .Q (counter[6]));
  NOR3X1 g1040(.A (reset), .B (n_26), .C (n_12), .Y (n_30));
  DFFHQX1 tick_16_8_reg(.CK (clk), .D (n_29), .Q (tick_16_8));
  DFFHQX1 \counter_reg[4] (.CK (clk), .D (n_27), .Q (counter[4]));
  NOR3BX1 g1043(.AN (start), .B (reset), .C (n_23), .Y (n_29));
  NOR3BX1 g1044(.AN (n_25), .B (reset), .C (n_12), .Y (n_28));
  NOR3BX1 g1045(.AN (n_22), .B (reset), .C (n_12), .Y (n_27));
  XNOR2X1 g1046(.A (counter[5]), .B (n_21), .Y (n_26));
  ADDHX1 g1047(.A (counter[6]), .B (n_18), .CO (n_24), .S (n_25));
  AOI32X1 g1048(.A0 (counter[8]), .A1 (counter[7]), .A2 (n_19), .B0
       (tick_16_8), .B1 (n_11), .Y (n_23));
  ADDHX1 g1049(.A (counter[4]), .B (n_17), .CO (n_21), .S (n_22));
  DFFHQX1 \counter_reg[3] (.CK (clk), .D (n_20), .Q (counter[3]));
  NOR3BX1 g1051(.AN (n_16), .B (reset), .C (n_12), .Y (n_20));
  DFFHQX1 \counter_reg[1] (.CK (clk), .D (n_14), .Q (counter[1]));
  DFFHQX1 \counter_reg[2] (.CK (clk), .D (n_13), .Q (counter[2]));
  NOR4X1 g1054(.A (counter[0]), .B (counter[6]), .C (n_4), .D (n_11),
       .Y (n_19));
  NOR2BX1 g1055(.AN (n_17), .B (n_2), .Y (n_18));
  DFFHQX1 \counter_reg[0] (.CK (clk), .D (n_15), .Q (counter[0]));
  ADDHX1 g1057(.A (counter[3]), .B (n_8), .CO (n_17), .S (n_16));
  NOR3X1 g1058(.A (reset), .B (counter[0]), .C (n_12), .Y (n_15));
  NOR3BX1 g1059(.AN (n_6), .B (reset), .C (n_12), .Y (n_14));
  NOR3BX1 g1060(.AN (n_9), .B (reset), .C (n_12), .Y (n_13));
  NAND2X1 g1061(.A (start), .B (n_10), .Y (n_12));
  INVX1 g1062(.A (n_10), .Y (n_11));
  OAI211X1 g1063(.A0 (counter[7]), .A1 (n_7), .B0 (counter[8]), .C0
       (counter[9]), .Y (n_10));
  ADDHX1 g1064(.A (counter[2]), .B (n_5), .CO (n_8), .S (n_9));
  AND2X1 g1065(.A (n_3), .B (counter[6]), .Y (n_7));
  ADDHX1 g1066(.A (counter[0]), .B (counter[1]), .CO (n_5), .S (n_6));
  NAND3BXL g1067(.AN (n_2), .B (counter[1]), .C (n_1), .Y (n_4));
  OAI21X1 g1068(.A0 (n_0), .A1 (n_1), .B0 (n_2), .Y (n_3));
  NAND2X1 g1069(.A (counter[4]), .B (counter[5]), .Y (n_2));
  NOR2X1 g1070(.A (counter[2]), .B (counter[3]), .Y (n_1));
  INVX1 g1071(.A (counter[5]), .Y (n_0));
endmodule

module tx_buffer_WORD_SIZE32_NO_OF_WORDS1(clk, reset, data_parallel_in,
     data_parallel_wr_enable, data_serial_rd_enable, data_serial_out,
     empty);
  input clk, reset, data_parallel_wr_enable, data_serial_rd_enable;
  input [31:0] data_parallel_in;
  output data_serial_out, empty;
  wire clk, reset, data_parallel_wr_enable, data_serial_rd_enable;
  wire [31:0] data_parallel_in;
  wire data_serial_out, empty;
  wire [6:0] buffer_empty_counter;
  wire [31:0] memory;
  wire n_1, n_3, n_5, n_6, n_7, n_8, n_9, n_10;
  wire n_11, n_12, n_13, n_14, n_15, n_16, n_17, n_18;
  wire n_19, n_20, n_21, n_22, n_23, n_24, n_25, n_26;
  wire n_27, n_28, n_29, n_30, n_31, n_32, n_33, n_34;
  wire n_35, n_36, n_37, n_38, n_39, n_40, n_41, n_42;
  wire n_43, n_44, n_45, n_46, n_47, n_48, n_49, n_50;
  wire n_51, n_52, n_54, n_55, n_56, n_57, n_58, n_59;
  wire n_60, n_61, n_62, n_63, n_64, n_65, n_66, n_67;
  wire n_68, n_69, n_70, n_71, n_72, n_73, n_74, n_75;
  wire n_76, n_77, n_78, n_79, n_80, n_81, n_82, n_83;
  wire n_84, n_85, n_86, n_87, n_88, n_89, n_90, n_91;
  wire n_92, n_93, n_94, n_95, n_96, n_97, n_99, n_100;
  wire n_101, n_195, n_196;
  NOR4X1 g756(.A (buffer_empty_counter[6]), .B
       (buffer_empty_counter[0]), .C (buffer_empty_counter[3]), .D
       (n_101), .Y (empty));
  OR4X1 g757(.A (buffer_empty_counter[5]), .B
       (buffer_empty_counter[1]), .C (buffer_empty_counter[2]), .D
       (buffer_empty_counter[4]), .Y (n_101));
  DFFHQX1 \buffer_empty_counter_reg[0] (.CK (clk), .D (n_83), .Q
       (buffer_empty_counter[0]));
  DFFHQX1 \buffer_empty_counter_reg[1] (.CK (clk), .D (n_86), .Q
       (buffer_empty_counter[1]));
  DFFHQX1 \buffer_empty_counter_reg[2] (.CK (clk), .D (n_92), .Q
       (buffer_empty_counter[2]));
  DFFHQX1 \buffer_empty_counter_reg[3] (.CK (clk), .D (n_95), .Q
       (buffer_empty_counter[3]));
  DFFHQX1 \buffer_empty_counter_reg[4] (.CK (clk), .D (n_97), .Q
       (buffer_empty_counter[4]));
  DFFHQX1 \buffer_empty_counter_reg[5] (.CK (clk), .D (n_99), .Q
       (buffer_empty_counter[5]));
  DFFHQX1 \buffer_empty_counter_reg[6] (.CK (clk), .D (n_100), .Q
       (buffer_empty_counter[6]));
  SDFFQX1 data_serial_out_reg(.CK (clk), .D (n_6), .SI (memory[0]), .SE
       (data_serial_rd_enable), .Q (data_serial_out));
  DFFHQX1 \memory_reg[0] (.CK (clk), .D (n_73), .Q (memory[0]));
  DFFHQX1 \memory_reg[1] (.CK (clk), .D (n_69), .Q (memory[1]));
  DFFHQX1 \memory_reg[2] (.CK (clk), .D (n_58), .Q (memory[2]));
  DFFHQX1 \memory_reg[3] (.CK (clk), .D (n_65), .Q (memory[3]));
  DFFHQX1 \memory_reg[4] (.CK (clk), .D (n_61), .Q (memory[4]));
  DFFHQX1 \memory_reg[5] (.CK (clk), .D (n_60), .Q (memory[5]));
  DFFHQX1 \memory_reg[6] (.CK (clk), .D (n_59), .Q (memory[6]));
  DFFHQX1 \memory_reg[7] (.CK (clk), .D (n_67), .Q (memory[7]));
  DFFHQX1 \memory_reg[8] (.CK (clk), .D (n_57), .Q (memory[8]));
  DFFHQX1 \memory_reg[9] (.CK (clk), .D (n_56), .Q (memory[9]));
  DFFHQX1 \memory_reg[10] (.CK (clk), .D (n_55), .Q (memory[10]));
  DFFHQX1 \memory_reg[11] (.CK (clk), .D (n_54), .Q (memory[11]));
  DFFHQX1 \memory_reg[12] (.CK (clk), .D (n_52), .Q (memory[12]));
  DFFHQX1 \memory_reg[13] (.CK (clk), .D (n_51), .Q (memory[13]));
  DFFHQX1 \memory_reg[14] (.CK (clk), .D (n_81), .Q (memory[14]));
  DFFHQX1 \memory_reg[15] (.CK (clk), .D (n_80), .Q (memory[15]));
  DFFHQX1 \memory_reg[16] (.CK (clk), .D (n_79), .Q (memory[16]));
  DFFHQX1 \memory_reg[17] (.CK (clk), .D (n_78), .Q (memory[17]));
  DFFHQX1 \memory_reg[18] (.CK (clk), .D (n_77), .Q (memory[18]));
  DFFHQX1 \memory_reg[19] (.CK (clk), .D (n_76), .Q (memory[19]));
  DFFHQX1 \memory_reg[20] (.CK (clk), .D (n_84), .Q (memory[20]));
  DFFHQX1 \memory_reg[21] (.CK (clk), .D (n_74), .Q (memory[21]));
  DFFHQX1 \memory_reg[22] (.CK (clk), .D (n_72), .Q (memory[22]));
  DFFHQX1 \memory_reg[23] (.CK (clk), .D (n_71), .Q (memory[23]));
  DFFHQX1 \memory_reg[24] (.CK (clk), .D (n_70), .Q (memory[24]));
  DFFHQX1 \memory_reg[25] (.CK (clk), .D (n_68), .Q (memory[25]));
  DFFHQX1 \memory_reg[26] (.CK (clk), .D (n_75), .Q (memory[26]));
  DFFHQX1 \memory_reg[27] (.CK (clk), .D (n_66), .Q (memory[27]));
  DFFHQX1 \memory_reg[28] (.CK (clk), .D (n_64), .Q (memory[28]));
  DFFHQX1 \memory_reg[29] (.CK (clk), .D (n_63), .Q (memory[29]));
  DFFHQX1 \memory_reg[30] (.CK (clk), .D (n_62), .Q (memory[30]));
  DFFHQX1 \memory_reg[31] (.CK (clk), .D (n_49), .Q (memory[31]));
  NOR2X1 g2282(.A (reset), .B (n_195), .Y (n_100));
  NAND2BX1 g2284(.AN (data_parallel_wr_enable), .B (n_96), .Y (n_99));
  NOR2X1 g2287(.A (reset), .B (n_93), .Y (n_97));
  AOI221X1 g2288(.A0 (data_serial_rd_enable), .A1 (n_90), .B0
       (buffer_empty_counter[5]), .B1 (n_89), .C0 (reset), .Y (n_96));
  NOR2X1 g2289(.A (reset), .B (n_91), .Y (n_95));
  OAI21X1 g2291(.A0 (n_90), .A1 (data_parallel_wr_enable), .B0 (n_196),
       .Y (n_94));
  AOI22X1 g2292(.A0 (buffer_empty_counter[4]), .A1 (n_88), .B0 (n_85),
       .B1 (n_5), .Y (n_93));
  NOR2X1 g2294(.A (reset), .B (n_87), .Y (n_92));
  AOI22X1 g2295(.A0 (buffer_empty_counter[3]), .A1 (n_82), .B0 (n_48),
       .B1 (n_5), .Y (n_91));
  NAND2X1 g2315(.A (data_serial_rd_enable), .B (n_85), .Y (n_89));
  OAI21X1 g2316(.A0 (n_48), .A1 (data_parallel_wr_enable), .B0 (n_196),
       .Y (n_88));
  AOI22X1 g2317(.A0 (buffer_empty_counter[2]), .A1 (n_46), .B0 (n_14),
       .B1 (n_5), .Y (n_87));
  NOR2X1 g2318(.A (reset), .B (n_50), .Y (n_86));
  NOR2BX1 g2332(.AN (n_85), .B (buffer_empty_counter[5]), .Y (n_90));
  OAI2BB1X1 g2334(.A0N (data_parallel_in[20]), .A1N (n_3), .B0 (n_38),
       .Y (n_84));
  NOR2X1 g2335(.A (reset), .B (n_45), .Y (n_83));
  OAI21X1 g2336(.A0 (n_14), .A1 (data_parallel_wr_enable), .B0 (n_196),
       .Y (n_82));
  OAI2BB1X1 g2337(.A0N (data_parallel_in[14]), .A1N (n_3), .B0 (n_44),
       .Y (n_81));
  OAI2BB1X1 g2338(.A0N (data_parallel_in[15]), .A1N (n_3), .B0 (n_43),
       .Y (n_80));
  OAI2BB1X1 g2339(.A0N (data_parallel_in[16]), .A1N (n_3), .B0 (n_42),
       .Y (n_79));
  OAI2BB1X1 g2340(.A0N (data_parallel_in[17]), .A1N (n_3), .B0 (n_41),
       .Y (n_78));
  OAI2BB1X1 g2341(.A0N (data_parallel_in[18]), .A1N (n_3), .B0 (n_47),
       .Y (n_77));
  OAI2BB1X1 g2342(.A0N (data_parallel_in[19]), .A1N (n_3), .B0 (n_39),
       .Y (n_76));
  OAI2BB1X1 g2343(.A0N (data_parallel_in[26]), .A1N (n_3), .B0 (n_23),
       .Y (n_75));
  OAI2BB1X1 g2344(.A0N (data_parallel_in[21]), .A1N (n_3), .B0 (n_37),
       .Y (n_74));
  OAI2BB1X1 g2345(.A0N (data_parallel_in[0]), .A1N (n_3), .B0 (n_31),
       .Y (n_73));
  OAI2BB1X1 g2346(.A0N (data_parallel_in[22]), .A1N (n_3), .B0 (n_36),
       .Y (n_72));
  OAI2BB1X1 g2347(.A0N (data_parallel_in[23]), .A1N (n_3), .B0 (n_35),
       .Y (n_71));
  OAI2BB1X1 g2348(.A0N (data_parallel_in[24]), .A1N (n_3), .B0 (n_34),
       .Y (n_70));
  OAI2BB1X1 g2349(.A0N (data_parallel_in[1]), .A1N (n_3), .B0 (n_33),
       .Y (n_69));
  OAI2BB1X1 g2350(.A0N (data_parallel_in[25]), .A1N (n_3), .B0 (n_40),
       .Y (n_68));
  NOR2BX1 g2351(.AN (n_48), .B (buffer_empty_counter[4]), .Y (n_85));
  OAI2BB1X1 g2352(.A0N (data_parallel_in[7]), .A1N (n_3), .B0 (n_21),
       .Y (n_67));
  OAI2BB1X1 g2353(.A0N (data_parallel_in[27]), .A1N (n_3), .B0 (n_30),
       .Y (n_66));
  OAI2BB1X1 g2354(.A0N (data_parallel_in[3]), .A1N (n_3), .B0 (n_25),
       .Y (n_65));
  OAI2BB1X1 g2355(.A0N (data_parallel_in[28]), .A1N (n_3), .B0 (n_29),
       .Y (n_64));
  OAI2BB1X1 g2356(.A0N (data_parallel_in[29]), .A1N (n_3), .B0 (n_27),
       .Y (n_63));
  OAI2BB1X1 g2357(.A0N (data_parallel_in[30]), .A1N (n_3), .B0 (n_26),
       .Y (n_62));
  OAI2BB1X1 g2358(.A0N (data_parallel_in[4]), .A1N (n_3), .B0 (n_24),
       .Y (n_61));
  OAI2BB1X1 g2359(.A0N (data_parallel_in[5]), .A1N (n_3), .B0 (n_32),
       .Y (n_60));
  OAI2BB1X1 g2360(.A0N (data_parallel_in[6]), .A1N (n_3), .B0 (n_22),
       .Y (n_59));
  OAI2BB1X1 g2361(.A0N (data_parallel_in[2]), .A1N (n_3), .B0 (n_28),
       .Y (n_58));
  OAI2BB1X1 g2362(.A0N (data_parallel_in[8]), .A1N (n_3), .B0 (n_20),
       .Y (n_57));
  OAI2BB1X1 g2363(.A0N (data_parallel_in[9]), .A1N (n_3), .B0 (n_19),
       .Y (n_56));
  OAI2BB1X1 g2364(.A0N (data_parallel_in[10]), .A1N (n_3), .B0 (n_18),
       .Y (n_55));
  OAI2BB1X1 g2365(.A0N (data_parallel_in[11]), .A1N (n_3), .B0 (n_17),
       .Y (n_54));
  OAI2BB1X1 g2366(.A0N (data_parallel_in[12]), .A1N (n_3), .B0 (n_16),
       .Y (n_52));
  OAI2BB1X1 g2367(.A0N (data_parallel_in[13]), .A1N (n_3), .B0 (n_15),
       .Y (n_51));
  AOI22X1 g2368(.A0 (buffer_empty_counter[1]), .A1 (n_12), .B0 (n_9),
       .B1 (n_5), .Y (n_50));
  AO22X1 g2369(.A0 (n_13), .A1 (memory[31]), .B0
       (data_parallel_in[31]), .B1 (n_3), .Y (n_49));
  AOI22X1 g2370(.A0 (n_11), .A1 (memory[18]), .B0 (memory[19]), .B1
       (data_serial_rd_enable), .Y (n_47));
  OAI21X1 g2371(.A0 (n_9), .A1 (data_parallel_wr_enable), .B0 (n_196),
       .Y (n_46));
  AOI22X1 g2372(.A0 (buffer_empty_counter[0]), .A1 (n_8), .B0 (n_7),
       .B1 (n_5), .Y (n_45));
  AOI22X1 g2373(.A0 (n_11), .A1 (memory[14]), .B0 (memory[15]), .B1
       (data_serial_rd_enable), .Y (n_44));
  AOI22X1 g2374(.A0 (n_11), .A1 (memory[15]), .B0 (memory[16]), .B1
       (data_serial_rd_enable), .Y (n_43));
  AOI22X1 g2375(.A0 (n_11), .A1 (memory[16]), .B0 (memory[17]), .B1
       (data_serial_rd_enable), .Y (n_42));
  AOI22X1 g2376(.A0 (n_11), .A1 (memory[17]), .B0 (memory[18]), .B1
       (data_serial_rd_enable), .Y (n_41));
  AOI22X1 g2377(.A0 (n_11), .A1 (memory[25]), .B0 (memory[26]), .B1
       (data_serial_rd_enable), .Y (n_40));
  AOI22X1 g2378(.A0 (n_11), .A1 (memory[19]), .B0 (memory[20]), .B1
       (data_serial_rd_enable), .Y (n_39));
  AOI22X1 g2379(.A0 (n_11), .A1 (memory[20]), .B0 (memory[21]), .B1
       (data_serial_rd_enable), .Y (n_38));
  AOI22X1 g2380(.A0 (n_11), .A1 (memory[21]), .B0 (memory[22]), .B1
       (data_serial_rd_enable), .Y (n_37));
  AOI22X1 g2381(.A0 (n_11), .A1 (memory[22]), .B0 (memory[23]), .B1
       (data_serial_rd_enable), .Y (n_36));
  AOI22X1 g2382(.A0 (n_11), .A1 (memory[23]), .B0 (memory[24]), .B1
       (data_serial_rd_enable), .Y (n_35));
  AOI22X1 g2383(.A0 (n_11), .A1 (memory[24]), .B0 (memory[25]), .B1
       (data_serial_rd_enable), .Y (n_34));
  AOI22X1 g2384(.A0 (n_11), .A1 (memory[1]), .B0 (memory[2]), .B1
       (data_serial_rd_enable), .Y (n_33));
  NOR2BX1 g2386(.AN (n_14), .B (buffer_empty_counter[3]), .Y (n_48));
  AOI22X1 g2387(.A0 (n_11), .A1 (memory[5]), .B0 (memory[6]), .B1
       (data_serial_rd_enable), .Y (n_32));
  AOI22X1 g2388(.A0 (n_11), .A1 (memory[0]), .B0 (memory[1]), .B1
       (data_serial_rd_enable), .Y (n_31));
  AOI22X1 g2389(.A0 (n_11), .A1 (memory[27]), .B0 (memory[28]), .B1
       (data_serial_rd_enable), .Y (n_30));
  AOI22X1 g2390(.A0 (n_11), .A1 (memory[28]), .B0 (memory[29]), .B1
       (data_serial_rd_enable), .Y (n_29));
  AOI22X1 g2391(.A0 (n_11), .A1 (memory[2]), .B0 (memory[3]), .B1
       (data_serial_rd_enable), .Y (n_28));
  AOI22X1 g2392(.A0 (n_11), .A1 (memory[29]), .B0 (memory[30]), .B1
       (data_serial_rd_enable), .Y (n_27));
  AOI22X1 g2393(.A0 (n_11), .A1 (memory[30]), .B0 (memory[31]), .B1
       (data_serial_rd_enable), .Y (n_26));
  AOI22X1 g2394(.A0 (n_11), .A1 (memory[3]), .B0 (memory[4]), .B1
       (data_serial_rd_enable), .Y (n_25));
  AOI22X1 g2395(.A0 (n_11), .A1 (memory[4]), .B0 (memory[5]), .B1
       (data_serial_rd_enable), .Y (n_24));
  AOI22X1 g2396(.A0 (n_11), .A1 (memory[26]), .B0 (memory[27]), .B1
       (data_serial_rd_enable), .Y (n_23));
  AOI22X1 g2397(.A0 (n_11), .A1 (memory[6]), .B0 (memory[7]), .B1
       (data_serial_rd_enable), .Y (n_22));
  AOI22X1 g2398(.A0 (n_11), .A1 (memory[7]), .B0 (memory[8]), .B1
       (data_serial_rd_enable), .Y (n_21));
  AOI22X1 g2399(.A0 (n_11), .A1 (memory[8]), .B0 (memory[9]), .B1
       (data_serial_rd_enable), .Y (n_20));
  AOI22X1 g2400(.A0 (n_11), .A1 (memory[9]), .B0 (memory[10]), .B1
       (data_serial_rd_enable), .Y (n_19));
  AOI22X1 g2401(.A0 (n_11), .A1 (memory[10]), .B0 (memory[11]), .B1
       (data_serial_rd_enable), .Y (n_18));
  AOI22X1 g2402(.A0 (n_11), .A1 (memory[11]), .B0 (memory[12]), .B1
       (data_serial_rd_enable), .Y (n_17));
  AOI22X1 g2403(.A0 (n_11), .A1 (memory[12]), .B0 (memory[13]), .B1
       (data_serial_rd_enable), .Y (n_16));
  AOI22X1 g2404(.A0 (n_11), .A1 (memory[13]), .B0 (memory[14]), .B1
       (data_serial_rd_enable), .Y (n_15));
  NOR2BX1 g2405(.AN (n_9), .B (buffer_empty_counter[2]), .Y (n_14));
  OAI21X1 g2406(.A0 (reset), .A1 (n_1), .B0 (n_10), .Y (n_13));
  OAI21X1 g2407(.A0 (n_7), .A1 (data_parallel_wr_enable), .B0 (n_196),
       .Y (n_12));
  INVX1 g2408(.A (n_11), .Y (n_10));
  NOR2X4 g2409(.A (reset), .B (n_196), .Y (n_11));
  NOR2BX1 g2411(.AN (n_7), .B (buffer_empty_counter[1]), .Y (n_9));
  NOR2BX1 g2412(.AN (data_serial_out), .B (reset), .Y (n_6));
  NOR2X1 g2413(.A (buffer_empty_counter[0]), .B (empty), .Y (n_7));
  NOR2X1 g2414(.A (n_1), .B (data_parallel_wr_enable), .Y (n_5));
  AND2X1 g2416(.A (data_parallel_wr_enable), .B (n_1), .Y (n_3));
  INVX1 g2422(.A (data_serial_rd_enable), .Y (n_1));
  INVXL g2427(.A (n_196), .Y (n_8));
  NAND2X1 g2(.A (buffer_empty_counter[6]), .B (n_94), .Y (n_195));
  NAND2BX1 g2428(.AN (data_parallel_wr_enable), .B (n_1), .Y (n_196));
endmodule

module
     tx_fsm_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1(clk,
     reset, empty, sampling_tick_middle, sampling_tick_end, tick_start,
     data_parallel_wr_enable, tx_busy, tx_data, buffer_rd_enable,
     buffer_data);
  input clk, reset, empty, sampling_tick_middle, sampling_tick_end,
       data_parallel_wr_enable, buffer_data;
  output tick_start, tx_busy, tx_data, buffer_rd_enable;
  wire clk, reset, empty, sampling_tick_middle, sampling_tick_end,
       data_parallel_wr_enable, buffer_data;
  wire tick_start, tx_busy, tx_data, buffer_rd_enable;
  wire [3:0] state;
  wire delay_data_parallel_wr_enable, n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  wire n_7, n_8, n_9, n_10, n_11, n_12, n_13, n_14;
  wire n_15, n_16, n_17, n_18, n_19, n_20, n_21, n_22;
  wire n_23, n_24, n_25, n_26, n_27, n_28, n_29, n_30;
  wire n_31, n_32, n_33, n_34, n_35, n_36, n_37, n_38;
  wire n_39, n_40, n_41, n_42, n_43, n_44, n_45, n_46;
  wire n_47, n_48, n_49, n_50, n_51, n_52, n_53, n_54;
  wire n_55, n_56, parity, tem_buffer_data;
  DFFHQX1 parity_reg(.CK (clk), .D (n_56), .Q (parity));
  DFFHQX1 tx_data_reg(.CK (clk), .D (n_55), .Q (tx_data));
  DFFHQX1 \state_reg[0] (.CK (clk), .D (n_53), .Q (state[0]));
  NOR2X1 g1440(.A (reset), .B (n_52), .Y (n_56));
  DFFHQX1 tem_buffer_data_reg(.CK (clk), .D (n_54), .Q
       (tem_buffer_data));
  DFFHQX1 tick_start_reg(.CK (clk), .D (n_50), .Q (tick_start));
  DFFHQX1 \state_reg[2] (.CK (clk), .D (n_51), .Q (state[2]));
  DFFHQX1 \state_reg[1] (.CK (clk), .D (n_49), .Q (state[1]));
  DFFHQX1 \state_reg[3] (.CK (clk), .D (n_48), .Q (state[3]));
  NAND4XL g1446(.A (n_38), .B (n_16), .C (n_35), .D (n_37), .Y (n_55));
  AOI21X1 g1447(.A0 (n_42), .A1 (n_45), .B0 (reset), .Y (n_54));
  NOR2X1 g1448(.A (reset), .B (n_47), .Y (n_53));
  MXI2XL g1449(.A (n_41), .B (n_44), .S0 (parity), .Y (n_52));
  NOR2BX1 g1450(.AN (n_43), .B (reset), .Y (n_51));
  AOI31X1 g1451(.A0 (n_23), .A1 (n_25), .A2 (n_37), .B0 (reset), .Y
       (n_50));
  DFFQX2 buffer_rd_enable_reg(.CK (clk), .D (n_46), .Q
       (buffer_rd_enable));
  AOI2BB1X1 g1453(.A0N (n_12), .A1N (n_36), .B0 (reset), .Y (n_49));
  AOI21X1 g1454(.A0 (n_13), .A1 (n_33), .B0 (reset), .Y (n_48));
  AOI222X1 g1455(.A0 (n_6), .A1 (n_30), .B0 (state[0]), .B1 (n_29), .C0
       (n_14), .C1 (n_11), .Y (n_47));
  AOI21X1 g1456(.A0 (n_20), .A1 (n_31), .B0 (reset), .Y (n_46));
  DFFHQX8 tx_busy_reg(.CK (clk), .D (n_39), .Q (tx_busy));
  NAND2BX1 g1458(.AN (n_40), .B (tem_buffer_data), .Y (n_45));
  OAI21X1 g1459(.A0 (buffer_data), .A1 (n_2), .B0 (n_40), .Y (n_44));
  OAI211X1 g1460(.A0 (state[0]), .A1 (n_7), .B0 (n_15), .C0 (n_34), .Y
       (n_43));
  INVX1 g1461(.A (n_41), .Y (n_42));
  AOI21X1 g1462(.A0 (n_22), .A1 (n_25), .B0 (reset), .Y (n_39));
  AOI21X1 g1463(.A0 (n_11), .A1 (n_19), .B0 (reset), .Y (n_38));
  NOR2BX1 g1464(.AN (buffer_data), .B (n_32), .Y (n_41));
  AOI211XL g1465(.A0 (state[0]), .A1 (n_4), .B0 (state[2]), .C0 (n_18),
       .Y (n_40));
  OAI222X1 g1466(.A0 (sampling_tick_middle), .A1 (n_7), .B0 (n_6), .B1
       (n_17), .C0 (state[0]), .C1 (n_2), .Y (n_36));
  AOI21X1 g1467(.A0 (tx_data), .A1 (n_17), .B0 (n_28), .Y (n_35));
  OA21X1 g1468(.A0 (state[1]), .A1 (n_10), .B0 (n_32), .Y (n_34));
  AOI32X1 g1469(.A0 (state[1]), .A1 (sampling_tick_middle), .A2 (n_11),
       .B0 (state[3]), .B1 (n_26), .Y (n_33));
  NAND3X1 g1470(.A (state[3]), .B (n_27), .C (n_8), .Y (n_37));
  OR2X1 g1471(.A (n_24), .B (n_17), .Y (n_31));
  NAND2X1 g1472(.A (n_5), .B (n_27), .Y (n_32));
  NAND2BX1 g1473(.AN (n_5), .B (n_21), .Y (n_30));
  OAI221X1 g1474(.A0 (sampling_tick_middle), .A1 (n_3), .B0 (n_1), .B1
       (empty), .C0 (n_13), .Y (n_29));
  AOI211XL g1475(.A0 (n_9), .A1 (n_7), .B0 (state[0]), .C0 (n_14), .Y
       (n_28));
  INVX1 g1476(.A (n_27), .Y (n_26));
  ADDHX1 g1477(.A (state[0]), .B (n_0), .CO (n_27), .S (n_24));
  NAND2X1 g1478(.A (tick_start), .B (n_16), .Y (n_23));
  NAND2X1 g1479(.A (tx_busy), .B (n_16), .Y (n_22));
  NAND2BX1 g1480(.AN (n_16), .B (delay_data_parallel_wr_enable), .Y
       (n_25));
  AOI32X1 g1481(.A0 (state[3]), .A1 (sampling_tick_middle), .A2 (n_2),
       .B0 (delay_data_parallel_wr_enable), .B1 (n_1), .Y (n_21));
  OAI2BB1X1 g1482(.A0N (n_0), .A1N (n_5), .B0 (buffer_rd_enable), .Y
       (n_20));
  NOR2X1 g1483(.A (parity), .B (n_17), .Y (n_19));
  OAI22X1 g1484(.A0 (state[0]), .A1 (n_4), .B0 (n_1), .B1 (n_8), .Y
       (n_18));
  NAND2X1 g1485(.A (sampling_tick_middle), .B (n_4), .Y (n_17));
  NAND2X1 g1486(.A (state[2]), .B (n_14), .Y (n_15));
  NAND2X1 g1487(.A (n_6), .B (n_4), .Y (n_16));
  INVX1 g1488(.A (n_13), .Y (n_12));
  INVX1 g1489(.A (n_11), .Y (n_10));
  NAND2X1 g1490(.A (tem_buffer_data), .B (state[2]), .Y (n_9));
  DFFQXL delay_data_parallel_wr_enable_reg(.CK (clk), .D
       (data_parallel_wr_enable), .Q (delay_data_parallel_wr_enable));
  NAND2X1 g1492(.A (sampling_tick_middle), .B (n_1), .Y (n_14));
  NAND2X1 g1493(.A (state[3]), .B (state[1]), .Y (n_13));
  AND2X1 g1494(.A (state[2]), .B (state[0]), .Y (n_11));
  INVX1 g1495(.A (n_4), .Y (n_3));
  NOR2X1 g1496(.A (state[1]), .B (empty), .Y (n_8));
  NAND2X1 g1497(.A (state[2]), .B (state[1]), .Y (n_7));
  NOR2X1 g1498(.A (state[0]), .B (state[2]), .Y (n_6));
  NOR2X1 g1499(.A (state[3]), .B (n_2), .Y (n_5));
  NOR2X1 g1500(.A (state[3]), .B (state[1]), .Y (n_4));
  INVX1 g1501(.A (state[1]), .Y (n_2));
  INVX1 g1502(.A (state[3]), .Y (n_1));
  INVX1 g1503(.A (state[2]), .Y (n_0));
endmodule

module
     tx_wrapper_NO_OF_WORDS_IN_BUFFER1_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1_BAUD115200_CLOCK_IN_MHZ100(clk,
     reset, data_parallel_in, data_parallel_wr_enable, tx_busy,
     tx_data);
  input clk, reset, data_parallel_wr_enable;
  input [31:0] data_parallel_in;
  output tx_busy, tx_data;
  wire clk, reset, data_parallel_wr_enable;
  wire [31:0] data_parallel_in;
  wire tx_busy, tx_data;
  wire UNCONNECTED_HIER_Z, data_serial_out, data_serial_rd_enable,
       empty, sampling_tick_end, sampling_tick_middle, tick_start;
  sampling_tick_generator_BAUD115200_CLOCK_IN_MHZ100_1
       ins_sampling_tick_generator(.clk (clk), .reset (reset), .start
       (tick_start), .tick_16_8 (sampling_tick_middle), .tick_16_16
       (sampling_tick_end));
  tx_buffer_WORD_SIZE32_NO_OF_WORDS1 ins_tx_buffer(.clk (clk), .reset
       (reset), .data_parallel_in (data_parallel_in),
       .data_parallel_wr_enable (data_parallel_wr_enable),
       .data_serial_rd_enable (data_serial_rd_enable), .data_serial_out
       (data_serial_out), .empty (empty));
  tx_fsm_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1
       ins_tx_fsm(.clk (clk), .reset (reset), .empty (empty),
       .sampling_tick_middle (sampling_tick_middle), .sampling_tick_end
       (UNCONNECTED_HIER_Z), .tick_start (tick_start),
       .data_parallel_wr_enable (data_parallel_wr_enable), .tx_busy
       (tx_busy), .tx_data (tx_data), .buffer_rd_enable
       (data_serial_rd_enable), .buffer_data (data_serial_out));
endmodule

module
     uart_transceiver_CLOCK_IN_MHZ100_TX_WORD_LENGTH32_TX_NO_OF_WORDS1_RX_WORD_LENGTH32_RX_NO_OF_WORDS1(clk,
     reset, uart_hw_rx_pin, uart_hw_tx_pin, tx_parallel_data_in,
     tx_data_wr_enable_in, tx_busy_out, rx_full, rx_parallel_data_out,
     rx_data_rd_enable_in, rx_parity_error, rx_stop_bit_error);
  input clk, reset, uart_hw_rx_pin, tx_data_wr_enable_in,
       rx_data_rd_enable_in;
  input [31:0] tx_parallel_data_in;
  output uart_hw_tx_pin, tx_busy_out, rx_full, rx_parity_error,
       rx_stop_bit_error;
  output [31:0] rx_parallel_data_out;
  wire clk, reset, uart_hw_rx_pin, tx_data_wr_enable_in,
       rx_data_rd_enable_in;
  wire [31:0] tx_parallel_data_in;
  wire uart_hw_tx_pin, tx_busy_out, rx_full, rx_parity_error,
       rx_stop_bit_error;
  wire [31:0] rx_parallel_data_out;
  rx_wrapper_NO_OF_WORS_IN_BUFFER1_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1_BAUD115200_CLOCK_IN_MHZ100
       ins_rx_wrapper(.clk (clk), .reset (reset), .rx_data
       (uart_hw_rx_pin), .data_parallel_out (rx_parallel_data_out),
       .data_parallel_rd_enable (rx_data_rd_enable_in), .rx_buffer_full
       (rx_full), .parity_error (rx_parity_error), .stop_bit_error
       (rx_stop_bit_error));
  tx_wrapper_NO_OF_WORDS_IN_BUFFER1_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1_BAUD115200_CLOCK_IN_MHZ100
       ins_tx_wrapper(.clk (clk), .reset (reset), .data_parallel_in
       (tx_parallel_data_in), .data_parallel_wr_enable
       (tx_data_wr_enable_in), .tx_busy (tx_busy_out), .tx_data
       (uart_hw_tx_pin));
endmodule

module rx_buffer_WORD_SIZE32_NO_OF_WORDS1_1(clk, reset,
     data_serial_wr_en, data_serial_in, data_parallel_rd_enable,
     data_parallel_out, buffer_full);
  input clk, reset, data_serial_wr_en, data_serial_in,
       data_parallel_rd_enable;
  output [31:0] data_parallel_out;
  output buffer_full;
  wire clk, reset, data_serial_wr_en, data_serial_in,
       data_parallel_rd_enable;
  wire [31:0] data_parallel_out;
  wire buffer_full;
  wire [6:0] buffer_full_counter;
  wire [31:0] memory;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_245;
  INVXL g392(.A (buffer_full_counter[4]), .Y (n_4));
  AND3X6 g416(.A (buffer_full_counter[5]), .B (n_4), .C (n_93), .Y
       (buffer_full));
  NOR4X1 g417(.A (buffer_full_counter[1]), .B (buffer_full_counter[0]),
       .C (buffer_full_counter[2]), .D (buffer_full_counter[3]), .Y
       (n_93));
  DFFHQX1 \buffer_full_counter_reg[4] (.CK (clk), .D (n_92), .Q
       (buffer_full_counter[4]));
  DFFHQX1 \buffer_full_counter_reg[3] (.CK (clk), .D (n_91), .Q
       (buffer_full_counter[3]));
  NOR2X1 g1150(.A (reset), .B (n_90), .Y (n_92));
  DFFHQX1 \buffer_full_counter_reg[5] (.CK (clk), .D (n_88), .Q
       (buffer_full_counter[5]));
  DFFHQX1 \buffer_full_counter_reg[2] (.CK (clk), .D (n_89), .Q
       (buffer_full_counter[2]));
  NOR2X1 g1153(.A (reset), .B (n_87), .Y (n_91));
  AOI32X1 g1154(.A0 (buffer_full_counter[3]), .A1 (n_4), .A2 (n_59),
       .B0 (buffer_full_counter[4]), .B1 (n_85), .Y (n_90));
  NOR2X1 g1155(.A (reset), .B (n_83), .Y (n_89));
  DFFHQX1 \buffer_full_counter_reg[1] (.CK (clk), .D (n_86), .Q
       (buffer_full_counter[1]));
  NOR2X1 g1157(.A (reset), .B (n_84), .Y (n_88));
  MXI2XL g1158(.A (n_59), .B (n_81), .S0 (buffer_full_counter[3]), .Y
       (n_87));
  NOR2X1 g1159(.A (reset), .B (n_80), .Y (n_86));
  DFFHQX1 \buffer_full_counter_reg[0] (.CK (clk), .D (n_82), .Q
       (buffer_full_counter[0]));
  AO21X1 g1161(.A0 (n_2), .A1 (n_6), .B0 (n_81), .Y (n_85));
  AOI32X1 g1162(.A0 (buffer_full_counter[3]), .A1
       (buffer_full_counter[4]), .A2 (n_59), .B0
       (buffer_full_counter[5]), .B1 (n_1), .Y (n_84));
  MXI2XL g1163(.A (n_42), .B (n_79), .S0 (buffer_full_counter[2]), .Y
       (n_83));
  NOR2X1 g1164(.A (reset), .B (n_78), .Y (n_82));
  AOI32X1 g1165(.A0 (buffer_full_counter[0]), .A1 (n_3), .A2 (n_6), .B0
       (buffer_full_counter[1]), .B1 (n_60), .Y (n_80));
  AO21X1 g1166(.A0 (n_0), .A1 (n_6), .B0 (n_79), .Y (n_81));
  DFFHQX8 \data_parallel_out_reg[25] (.CK (clk), .D (n_62), .Q
       (data_parallel_out[25]));
  DFFHQX8 \data_parallel_out_reg[10] (.CK (clk), .D (n_76), .Q
       (data_parallel_out[10]));
  DFFHQX8 \data_parallel_out_reg[11] (.CK (clk), .D (n_77), .Q
       (data_parallel_out[11]));
  DFFHQX8 \data_parallel_out_reg[12] (.CK (clk), .D (n_75), .Q
       (data_parallel_out[12]));
  DFFHQX8 \data_parallel_out_reg[13] (.CK (clk), .D (n_74), .Q
       (data_parallel_out[13]));
  DFFHQX8 \data_parallel_out_reg[14] (.CK (clk), .D (n_73), .Q
       (data_parallel_out[14]));
  DFFHQX8 \data_parallel_out_reg[15] (.CK (clk), .D (n_72), .Q
       (data_parallel_out[15]));
  DFFHQX8 \data_parallel_out_reg[16] (.CK (clk), .D (n_71), .Q
       (data_parallel_out[16]));
  DFFHQX8 \data_parallel_out_reg[17] (.CK (clk), .D (n_70), .Q
       (data_parallel_out[17]));
  DFFHQX8 \data_parallel_out_reg[18] (.CK (clk), .D (n_69), .Q
       (data_parallel_out[18]));
  DFFHQX8 \data_parallel_out_reg[19] (.CK (clk), .D (n_68), .Q
       (data_parallel_out[19]));
  DFFHQX8 \data_parallel_out_reg[20] (.CK (clk), .D (n_67), .Q
       (data_parallel_out[20]));
  DFFHQX8 \data_parallel_out_reg[21] (.CK (clk), .D (n_66), .Q
       (data_parallel_out[21]));
  DFFHQX8 \data_parallel_out_reg[22] (.CK (clk), .D (n_65), .Q
       (data_parallel_out[22]));
  DFFHQX8 \data_parallel_out_reg[23] (.CK (clk), .D (n_64), .Q
       (data_parallel_out[23]));
  DFFHQX8 \data_parallel_out_reg[24] (.CK (clk), .D (n_63), .Q
       (data_parallel_out[24]));
  DFFHQX8 \data_parallel_out_reg[9] (.CK (clk), .D (n_49), .Q
       (data_parallel_out[9]));
  DFFHQX8 \data_parallel_out_reg[26] (.CK (clk), .D (n_61), .Q
       (data_parallel_out[26]));
  DFFHQX8 \data_parallel_out_reg[27] (.CK (clk), .D (n_57), .Q
       (data_parallel_out[27]));
  DFFHQX8 \data_parallel_out_reg[28] (.CK (clk), .D (n_56), .Q
       (data_parallel_out[28]));
  DFFHQX8 \data_parallel_out_reg[29] (.CK (clk), .D (n_55), .Q
       (data_parallel_out[29]));
  DFFHQX8 \data_parallel_out_reg[30] (.CK (clk), .D (n_54), .Q
       (data_parallel_out[30]));
  DFFHQX8 \data_parallel_out_reg[31] (.CK (clk), .D (n_53), .Q
       (data_parallel_out[31]));
  DFFHQX1 \memory_reg[0] (.CK (clk), .D (n_52), .Q (memory[0]));
  DFFHQX8 \data_parallel_out_reg[0] (.CK (clk), .D (n_51), .Q
       (data_parallel_out[0]));
  DFFHQX8 \data_parallel_out_reg[1] (.CK (clk), .D (n_50), .Q
       (data_parallel_out[1]));
  DFFHQX8 \data_parallel_out_reg[2] (.CK (clk), .D (n_58), .Q
       (data_parallel_out[2]));
  DFFHQX8 \data_parallel_out_reg[3] (.CK (clk), .D (n_48), .Q
       (data_parallel_out[3]));
  DFFHQX8 \data_parallel_out_reg[4] (.CK (clk), .D (n_47), .Q
       (data_parallel_out[4]));
  DFFHQX8 \data_parallel_out_reg[5] (.CK (clk), .D (n_45), .Q
       (data_parallel_out[5]));
  DFFHQX8 \data_parallel_out_reg[6] (.CK (clk), .D (n_46), .Q
       (data_parallel_out[6]));
  DFFHQX8 \data_parallel_out_reg[7] (.CK (clk), .D (n_44), .Q
       (data_parallel_out[7]));
  DFFHQX8 \data_parallel_out_reg[8] (.CK (clk), .D (n_43), .Q
       (data_parallel_out[8]));
  AOI31X1 g1200(.A0 (buffer_full_counter[0]), .A1 (n_7), .A2 (n_1), .B0
       (n_41), .Y (n_78));
  AO21X1 g1201(.A0 (n_3), .A1 (n_6), .B0 (n_60), .Y (n_79));
  SDFFQX1 \memory_reg[31] (.CK (clk), .D (data_serial_in), .SI
       (memory[31]), .SE (n_5), .Q (memory[31]));
  SDFFQX1 \memory_reg[1] (.CK (clk), .D (memory[2]), .SI (memory[1]),
       .SE (n_5), .Q (memory[1]));
  SDFFQX1 \memory_reg[2] (.CK (clk), .D (memory[3]), .SI (memory[2]),
       .SE (n_5), .Q (memory[2]));
  SDFFQX1 \memory_reg[3] (.CK (clk), .D (memory[4]), .SI (memory[3]),
       .SE (n_5), .Q (memory[3]));
  SDFFQX1 \memory_reg[4] (.CK (clk), .D (memory[5]), .SI (memory[4]),
       .SE (n_5), .Q (memory[4]));
  SDFFQX1 \memory_reg[5] (.CK (clk), .D (memory[6]), .SI (memory[5]),
       .SE (n_5), .Q (memory[5]));
  SDFFQX1 \memory_reg[6] (.CK (clk), .D (memory[7]), .SI (memory[6]),
       .SE (n_5), .Q (memory[6]));
  SDFFQX1 \memory_reg[7] (.CK (clk), .D (memory[8]), .SI (memory[7]),
       .SE (n_5), .Q (memory[7]));
  SDFFQX1 \memory_reg[8] (.CK (clk), .D (memory[9]), .SI (memory[8]),
       .SE (n_5), .Q (memory[8]));
  SDFFQX1 \memory_reg[9] (.CK (clk), .D (memory[10]), .SI (memory[9]),
       .SE (n_5), .Q (memory[9]));
  SDFFQX1 \memory_reg[10] (.CK (clk), .D (memory[11]), .SI
       (memory[10]), .SE (n_5), .Q (memory[10]));
  SDFFQX1 \memory_reg[11] (.CK (clk), .D (memory[12]), .SI
       (memory[11]), .SE (n_5), .Q (memory[11]));
  SDFFQX1 \memory_reg[12] (.CK (clk), .D (memory[13]), .SI
       (memory[12]), .SE (n_5), .Q (memory[12]));
  SDFFQX1 \memory_reg[13] (.CK (clk), .D (memory[14]), .SI
       (memory[13]), .SE (n_5), .Q (memory[13]));
  SDFFQX1 \memory_reg[29] (.CK (clk), .D (memory[30]), .SI
       (memory[29]), .SE (n_5), .Q (memory[29]));
  SDFFQX1 \memory_reg[15] (.CK (clk), .D (memory[16]), .SI
       (memory[15]), .SE (n_5), .Q (memory[15]));
  SDFFQX1 \memory_reg[16] (.CK (clk), .D (memory[17]), .SI
       (memory[16]), .SE (n_5), .Q (memory[16]));
  SDFFQX1 \memory_reg[17] (.CK (clk), .D (memory[18]), .SI
       (memory[17]), .SE (n_5), .Q (memory[17]));
  SDFFQX1 \memory_reg[18] (.CK (clk), .D (memory[19]), .SI
       (memory[18]), .SE (n_5), .Q (memory[18]));
  SDFFQX1 \memory_reg[19] (.CK (clk), .D (memory[20]), .SI
       (memory[19]), .SE (n_5), .Q (memory[19]));
  SDFFQX1 \memory_reg[20] (.CK (clk), .D (memory[21]), .SI
       (memory[20]), .SE (n_5), .Q (memory[20]));
  SDFFQX1 \memory_reg[21] (.CK (clk), .D (memory[22]), .SI
       (memory[21]), .SE (n_5), .Q (memory[21]));
  SDFFQX1 \memory_reg[22] (.CK (clk), .D (memory[23]), .SI
       (memory[22]), .SE (n_5), .Q (memory[22]));
  SDFFQX1 \memory_reg[23] (.CK (clk), .D (memory[24]), .SI
       (memory[23]), .SE (n_5), .Q (memory[23]));
  SDFFQX1 \memory_reg[24] (.CK (clk), .D (memory[25]), .SI
       (memory[24]), .SE (n_5), .Q (memory[24]));
  SDFFQX1 \memory_reg[25] (.CK (clk), .D (memory[26]), .SI
       (memory[25]), .SE (n_5), .Q (memory[25]));
  SDFFQX1 \memory_reg[26] (.CK (clk), .D (memory[27]), .SI
       (memory[26]), .SE (n_5), .Q (memory[26]));
  SDFFQX1 \memory_reg[27] (.CK (clk), .D (memory[28]), .SI
       (memory[27]), .SE (n_5), .Q (memory[27]));
  SDFFQX1 \memory_reg[28] (.CK (clk), .D (memory[29]), .SI
       (memory[28]), .SE (n_5), .Q (memory[28]));
  SDFFQX1 \memory_reg[14] (.CK (clk), .D (memory[15]), .SI
       (memory[14]), .SE (n_5), .Q (memory[14]));
  SDFFQX1 \memory_reg[30] (.CK (clk), .D (memory[31]), .SI
       (memory[30]), .SE (n_5), .Q (memory[30]));
  NOR2X1 g1233(.A (reset), .B (n_33), .Y (n_77));
  NOR2X1 g1234(.A (reset), .B (n_19), .Y (n_76));
  NOR2X1 g1235(.A (reset), .B (n_39), .Y (n_75));
  NOR2X1 g1236(.A (reset), .B (n_38), .Y (n_74));
  NOR2X1 g1237(.A (reset), .B (n_37), .Y (n_73));
  NOR2X1 g1238(.A (reset), .B (n_36), .Y (n_72));
  NOR2X1 g1239(.A (reset), .B (n_35), .Y (n_71));
  NOR2X1 g1240(.A (reset), .B (n_34), .Y (n_70));
  NOR2X1 g1241(.A (reset), .B (n_40), .Y (n_69));
  NOR2X1 g1242(.A (reset), .B (n_32), .Y (n_68));
  NOR2X1 g1243(.A (reset), .B (n_31), .Y (n_67));
  NOR2X1 g1244(.A (reset), .B (n_30), .Y (n_66));
  NOR2X1 g1245(.A (reset), .B (n_28), .Y (n_65));
  NOR2X1 g1246(.A (reset), .B (n_27), .Y (n_64));
  NOR2X1 g1247(.A (reset), .B (n_26), .Y (n_63));
  NOR2X1 g1248(.A (reset), .B (n_16), .Y (n_62));
  NOR2X1 g1249(.A (reset), .B (n_24), .Y (n_61));
  NOR2X1 g1250(.A (reset), .B (n_13), .Y (n_58));
  NOR2X1 g1251(.A (reset), .B (n_23), .Y (n_57));
  NOR2X1 g1252(.A (reset), .B (n_22), .Y (n_56));
  NOR2X1 g1253(.A (reset), .B (n_20), .Y (n_55));
  NOR2X1 g1254(.A (reset), .B (n_18), .Y (n_54));
  NOR2X1 g1255(.A (reset), .B (n_25), .Y (n_53));
  NOR2X1 g1256(.A (reset), .B (n_8), .Y (n_52));
  NOR2X1 g1257(.A (reset), .B (n_14), .Y (n_51));
  NOR2X1 g1258(.A (reset), .B (n_29), .Y (n_50));
  NOR2X1 g1259(.A (reset), .B (n_21), .Y (n_49));
  NOR2X1 g1260(.A (reset), .B (n_12), .Y (n_48));
  NOR2X1 g1261(.A (reset), .B (n_17), .Y (n_47));
  NOR2X1 g1262(.A (reset), .B (n_10), .Y (n_46));
  NOR2X1 g1263(.A (reset), .B (n_11), .Y (n_45));
  NOR2X1 g1264(.A (reset), .B (n_9), .Y (n_44));
  NOR2X1 g1265(.A (reset), .B (n_15), .Y (n_43));
  AO21X1 g1266(.A0 (n_7), .A1 (n_1), .B0 (n_41), .Y (n_60));
  AND2X1 g1267(.A (n_42), .B (buffer_full_counter[2]), .Y (n_59));
  MXI2XL g1268(.A (data_parallel_out[18]), .B (memory[18]), .S0
       (n_245), .Y (n_40));
  MXI2XL g1269(.A (data_parallel_out[12]), .B (memory[12]), .S0
       (n_245), .Y (n_39));
  MXI2XL g1270(.A (data_parallel_out[13]), .B (memory[13]), .S0
       (n_245), .Y (n_38));
  MXI2XL g1271(.A (data_parallel_out[14]), .B (memory[14]), .S0
       (n_245), .Y (n_37));
  MXI2XL g1272(.A (data_parallel_out[15]), .B (memory[15]), .S0
       (n_245), .Y (n_36));
  MXI2XL g1273(.A (data_parallel_out[16]), .B (memory[16]), .S0
       (n_245), .Y (n_35));
  MXI2XL g1274(.A (data_parallel_out[17]), .B (memory[17]), .S0
       (n_245), .Y (n_34));
  MXI2XL g1275(.A (data_parallel_out[11]), .B (memory[11]), .S0
       (n_245), .Y (n_33));
  MXI2XL g1276(.A (data_parallel_out[19]), .B (memory[19]), .S0
       (n_245), .Y (n_32));
  MXI2XL g1277(.A (data_parallel_out[20]), .B (memory[20]), .S0
       (n_245), .Y (n_31));
  MXI2XL g1278(.A (data_parallel_out[21]), .B (memory[21]), .S0
       (n_245), .Y (n_30));
  MXI2XL g1279(.A (data_parallel_out[1]), .B (memory[1]), .S0 (n_245),
       .Y (n_29));
  MXI2XL g1280(.A (data_parallel_out[22]), .B (memory[22]), .S0
       (n_245), .Y (n_28));
  MXI2XL g1281(.A (data_parallel_out[23]), .B (memory[23]), .S0
       (n_245), .Y (n_27));
  MXI2XL g1282(.A (data_parallel_out[24]), .B (memory[24]), .S0
       (n_245), .Y (n_26));
  AND3XL g1283(.A (buffer_full_counter[0]), .B
       (buffer_full_counter[1]), .C (n_6), .Y (n_42));
  NOR2X1 g1284(.A (buffer_full_counter[0]), .B (n_7), .Y (n_41));
  MXI2XL g1285(.A (data_parallel_out[31]), .B (memory[31]), .S0
       (n_245), .Y (n_25));
  MXI2XL g1286(.A (data_parallel_out[26]), .B (memory[26]), .S0
       (n_245), .Y (n_24));
  MXI2XL g1287(.A (data_parallel_out[27]), .B (memory[27]), .S0
       (n_245), .Y (n_23));
  MXI2XL g1288(.A (data_parallel_out[28]), .B (memory[28]), .S0
       (n_245), .Y (n_22));
  MXI2XL g1289(.A (data_parallel_out[9]), .B (memory[9]), .S0 (n_245),
       .Y (n_21));
  MXI2XL g1290(.A (data_parallel_out[29]), .B (memory[29]), .S0
       (n_245), .Y (n_20));
  MXI2XL g1291(.A (data_parallel_out[10]), .B (memory[10]), .S0
       (n_245), .Y (n_19));
  MXI2XL g1292(.A (data_parallel_out[30]), .B (memory[30]), .S0
       (n_245), .Y (n_18));
  MXI2XL g1293(.A (data_parallel_out[4]), .B (memory[4]), .S0 (n_245),
       .Y (n_17));
  MXI2XL g1294(.A (data_parallel_out[25]), .B (memory[25]), .S0
       (n_245), .Y (n_16));
  MXI2XL g1295(.A (data_parallel_out[8]), .B (memory[8]), .S0 (n_245),
       .Y (n_15));
  MXI2XL g1296(.A (data_parallel_out[0]), .B (memory[0]), .S0 (n_245),
       .Y (n_14));
  MXI2XL g1297(.A (data_parallel_out[2]), .B (memory[2]), .S0 (n_245),
       .Y (n_13));
  MXI2XL g1298(.A (data_parallel_out[3]), .B (memory[3]), .S0 (n_245),
       .Y (n_12));
  MXI2XL g1299(.A (data_parallel_out[5]), .B (memory[5]), .S0 (n_245),
       .Y (n_11));
  MXI2XL g1300(.A (data_parallel_out[6]), .B (memory[6]), .S0 (n_245),
       .Y (n_10));
  MXI2XL g1301(.A (data_parallel_out[7]), .B (memory[7]), .S0 (n_245),
       .Y (n_9));
  MXI2XL g1302(.A (memory[0]), .B (memory[1]), .S0 (data_serial_wr_en),
       .Y (n_8));
  INVX1 g1303(.A (n_7), .Y (n_6));
  NAND2BX1 g1304(.AN (buffer_full_counter[5]), .B (data_serial_wr_en),
       .Y (n_7));
  NAND2BX2 g1305(.AN (reset), .B (data_serial_wr_en), .Y (n_5));
  INVX1 g1307(.A (buffer_full_counter[1]), .Y (n_3));
  INVX1 g1308(.A (buffer_full_counter[3]), .Y (n_2));
  INVX1 g1309(.A (n_245), .Y (n_1));
  INVX1 g1310(.A (buffer_full_counter[2]), .Y (n_0));
  BUFX2 drc_buf_sp1335(.A (data_parallel_rd_enable), .Y (n_245));
endmodule

module
     rx_fsm_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1_1(clk,
     reset, sampling_tick_middle, sampling_tick_end, tick_start,
     rx_data, data_out_to_buffer, data_valid_to_buffer, parity_error,
     stop_bit_error);
  input clk, reset, sampling_tick_middle, sampling_tick_end, rx_data;
  output tick_start, data_out_to_buffer, data_valid_to_buffer,
       parity_error, stop_bit_error;
  wire clk, reset, sampling_tick_middle, sampling_tick_end, rx_data;
  wire tick_start, data_out_to_buffer, data_valid_to_buffer,
       parity_error, stop_bit_error;
  wire [3:0] state;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, parity;
  DFFHQX8 parity_error_reg(.CK (clk), .D (n_45), .Q (parity_error));
  DFFHQX8 stop_bit_error_reg(.CK (clk), .D (n_44), .Q (stop_bit_error));
  NOR2X1 g1914(.A (reset), .B (n_43), .Y (n_45));
  DFFHQX1 \state_reg[0] (.CK (clk), .D (n_42), .Q (state[0]));
  NOR2X1 g1916(.A (reset), .B (n_41), .Y (n_44));
  AOI22X1 g1917(.A0 (parity_error), .A1 (n_39), .B0 (n_12), .B1 (n_22),
       .Y (n_43));
  DFFHQX1 data_out_to_buffer_reg(.CK (clk), .D (n_37), .Q
       (data_out_to_buffer));
  DFFHQX1 parity_reg(.CK (clk), .D (n_40), .Q (parity));
  DFFHQX1 \state_reg[1] (.CK (clk), .D (n_38), .Q (state[1]));
  AOI21X1 g1921(.A0 (n_21), .A1 (n_29), .B0 (reset), .Y (n_42));
  AOI22X1 g1922(.A0 (stop_bit_error), .A1 (n_33), .B0 (n_0), .B1
       (n_23), .Y (n_41));
  DFFHQX1 data_valid_to_buffer_reg(.CK (clk), .D (n_36), .Q
       (data_valid_to_buffer));
  NOR2X1 g1924(.A (reset), .B (n_31), .Y (n_40));
  DFFHQX1 tick_start_reg(.CK (clk), .D (n_34), .Q (tick_start));
  DFFHQX1 \state_reg[2] (.CK (clk), .D (n_35), .Q (state[2]));
  NAND4XL g1927(.A (n_9), .B (n_5), .C (n_15), .D (n_25), .Y (n_39));
  NOR2X1 g1928(.A (reset), .B (n_30), .Y (n_38));
  NOR2X1 g1929(.A (reset), .B (n_32), .Y (n_37));
  AOI21X1 g1930(.A0 (n_16), .A1 (n_27), .B0 (reset), .Y (n_36));
  NOR2BX1 g1931(.AN (n_26), .B (reset), .Y (n_35));
  NOR2X1 g1932(.A (reset), .B (n_28), .Y (n_34));
  OAI211X1 g1933(.A0 (state[2]), .A1 (n_6), .B0 (n_13), .C0 (n_19), .Y
       (n_33));
  AOI2BB2X1 g1934(.A0N (n_0), .A1N (n_16), .B0 (n_20), .B1
       (data_out_to_buffer), .Y (n_32));
  AOI2BB2X1 g1935(.A0N (n_12), .A1N (n_16), .B0 (n_20), .B1 (parity),
       .Y (n_31));
  AOI22X1 g1936(.A0 (n_4), .A1 (n_18), .B0 (state[1]), .B1 (n_24), .Y
       (n_30));
  AOI222X1 g1937(.A0 (state[1]), .A1 (n_14), .B0 (state[0]), .B1
       (n_17), .C0 (state[2]), .C1 (n_4), .Y (n_29));
  NOR2BX1 g1938(.AN (n_21), .B (tick_start), .Y (n_28));
  OAI2BB1X1 g1939(.A0N (n_5), .A1N (n_11), .B0 (data_valid_to_buffer),
       .Y (n_27));
  AO21X1 g1940(.A0 (state[2]), .A1 (n_13), .B0 (n_22), .Y (n_26));
  NAND2X1 g1941(.A (state[0]), .B (n_10), .Y (n_25));
  NAND2X1 g1942(.A (state[0]), .B (n_18), .Y (n_24));
  OAI21X1 g1943(.A0 (n_7), .A1 (n_5), .B0 (n_15), .Y (n_23));
  NAND3BXL g1944(.AN (sampling_tick_middle), .B (state[2]), .C (n_6),
       .Y (n_19));
  AND3XL g1945(.A (state[1]), .B (state[0]), .C (n_8), .Y (n_22));
  NAND3BXL g1946(.AN (state[2]), .B (n_0), .C (n_6), .Y (n_21));
  OAI211X1 g1947(.A0 (sampling_tick_middle), .A1 (n_3), .B0 (n_2), .C0
       (n_1), .Y (n_20));
  INVX1 g1948(.A (n_17), .Y (n_18));
  INVX1 g1949(.A (n_15), .Y (n_14));
  NOR2BX1 g1950(.AN (n_7), .B (n_8), .Y (n_17));
  NAND2BX1 g1951(.AN (n_9), .B (n_8), .Y (n_16));
  NAND3X1 g1952(.A (sampling_tick_middle), .B (n_2), .C (state[2]), .Y
       (n_15));
  OAI21X1 g1953(.A0 (state[1]), .A1 (sampling_tick_middle), .B0
       (state[2]), .Y (n_11));
  OAI21X1 g1954(.A0 (sampling_tick_middle), .A1 (state[2]), .B0 (n_7),
       .Y (n_10));
  NAND3X1 g1955(.A (sampling_tick_end), .B (state[1]), .C (state[0]),
       .Y (n_13));
  XNOR2X1 g1956(.A (rx_data), .B (parity), .Y (n_12));
  NAND2X1 g1957(.A (state[1]), .B (n_2), .Y (n_9));
  AND2X1 g1958(.A (n_1), .B (sampling_tick_middle), .Y (n_8));
  INVX1 g1959(.A (n_5), .Y (n_4));
  NAND2X1 g1960(.A (sampling_tick_end), .B (state[2]), .Y (n_7));
  NOR2X1 g1961(.A (state[1]), .B (state[0]), .Y (n_6));
  NAND2X1 g1962(.A (state[0]), .B (n_3), .Y (n_5));
  INVX1 g1963(.A (state[1]), .Y (n_3));
  INVX1 g1964(.A (state[0]), .Y (n_2));
  INVX1 g1965(.A (state[2]), .Y (n_1));
  INVX1 g1966(.A (rx_data), .Y (n_0));
endmodule

module sampling_tick_generator_BAUD115200_CLOCK_IN_MHZ100_2(clk, reset,
     start, tick_16_8, tick_16_16);
  input clk, reset, start;
  output tick_16_8, tick_16_16;
  wire clk, reset, start;
  wire tick_16_8, tick_16_16;
  wire [10:0] counter;
  wire n_0, n_1, n_3, n_5, n_7, n_8, n_9, n_10;
  wire n_11, n_12, n_13, n_14, n_15, n_16, n_17, n_18;
  wire n_19, n_20, n_21, n_22, n_23, n_24, n_25, n_26;
  wire n_27, n_28, n_29, n_30, n_31, n_32, n_33, n_34;
  wire n_35, n_36, n_37, n_38, n_39, n_40, n_41, n_42;
  wire n_43, n_45, n_46, n_88, n_89, n_91, n_94, n_95;
  wire n_96;
  DFFQXL tick_16_16_reg(.CK (clk), .D (n_43), .Q (tick_16_16));
  NOR2BX1 g483(.AN (n_89), .B (reset), .Y (n_43));
  NOR2X1 g484(.A (n_88), .B (n_42), .Y (n_89));
  OAI211X1 g486(.A0 (counter[7]), .A1 (n_41), .B0 (counter[8]), .C0
       (counter[9]), .Y (n_42));
  NOR2X1 g487(.A (n_91), .B (n_40), .Y (n_41));
  OAI31X1 g488(.A0 (counter[4]), .A1 (counter[2]), .A2 (counter[3]),
       .B0 (counter[5]), .Y (n_40));
  NOR2X1 g489(.A (n_91), .B (n_46), .Y (n_45));
  NAND2X1 g490(.A (counter[4]), .B (counter[5]), .Y (n_46));
  INVX1 g492(.A (start), .Y (n_88));
  INVX1 g493(.A (counter[6]), .Y (n_91));
  DFFHQX1 \counter_reg[9] (.CK (clk), .D (n_39), .Q (counter[9]));
  NOR3X1 g1051(.A (reset), .B (n_3), .C (n_37), .Y (n_39));
  DFFHQX1 \counter_reg[8] (.CK (clk), .D (n_38), .Q (counter[8]));
  NOR3BX1 g1053(.AN (n_36), .B (reset), .C (n_3), .Y (n_38));
  XNOR2X1 g1054(.A (counter[9]), .B (n_35), .Y (n_37));
  ADDHX1 g1055(.A (counter[8]), .B (n_31), .CO (n_35), .S (n_36));
  DFFHQX1 \counter_reg[6] (.CK (clk), .D (n_34), .Q (counter[6]));
  DFFHQX1 \counter_reg[5] (.CK (clk), .D (n_33), .Q (counter[5]));
  NOR3BX1 g1058(.AN (n_30), .B (reset), .C (n_3), .Y (n_34));
  DFFHQX1 \counter_reg[7] (.CK (clk), .D (n_32), .Q (counter[7]));
  NOR2BX1 g1060(.AN (n_26), .B (reset), .Y (n_33));
  DFFHQX1 \counter_reg[4] (.CK (clk), .D (n_28), .Q (counter[4]));
  NOR2X1 g1062(.A (reset), .B (n_27), .Y (n_32));
  AND2X1 g1063(.A (n_29), .B (counter[7]), .Y (n_31));
  ADDHX1 g1064(.A (counter[6]), .B (n_17), .CO (n_29), .S (n_30));
  NOR2BX1 g1065(.AN (n_24), .B (reset), .Y (n_28));
  DFFHQX1 tick_16_8_reg(.CK (clk), .D (n_25), .Q (tick_16_8));
  AOI33XL g1067(.A0 (n_1), .A1 (n_45), .A2 (n_19), .B0 (n_18), .B1
       (counter[7]), .B2 (n_95), .Y (n_27));
  OAI32X1 g1068(.A0 (counter[5]), .A1 (n_0), .A2 (n_20), .B0 (n_23),
       .B1 (n_3), .Y (n_26));
  DFFHQX1 \counter_reg[3] (.CK (clk), .D (n_22), .Q (counter[3]));
  NOR2X1 g1070(.A (reset), .B (n_21), .Y (n_25));
  OAI32X1 g1071(.A0 (n_0), .A1 (n_16), .A2 (n_3), .B0 (counter[4]), .B1
       (n_20), .Y (n_24));
  OAI2BB1X1 g1072(.A0N (counter[4]), .A1N (n_16), .B0 (counter[5]), .Y
       (n_23));
  NOR3BX1 g1073(.AN (n_15), .B (reset), .C (n_3), .Y (n_22));
  AOI32X1 g1074(.A0 (counter[4]), .A1 (counter[8]), .A2 (n_14), .B0
       (tick_16_8), .B1 (n_89), .Y (n_21));
  INVX1 g1075(.A (n_20), .Y (n_19));
  NAND2X1 g1076(.A (n_16), .B (n_95), .Y (n_20));
  NAND2X1 g1077(.A (n_45), .B (n_16), .Y (n_18));
  NOR2BX1 g1078(.AN (n_16), .B (n_46), .Y (n_17));
  ADDHX1 g1079(.A (counter[3]), .B (n_11), .CO (n_16), .S (n_15));
  DFFHQX1 \counter_reg[2] (.CK (clk), .D (n_13), .Q (counter[2]));
  NOR4BBX1 g1081(.AN (counter[5]), .BN (n_10), .C (counter[0]), .D
       (n_1), .Y (n_14));
  NOR3BX1 g1082(.AN (n_12), .B (reset), .C (n_3), .Y (n_13));
  ADDHX1 g1083(.A (counter[2]), .B (n_7), .CO (n_11), .S (n_12));
  DFFHQX1 \counter_reg[1] (.CK (clk), .D (n_9), .Q (counter[1]));
  NOR4BX1 g1085(.AN (counter[1]), .B (n_88), .C (n_96), .D (n_94), .Y
       (n_10));
  NOR3BX1 g1086(.AN (n_8), .B (reset), .C (n_3), .Y (n_9));
  ADDHX1 g1087(.A (counter[0]), .B (counter[1]), .CO (n_7), .S (n_8));
  DFFHQX1 \counter_reg[0] (.CK (clk), .D (n_5), .Q (counter[0]));
  NOR3X1 g1090(.A (reset), .B (counter[0]), .C (n_3), .Y (n_5));
  INVX1 g1091(.A (n_95), .Y (n_3));
  INVX1 g1094(.A (counter[7]), .Y (n_1));
  INVX1 g1100(.A (counter[4]), .Y (n_0));
  OR2X1 g2(.A (counter[9]), .B (counter[2]), .Y (n_94));
  NOR2BX1 g1108(.AN (n_42), .B (n_88), .Y (n_95));
  NAND2BX1 g1109(.AN (counter[3]), .B (n_91), .Y (n_96));
endmodule

module
     rx_wrapper_NO_OF_WORS_IN_BUFFER1_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1_BAUD115200_CLOCK_IN_MHZ100_1(clk,
     reset, rx_data, data_parallel_out, data_parallel_rd_enable,
     rx_buffer_full, parity_error, stop_bit_error);
  input clk, reset, rx_data, data_parallel_rd_enable;
  output [31:0] data_parallel_out;
  output rx_buffer_full, parity_error, stop_bit_error;
  wire clk, reset, rx_data, data_parallel_rd_enable;
  wire [31:0] data_parallel_out;
  wire rx_buffer_full, parity_error, stop_bit_error;
  wire data_out_to_buffer, data_valid_to_buffer, sampling_tick_end,
       sampling_tick_middle, tick_start;
  rx_buffer_WORD_SIZE32_NO_OF_WORDS1_1 ins_rx_buffer(.clk (clk), .reset
       (reset), .data_serial_wr_en (data_valid_to_buffer),
       .data_serial_in (data_out_to_buffer), .data_parallel_rd_enable
       (data_parallel_rd_enable), .data_parallel_out
       (data_parallel_out), .buffer_full (rx_buffer_full));
  rx_fsm_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1_1
       ins_rx_fsm(.clk (clk), .reset (reset), .sampling_tick_middle
       (sampling_tick_middle), .sampling_tick_end (sampling_tick_end),
       .tick_start (tick_start), .rx_data (rx_data),
       .data_out_to_buffer (data_out_to_buffer), .data_valid_to_buffer
       (data_valid_to_buffer), .parity_error (parity_error),
       .stop_bit_error (stop_bit_error));
  sampling_tick_generator_BAUD115200_CLOCK_IN_MHZ100_2
       ins_sampling_tick_generator(.clk (clk), .reset (reset), .start
       (tick_start), .tick_16_8 (sampling_tick_middle), .tick_16_16
       (sampling_tick_end));
endmodule

module sampling_tick_generator_BAUD115200_CLOCK_IN_MHZ100_3(clk, reset,
     start, tick_16_8, tick_16_16);
  input clk, reset, start;
  output tick_16_8, tick_16_16;
  wire clk, reset, start;
  wire tick_16_8, tick_16_16;
  wire [10:0] counter;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38;
  DFFHQX1 \counter_reg[9] (.CK (clk), .D (n_38), .Q (counter[9]));
  DFFHQX1 \counter_reg[8] (.CK (clk), .D (n_37), .Q (counter[8]));
  NOR3X1 g1031(.A (reset), .B (n_12), .C (n_36), .Y (n_38));
  NOR3BX1 g1032(.AN (n_35), .B (reset), .C (n_12), .Y (n_37));
  NOR2X1 g1033(.A (counter[9]), .B (n_34), .Y (n_36));
  ADDHX1 g1034(.A (counter[8]), .B (n_31), .CO (n_34), .S (n_35));
  DFFHQX1 \counter_reg[7] (.CK (clk), .D (n_33), .Q (counter[7]));
  NOR3BX1 g1036(.AN (n_32), .B (reset), .C (n_12), .Y (n_33));
  DFFHQX1 \counter_reg[5] (.CK (clk), .D (n_30), .Q (counter[5]));
  ADDHX1 g1038(.A (counter[7]), .B (n_24), .CO (n_31), .S (n_32));
  DFFHQX1 \counter_reg[6] (.CK (clk), .D (n_28), .Q (counter[6]));
  NOR3X1 g1040(.A (reset), .B (n_26), .C (n_12), .Y (n_30));
  DFFHQX1 tick_16_8_reg(.CK (clk), .D (n_29), .Q (tick_16_8));
  DFFHQX1 \counter_reg[4] (.CK (clk), .D (n_27), .Q (counter[4]));
  NOR3BX1 g1043(.AN (start), .B (reset), .C (n_23), .Y (n_29));
  NOR3BX1 g1044(.AN (n_25), .B (reset), .C (n_12), .Y (n_28));
  NOR3BX1 g1045(.AN (n_22), .B (reset), .C (n_12), .Y (n_27));
  XNOR2X1 g1046(.A (counter[5]), .B (n_21), .Y (n_26));
  ADDHX1 g1047(.A (counter[6]), .B (n_18), .CO (n_24), .S (n_25));
  AOI32X1 g1048(.A0 (counter[8]), .A1 (counter[7]), .A2 (n_19), .B0
       (tick_16_8), .B1 (n_11), .Y (n_23));
  ADDHX1 g1049(.A (counter[4]), .B (n_17), .CO (n_21), .S (n_22));
  DFFHQX1 \counter_reg[3] (.CK (clk), .D (n_20), .Q (counter[3]));
  NOR3BX1 g1051(.AN (n_16), .B (reset), .C (n_12), .Y (n_20));
  DFFHQX1 \counter_reg[1] (.CK (clk), .D (n_14), .Q (counter[1]));
  DFFHQX1 \counter_reg[2] (.CK (clk), .D (n_13), .Q (counter[2]));
  NOR4X1 g1054(.A (counter[0]), .B (counter[6]), .C (n_4), .D (n_11),
       .Y (n_19));
  NOR2BX1 g1055(.AN (n_17), .B (n_2), .Y (n_18));
  DFFHQX1 \counter_reg[0] (.CK (clk), .D (n_15), .Q (counter[0]));
  ADDHX1 g1057(.A (counter[3]), .B (n_8), .CO (n_17), .S (n_16));
  NOR3X1 g1058(.A (reset), .B (counter[0]), .C (n_12), .Y (n_15));
  NOR3BX1 g1059(.AN (n_6), .B (reset), .C (n_12), .Y (n_14));
  NOR3BX1 g1060(.AN (n_9), .B (reset), .C (n_12), .Y (n_13));
  NAND2X1 g1061(.A (start), .B (n_10), .Y (n_12));
  INVX1 g1062(.A (n_10), .Y (n_11));
  OAI211X1 g1063(.A0 (counter[7]), .A1 (n_7), .B0 (counter[8]), .C0
       (counter[9]), .Y (n_10));
  ADDHX1 g1064(.A (counter[2]), .B (n_5), .CO (n_8), .S (n_9));
  AND2X1 g1065(.A (n_3), .B (counter[6]), .Y (n_7));
  ADDHX1 g1066(.A (counter[0]), .B (counter[1]), .CO (n_5), .S (n_6));
  NAND3BXL g1067(.AN (n_2), .B (counter[1]), .C (n_1), .Y (n_4));
  OAI21X1 g1068(.A0 (n_0), .A1 (n_1), .B0 (n_2), .Y (n_3));
  NAND2X1 g1069(.A (counter[4]), .B (counter[5]), .Y (n_2));
  NOR2X1 g1070(.A (counter[2]), .B (counter[3]), .Y (n_1));
  INVX1 g1071(.A (counter[5]), .Y (n_0));
endmodule

module tx_buffer_WORD_SIZE32_NO_OF_WORDS1_1(clk, reset,
     data_parallel_in, data_parallel_wr_enable, data_serial_rd_enable,
     data_serial_out, empty);
  input clk, reset, data_parallel_wr_enable, data_serial_rd_enable;
  input [31:0] data_parallel_in;
  output data_serial_out, empty;
  wire clk, reset, data_parallel_wr_enable, data_serial_rd_enable;
  wire [31:0] data_parallel_in;
  wire data_serial_out, empty;
  wire [6:0] buffer_empty_counter;
  wire [31:0] memory;
  wire n_1, n_3, n_5, n_6, n_7, n_8, n_9, n_10;
  wire n_11, n_12, n_13, n_14, n_15, n_16, n_17, n_18;
  wire n_19, n_20, n_21, n_22, n_23, n_24, n_25, n_26;
  wire n_27, n_28, n_29, n_30, n_31, n_32, n_33, n_34;
  wire n_35, n_36, n_37, n_38, n_39, n_40, n_41, n_42;
  wire n_43, n_44, n_45, n_46, n_47, n_48, n_49, n_50;
  wire n_51, n_52, n_54, n_55, n_56, n_57, n_58, n_59;
  wire n_60, n_61, n_62, n_63, n_64, n_65, n_66, n_67;
  wire n_68, n_69, n_70, n_71, n_72, n_73, n_74, n_75;
  wire n_76, n_77, n_78, n_79, n_80, n_81, n_82, n_83;
  wire n_84, n_85, n_86, n_87, n_88, n_89, n_90, n_91;
  wire n_92, n_93, n_94, n_95, n_96, n_97, n_99, n_100;
  wire n_101, n_195, n_196;
  NOR4X1 g756(.A (buffer_empty_counter[6]), .B
       (buffer_empty_counter[0]), .C (buffer_empty_counter[3]), .D
       (n_101), .Y (empty));
  OR4X1 g757(.A (buffer_empty_counter[5]), .B
       (buffer_empty_counter[1]), .C (buffer_empty_counter[2]), .D
       (buffer_empty_counter[4]), .Y (n_101));
  DFFHQX1 \buffer_empty_counter_reg[0] (.CK (clk), .D (n_83), .Q
       (buffer_empty_counter[0]));
  DFFHQX1 \buffer_empty_counter_reg[1] (.CK (clk), .D (n_86), .Q
       (buffer_empty_counter[1]));
  DFFHQX1 \buffer_empty_counter_reg[2] (.CK (clk), .D (n_92), .Q
       (buffer_empty_counter[2]));
  DFFHQX1 \buffer_empty_counter_reg[3] (.CK (clk), .D (n_95), .Q
       (buffer_empty_counter[3]));
  DFFHQX1 \buffer_empty_counter_reg[4] (.CK (clk), .D (n_97), .Q
       (buffer_empty_counter[4]));
  DFFHQX1 \buffer_empty_counter_reg[5] (.CK (clk), .D (n_99), .Q
       (buffer_empty_counter[5]));
  DFFHQX1 \buffer_empty_counter_reg[6] (.CK (clk), .D (n_100), .Q
       (buffer_empty_counter[6]));
  SDFFQX1 data_serial_out_reg(.CK (clk), .D (n_6), .SI (memory[0]), .SE
       (data_serial_rd_enable), .Q (data_serial_out));
  DFFHQX1 \memory_reg[0] (.CK (clk), .D (n_73), .Q (memory[0]));
  DFFHQX1 \memory_reg[1] (.CK (clk), .D (n_69), .Q (memory[1]));
  DFFHQX1 \memory_reg[2] (.CK (clk), .D (n_58), .Q (memory[2]));
  DFFHQX1 \memory_reg[3] (.CK (clk), .D (n_65), .Q (memory[3]));
  DFFHQX1 \memory_reg[4] (.CK (clk), .D (n_61), .Q (memory[4]));
  DFFHQX1 \memory_reg[5] (.CK (clk), .D (n_60), .Q (memory[5]));
  DFFHQX1 \memory_reg[6] (.CK (clk), .D (n_59), .Q (memory[6]));
  DFFHQX1 \memory_reg[7] (.CK (clk), .D (n_67), .Q (memory[7]));
  DFFHQX1 \memory_reg[8] (.CK (clk), .D (n_57), .Q (memory[8]));
  DFFHQX1 \memory_reg[9] (.CK (clk), .D (n_56), .Q (memory[9]));
  DFFHQX1 \memory_reg[10] (.CK (clk), .D (n_55), .Q (memory[10]));
  DFFHQX1 \memory_reg[11] (.CK (clk), .D (n_54), .Q (memory[11]));
  DFFHQX1 \memory_reg[12] (.CK (clk), .D (n_52), .Q (memory[12]));
  DFFHQX1 \memory_reg[13] (.CK (clk), .D (n_51), .Q (memory[13]));
  DFFHQX1 \memory_reg[14] (.CK (clk), .D (n_81), .Q (memory[14]));
  DFFHQX1 \memory_reg[15] (.CK (clk), .D (n_80), .Q (memory[15]));
  DFFHQX1 \memory_reg[16] (.CK (clk), .D (n_79), .Q (memory[16]));
  DFFHQX1 \memory_reg[17] (.CK (clk), .D (n_78), .Q (memory[17]));
  DFFHQX1 \memory_reg[18] (.CK (clk), .D (n_77), .Q (memory[18]));
  DFFHQX1 \memory_reg[19] (.CK (clk), .D (n_76), .Q (memory[19]));
  DFFHQX1 \memory_reg[20] (.CK (clk), .D (n_84), .Q (memory[20]));
  DFFHQX1 \memory_reg[21] (.CK (clk), .D (n_74), .Q (memory[21]));
  DFFHQX1 \memory_reg[22] (.CK (clk), .D (n_72), .Q (memory[22]));
  DFFHQX1 \memory_reg[23] (.CK (clk), .D (n_71), .Q (memory[23]));
  DFFHQX1 \memory_reg[24] (.CK (clk), .D (n_70), .Q (memory[24]));
  DFFHQX1 \memory_reg[25] (.CK (clk), .D (n_68), .Q (memory[25]));
  DFFHQX1 \memory_reg[26] (.CK (clk), .D (n_75), .Q (memory[26]));
  DFFHQX1 \memory_reg[27] (.CK (clk), .D (n_66), .Q (memory[27]));
  DFFHQX1 \memory_reg[28] (.CK (clk), .D (n_64), .Q (memory[28]));
  DFFHQX1 \memory_reg[29] (.CK (clk), .D (n_63), .Q (memory[29]));
  DFFHQX1 \memory_reg[30] (.CK (clk), .D (n_62), .Q (memory[30]));
  DFFHQX1 \memory_reg[31] (.CK (clk), .D (n_49), .Q (memory[31]));
  NOR2X1 g2282(.A (reset), .B (n_195), .Y (n_100));
  NAND2BX1 g2284(.AN (data_parallel_wr_enable), .B (n_96), .Y (n_99));
  NOR2X1 g2287(.A (reset), .B (n_93), .Y (n_97));
  AOI221X1 g2288(.A0 (data_serial_rd_enable), .A1 (n_90), .B0
       (buffer_empty_counter[5]), .B1 (n_89), .C0 (reset), .Y (n_96));
  NOR2X1 g2289(.A (reset), .B (n_91), .Y (n_95));
  OAI21X1 g2291(.A0 (n_90), .A1 (data_parallel_wr_enable), .B0 (n_196),
       .Y (n_94));
  AOI22X1 g2292(.A0 (buffer_empty_counter[4]), .A1 (n_88), .B0 (n_85),
       .B1 (n_5), .Y (n_93));
  NOR2X1 g2294(.A (reset), .B (n_87), .Y (n_92));
  AOI22X1 g2295(.A0 (buffer_empty_counter[3]), .A1 (n_82), .B0 (n_48),
       .B1 (n_5), .Y (n_91));
  NAND2X1 g2315(.A (data_serial_rd_enable), .B (n_85), .Y (n_89));
  OAI21X1 g2316(.A0 (n_48), .A1 (data_parallel_wr_enable), .B0 (n_196),
       .Y (n_88));
  AOI22X1 g2317(.A0 (buffer_empty_counter[2]), .A1 (n_46), .B0 (n_14),
       .B1 (n_5), .Y (n_87));
  NOR2X1 g2318(.A (reset), .B (n_50), .Y (n_86));
  NOR2BX1 g2332(.AN (n_85), .B (buffer_empty_counter[5]), .Y (n_90));
  OAI2BB1X1 g2334(.A0N (data_parallel_in[20]), .A1N (n_3), .B0 (n_38),
       .Y (n_84));
  NOR2X1 g2335(.A (reset), .B (n_45), .Y (n_83));
  OAI21X1 g2336(.A0 (n_14), .A1 (data_parallel_wr_enable), .B0 (n_196),
       .Y (n_82));
  OAI2BB1X1 g2337(.A0N (data_parallel_in[14]), .A1N (n_3), .B0 (n_44),
       .Y (n_81));
  OAI2BB1X1 g2338(.A0N (data_parallel_in[15]), .A1N (n_3), .B0 (n_43),
       .Y (n_80));
  OAI2BB1X1 g2339(.A0N (data_parallel_in[16]), .A1N (n_3), .B0 (n_42),
       .Y (n_79));
  OAI2BB1X1 g2340(.A0N (data_parallel_in[17]), .A1N (n_3), .B0 (n_41),
       .Y (n_78));
  OAI2BB1X1 g2341(.A0N (data_parallel_in[18]), .A1N (n_3), .B0 (n_47),
       .Y (n_77));
  OAI2BB1X1 g2342(.A0N (data_parallel_in[19]), .A1N (n_3), .B0 (n_39),
       .Y (n_76));
  OAI2BB1X1 g2343(.A0N (data_parallel_in[26]), .A1N (n_3), .B0 (n_23),
       .Y (n_75));
  OAI2BB1X1 g2344(.A0N (data_parallel_in[21]), .A1N (n_3), .B0 (n_37),
       .Y (n_74));
  OAI2BB1X1 g2345(.A0N (data_parallel_in[0]), .A1N (n_3), .B0 (n_31),
       .Y (n_73));
  OAI2BB1X1 g2346(.A0N (data_parallel_in[22]), .A1N (n_3), .B0 (n_36),
       .Y (n_72));
  OAI2BB1X1 g2347(.A0N (data_parallel_in[23]), .A1N (n_3), .B0 (n_35),
       .Y (n_71));
  OAI2BB1X1 g2348(.A0N (data_parallel_in[24]), .A1N (n_3), .B0 (n_34),
       .Y (n_70));
  OAI2BB1X1 g2349(.A0N (data_parallel_in[1]), .A1N (n_3), .B0 (n_33),
       .Y (n_69));
  OAI2BB1X1 g2350(.A0N (data_parallel_in[25]), .A1N (n_3), .B0 (n_40),
       .Y (n_68));
  NOR2BX1 g2351(.AN (n_48), .B (buffer_empty_counter[4]), .Y (n_85));
  OAI2BB1X1 g2352(.A0N (data_parallel_in[7]), .A1N (n_3), .B0 (n_21),
       .Y (n_67));
  OAI2BB1X1 g2353(.A0N (data_parallel_in[27]), .A1N (n_3), .B0 (n_30),
       .Y (n_66));
  OAI2BB1X1 g2354(.A0N (data_parallel_in[3]), .A1N (n_3), .B0 (n_25),
       .Y (n_65));
  OAI2BB1X1 g2355(.A0N (data_parallel_in[28]), .A1N (n_3), .B0 (n_29),
       .Y (n_64));
  OAI2BB1X1 g2356(.A0N (data_parallel_in[29]), .A1N (n_3), .B0 (n_27),
       .Y (n_63));
  OAI2BB1X1 g2357(.A0N (data_parallel_in[30]), .A1N (n_3), .B0 (n_26),
       .Y (n_62));
  OAI2BB1X1 g2358(.A0N (data_parallel_in[4]), .A1N (n_3), .B0 (n_24),
       .Y (n_61));
  OAI2BB1X1 g2359(.A0N (data_parallel_in[5]), .A1N (n_3), .B0 (n_32),
       .Y (n_60));
  OAI2BB1X1 g2360(.A0N (data_parallel_in[6]), .A1N (n_3), .B0 (n_22),
       .Y (n_59));
  OAI2BB1X1 g2361(.A0N (data_parallel_in[2]), .A1N (n_3), .B0 (n_28),
       .Y (n_58));
  OAI2BB1X1 g2362(.A0N (data_parallel_in[8]), .A1N (n_3), .B0 (n_20),
       .Y (n_57));
  OAI2BB1X1 g2363(.A0N (data_parallel_in[9]), .A1N (n_3), .B0 (n_19),
       .Y (n_56));
  OAI2BB1X1 g2364(.A0N (data_parallel_in[10]), .A1N (n_3), .B0 (n_18),
       .Y (n_55));
  OAI2BB1X1 g2365(.A0N (data_parallel_in[11]), .A1N (n_3), .B0 (n_17),
       .Y (n_54));
  OAI2BB1X1 g2366(.A0N (data_parallel_in[12]), .A1N (n_3), .B0 (n_16),
       .Y (n_52));
  OAI2BB1X1 g2367(.A0N (data_parallel_in[13]), .A1N (n_3), .B0 (n_15),
       .Y (n_51));
  AOI22X1 g2368(.A0 (buffer_empty_counter[1]), .A1 (n_12), .B0 (n_9),
       .B1 (n_5), .Y (n_50));
  AO22X1 g2369(.A0 (n_13), .A1 (memory[31]), .B0
       (data_parallel_in[31]), .B1 (n_3), .Y (n_49));
  AOI22X1 g2370(.A0 (n_11), .A1 (memory[18]), .B0 (memory[19]), .B1
       (data_serial_rd_enable), .Y (n_47));
  OAI21X1 g2371(.A0 (n_9), .A1 (data_parallel_wr_enable), .B0 (n_196),
       .Y (n_46));
  AOI22X1 g2372(.A0 (buffer_empty_counter[0]), .A1 (n_8), .B0 (n_7),
       .B1 (n_5), .Y (n_45));
  AOI22X1 g2373(.A0 (n_11), .A1 (memory[14]), .B0 (memory[15]), .B1
       (data_serial_rd_enable), .Y (n_44));
  AOI22X1 g2374(.A0 (n_11), .A1 (memory[15]), .B0 (memory[16]), .B1
       (data_serial_rd_enable), .Y (n_43));
  AOI22X1 g2375(.A0 (n_11), .A1 (memory[16]), .B0 (memory[17]), .B1
       (data_serial_rd_enable), .Y (n_42));
  AOI22X1 g2376(.A0 (n_11), .A1 (memory[17]), .B0 (memory[18]), .B1
       (data_serial_rd_enable), .Y (n_41));
  AOI22X1 g2377(.A0 (n_11), .A1 (memory[25]), .B0 (memory[26]), .B1
       (data_serial_rd_enable), .Y (n_40));
  AOI22X1 g2378(.A0 (n_11), .A1 (memory[19]), .B0 (memory[20]), .B1
       (data_serial_rd_enable), .Y (n_39));
  AOI22X1 g2379(.A0 (n_11), .A1 (memory[20]), .B0 (memory[21]), .B1
       (data_serial_rd_enable), .Y (n_38));
  AOI22X1 g2380(.A0 (n_11), .A1 (memory[21]), .B0 (memory[22]), .B1
       (data_serial_rd_enable), .Y (n_37));
  AOI22X1 g2381(.A0 (n_11), .A1 (memory[22]), .B0 (memory[23]), .B1
       (data_serial_rd_enable), .Y (n_36));
  AOI22X1 g2382(.A0 (n_11), .A1 (memory[23]), .B0 (memory[24]), .B1
       (data_serial_rd_enable), .Y (n_35));
  AOI22X1 g2383(.A0 (n_11), .A1 (memory[24]), .B0 (memory[25]), .B1
       (data_serial_rd_enable), .Y (n_34));
  AOI22X1 g2384(.A0 (n_11), .A1 (memory[1]), .B0 (memory[2]), .B1
       (data_serial_rd_enable), .Y (n_33));
  NOR2BX1 g2386(.AN (n_14), .B (buffer_empty_counter[3]), .Y (n_48));
  AOI22X1 g2387(.A0 (n_11), .A1 (memory[5]), .B0 (memory[6]), .B1
       (data_serial_rd_enable), .Y (n_32));
  AOI22X1 g2388(.A0 (n_11), .A1 (memory[0]), .B0 (memory[1]), .B1
       (data_serial_rd_enable), .Y (n_31));
  AOI22X1 g2389(.A0 (n_11), .A1 (memory[27]), .B0 (memory[28]), .B1
       (data_serial_rd_enable), .Y (n_30));
  AOI22X1 g2390(.A0 (n_11), .A1 (memory[28]), .B0 (memory[29]), .B1
       (data_serial_rd_enable), .Y (n_29));
  AOI22X1 g2391(.A0 (n_11), .A1 (memory[2]), .B0 (memory[3]), .B1
       (data_serial_rd_enable), .Y (n_28));
  AOI22X1 g2392(.A0 (n_11), .A1 (memory[29]), .B0 (memory[30]), .B1
       (data_serial_rd_enable), .Y (n_27));
  AOI22X1 g2393(.A0 (n_11), .A1 (memory[30]), .B0 (memory[31]), .B1
       (data_serial_rd_enable), .Y (n_26));
  AOI22X1 g2394(.A0 (n_11), .A1 (memory[3]), .B0 (memory[4]), .B1
       (data_serial_rd_enable), .Y (n_25));
  AOI22X1 g2395(.A0 (n_11), .A1 (memory[4]), .B0 (memory[5]), .B1
       (data_serial_rd_enable), .Y (n_24));
  AOI22X1 g2396(.A0 (n_11), .A1 (memory[26]), .B0 (memory[27]), .B1
       (data_serial_rd_enable), .Y (n_23));
  AOI22X1 g2397(.A0 (n_11), .A1 (memory[6]), .B0 (memory[7]), .B1
       (data_serial_rd_enable), .Y (n_22));
  AOI22X1 g2398(.A0 (n_11), .A1 (memory[7]), .B0 (memory[8]), .B1
       (data_serial_rd_enable), .Y (n_21));
  AOI22X1 g2399(.A0 (n_11), .A1 (memory[8]), .B0 (memory[9]), .B1
       (data_serial_rd_enable), .Y (n_20));
  AOI22X1 g2400(.A0 (n_11), .A1 (memory[9]), .B0 (memory[10]), .B1
       (data_serial_rd_enable), .Y (n_19));
  AOI22X1 g2401(.A0 (n_11), .A1 (memory[10]), .B0 (memory[11]), .B1
       (data_serial_rd_enable), .Y (n_18));
  AOI22X1 g2402(.A0 (n_11), .A1 (memory[11]), .B0 (memory[12]), .B1
       (data_serial_rd_enable), .Y (n_17));
  AOI22X1 g2403(.A0 (n_11), .A1 (memory[12]), .B0 (memory[13]), .B1
       (data_serial_rd_enable), .Y (n_16));
  AOI22X1 g2404(.A0 (n_11), .A1 (memory[13]), .B0 (memory[14]), .B1
       (data_serial_rd_enable), .Y (n_15));
  NOR2BX1 g2405(.AN (n_9), .B (buffer_empty_counter[2]), .Y (n_14));
  OAI21X1 g2406(.A0 (reset), .A1 (n_1), .B0 (n_10), .Y (n_13));
  OAI21X1 g2407(.A0 (n_7), .A1 (data_parallel_wr_enable), .B0 (n_196),
       .Y (n_12));
  INVX1 g2408(.A (n_11), .Y (n_10));
  NOR2X4 g2409(.A (reset), .B (n_196), .Y (n_11));
  NOR2BX1 g2411(.AN (n_7), .B (buffer_empty_counter[1]), .Y (n_9));
  NOR2BX1 g2412(.AN (data_serial_out), .B (reset), .Y (n_6));
  NOR2X1 g2413(.A (buffer_empty_counter[0]), .B (empty), .Y (n_7));
  NOR2X1 g2414(.A (n_1), .B (data_parallel_wr_enable), .Y (n_5));
  AND2X1 g2416(.A (data_parallel_wr_enable), .B (n_1), .Y (n_3));
  INVX1 g2422(.A (data_serial_rd_enable), .Y (n_1));
  INVXL g2427(.A (n_196), .Y (n_8));
  NAND2X1 g2(.A (buffer_empty_counter[6]), .B (n_94), .Y (n_195));
  NAND2BX1 g2428(.AN (data_parallel_wr_enable), .B (n_1), .Y (n_196));
endmodule

module
     tx_fsm_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1_1(clk,
     reset, empty, sampling_tick_middle, sampling_tick_end, tick_start,
     data_parallel_wr_enable, tx_busy, tx_data, buffer_rd_enable,
     buffer_data);
  input clk, reset, empty, sampling_tick_middle, sampling_tick_end,
       data_parallel_wr_enable, buffer_data;
  output tick_start, tx_busy, tx_data, buffer_rd_enable;
  wire clk, reset, empty, sampling_tick_middle, sampling_tick_end,
       data_parallel_wr_enable, buffer_data;
  wire tick_start, tx_busy, tx_data, buffer_rd_enable;
  wire [3:0] state;
  wire delay_data_parallel_wr_enable, n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  wire n_7, n_8, n_9, n_10, n_11, n_12, n_13, n_14;
  wire n_15, n_16, n_17, n_18, n_19, n_20, n_21, n_22;
  wire n_23, n_24, n_25, n_26, n_27, n_28, n_29, n_30;
  wire n_31, n_32, n_33, n_34, n_35, n_36, n_37, n_38;
  wire n_39, n_40, n_41, n_42, n_43, n_44, n_45, n_46;
  wire n_47, n_48, n_49, n_50, n_51, n_52, n_53, n_54;
  wire n_55, n_56, parity, tem_buffer_data;
  DFFHQX1 parity_reg(.CK (clk), .D (n_56), .Q (parity));
  DFFHQX1 tx_data_reg(.CK (clk), .D (n_55), .Q (tx_data));
  DFFHQX1 \state_reg[0] (.CK (clk), .D (n_53), .Q (state[0]));
  NOR2X1 g1440(.A (reset), .B (n_52), .Y (n_56));
  DFFHQX1 tem_buffer_data_reg(.CK (clk), .D (n_54), .Q
       (tem_buffer_data));
  DFFHQX1 tick_start_reg(.CK (clk), .D (n_50), .Q (tick_start));
  DFFHQX1 \state_reg[2] (.CK (clk), .D (n_51), .Q (state[2]));
  DFFHQX1 \state_reg[1] (.CK (clk), .D (n_49), .Q (state[1]));
  DFFHQX1 \state_reg[3] (.CK (clk), .D (n_48), .Q (state[3]));
  NAND4XL g1446(.A (n_38), .B (n_16), .C (n_35), .D (n_37), .Y (n_55));
  AOI21X1 g1447(.A0 (n_42), .A1 (n_45), .B0 (reset), .Y (n_54));
  NOR2X1 g1448(.A (reset), .B (n_47), .Y (n_53));
  MXI2XL g1449(.A (n_41), .B (n_44), .S0 (parity), .Y (n_52));
  NOR2BX1 g1450(.AN (n_43), .B (reset), .Y (n_51));
  AOI31X1 g1451(.A0 (n_23), .A1 (n_25), .A2 (n_37), .B0 (reset), .Y
       (n_50));
  DFFQX2 buffer_rd_enable_reg(.CK (clk), .D (n_46), .Q
       (buffer_rd_enable));
  AOI2BB1X1 g1453(.A0N (n_12), .A1N (n_36), .B0 (reset), .Y (n_49));
  AOI21X1 g1454(.A0 (n_13), .A1 (n_33), .B0 (reset), .Y (n_48));
  AOI222X1 g1455(.A0 (n_6), .A1 (n_30), .B0 (state[0]), .B1 (n_29), .C0
       (n_14), .C1 (n_11), .Y (n_47));
  AOI21X1 g1456(.A0 (n_20), .A1 (n_31), .B0 (reset), .Y (n_46));
  DFFHQX8 tx_busy_reg(.CK (clk), .D (n_39), .Q (tx_busy));
  NAND2BX1 g1458(.AN (n_40), .B (tem_buffer_data), .Y (n_45));
  OAI21X1 g1459(.A0 (buffer_data), .A1 (n_2), .B0 (n_40), .Y (n_44));
  OAI211X1 g1460(.A0 (state[0]), .A1 (n_7), .B0 (n_15), .C0 (n_34), .Y
       (n_43));
  INVX1 g1461(.A (n_41), .Y (n_42));
  AOI21X1 g1462(.A0 (n_22), .A1 (n_25), .B0 (reset), .Y (n_39));
  AOI21X1 g1463(.A0 (n_11), .A1 (n_19), .B0 (reset), .Y (n_38));
  NOR2BX1 g1464(.AN (buffer_data), .B (n_32), .Y (n_41));
  AOI211XL g1465(.A0 (state[0]), .A1 (n_4), .B0 (state[2]), .C0 (n_18),
       .Y (n_40));
  OAI222X1 g1466(.A0 (sampling_tick_middle), .A1 (n_7), .B0 (n_6), .B1
       (n_17), .C0 (state[0]), .C1 (n_2), .Y (n_36));
  AOI21X1 g1467(.A0 (tx_data), .A1 (n_17), .B0 (n_28), .Y (n_35));
  OA21X1 g1468(.A0 (state[1]), .A1 (n_10), .B0 (n_32), .Y (n_34));
  AOI32X1 g1469(.A0 (state[1]), .A1 (sampling_tick_middle), .A2 (n_11),
       .B0 (state[3]), .B1 (n_26), .Y (n_33));
  NAND3X1 g1470(.A (state[3]), .B (n_27), .C (n_8), .Y (n_37));
  OR2X1 g1471(.A (n_24), .B (n_17), .Y (n_31));
  NAND2X1 g1472(.A (n_5), .B (n_27), .Y (n_32));
  NAND2BX1 g1473(.AN (n_5), .B (n_21), .Y (n_30));
  OAI221X1 g1474(.A0 (sampling_tick_middle), .A1 (n_3), .B0 (n_1), .B1
       (empty), .C0 (n_13), .Y (n_29));
  AOI211XL g1475(.A0 (n_9), .A1 (n_7), .B0 (state[0]), .C0 (n_14), .Y
       (n_28));
  INVX1 g1476(.A (n_27), .Y (n_26));
  ADDHX1 g1477(.A (state[0]), .B (n_0), .CO (n_27), .S (n_24));
  NAND2X1 g1478(.A (tick_start), .B (n_16), .Y (n_23));
  NAND2X1 g1479(.A (tx_busy), .B (n_16), .Y (n_22));
  NAND2BX1 g1480(.AN (n_16), .B (delay_data_parallel_wr_enable), .Y
       (n_25));
  AOI32X1 g1481(.A0 (state[3]), .A1 (sampling_tick_middle), .A2 (n_2),
       .B0 (delay_data_parallel_wr_enable), .B1 (n_1), .Y (n_21));
  OAI2BB1X1 g1482(.A0N (n_0), .A1N (n_5), .B0 (buffer_rd_enable), .Y
       (n_20));
  NOR2X1 g1483(.A (parity), .B (n_17), .Y (n_19));
  OAI22X1 g1484(.A0 (state[0]), .A1 (n_4), .B0 (n_1), .B1 (n_8), .Y
       (n_18));
  NAND2X1 g1485(.A (sampling_tick_middle), .B (n_4), .Y (n_17));
  NAND2X1 g1486(.A (state[2]), .B (n_14), .Y (n_15));
  NAND2X1 g1487(.A (n_6), .B (n_4), .Y (n_16));
  INVX1 g1488(.A (n_13), .Y (n_12));
  INVX1 g1489(.A (n_11), .Y (n_10));
  NAND2X1 g1490(.A (tem_buffer_data), .B (state[2]), .Y (n_9));
  DFFQXL delay_data_parallel_wr_enable_reg(.CK (clk), .D
       (data_parallel_wr_enable), .Q (delay_data_parallel_wr_enable));
  NAND2X1 g1492(.A (sampling_tick_middle), .B (n_1), .Y (n_14));
  NAND2X1 g1493(.A (state[3]), .B (state[1]), .Y (n_13));
  AND2X1 g1494(.A (state[2]), .B (state[0]), .Y (n_11));
  INVX1 g1495(.A (n_4), .Y (n_3));
  NOR2X1 g1496(.A (state[1]), .B (empty), .Y (n_8));
  NAND2X1 g1497(.A (state[2]), .B (state[1]), .Y (n_7));
  NOR2X1 g1498(.A (state[0]), .B (state[2]), .Y (n_6));
  NOR2X1 g1499(.A (state[3]), .B (n_2), .Y (n_5));
  NOR2X1 g1500(.A (state[3]), .B (state[1]), .Y (n_4));
  INVX1 g1501(.A (state[1]), .Y (n_2));
  INVX1 g1502(.A (state[3]), .Y (n_1));
  INVX1 g1503(.A (state[2]), .Y (n_0));
endmodule

module
     tx_wrapper_NO_OF_WORDS_IN_BUFFER1_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1_BAUD115200_CLOCK_IN_MHZ100_1(clk,
     reset, data_parallel_in, data_parallel_wr_enable, tx_busy,
     tx_data);
  input clk, reset, data_parallel_wr_enable;
  input [31:0] data_parallel_in;
  output tx_busy, tx_data;
  wire clk, reset, data_parallel_wr_enable;
  wire [31:0] data_parallel_in;
  wire tx_busy, tx_data;
  wire UNCONNECTED_HIER_Z0, data_serial_out, data_serial_rd_enable,
       empty, sampling_tick_end, sampling_tick_middle, tick_start;
  sampling_tick_generator_BAUD115200_CLOCK_IN_MHZ100_3
       ins_sampling_tick_generator(.clk (clk), .reset (reset), .start
       (tick_start), .tick_16_8 (sampling_tick_middle), .tick_16_16
       (sampling_tick_end));
  tx_buffer_WORD_SIZE32_NO_OF_WORDS1_1 ins_tx_buffer(.clk (clk), .reset
       (reset), .data_parallel_in (data_parallel_in),
       .data_parallel_wr_enable (data_parallel_wr_enable),
       .data_serial_rd_enable (data_serial_rd_enable), .data_serial_out
       (data_serial_out), .empty (empty));
  tx_fsm_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1_1
       ins_tx_fsm(.clk (clk), .reset (reset), .empty (empty),
       .sampling_tick_middle (sampling_tick_middle), .sampling_tick_end
       (UNCONNECTED_HIER_Z0), .tick_start (tick_start),
       .data_parallel_wr_enable (data_parallel_wr_enable), .tx_busy
       (tx_busy), .tx_data (tx_data), .buffer_rd_enable
       (data_serial_rd_enable), .buffer_data (data_serial_out));
endmodule

module
     uart_transceiver_CLOCK_IN_MHZ100_TX_WORD_LENGTH32_TX_NO_OF_WORDS1_RX_WORD_LENGTH32_RX_NO_OF_WORDS1_1(clk,
     reset, uart_hw_rx_pin, uart_hw_tx_pin, tx_parallel_data_in,
     tx_data_wr_enable_in, tx_busy_out, rx_full, rx_parallel_data_out,
     rx_data_rd_enable_in, rx_parity_error, rx_stop_bit_error);
  input clk, reset, uart_hw_rx_pin, tx_data_wr_enable_in,
       rx_data_rd_enable_in;
  input [31:0] tx_parallel_data_in;
  output uart_hw_tx_pin, tx_busy_out, rx_full, rx_parity_error,
       rx_stop_bit_error;
  output [31:0] rx_parallel_data_out;
  wire clk, reset, uart_hw_rx_pin, tx_data_wr_enable_in,
       rx_data_rd_enable_in;
  wire [31:0] tx_parallel_data_in;
  wire uart_hw_tx_pin, tx_busy_out, rx_full, rx_parity_error,
       rx_stop_bit_error;
  wire [31:0] rx_parallel_data_out;
  rx_wrapper_NO_OF_WORS_IN_BUFFER1_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1_BAUD115200_CLOCK_IN_MHZ100_1
       ins_rx_wrapper(.clk (clk), .reset (reset), .rx_data
       (uart_hw_rx_pin), .data_parallel_out (rx_parallel_data_out),
       .data_parallel_rd_enable (rx_data_rd_enable_in), .rx_buffer_full
       (rx_full), .parity_error (rx_parity_error), .stop_bit_error
       (rx_stop_bit_error));
  tx_wrapper_NO_OF_WORDS_IN_BUFFER1_NO_OF_DATA_BITS32_PARITY_ENABLED32h54525545_PARITY_TYPE24h4f4444_NO_OF_STOP_BITS1_BAUD115200_CLOCK_IN_MHZ100_1
       ins_tx_wrapper(.clk (clk), .reset (reset), .data_parallel_in
       (tx_parallel_data_in), .data_parallel_wr_enable
       (tx_data_wr_enable_in), .tx_busy (tx_busy_out), .tx_data
       (uart_hw_tx_pin));
endmodule

module uart_top(clk_a, reset_a, tx_parallel_data_in_a,
     tx_data_wr_enable_in_a, tx_busy_out_a, rx_full_a,
     rx_parallel_data_out_a, rx_data_rd_enable_in_a, rx_parity_error_a,
     rx_stop_bit_error_a, clk_b, reset_b, tx_parallel_data_in_b,
     tx_data_wr_enable_in_b, tx_busy_out_b, rx_full_b,
     rx_parallel_data_out_b, rx_data_rd_enable_in_b, rx_parity_error_b,
     rx_stop_bit_error_b);
  input clk_a, reset_a, tx_data_wr_enable_in_a, rx_data_rd_enable_in_a,
       clk_b, reset_b, tx_data_wr_enable_in_b, rx_data_rd_enable_in_b;
  input [31:0] tx_parallel_data_in_a, tx_parallel_data_in_b;
  output tx_busy_out_a, rx_full_a, rx_parity_error_a,
       rx_stop_bit_error_a, tx_busy_out_b, rx_full_b,
       rx_parity_error_b, rx_stop_bit_error_b;
  output [31:0] rx_parallel_data_out_a, rx_parallel_data_out_b;
  wire clk_a, reset_a, tx_data_wr_enable_in_a, rx_data_rd_enable_in_a,
       clk_b, reset_b, tx_data_wr_enable_in_b, rx_data_rd_enable_in_b;
  wire [31:0] tx_parallel_data_in_a, tx_parallel_data_in_b;
  wire tx_busy_out_a, rx_full_a, rx_parity_error_a,
       rx_stop_bit_error_a, tx_busy_out_b, rx_full_b,
       rx_parity_error_b, rx_stop_bit_error_b;
  wire [31:0] rx_parallel_data_out_a, rx_parallel_data_out_b;
  wire w_a_tx_b_rx, w_b_tx_a_rx;
  uart_transceiver_CLOCK_IN_MHZ100_TX_WORD_LENGTH32_TX_NO_OF_WORDS1_RX_WORD_LENGTH32_RX_NO_OF_WORDS1
       ins_uart_transceiver_A(.clk (clk_a), .reset (reset_a),
       .uart_hw_rx_pin (w_b_tx_a_rx), .uart_hw_tx_pin (w_a_tx_b_rx),
       .tx_parallel_data_in (tx_parallel_data_in_a),
       .tx_data_wr_enable_in (tx_data_wr_enable_in_a), .tx_busy_out
       (tx_busy_out_a), .rx_full (rx_full_a), .rx_parallel_data_out
       (rx_parallel_data_out_a), .rx_data_rd_enable_in
       (rx_data_rd_enable_in_a), .rx_parity_error (rx_parity_error_a),
       .rx_stop_bit_error (rx_stop_bit_error_a));
  uart_transceiver_CLOCK_IN_MHZ100_TX_WORD_LENGTH32_TX_NO_OF_WORDS1_RX_WORD_LENGTH32_RX_NO_OF_WORDS1_1
       ins_uart_transceiver_B(.clk (clk_b), .reset (reset_b),
       .uart_hw_rx_pin (w_a_tx_b_rx), .uart_hw_tx_pin (w_b_tx_a_rx),
       .tx_parallel_data_in (tx_parallel_data_in_b),
       .tx_data_wr_enable_in (tx_data_wr_enable_in_b), .tx_busy_out
       (tx_busy_out_b), .rx_full (rx_full_b), .rx_parallel_data_out
       (rx_parallel_data_out_b), .rx_data_rd_enable_in
       (rx_data_rd_enable_in_b), .rx_parity_error (rx_parity_error_b),
       .rx_stop_bit_error (rx_stop_bit_error_b));
endmodule

