Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 29 15:05:18 2024
| Host         : Brandons-XPS-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 189 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.526        0.000                      0                  464        0.035        0.000                      0                  464        3.000        0.000                       0                   195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         33.526        0.000                      0                  464        0.199        0.000                      0                  464       19.363        0.000                       0                   191  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       33.542        0.000                      0                  464        0.199        0.000                      0                  464       19.363        0.000                       0                   191  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         33.526        0.000                      0                  464        0.035        0.000                      0                  464  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       33.526        0.000                      0                  464        0.035        0.000                      0                  464  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.526ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 1.368ns (23.606%)  route 4.427ns (76.394%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.158 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.843    -0.976    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.498 r  Pong/datapath/rightPaddle_reg[0]/Q
                         net (fo=30, routed)          1.330     0.832    Pong/datapath/rightPaddle_reg_n_0_[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.295     1.127 r  Pong/datapath/rightPaddle[7]_i_2/O
                         net (fo=5, routed)           0.685     1.812    Pong/datapath/rightPaddle[7]_i_2_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.936 r  Pong/datapath/rightPaddle[9]_i_8/O
                         net (fo=1, routed)           0.951     2.888    Pong/datapath/rightPaddle[9]_i_8_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.152     3.040 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           1.125     4.164    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X2Y116         LUT5 (Prop_lut5_I0_O)        0.319     4.483 r  Pong/datapath/rightPaddle[0]_i_1/O
                         net (fo=1, routed)           0.336     4.819    Pong/datapath/rightPaddle1_in[0]
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.725    38.158    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
                         clock pessimism              0.592    38.749    
                         clock uncertainty           -0.164    38.586    
    SLICE_X2Y116         FDRE (Setup_fdre_C_D)       -0.240    38.346    Pong/datapath/rightPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         38.346    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                 33.526    

Slack (MET) :             33.549ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 1.375ns (23.772%)  route 4.409ns (76.228%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.159 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.843    -0.976    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.498 r  Pong/datapath/rightPaddle_reg[0]/Q
                         net (fo=30, routed)          1.330     0.832    Pong/datapath/rightPaddle_reg_n_0_[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.295     1.127 r  Pong/datapath/rightPaddle[7]_i_2/O
                         net (fo=5, routed)           0.685     1.812    Pong/datapath/rightPaddle[7]_i_2_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.936 r  Pong/datapath/rightPaddle[9]_i_8/O
                         net (fo=1, routed)           0.951     2.888    Pong/datapath/rightPaddle[9]_i_8_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.152     3.040 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.608     3.648    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X3Y119         LUT5 (Prop_lut5_I4_O)        0.326     3.974 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.835     4.808    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X3Y115         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.726    38.159    Pong/datapath/clk_out1
    SLICE_X3Y115         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/C
                         clock pessimism              0.568    38.726    
                         clock uncertainty           -0.164    38.563    
    SLICE_X3Y115         FDRE (Setup_fdre_C_CE)      -0.205    38.358    Pong/datapath/rightPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         38.358    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                 33.549    

Slack (MET) :             33.585ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 1.375ns (22.800%)  route 4.656ns (77.200%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.159 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.843    -0.976    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.498 r  Pong/datapath/rightPaddle_reg[0]/Q
                         net (fo=30, routed)          1.330     0.832    Pong/datapath/rightPaddle_reg_n_0_[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.295     1.127 r  Pong/datapath/rightPaddle[7]_i_2/O
                         net (fo=5, routed)           0.685     1.812    Pong/datapath/rightPaddle[7]_i_2_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.936 f  Pong/datapath/rightPaddle[9]_i_8/O
                         net (fo=1, routed)           0.951     2.888    Pong/datapath/rightPaddle[9]_i_8_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.152     3.040 r  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           1.689     4.729    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I3_O)        0.326     5.055 r  Pong/datapath/rightPaddle[4]_i_1/O
                         net (fo=1, routed)           0.000     5.055    Pong/datapath/rightPaddle[4]_i_1_n_0
    SLICE_X2Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.726    38.159    Pong/datapath/clk_out1
    SLICE_X2Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
                         clock pessimism              0.568    38.726    
                         clock uncertainty           -0.164    38.563    
    SLICE_X2Y115         FDSE (Setup_fdse_C_D)        0.077    38.640    Pong/datapath/rightPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.640    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                 33.585    

Slack (MET) :             33.694ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/sw_ballMovement_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.706ns (29.499%)  route 4.077ns (70.501%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 38.079 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.839    -0.980    Pong/datapath/clk_out1
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.456    -0.524 r  Pong/datapath/rightPaddle_reg[1]/Q
                         net (fo=33, routed)          1.657     1.134    Pong/datapath/rightPaddle_reg_n_0_[1]
    SLICE_X4Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.258 r  Pong/datapath/i__carry__0_i_6/O
                         net (fo=13, routed)          0.206     1.463    Pong/datapath/ballFunction/sw_ballMovement_reg3_inferred__0/i__carry__0_0
    SLICE_X4Y116         LUT6 (Prop_lut6_I1_O)        0.124     1.587 r  Pong/datapath/ballFunction/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.568     2.156    Pong/datapath/ballFunction_n_104
    SLICE_X5Y116         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.682 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.682    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.796 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.796    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.910 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.839     3.749    Pong/datapath/ballFunction/sw_ballMovement_reg_reg[0][0]
    SLICE_X11Y118        LUT6 (Prop_lut6_I1_O)        0.124     3.873 f  Pong/datapath/ballFunction/sw_ballMovement_reg[0]_i_2/O
                         net (fo=1, routed)           0.807     4.679    Pong/datapath/ballFunction_n_143
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     4.803 r  Pong/datapath/sw_ballMovement_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.803    Pong/datapath/sw_ballMovement_reg[0]_i_1_n_0
    SLICE_X11Y116        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.646    38.079    Pong/datapath/clk_out1
    SLICE_X11Y116        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/C
                         clock pessimism              0.554    38.632    
                         clock uncertainty           -0.164    38.469    
    SLICE_X11Y116        FDRE (Setup_fdre_C_D)        0.029    38.498    Pong/datapath/sw_ballMovement_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.498    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                 33.694    

Slack (MET) :             33.774ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 1.375ns (24.576%)  route 4.220ns (75.424%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.159 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.843    -0.976    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.498 r  Pong/datapath/rightPaddle_reg[0]/Q
                         net (fo=30, routed)          1.330     0.832    Pong/datapath/rightPaddle_reg_n_0_[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.295     1.127 r  Pong/datapath/rightPaddle[7]_i_2/O
                         net (fo=5, routed)           0.685     1.812    Pong/datapath/rightPaddle[7]_i_2_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.936 r  Pong/datapath/rightPaddle[9]_i_8/O
                         net (fo=1, routed)           0.951     2.888    Pong/datapath/rightPaddle[9]_i_8_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.152     3.040 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.608     3.648    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X3Y119         LUT5 (Prop_lut5_I4_O)        0.326     3.974 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.646     4.619    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X2Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.726    38.159    Pong/datapath/clk_out1
    SLICE_X2Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
                         clock pessimism              0.568    38.726    
                         clock uncertainty           -0.164    38.563    
    SLICE_X2Y115         FDSE (Setup_fdse_C_CE)      -0.169    38.394    Pong/datapath/rightPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         38.394    
                         arrival time                          -4.619    
  -------------------------------------------------------------------
                         slack                                 33.774    

Slack (MET) :             33.774ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 1.375ns (24.576%)  route 4.220ns (75.424%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.159 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.843    -0.976    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.498 r  Pong/datapath/rightPaddle_reg[0]/Q
                         net (fo=30, routed)          1.330     0.832    Pong/datapath/rightPaddle_reg_n_0_[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.295     1.127 r  Pong/datapath/rightPaddle[7]_i_2/O
                         net (fo=5, routed)           0.685     1.812    Pong/datapath/rightPaddle[7]_i_2_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.936 r  Pong/datapath/rightPaddle[9]_i_8/O
                         net (fo=1, routed)           0.951     2.888    Pong/datapath/rightPaddle[9]_i_8_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.152     3.040 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.608     3.648    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X3Y119         LUT5 (Prop_lut5_I4_O)        0.326     3.974 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.646     4.619    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X2Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.726    38.159    Pong/datapath/clk_out1
    SLICE_X2Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
                         clock pessimism              0.568    38.726    
                         clock uncertainty           -0.164    38.563    
    SLICE_X2Y115         FDSE (Setup_fdse_C_CE)      -0.169    38.394    Pong/datapath/rightPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.394    
                         arrival time                          -4.619    
  -------------------------------------------------------------------
                         slack                                 33.774    

Slack (MET) :             33.786ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 1.375ns (24.807%)  route 4.168ns (75.193%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.154 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.843    -0.976    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.498 r  Pong/datapath/rightPaddle_reg[0]/Q
                         net (fo=30, routed)          1.330     0.832    Pong/datapath/rightPaddle_reg_n_0_[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.295     1.127 r  Pong/datapath/rightPaddle[7]_i_2/O
                         net (fo=5, routed)           0.685     1.812    Pong/datapath/rightPaddle[7]_i_2_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.936 r  Pong/datapath/rightPaddle[9]_i_8/O
                         net (fo=1, routed)           0.951     2.888    Pong/datapath/rightPaddle[9]_i_8_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.152     3.040 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.608     3.648    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X3Y119         LUT5 (Prop_lut5_I4_O)        0.326     3.974 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.593     4.567    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.721    38.154    Pong/datapath/clk_out1
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
                         clock pessimism              0.568    38.721    
                         clock uncertainty           -0.164    38.558    
    SLICE_X3Y119         FDRE (Setup_fdre_C_CE)      -0.205    38.353    Pong/datapath/rightPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.353    
                         arrival time                          -4.567    
  -------------------------------------------------------------------
                         slack                                 33.786    

Slack (MET) :             33.827ns  (required time - arrival time)
  Source:                 Pong/datapath/score_flag_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.890ns (16.620%)  route 4.465ns (83.380%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.163 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.760    -1.059    Pong/datapath/clk_out1
    SLICE_X8Y118         FDSE                                         r  Pong/datapath/score_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDSE (Prop_fdse_C_Q)         0.518    -0.541 r  Pong/datapath/score_flag_reg/Q
                         net (fo=3, routed)           0.960     0.419    Pong/datapath/ballFunction/score_flag
    SLICE_X11Y118        LUT6 (Prop_lut6_I1_O)        0.124     0.543 f  Pong/datapath/ballFunction/scoreRightProc[3]_i_9/O
                         net (fo=2, routed)           1.134     1.676    Pong/datapath/ballFunction/scoreRightProc[3]_i_9_n_0
    SLICE_X14Y116        LUT5 (Prop_lut5_I0_O)        0.124     1.800 r  Pong/datapath/ballFunction/scoreLeftProc[3]_i_3/O
                         net (fo=7, routed)           0.663     2.463    Pong/datapath/ballFunction/scoreLeftProc[3]_i_3_n_0
    SLICE_X14Y117        LUT4 (Prop_lut4_I3_O)        0.124     2.587 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=21, routed)          1.709     4.296    Pong/datapath/rightPaddle
    SLICE_X3Y110         FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.730    38.163    Pong/datapath/clk_out1
    SLICE_X3Y110         FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/C
                         clock pessimism              0.554    38.716    
                         clock uncertainty           -0.164    38.553    
    SLICE_X3Y110         FDSE (Setup_fdse_C_S)       -0.429    38.124    Pong/datapath/leftPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         38.124    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                 33.827    

Slack (MET) :             33.827ns  (required time - arrival time)
  Source:                 Pong/datapath/score_flag_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.890ns (16.620%)  route 4.465ns (83.380%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.163 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.760    -1.059    Pong/datapath/clk_out1
    SLICE_X8Y118         FDSE                                         r  Pong/datapath/score_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDSE (Prop_fdse_C_Q)         0.518    -0.541 r  Pong/datapath/score_flag_reg/Q
                         net (fo=3, routed)           0.960     0.419    Pong/datapath/ballFunction/score_flag
    SLICE_X11Y118        LUT6 (Prop_lut6_I1_O)        0.124     0.543 f  Pong/datapath/ballFunction/scoreRightProc[3]_i_9/O
                         net (fo=2, routed)           1.134     1.676    Pong/datapath/ballFunction/scoreRightProc[3]_i_9_n_0
    SLICE_X14Y116        LUT5 (Prop_lut5_I0_O)        0.124     1.800 r  Pong/datapath/ballFunction/scoreLeftProc[3]_i_3/O
                         net (fo=7, routed)           0.663     2.463    Pong/datapath/ballFunction/scoreLeftProc[3]_i_3_n_0
    SLICE_X14Y117        LUT4 (Prop_lut4_I3_O)        0.124     2.587 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=21, routed)          1.709     4.296    Pong/datapath/rightPaddle
    SLICE_X3Y110         FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.730    38.163    Pong/datapath/clk_out1
    SLICE_X3Y110         FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/C
                         clock pessimism              0.554    38.716    
                         clock uncertainty           -0.164    38.553    
    SLICE_X3Y110         FDSE (Setup_fdse_C_S)       -0.429    38.124    Pong/datapath/leftPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.124    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                 33.827    

Slack (MET) :             33.827ns  (required time - arrival time)
  Source:                 Pong/datapath/score_flag_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.890ns (16.620%)  route 4.465ns (83.380%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.163 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.760    -1.059    Pong/datapath/clk_out1
    SLICE_X8Y118         FDSE                                         r  Pong/datapath/score_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDSE (Prop_fdse_C_Q)         0.518    -0.541 r  Pong/datapath/score_flag_reg/Q
                         net (fo=3, routed)           0.960     0.419    Pong/datapath/ballFunction/score_flag
    SLICE_X11Y118        LUT6 (Prop_lut6_I1_O)        0.124     0.543 f  Pong/datapath/ballFunction/scoreRightProc[3]_i_9/O
                         net (fo=2, routed)           1.134     1.676    Pong/datapath/ballFunction/scoreRightProc[3]_i_9_n_0
    SLICE_X14Y116        LUT5 (Prop_lut5_I0_O)        0.124     1.800 r  Pong/datapath/ballFunction/scoreLeftProc[3]_i_3/O
                         net (fo=7, routed)           0.663     2.463    Pong/datapath/ballFunction/scoreLeftProc[3]_i_3_n_0
    SLICE_X14Y117        LUT4 (Prop_lut4_I3_O)        0.124     2.587 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=21, routed)          1.709     4.296    Pong/datapath/rightPaddle
    SLICE_X3Y110         FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.730    38.163    Pong/datapath/clk_out1
    SLICE_X3Y110         FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/C
                         clock pessimism              0.554    38.716    
                         clock uncertainty           -0.164    38.553    
    SLICE_X3Y110         FDSE (Setup_fdse_C_S)       -0.429    38.124    Pong/datapath/leftPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.124    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                 33.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.075%)  route 0.141ns (49.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.641    -0.659    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y124         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/Q
                         net (fo=3, routed)           0.141    -0.377    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[18]
    SLICE_X5Y124         FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.912    -0.902    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y124         FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/C
                         clock pessimism              0.256    -0.646    
    SLICE_X5Y124         FDSE (Hold_fdse_C_D)         0.070    -0.576    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.044%)  route 0.179ns (55.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.643    -0.657    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X3Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/Q
                         net (fo=2, routed)           0.179    -0.337    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[10]
    SLICE_X4Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/C
                         clock pessimism              0.280    -0.621    
    SLICE_X4Y123         FDRE (Hold_fdre_C_D)         0.070    -0.551    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.839%)  route 0.146ns (41.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.654    -0.646    Pong/datapath/clk_out1
    SLICE_X2Y109         FDRE                                         r  Pong/datapath/NES_wire_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164    -0.482 f  Pong/datapath/NES_wire_Left_reg[3]/Q
                         net (fo=3, routed)           0.146    -0.336    Pong/datapath/NES_wire_Left[3]
    SLICE_X3Y109         LUT1 (Prop_lut1_I0_O)        0.045    -0.291 r  Pong/datapath/old_NES_Left[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    Pong/datapath/NES_activity_Left2[3]
    SLICE_X3Y109         FDRE                                         r  Pong/datapath/old_NES_Left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.928    -0.886    Pong/datapath/clk_out1
    SLICE_X3Y109         FDRE                                         r  Pong/datapath/old_NES_Left_reg[3]/C
                         clock pessimism              0.253    -0.633    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.107    -0.526    Pong/datapath/old_NES_Left_reg[3]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.364%)  route 0.183ns (49.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.655    -0.645    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X3Y105         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  Pong/datapath/NES_counter_left/processQ_reg[3]/Q
                         net (fo=7, routed)           0.183    -0.320    Pong/datapath/NES_counter_left/processQ_reg_n_0_[3]
    SLICE_X2Y105         LUT6 (Prop_lut6_I3_O)        0.045    -0.275 r  Pong/datapath/NES_counter_left/processQ[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.275    Pong/datapath/NES_counter_left/p_0_in__1[7]
    SLICE_X2Y105         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.929    -0.885    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X2Y105         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
                         clock pessimism              0.253    -0.632    
    SLICE_X2Y105         FDRE (Hold_fdre_C_D)         0.121    -0.511    Pong/datapath/NES_counter_left/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.530 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/Q
                         net (fo=2, routed)           0.134    -0.396    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[8]
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.023    -0.635    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.642    -0.658    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X3Y125         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  Pong/datapath/NES_counter_right/processQ_reg[3]/Q
                         net (fo=7, routed)           0.168    -0.349    Pong/datapath/NES_counter_right/processQ_reg_n_0_[3]
    SLICE_X3Y125         LUT5 (Prop_lut5_I4_O)        0.042    -0.307 r  Pong/datapath/NES_counter_right/processQ[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.307    Pong/datapath/NES_counter_right/p_0_in__2[4]
    SLICE_X3Y125         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.913    -0.901    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X3Y125         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[4]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X3Y125         FDRE (Hold_fdre_C_D)         0.107    -0.551    Pong/datapath/NES_counter_right/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.997%)  route 0.128ns (50.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.530 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[4]/Q
                         net (fo=2, routed)           0.128    -0.402    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[4]
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[5]/C
                         clock pessimism              0.256    -0.645    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)        -0.006    -0.651    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[5]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.513%)  route 0.155ns (45.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.655    -0.645    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X3Y105         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  Pong/datapath/NES_counter_left/processQ_reg[0]/Q
                         net (fo=8, routed)           0.155    -0.349    Pong/datapath/NES_counter_left/processQ_reg_n_0_[0]
    SLICE_X3Y105         LUT6 (Prop_lut6_I4_O)        0.045    -0.304 r  Pong/datapath/NES_counter_left/processQ[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.304    Pong/datapath/NES_counter_left/p_0_in__1[5]
    SLICE_X3Y105         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.929    -0.885    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X3Y105         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[5]/C
                         clock pessimism              0.240    -0.645    
    SLICE_X3Y105         FDRE (Hold_fdre_C_D)         0.092    -0.553    Pong/datapath/NES_counter_left/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.839%)  route 0.146ns (41.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.654    -0.646    Pong/datapath/clk_out1
    SLICE_X2Y109         FDRE                                         r  Pong/datapath/NES_wire_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164    -0.482 f  Pong/datapath/NES_wire_Left_reg[3]/Q
                         net (fo=3, routed)           0.146    -0.336    Pong/datapath/NES_wire_Left[3]
    SLICE_X3Y109         LUT3 (Prop_lut3_I0_O)        0.045    -0.291 r  Pong/datapath/NES_activity_Left[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    Pong/datapath/NES_activity_Left[3]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.928    -0.886    Pong/datapath/clk_out1
    SLICE_X3Y109         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[3]/C
                         clock pessimism              0.253    -0.633    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.092    -0.541    Pong/datapath/NES_activity_Left_reg[3]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.342%)  route 0.142ns (52.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.530 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/Q
                         net (fo=6, routed)           0.142    -0.387    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[7]
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.017    -0.641    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X11Y117    Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X11Y117    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X11Y117    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.725      38.725     SLICE_X4Y108     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y110     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y110     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y108     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y108     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y123     Pong/datapath/temp/processQ_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y123     Pong/datapath/temp/processQ_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y119     Pong/datapath/rightPaddle_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X2Y115     Pong/datapath/rightPaddle_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X2Y115     Pong/datapath/rightPaddle_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y115     Pong/datapath/rightPaddle_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y123     Pong/datapath/temp/processQ_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y123     Pong/datapath/temp/processQ_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y119     Pong/datapath/rightPaddle_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X11Y117    Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X11Y117    Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X11Y117    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X11Y117    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X4Y108     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y110     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y110     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y108     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y108     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y108     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y108     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.542ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 1.368ns (23.606%)  route 4.427ns (76.394%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.158 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.843    -0.976    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.498 r  Pong/datapath/rightPaddle_reg[0]/Q
                         net (fo=30, routed)          1.330     0.832    Pong/datapath/rightPaddle_reg_n_0_[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.295     1.127 r  Pong/datapath/rightPaddle[7]_i_2/O
                         net (fo=5, routed)           0.685     1.812    Pong/datapath/rightPaddle[7]_i_2_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.936 r  Pong/datapath/rightPaddle[9]_i_8/O
                         net (fo=1, routed)           0.951     2.888    Pong/datapath/rightPaddle[9]_i_8_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.152     3.040 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           1.125     4.164    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X2Y116         LUT5 (Prop_lut5_I0_O)        0.319     4.483 r  Pong/datapath/rightPaddle[0]_i_1/O
                         net (fo=1, routed)           0.336     4.819    Pong/datapath/rightPaddle1_in[0]
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.725    38.158    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
                         clock pessimism              0.592    38.749    
                         clock uncertainty           -0.148    38.601    
    SLICE_X2Y116         FDRE (Setup_fdre_C_D)       -0.240    38.361    Pong/datapath/rightPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         38.361    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                 33.542    

Slack (MET) :             33.565ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 1.375ns (23.772%)  route 4.409ns (76.228%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.159 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.843    -0.976    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.498 r  Pong/datapath/rightPaddle_reg[0]/Q
                         net (fo=30, routed)          1.330     0.832    Pong/datapath/rightPaddle_reg_n_0_[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.295     1.127 r  Pong/datapath/rightPaddle[7]_i_2/O
                         net (fo=5, routed)           0.685     1.812    Pong/datapath/rightPaddle[7]_i_2_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.936 r  Pong/datapath/rightPaddle[9]_i_8/O
                         net (fo=1, routed)           0.951     2.888    Pong/datapath/rightPaddle[9]_i_8_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.152     3.040 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.608     3.648    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X3Y119         LUT5 (Prop_lut5_I4_O)        0.326     3.974 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.835     4.808    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X3Y115         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.726    38.159    Pong/datapath/clk_out1
    SLICE_X3Y115         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/C
                         clock pessimism              0.568    38.726    
                         clock uncertainty           -0.148    38.578    
    SLICE_X3Y115         FDRE (Setup_fdre_C_CE)      -0.205    38.373    Pong/datapath/rightPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         38.373    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                 33.565    

Slack (MET) :             33.601ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 1.375ns (22.800%)  route 4.656ns (77.200%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.159 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.843    -0.976    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.498 r  Pong/datapath/rightPaddle_reg[0]/Q
                         net (fo=30, routed)          1.330     0.832    Pong/datapath/rightPaddle_reg_n_0_[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.295     1.127 r  Pong/datapath/rightPaddle[7]_i_2/O
                         net (fo=5, routed)           0.685     1.812    Pong/datapath/rightPaddle[7]_i_2_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.936 f  Pong/datapath/rightPaddle[9]_i_8/O
                         net (fo=1, routed)           0.951     2.888    Pong/datapath/rightPaddle[9]_i_8_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.152     3.040 r  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           1.689     4.729    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I3_O)        0.326     5.055 r  Pong/datapath/rightPaddle[4]_i_1/O
                         net (fo=1, routed)           0.000     5.055    Pong/datapath/rightPaddle[4]_i_1_n_0
    SLICE_X2Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.726    38.159    Pong/datapath/clk_out1
    SLICE_X2Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
                         clock pessimism              0.568    38.726    
                         clock uncertainty           -0.148    38.578    
    SLICE_X2Y115         FDSE (Setup_fdse_C_D)        0.077    38.655    Pong/datapath/rightPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.655    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                 33.601    

Slack (MET) :             33.710ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/sw_ballMovement_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.706ns (29.499%)  route 4.077ns (70.501%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 38.079 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.839    -0.980    Pong/datapath/clk_out1
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.456    -0.524 r  Pong/datapath/rightPaddle_reg[1]/Q
                         net (fo=33, routed)          1.657     1.134    Pong/datapath/rightPaddle_reg_n_0_[1]
    SLICE_X4Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.258 r  Pong/datapath/i__carry__0_i_6/O
                         net (fo=13, routed)          0.206     1.463    Pong/datapath/ballFunction/sw_ballMovement_reg3_inferred__0/i__carry__0_0
    SLICE_X4Y116         LUT6 (Prop_lut6_I1_O)        0.124     1.587 r  Pong/datapath/ballFunction/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.568     2.156    Pong/datapath/ballFunction_n_104
    SLICE_X5Y116         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.682 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.682    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.796 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.796    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.910 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.839     3.749    Pong/datapath/ballFunction/sw_ballMovement_reg_reg[0][0]
    SLICE_X11Y118        LUT6 (Prop_lut6_I1_O)        0.124     3.873 f  Pong/datapath/ballFunction/sw_ballMovement_reg[0]_i_2/O
                         net (fo=1, routed)           0.807     4.679    Pong/datapath/ballFunction_n_143
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     4.803 r  Pong/datapath/sw_ballMovement_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.803    Pong/datapath/sw_ballMovement_reg[0]_i_1_n_0
    SLICE_X11Y116        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.646    38.079    Pong/datapath/clk_out1
    SLICE_X11Y116        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/C
                         clock pessimism              0.554    38.632    
                         clock uncertainty           -0.148    38.484    
    SLICE_X11Y116        FDRE (Setup_fdre_C_D)        0.029    38.513    Pong/datapath/sw_ballMovement_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                 33.710    

Slack (MET) :             33.790ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 1.375ns (24.576%)  route 4.220ns (75.424%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.159 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.843    -0.976    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.498 r  Pong/datapath/rightPaddle_reg[0]/Q
                         net (fo=30, routed)          1.330     0.832    Pong/datapath/rightPaddle_reg_n_0_[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.295     1.127 r  Pong/datapath/rightPaddle[7]_i_2/O
                         net (fo=5, routed)           0.685     1.812    Pong/datapath/rightPaddle[7]_i_2_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.936 r  Pong/datapath/rightPaddle[9]_i_8/O
                         net (fo=1, routed)           0.951     2.888    Pong/datapath/rightPaddle[9]_i_8_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.152     3.040 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.608     3.648    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X3Y119         LUT5 (Prop_lut5_I4_O)        0.326     3.974 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.646     4.619    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X2Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.726    38.159    Pong/datapath/clk_out1
    SLICE_X2Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
                         clock pessimism              0.568    38.726    
                         clock uncertainty           -0.148    38.578    
    SLICE_X2Y115         FDSE (Setup_fdse_C_CE)      -0.169    38.409    Pong/datapath/rightPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         38.409    
                         arrival time                          -4.619    
  -------------------------------------------------------------------
                         slack                                 33.790    

Slack (MET) :             33.790ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 1.375ns (24.576%)  route 4.220ns (75.424%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.159 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.843    -0.976    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.498 r  Pong/datapath/rightPaddle_reg[0]/Q
                         net (fo=30, routed)          1.330     0.832    Pong/datapath/rightPaddle_reg_n_0_[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.295     1.127 r  Pong/datapath/rightPaddle[7]_i_2/O
                         net (fo=5, routed)           0.685     1.812    Pong/datapath/rightPaddle[7]_i_2_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.936 r  Pong/datapath/rightPaddle[9]_i_8/O
                         net (fo=1, routed)           0.951     2.888    Pong/datapath/rightPaddle[9]_i_8_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.152     3.040 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.608     3.648    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X3Y119         LUT5 (Prop_lut5_I4_O)        0.326     3.974 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.646     4.619    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X2Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.726    38.159    Pong/datapath/clk_out1
    SLICE_X2Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
                         clock pessimism              0.568    38.726    
                         clock uncertainty           -0.148    38.578    
    SLICE_X2Y115         FDSE (Setup_fdse_C_CE)      -0.169    38.409    Pong/datapath/rightPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.409    
                         arrival time                          -4.619    
  -------------------------------------------------------------------
                         slack                                 33.790    

Slack (MET) :             33.801ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 1.375ns (24.807%)  route 4.168ns (75.193%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.154 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.843    -0.976    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.498 r  Pong/datapath/rightPaddle_reg[0]/Q
                         net (fo=30, routed)          1.330     0.832    Pong/datapath/rightPaddle_reg_n_0_[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.295     1.127 r  Pong/datapath/rightPaddle[7]_i_2/O
                         net (fo=5, routed)           0.685     1.812    Pong/datapath/rightPaddle[7]_i_2_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.936 r  Pong/datapath/rightPaddle[9]_i_8/O
                         net (fo=1, routed)           0.951     2.888    Pong/datapath/rightPaddle[9]_i_8_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.152     3.040 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.608     3.648    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X3Y119         LUT5 (Prop_lut5_I4_O)        0.326     3.974 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.593     4.567    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.721    38.154    Pong/datapath/clk_out1
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
                         clock pessimism              0.568    38.721    
                         clock uncertainty           -0.148    38.573    
    SLICE_X3Y119         FDRE (Setup_fdre_C_CE)      -0.205    38.368    Pong/datapath/rightPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.368    
                         arrival time                          -4.567    
  -------------------------------------------------------------------
                         slack                                 33.801    

Slack (MET) :             33.843ns  (required time - arrival time)
  Source:                 Pong/datapath/score_flag_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.890ns (16.620%)  route 4.465ns (83.380%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.163 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.760    -1.059    Pong/datapath/clk_out1
    SLICE_X8Y118         FDSE                                         r  Pong/datapath/score_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDSE (Prop_fdse_C_Q)         0.518    -0.541 r  Pong/datapath/score_flag_reg/Q
                         net (fo=3, routed)           0.960     0.419    Pong/datapath/ballFunction/score_flag
    SLICE_X11Y118        LUT6 (Prop_lut6_I1_O)        0.124     0.543 f  Pong/datapath/ballFunction/scoreRightProc[3]_i_9/O
                         net (fo=2, routed)           1.134     1.676    Pong/datapath/ballFunction/scoreRightProc[3]_i_9_n_0
    SLICE_X14Y116        LUT5 (Prop_lut5_I0_O)        0.124     1.800 r  Pong/datapath/ballFunction/scoreLeftProc[3]_i_3/O
                         net (fo=7, routed)           0.663     2.463    Pong/datapath/ballFunction/scoreLeftProc[3]_i_3_n_0
    SLICE_X14Y117        LUT4 (Prop_lut4_I3_O)        0.124     2.587 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=21, routed)          1.709     4.296    Pong/datapath/rightPaddle
    SLICE_X3Y110         FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.730    38.163    Pong/datapath/clk_out1
    SLICE_X3Y110         FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/C
                         clock pessimism              0.554    38.716    
                         clock uncertainty           -0.148    38.568    
    SLICE_X3Y110         FDSE (Setup_fdse_C_S)       -0.429    38.139    Pong/datapath/leftPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         38.139    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                 33.843    

Slack (MET) :             33.843ns  (required time - arrival time)
  Source:                 Pong/datapath/score_flag_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.890ns (16.620%)  route 4.465ns (83.380%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.163 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.760    -1.059    Pong/datapath/clk_out1
    SLICE_X8Y118         FDSE                                         r  Pong/datapath/score_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDSE (Prop_fdse_C_Q)         0.518    -0.541 r  Pong/datapath/score_flag_reg/Q
                         net (fo=3, routed)           0.960     0.419    Pong/datapath/ballFunction/score_flag
    SLICE_X11Y118        LUT6 (Prop_lut6_I1_O)        0.124     0.543 f  Pong/datapath/ballFunction/scoreRightProc[3]_i_9/O
                         net (fo=2, routed)           1.134     1.676    Pong/datapath/ballFunction/scoreRightProc[3]_i_9_n_0
    SLICE_X14Y116        LUT5 (Prop_lut5_I0_O)        0.124     1.800 r  Pong/datapath/ballFunction/scoreLeftProc[3]_i_3/O
                         net (fo=7, routed)           0.663     2.463    Pong/datapath/ballFunction/scoreLeftProc[3]_i_3_n_0
    SLICE_X14Y117        LUT4 (Prop_lut4_I3_O)        0.124     2.587 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=21, routed)          1.709     4.296    Pong/datapath/rightPaddle
    SLICE_X3Y110         FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.730    38.163    Pong/datapath/clk_out1
    SLICE_X3Y110         FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/C
                         clock pessimism              0.554    38.716    
                         clock uncertainty           -0.148    38.568    
    SLICE_X3Y110         FDSE (Setup_fdse_C_S)       -0.429    38.139    Pong/datapath/leftPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.139    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                 33.843    

Slack (MET) :             33.843ns  (required time - arrival time)
  Source:                 Pong/datapath/score_flag_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.890ns (16.620%)  route 4.465ns (83.380%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.163 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.760    -1.059    Pong/datapath/clk_out1
    SLICE_X8Y118         FDSE                                         r  Pong/datapath/score_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDSE (Prop_fdse_C_Q)         0.518    -0.541 r  Pong/datapath/score_flag_reg/Q
                         net (fo=3, routed)           0.960     0.419    Pong/datapath/ballFunction/score_flag
    SLICE_X11Y118        LUT6 (Prop_lut6_I1_O)        0.124     0.543 f  Pong/datapath/ballFunction/scoreRightProc[3]_i_9/O
                         net (fo=2, routed)           1.134     1.676    Pong/datapath/ballFunction/scoreRightProc[3]_i_9_n_0
    SLICE_X14Y116        LUT5 (Prop_lut5_I0_O)        0.124     1.800 r  Pong/datapath/ballFunction/scoreLeftProc[3]_i_3/O
                         net (fo=7, routed)           0.663     2.463    Pong/datapath/ballFunction/scoreLeftProc[3]_i_3_n_0
    SLICE_X14Y117        LUT4 (Prop_lut4_I3_O)        0.124     2.587 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=21, routed)          1.709     4.296    Pong/datapath/rightPaddle
    SLICE_X3Y110         FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.730    38.163    Pong/datapath/clk_out1
    SLICE_X3Y110         FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/C
                         clock pessimism              0.554    38.716    
                         clock uncertainty           -0.148    38.568    
    SLICE_X3Y110         FDSE (Setup_fdse_C_S)       -0.429    38.139    Pong/datapath/leftPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.139    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                 33.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.075%)  route 0.141ns (49.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.641    -0.659    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y124         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/Q
                         net (fo=3, routed)           0.141    -0.377    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[18]
    SLICE_X5Y124         FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.912    -0.902    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y124         FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/C
                         clock pessimism              0.256    -0.646    
    SLICE_X5Y124         FDSE (Hold_fdse_C_D)         0.070    -0.576    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.044%)  route 0.179ns (55.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.643    -0.657    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X3Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/Q
                         net (fo=2, routed)           0.179    -0.337    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[10]
    SLICE_X4Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/C
                         clock pessimism              0.280    -0.621    
    SLICE_X4Y123         FDRE (Hold_fdre_C_D)         0.070    -0.551    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.839%)  route 0.146ns (41.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.654    -0.646    Pong/datapath/clk_out1
    SLICE_X2Y109         FDRE                                         r  Pong/datapath/NES_wire_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164    -0.482 f  Pong/datapath/NES_wire_Left_reg[3]/Q
                         net (fo=3, routed)           0.146    -0.336    Pong/datapath/NES_wire_Left[3]
    SLICE_X3Y109         LUT1 (Prop_lut1_I0_O)        0.045    -0.291 r  Pong/datapath/old_NES_Left[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    Pong/datapath/NES_activity_Left2[3]
    SLICE_X3Y109         FDRE                                         r  Pong/datapath/old_NES_Left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.928    -0.886    Pong/datapath/clk_out1
    SLICE_X3Y109         FDRE                                         r  Pong/datapath/old_NES_Left_reg[3]/C
                         clock pessimism              0.253    -0.633    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.107    -0.526    Pong/datapath/old_NES_Left_reg[3]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.364%)  route 0.183ns (49.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.655    -0.645    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X3Y105         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  Pong/datapath/NES_counter_left/processQ_reg[3]/Q
                         net (fo=7, routed)           0.183    -0.320    Pong/datapath/NES_counter_left/processQ_reg_n_0_[3]
    SLICE_X2Y105         LUT6 (Prop_lut6_I3_O)        0.045    -0.275 r  Pong/datapath/NES_counter_left/processQ[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.275    Pong/datapath/NES_counter_left/p_0_in__1[7]
    SLICE_X2Y105         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.929    -0.885    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X2Y105         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
                         clock pessimism              0.253    -0.632    
    SLICE_X2Y105         FDRE (Hold_fdre_C_D)         0.121    -0.511    Pong/datapath/NES_counter_left/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.530 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/Q
                         net (fo=2, routed)           0.134    -0.396    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[8]
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.023    -0.635    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.642    -0.658    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X3Y125         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  Pong/datapath/NES_counter_right/processQ_reg[3]/Q
                         net (fo=7, routed)           0.168    -0.349    Pong/datapath/NES_counter_right/processQ_reg_n_0_[3]
    SLICE_X3Y125         LUT5 (Prop_lut5_I4_O)        0.042    -0.307 r  Pong/datapath/NES_counter_right/processQ[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.307    Pong/datapath/NES_counter_right/p_0_in__2[4]
    SLICE_X3Y125         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.913    -0.901    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X3Y125         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[4]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X3Y125         FDRE (Hold_fdre_C_D)         0.107    -0.551    Pong/datapath/NES_counter_right/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.997%)  route 0.128ns (50.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.530 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[4]/Q
                         net (fo=2, routed)           0.128    -0.402    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[4]
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[5]/C
                         clock pessimism              0.256    -0.645    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)        -0.006    -0.651    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[5]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.513%)  route 0.155ns (45.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.655    -0.645    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X3Y105         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  Pong/datapath/NES_counter_left/processQ_reg[0]/Q
                         net (fo=8, routed)           0.155    -0.349    Pong/datapath/NES_counter_left/processQ_reg_n_0_[0]
    SLICE_X3Y105         LUT6 (Prop_lut6_I4_O)        0.045    -0.304 r  Pong/datapath/NES_counter_left/processQ[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.304    Pong/datapath/NES_counter_left/p_0_in__1[5]
    SLICE_X3Y105         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.929    -0.885    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X3Y105         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[5]/C
                         clock pessimism              0.240    -0.645    
    SLICE_X3Y105         FDRE (Hold_fdre_C_D)         0.092    -0.553    Pong/datapath/NES_counter_left/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.839%)  route 0.146ns (41.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.654    -0.646    Pong/datapath/clk_out1
    SLICE_X2Y109         FDRE                                         r  Pong/datapath/NES_wire_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164    -0.482 f  Pong/datapath/NES_wire_Left_reg[3]/Q
                         net (fo=3, routed)           0.146    -0.336    Pong/datapath/NES_wire_Left[3]
    SLICE_X3Y109         LUT3 (Prop_lut3_I0_O)        0.045    -0.291 r  Pong/datapath/NES_activity_Left[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    Pong/datapath/NES_activity_Left[3]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.928    -0.886    Pong/datapath/clk_out1
    SLICE_X3Y109         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[3]/C
                         clock pessimism              0.253    -0.633    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.092    -0.541    Pong/datapath/NES_activity_Left_reg[3]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.342%)  route 0.142ns (52.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.530 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/Q
                         net (fo=6, routed)           0.142    -0.387    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[7]
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.017    -0.641    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X11Y117    Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X11Y117    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X11Y117    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.725      38.725     SLICE_X4Y108     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y110     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y110     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y108     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y108     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y123     Pong/datapath/temp/processQ_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y123     Pong/datapath/temp/processQ_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y119     Pong/datapath/rightPaddle_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X2Y115     Pong/datapath/rightPaddle_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X2Y115     Pong/datapath/rightPaddle_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y115     Pong/datapath/rightPaddle_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y123     Pong/datapath/temp/processQ_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y123     Pong/datapath/temp/processQ_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y119     Pong/datapath/rightPaddle_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X11Y117    Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X11Y117    Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X11Y117    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X11Y117    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X4Y108     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y110     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y110     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y108     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y108     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y108     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y108     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.526ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 1.368ns (23.606%)  route 4.427ns (76.394%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.158 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.843    -0.976    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.498 r  Pong/datapath/rightPaddle_reg[0]/Q
                         net (fo=30, routed)          1.330     0.832    Pong/datapath/rightPaddle_reg_n_0_[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.295     1.127 r  Pong/datapath/rightPaddle[7]_i_2/O
                         net (fo=5, routed)           0.685     1.812    Pong/datapath/rightPaddle[7]_i_2_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.936 r  Pong/datapath/rightPaddle[9]_i_8/O
                         net (fo=1, routed)           0.951     2.888    Pong/datapath/rightPaddle[9]_i_8_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.152     3.040 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           1.125     4.164    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X2Y116         LUT5 (Prop_lut5_I0_O)        0.319     4.483 r  Pong/datapath/rightPaddle[0]_i_1/O
                         net (fo=1, routed)           0.336     4.819    Pong/datapath/rightPaddle1_in[0]
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.725    38.158    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
                         clock pessimism              0.592    38.749    
                         clock uncertainty           -0.164    38.586    
    SLICE_X2Y116         FDRE (Setup_fdre_C_D)       -0.240    38.346    Pong/datapath/rightPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         38.346    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                 33.526    

Slack (MET) :             33.549ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 1.375ns (23.772%)  route 4.409ns (76.228%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.159 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.843    -0.976    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.498 r  Pong/datapath/rightPaddle_reg[0]/Q
                         net (fo=30, routed)          1.330     0.832    Pong/datapath/rightPaddle_reg_n_0_[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.295     1.127 r  Pong/datapath/rightPaddle[7]_i_2/O
                         net (fo=5, routed)           0.685     1.812    Pong/datapath/rightPaddle[7]_i_2_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.936 r  Pong/datapath/rightPaddle[9]_i_8/O
                         net (fo=1, routed)           0.951     2.888    Pong/datapath/rightPaddle[9]_i_8_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.152     3.040 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.608     3.648    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X3Y119         LUT5 (Prop_lut5_I4_O)        0.326     3.974 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.835     4.808    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X3Y115         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.726    38.159    Pong/datapath/clk_out1
    SLICE_X3Y115         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/C
                         clock pessimism              0.568    38.726    
                         clock uncertainty           -0.164    38.563    
    SLICE_X3Y115         FDRE (Setup_fdre_C_CE)      -0.205    38.358    Pong/datapath/rightPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         38.358    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                 33.549    

Slack (MET) :             33.585ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 1.375ns (22.800%)  route 4.656ns (77.200%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.159 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.843    -0.976    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.498 r  Pong/datapath/rightPaddle_reg[0]/Q
                         net (fo=30, routed)          1.330     0.832    Pong/datapath/rightPaddle_reg_n_0_[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.295     1.127 r  Pong/datapath/rightPaddle[7]_i_2/O
                         net (fo=5, routed)           0.685     1.812    Pong/datapath/rightPaddle[7]_i_2_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.936 f  Pong/datapath/rightPaddle[9]_i_8/O
                         net (fo=1, routed)           0.951     2.888    Pong/datapath/rightPaddle[9]_i_8_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.152     3.040 r  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           1.689     4.729    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I3_O)        0.326     5.055 r  Pong/datapath/rightPaddle[4]_i_1/O
                         net (fo=1, routed)           0.000     5.055    Pong/datapath/rightPaddle[4]_i_1_n_0
    SLICE_X2Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.726    38.159    Pong/datapath/clk_out1
    SLICE_X2Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
                         clock pessimism              0.568    38.726    
                         clock uncertainty           -0.164    38.563    
    SLICE_X2Y115         FDSE (Setup_fdse_C_D)        0.077    38.640    Pong/datapath/rightPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.640    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                 33.585    

Slack (MET) :             33.694ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/sw_ballMovement_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.706ns (29.499%)  route 4.077ns (70.501%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 38.079 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.839    -0.980    Pong/datapath/clk_out1
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.456    -0.524 r  Pong/datapath/rightPaddle_reg[1]/Q
                         net (fo=33, routed)          1.657     1.134    Pong/datapath/rightPaddle_reg_n_0_[1]
    SLICE_X4Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.258 r  Pong/datapath/i__carry__0_i_6/O
                         net (fo=13, routed)          0.206     1.463    Pong/datapath/ballFunction/sw_ballMovement_reg3_inferred__0/i__carry__0_0
    SLICE_X4Y116         LUT6 (Prop_lut6_I1_O)        0.124     1.587 r  Pong/datapath/ballFunction/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.568     2.156    Pong/datapath/ballFunction_n_104
    SLICE_X5Y116         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.682 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.682    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.796 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.796    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.910 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.839     3.749    Pong/datapath/ballFunction/sw_ballMovement_reg_reg[0][0]
    SLICE_X11Y118        LUT6 (Prop_lut6_I1_O)        0.124     3.873 f  Pong/datapath/ballFunction/sw_ballMovement_reg[0]_i_2/O
                         net (fo=1, routed)           0.807     4.679    Pong/datapath/ballFunction_n_143
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     4.803 r  Pong/datapath/sw_ballMovement_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.803    Pong/datapath/sw_ballMovement_reg[0]_i_1_n_0
    SLICE_X11Y116        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.646    38.079    Pong/datapath/clk_out1
    SLICE_X11Y116        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/C
                         clock pessimism              0.554    38.632    
                         clock uncertainty           -0.164    38.469    
    SLICE_X11Y116        FDRE (Setup_fdre_C_D)        0.029    38.498    Pong/datapath/sw_ballMovement_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.498    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                 33.694    

Slack (MET) :             33.774ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 1.375ns (24.576%)  route 4.220ns (75.424%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.159 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.843    -0.976    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.498 r  Pong/datapath/rightPaddle_reg[0]/Q
                         net (fo=30, routed)          1.330     0.832    Pong/datapath/rightPaddle_reg_n_0_[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.295     1.127 r  Pong/datapath/rightPaddle[7]_i_2/O
                         net (fo=5, routed)           0.685     1.812    Pong/datapath/rightPaddle[7]_i_2_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.936 r  Pong/datapath/rightPaddle[9]_i_8/O
                         net (fo=1, routed)           0.951     2.888    Pong/datapath/rightPaddle[9]_i_8_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.152     3.040 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.608     3.648    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X3Y119         LUT5 (Prop_lut5_I4_O)        0.326     3.974 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.646     4.619    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X2Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.726    38.159    Pong/datapath/clk_out1
    SLICE_X2Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
                         clock pessimism              0.568    38.726    
                         clock uncertainty           -0.164    38.563    
    SLICE_X2Y115         FDSE (Setup_fdse_C_CE)      -0.169    38.394    Pong/datapath/rightPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         38.394    
                         arrival time                          -4.619    
  -------------------------------------------------------------------
                         slack                                 33.774    

Slack (MET) :             33.774ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 1.375ns (24.576%)  route 4.220ns (75.424%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.159 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.843    -0.976    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.498 r  Pong/datapath/rightPaddle_reg[0]/Q
                         net (fo=30, routed)          1.330     0.832    Pong/datapath/rightPaddle_reg_n_0_[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.295     1.127 r  Pong/datapath/rightPaddle[7]_i_2/O
                         net (fo=5, routed)           0.685     1.812    Pong/datapath/rightPaddle[7]_i_2_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.936 r  Pong/datapath/rightPaddle[9]_i_8/O
                         net (fo=1, routed)           0.951     2.888    Pong/datapath/rightPaddle[9]_i_8_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.152     3.040 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.608     3.648    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X3Y119         LUT5 (Prop_lut5_I4_O)        0.326     3.974 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.646     4.619    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X2Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.726    38.159    Pong/datapath/clk_out1
    SLICE_X2Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
                         clock pessimism              0.568    38.726    
                         clock uncertainty           -0.164    38.563    
    SLICE_X2Y115         FDSE (Setup_fdse_C_CE)      -0.169    38.394    Pong/datapath/rightPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.394    
                         arrival time                          -4.619    
  -------------------------------------------------------------------
                         slack                                 33.774    

Slack (MET) :             33.786ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 1.375ns (24.807%)  route 4.168ns (75.193%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.154 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.843    -0.976    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.498 r  Pong/datapath/rightPaddle_reg[0]/Q
                         net (fo=30, routed)          1.330     0.832    Pong/datapath/rightPaddle_reg_n_0_[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.295     1.127 r  Pong/datapath/rightPaddle[7]_i_2/O
                         net (fo=5, routed)           0.685     1.812    Pong/datapath/rightPaddle[7]_i_2_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.936 r  Pong/datapath/rightPaddle[9]_i_8/O
                         net (fo=1, routed)           0.951     2.888    Pong/datapath/rightPaddle[9]_i_8_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.152     3.040 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.608     3.648    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X3Y119         LUT5 (Prop_lut5_I4_O)        0.326     3.974 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.593     4.567    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.721    38.154    Pong/datapath/clk_out1
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
                         clock pessimism              0.568    38.721    
                         clock uncertainty           -0.164    38.558    
    SLICE_X3Y119         FDRE (Setup_fdre_C_CE)      -0.205    38.353    Pong/datapath/rightPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.353    
                         arrival time                          -4.567    
  -------------------------------------------------------------------
                         slack                                 33.786    

Slack (MET) :             33.827ns  (required time - arrival time)
  Source:                 Pong/datapath/score_flag_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.890ns (16.620%)  route 4.465ns (83.380%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.163 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.760    -1.059    Pong/datapath/clk_out1
    SLICE_X8Y118         FDSE                                         r  Pong/datapath/score_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDSE (Prop_fdse_C_Q)         0.518    -0.541 r  Pong/datapath/score_flag_reg/Q
                         net (fo=3, routed)           0.960     0.419    Pong/datapath/ballFunction/score_flag
    SLICE_X11Y118        LUT6 (Prop_lut6_I1_O)        0.124     0.543 f  Pong/datapath/ballFunction/scoreRightProc[3]_i_9/O
                         net (fo=2, routed)           1.134     1.676    Pong/datapath/ballFunction/scoreRightProc[3]_i_9_n_0
    SLICE_X14Y116        LUT5 (Prop_lut5_I0_O)        0.124     1.800 r  Pong/datapath/ballFunction/scoreLeftProc[3]_i_3/O
                         net (fo=7, routed)           0.663     2.463    Pong/datapath/ballFunction/scoreLeftProc[3]_i_3_n_0
    SLICE_X14Y117        LUT4 (Prop_lut4_I3_O)        0.124     2.587 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=21, routed)          1.709     4.296    Pong/datapath/rightPaddle
    SLICE_X3Y110         FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.730    38.163    Pong/datapath/clk_out1
    SLICE_X3Y110         FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/C
                         clock pessimism              0.554    38.716    
                         clock uncertainty           -0.164    38.553    
    SLICE_X3Y110         FDSE (Setup_fdse_C_S)       -0.429    38.124    Pong/datapath/leftPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         38.124    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                 33.827    

Slack (MET) :             33.827ns  (required time - arrival time)
  Source:                 Pong/datapath/score_flag_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.890ns (16.620%)  route 4.465ns (83.380%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.163 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.760    -1.059    Pong/datapath/clk_out1
    SLICE_X8Y118         FDSE                                         r  Pong/datapath/score_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDSE (Prop_fdse_C_Q)         0.518    -0.541 r  Pong/datapath/score_flag_reg/Q
                         net (fo=3, routed)           0.960     0.419    Pong/datapath/ballFunction/score_flag
    SLICE_X11Y118        LUT6 (Prop_lut6_I1_O)        0.124     0.543 f  Pong/datapath/ballFunction/scoreRightProc[3]_i_9/O
                         net (fo=2, routed)           1.134     1.676    Pong/datapath/ballFunction/scoreRightProc[3]_i_9_n_0
    SLICE_X14Y116        LUT5 (Prop_lut5_I0_O)        0.124     1.800 r  Pong/datapath/ballFunction/scoreLeftProc[3]_i_3/O
                         net (fo=7, routed)           0.663     2.463    Pong/datapath/ballFunction/scoreLeftProc[3]_i_3_n_0
    SLICE_X14Y117        LUT4 (Prop_lut4_I3_O)        0.124     2.587 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=21, routed)          1.709     4.296    Pong/datapath/rightPaddle
    SLICE_X3Y110         FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.730    38.163    Pong/datapath/clk_out1
    SLICE_X3Y110         FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/C
                         clock pessimism              0.554    38.716    
                         clock uncertainty           -0.164    38.553    
    SLICE_X3Y110         FDSE (Setup_fdse_C_S)       -0.429    38.124    Pong/datapath/leftPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.124    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                 33.827    

Slack (MET) :             33.827ns  (required time - arrival time)
  Source:                 Pong/datapath/score_flag_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.890ns (16.620%)  route 4.465ns (83.380%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.163 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.760    -1.059    Pong/datapath/clk_out1
    SLICE_X8Y118         FDSE                                         r  Pong/datapath/score_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDSE (Prop_fdse_C_Q)         0.518    -0.541 r  Pong/datapath/score_flag_reg/Q
                         net (fo=3, routed)           0.960     0.419    Pong/datapath/ballFunction/score_flag
    SLICE_X11Y118        LUT6 (Prop_lut6_I1_O)        0.124     0.543 f  Pong/datapath/ballFunction/scoreRightProc[3]_i_9/O
                         net (fo=2, routed)           1.134     1.676    Pong/datapath/ballFunction/scoreRightProc[3]_i_9_n_0
    SLICE_X14Y116        LUT5 (Prop_lut5_I0_O)        0.124     1.800 r  Pong/datapath/ballFunction/scoreLeftProc[3]_i_3/O
                         net (fo=7, routed)           0.663     2.463    Pong/datapath/ballFunction/scoreLeftProc[3]_i_3_n_0
    SLICE_X14Y117        LUT4 (Prop_lut4_I3_O)        0.124     2.587 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=21, routed)          1.709     4.296    Pong/datapath/rightPaddle
    SLICE_X3Y110         FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.730    38.163    Pong/datapath/clk_out1
    SLICE_X3Y110         FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/C
                         clock pessimism              0.554    38.716    
                         clock uncertainty           -0.164    38.553    
    SLICE_X3Y110         FDSE (Setup_fdse_C_S)       -0.429    38.124    Pong/datapath/leftPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.124    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                 33.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.075%)  route 0.141ns (49.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.641    -0.659    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y124         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/Q
                         net (fo=3, routed)           0.141    -0.377    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[18]
    SLICE_X5Y124         FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.912    -0.902    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y124         FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/C
                         clock pessimism              0.256    -0.646    
                         clock uncertainty            0.164    -0.482    
    SLICE_X5Y124         FDSE (Hold_fdse_C_D)         0.070    -0.412    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.044%)  route 0.179ns (55.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.643    -0.657    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X3Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/Q
                         net (fo=2, routed)           0.179    -0.337    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[10]
    SLICE_X4Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/C
                         clock pessimism              0.280    -0.621    
                         clock uncertainty            0.164    -0.457    
    SLICE_X4Y123         FDRE (Hold_fdre_C_D)         0.070    -0.387    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.839%)  route 0.146ns (41.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.654    -0.646    Pong/datapath/clk_out1
    SLICE_X2Y109         FDRE                                         r  Pong/datapath/NES_wire_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164    -0.482 f  Pong/datapath/NES_wire_Left_reg[3]/Q
                         net (fo=3, routed)           0.146    -0.336    Pong/datapath/NES_wire_Left[3]
    SLICE_X3Y109         LUT1 (Prop_lut1_I0_O)        0.045    -0.291 r  Pong/datapath/old_NES_Left[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    Pong/datapath/NES_activity_Left2[3]
    SLICE_X3Y109         FDRE                                         r  Pong/datapath/old_NES_Left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.928    -0.886    Pong/datapath/clk_out1
    SLICE_X3Y109         FDRE                                         r  Pong/datapath/old_NES_Left_reg[3]/C
                         clock pessimism              0.253    -0.633    
                         clock uncertainty            0.164    -0.469    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.107    -0.362    Pong/datapath/old_NES_Left_reg[3]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.364%)  route 0.183ns (49.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.655    -0.645    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X3Y105         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  Pong/datapath/NES_counter_left/processQ_reg[3]/Q
                         net (fo=7, routed)           0.183    -0.320    Pong/datapath/NES_counter_left/processQ_reg_n_0_[3]
    SLICE_X2Y105         LUT6 (Prop_lut6_I3_O)        0.045    -0.275 r  Pong/datapath/NES_counter_left/processQ[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.275    Pong/datapath/NES_counter_left/p_0_in__1[7]
    SLICE_X2Y105         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.929    -0.885    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X2Y105         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
                         clock pessimism              0.253    -0.632    
                         clock uncertainty            0.164    -0.468    
    SLICE_X2Y105         FDRE (Hold_fdre_C_D)         0.121    -0.347    Pong/datapath/NES_counter_left/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.530 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/Q
                         net (fo=2, routed)           0.134    -0.396    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[8]
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.164    -0.494    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.023    -0.471    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.642    -0.658    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X3Y125         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  Pong/datapath/NES_counter_right/processQ_reg[3]/Q
                         net (fo=7, routed)           0.168    -0.349    Pong/datapath/NES_counter_right/processQ_reg_n_0_[3]
    SLICE_X3Y125         LUT5 (Prop_lut5_I4_O)        0.042    -0.307 r  Pong/datapath/NES_counter_right/processQ[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.307    Pong/datapath/NES_counter_right/p_0_in__2[4]
    SLICE_X3Y125         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.913    -0.901    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X3Y125         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[4]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.164    -0.494    
    SLICE_X3Y125         FDRE (Hold_fdre_C_D)         0.107    -0.387    Pong/datapath/NES_counter_right/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.997%)  route 0.128ns (50.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.530 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[4]/Q
                         net (fo=2, routed)           0.128    -0.402    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[4]
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[5]/C
                         clock pessimism              0.256    -0.645    
                         clock uncertainty            0.164    -0.481    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)        -0.006    -0.487    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[5]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.513%)  route 0.155ns (45.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.655    -0.645    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X3Y105         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  Pong/datapath/NES_counter_left/processQ_reg[0]/Q
                         net (fo=8, routed)           0.155    -0.349    Pong/datapath/NES_counter_left/processQ_reg_n_0_[0]
    SLICE_X3Y105         LUT6 (Prop_lut6_I4_O)        0.045    -0.304 r  Pong/datapath/NES_counter_left/processQ[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.304    Pong/datapath/NES_counter_left/p_0_in__1[5]
    SLICE_X3Y105         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.929    -0.885    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X3Y105         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[5]/C
                         clock pessimism              0.240    -0.645    
                         clock uncertainty            0.164    -0.481    
    SLICE_X3Y105         FDRE (Hold_fdre_C_D)         0.092    -0.389    Pong/datapath/NES_counter_left/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.839%)  route 0.146ns (41.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.654    -0.646    Pong/datapath/clk_out1
    SLICE_X2Y109         FDRE                                         r  Pong/datapath/NES_wire_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164    -0.482 f  Pong/datapath/NES_wire_Left_reg[3]/Q
                         net (fo=3, routed)           0.146    -0.336    Pong/datapath/NES_wire_Left[3]
    SLICE_X3Y109         LUT3 (Prop_lut3_I0_O)        0.045    -0.291 r  Pong/datapath/NES_activity_Left[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    Pong/datapath/NES_activity_Left[3]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.928    -0.886    Pong/datapath/clk_out1
    SLICE_X3Y109         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[3]/C
                         clock pessimism              0.253    -0.633    
                         clock uncertainty            0.164    -0.469    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.092    -0.377    Pong/datapath/NES_activity_Left_reg[3]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.342%)  route 0.142ns (52.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.530 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/Q
                         net (fo=6, routed)           0.142    -0.387    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[7]
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.164    -0.494    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.017    -0.477    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.526ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 1.368ns (23.606%)  route 4.427ns (76.394%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.158 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.843    -0.976    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.498 r  Pong/datapath/rightPaddle_reg[0]/Q
                         net (fo=30, routed)          1.330     0.832    Pong/datapath/rightPaddle_reg_n_0_[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.295     1.127 r  Pong/datapath/rightPaddle[7]_i_2/O
                         net (fo=5, routed)           0.685     1.812    Pong/datapath/rightPaddle[7]_i_2_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.936 r  Pong/datapath/rightPaddle[9]_i_8/O
                         net (fo=1, routed)           0.951     2.888    Pong/datapath/rightPaddle[9]_i_8_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.152     3.040 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           1.125     4.164    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X2Y116         LUT5 (Prop_lut5_I0_O)        0.319     4.483 r  Pong/datapath/rightPaddle[0]_i_1/O
                         net (fo=1, routed)           0.336     4.819    Pong/datapath/rightPaddle1_in[0]
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.725    38.158    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
                         clock pessimism              0.592    38.749    
                         clock uncertainty           -0.164    38.586    
    SLICE_X2Y116         FDRE (Setup_fdre_C_D)       -0.240    38.346    Pong/datapath/rightPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         38.346    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                 33.526    

Slack (MET) :             33.549ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 1.375ns (23.772%)  route 4.409ns (76.228%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.159 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.843    -0.976    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.498 r  Pong/datapath/rightPaddle_reg[0]/Q
                         net (fo=30, routed)          1.330     0.832    Pong/datapath/rightPaddle_reg_n_0_[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.295     1.127 r  Pong/datapath/rightPaddle[7]_i_2/O
                         net (fo=5, routed)           0.685     1.812    Pong/datapath/rightPaddle[7]_i_2_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.936 r  Pong/datapath/rightPaddle[9]_i_8/O
                         net (fo=1, routed)           0.951     2.888    Pong/datapath/rightPaddle[9]_i_8_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.152     3.040 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.608     3.648    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X3Y119         LUT5 (Prop_lut5_I4_O)        0.326     3.974 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.835     4.808    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X3Y115         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.726    38.159    Pong/datapath/clk_out1
    SLICE_X3Y115         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/C
                         clock pessimism              0.568    38.726    
                         clock uncertainty           -0.164    38.563    
    SLICE_X3Y115         FDRE (Setup_fdre_C_CE)      -0.205    38.358    Pong/datapath/rightPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         38.358    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                 33.549    

Slack (MET) :             33.585ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 1.375ns (22.800%)  route 4.656ns (77.200%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.159 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.843    -0.976    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.498 r  Pong/datapath/rightPaddle_reg[0]/Q
                         net (fo=30, routed)          1.330     0.832    Pong/datapath/rightPaddle_reg_n_0_[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.295     1.127 r  Pong/datapath/rightPaddle[7]_i_2/O
                         net (fo=5, routed)           0.685     1.812    Pong/datapath/rightPaddle[7]_i_2_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.936 f  Pong/datapath/rightPaddle[9]_i_8/O
                         net (fo=1, routed)           0.951     2.888    Pong/datapath/rightPaddle[9]_i_8_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.152     3.040 r  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           1.689     4.729    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X2Y115         LUT6 (Prop_lut6_I3_O)        0.326     5.055 r  Pong/datapath/rightPaddle[4]_i_1/O
                         net (fo=1, routed)           0.000     5.055    Pong/datapath/rightPaddle[4]_i_1_n_0
    SLICE_X2Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.726    38.159    Pong/datapath/clk_out1
    SLICE_X2Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
                         clock pessimism              0.568    38.726    
                         clock uncertainty           -0.164    38.563    
    SLICE_X2Y115         FDSE (Setup_fdse_C_D)        0.077    38.640    Pong/datapath/rightPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.640    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                 33.585    

Slack (MET) :             33.694ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/sw_ballMovement_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.706ns (29.499%)  route 4.077ns (70.501%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 38.079 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.839    -0.980    Pong/datapath/clk_out1
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.456    -0.524 r  Pong/datapath/rightPaddle_reg[1]/Q
                         net (fo=33, routed)          1.657     1.134    Pong/datapath/rightPaddle_reg_n_0_[1]
    SLICE_X4Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.258 r  Pong/datapath/i__carry__0_i_6/O
                         net (fo=13, routed)          0.206     1.463    Pong/datapath/ballFunction/sw_ballMovement_reg3_inferred__0/i__carry__0_0
    SLICE_X4Y116         LUT6 (Prop_lut6_I1_O)        0.124     1.587 r  Pong/datapath/ballFunction/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.568     2.156    Pong/datapath/ballFunction_n_104
    SLICE_X5Y116         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.682 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.682    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.796 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.796    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.910 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.839     3.749    Pong/datapath/ballFunction/sw_ballMovement_reg_reg[0][0]
    SLICE_X11Y118        LUT6 (Prop_lut6_I1_O)        0.124     3.873 f  Pong/datapath/ballFunction/sw_ballMovement_reg[0]_i_2/O
                         net (fo=1, routed)           0.807     4.679    Pong/datapath/ballFunction_n_143
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     4.803 r  Pong/datapath/sw_ballMovement_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.803    Pong/datapath/sw_ballMovement_reg[0]_i_1_n_0
    SLICE_X11Y116        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.646    38.079    Pong/datapath/clk_out1
    SLICE_X11Y116        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/C
                         clock pessimism              0.554    38.632    
                         clock uncertainty           -0.164    38.469    
    SLICE_X11Y116        FDRE (Setup_fdre_C_D)        0.029    38.498    Pong/datapath/sw_ballMovement_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.498    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                 33.694    

Slack (MET) :             33.774ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 1.375ns (24.576%)  route 4.220ns (75.424%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.159 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.843    -0.976    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.498 r  Pong/datapath/rightPaddle_reg[0]/Q
                         net (fo=30, routed)          1.330     0.832    Pong/datapath/rightPaddle_reg_n_0_[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.295     1.127 r  Pong/datapath/rightPaddle[7]_i_2/O
                         net (fo=5, routed)           0.685     1.812    Pong/datapath/rightPaddle[7]_i_2_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.936 r  Pong/datapath/rightPaddle[9]_i_8/O
                         net (fo=1, routed)           0.951     2.888    Pong/datapath/rightPaddle[9]_i_8_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.152     3.040 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.608     3.648    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X3Y119         LUT5 (Prop_lut5_I4_O)        0.326     3.974 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.646     4.619    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X2Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.726    38.159    Pong/datapath/clk_out1
    SLICE_X2Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
                         clock pessimism              0.568    38.726    
                         clock uncertainty           -0.164    38.563    
    SLICE_X2Y115         FDSE (Setup_fdse_C_CE)      -0.169    38.394    Pong/datapath/rightPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         38.394    
                         arrival time                          -4.619    
  -------------------------------------------------------------------
                         slack                                 33.774    

Slack (MET) :             33.774ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 1.375ns (24.576%)  route 4.220ns (75.424%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.159 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.843    -0.976    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.498 r  Pong/datapath/rightPaddle_reg[0]/Q
                         net (fo=30, routed)          1.330     0.832    Pong/datapath/rightPaddle_reg_n_0_[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.295     1.127 r  Pong/datapath/rightPaddle[7]_i_2/O
                         net (fo=5, routed)           0.685     1.812    Pong/datapath/rightPaddle[7]_i_2_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.936 r  Pong/datapath/rightPaddle[9]_i_8/O
                         net (fo=1, routed)           0.951     2.888    Pong/datapath/rightPaddle[9]_i_8_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.152     3.040 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.608     3.648    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X3Y119         LUT5 (Prop_lut5_I4_O)        0.326     3.974 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.646     4.619    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X2Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.726    38.159    Pong/datapath/clk_out1
    SLICE_X2Y115         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
                         clock pessimism              0.568    38.726    
                         clock uncertainty           -0.164    38.563    
    SLICE_X2Y115         FDSE (Setup_fdse_C_CE)      -0.169    38.394    Pong/datapath/rightPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.394    
                         arrival time                          -4.619    
  -------------------------------------------------------------------
                         slack                                 33.774    

Slack (MET) :             33.786ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 1.375ns (24.807%)  route 4.168ns (75.193%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.154 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.843    -0.976    Pong/datapath/clk_out1
    SLICE_X2Y116         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.478    -0.498 r  Pong/datapath/rightPaddle_reg[0]/Q
                         net (fo=30, routed)          1.330     0.832    Pong/datapath/rightPaddle_reg_n_0_[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I2_O)        0.295     1.127 r  Pong/datapath/rightPaddle[7]_i_2/O
                         net (fo=5, routed)           0.685     1.812    Pong/datapath/rightPaddle[7]_i_2_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I3_O)        0.124     1.936 r  Pong/datapath/rightPaddle[9]_i_8/O
                         net (fo=1, routed)           0.951     2.888    Pong/datapath/rightPaddle[9]_i_8_n_0
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.152     3.040 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.608     3.648    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X3Y119         LUT5 (Prop_lut5_I4_O)        0.326     3.974 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.593     4.567    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.721    38.154    Pong/datapath/clk_out1
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
                         clock pessimism              0.568    38.721    
                         clock uncertainty           -0.164    38.558    
    SLICE_X3Y119         FDRE (Setup_fdre_C_CE)      -0.205    38.353    Pong/datapath/rightPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.353    
                         arrival time                          -4.567    
  -------------------------------------------------------------------
                         slack                                 33.786    

Slack (MET) :             33.827ns  (required time - arrival time)
  Source:                 Pong/datapath/score_flag_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.890ns (16.620%)  route 4.465ns (83.380%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.163 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.760    -1.059    Pong/datapath/clk_out1
    SLICE_X8Y118         FDSE                                         r  Pong/datapath/score_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDSE (Prop_fdse_C_Q)         0.518    -0.541 r  Pong/datapath/score_flag_reg/Q
                         net (fo=3, routed)           0.960     0.419    Pong/datapath/ballFunction/score_flag
    SLICE_X11Y118        LUT6 (Prop_lut6_I1_O)        0.124     0.543 f  Pong/datapath/ballFunction/scoreRightProc[3]_i_9/O
                         net (fo=2, routed)           1.134     1.676    Pong/datapath/ballFunction/scoreRightProc[3]_i_9_n_0
    SLICE_X14Y116        LUT5 (Prop_lut5_I0_O)        0.124     1.800 r  Pong/datapath/ballFunction/scoreLeftProc[3]_i_3/O
                         net (fo=7, routed)           0.663     2.463    Pong/datapath/ballFunction/scoreLeftProc[3]_i_3_n_0
    SLICE_X14Y117        LUT4 (Prop_lut4_I3_O)        0.124     2.587 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=21, routed)          1.709     4.296    Pong/datapath/rightPaddle
    SLICE_X3Y110         FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.730    38.163    Pong/datapath/clk_out1
    SLICE_X3Y110         FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/C
                         clock pessimism              0.554    38.716    
                         clock uncertainty           -0.164    38.553    
    SLICE_X3Y110         FDSE (Setup_fdse_C_S)       -0.429    38.124    Pong/datapath/leftPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         38.124    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                 33.827    

Slack (MET) :             33.827ns  (required time - arrival time)
  Source:                 Pong/datapath/score_flag_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.890ns (16.620%)  route 4.465ns (83.380%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.163 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.760    -1.059    Pong/datapath/clk_out1
    SLICE_X8Y118         FDSE                                         r  Pong/datapath/score_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDSE (Prop_fdse_C_Q)         0.518    -0.541 r  Pong/datapath/score_flag_reg/Q
                         net (fo=3, routed)           0.960     0.419    Pong/datapath/ballFunction/score_flag
    SLICE_X11Y118        LUT6 (Prop_lut6_I1_O)        0.124     0.543 f  Pong/datapath/ballFunction/scoreRightProc[3]_i_9/O
                         net (fo=2, routed)           1.134     1.676    Pong/datapath/ballFunction/scoreRightProc[3]_i_9_n_0
    SLICE_X14Y116        LUT5 (Prop_lut5_I0_O)        0.124     1.800 r  Pong/datapath/ballFunction/scoreLeftProc[3]_i_3/O
                         net (fo=7, routed)           0.663     2.463    Pong/datapath/ballFunction/scoreLeftProc[3]_i_3_n_0
    SLICE_X14Y117        LUT4 (Prop_lut4_I3_O)        0.124     2.587 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=21, routed)          1.709     4.296    Pong/datapath/rightPaddle
    SLICE_X3Y110         FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.730    38.163    Pong/datapath/clk_out1
    SLICE_X3Y110         FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/C
                         clock pessimism              0.554    38.716    
                         clock uncertainty           -0.164    38.553    
    SLICE_X3Y110         FDSE (Setup_fdse_C_S)       -0.429    38.124    Pong/datapath/leftPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.124    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                 33.827    

Slack (MET) :             33.827ns  (required time - arrival time)
  Source:                 Pong/datapath/score_flag_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.890ns (16.620%)  route 4.465ns (83.380%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.163 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.760    -1.059    Pong/datapath/clk_out1
    SLICE_X8Y118         FDSE                                         r  Pong/datapath/score_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDSE (Prop_fdse_C_Q)         0.518    -0.541 r  Pong/datapath/score_flag_reg/Q
                         net (fo=3, routed)           0.960     0.419    Pong/datapath/ballFunction/score_flag
    SLICE_X11Y118        LUT6 (Prop_lut6_I1_O)        0.124     0.543 f  Pong/datapath/ballFunction/scoreRightProc[3]_i_9/O
                         net (fo=2, routed)           1.134     1.676    Pong/datapath/ballFunction/scoreRightProc[3]_i_9_n_0
    SLICE_X14Y116        LUT5 (Prop_lut5_I0_O)        0.124     1.800 r  Pong/datapath/ballFunction/scoreLeftProc[3]_i_3/O
                         net (fo=7, routed)           0.663     2.463    Pong/datapath/ballFunction/scoreLeftProc[3]_i_3_n_0
    SLICE_X14Y117        LUT4 (Prop_lut4_I3_O)        0.124     2.587 r  Pong/datapath/ballFunction/leftPaddle[9]_i_1/O
                         net (fo=21, routed)          1.709     4.296    Pong/datapath/rightPaddle
    SLICE_X3Y110         FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.730    38.163    Pong/datapath/clk_out1
    SLICE_X3Y110         FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/C
                         clock pessimism              0.554    38.716    
                         clock uncertainty           -0.164    38.553    
    SLICE_X3Y110         FDSE (Setup_fdse_C_S)       -0.429    38.124    Pong/datapath/leftPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.124    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                 33.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.075%)  route 0.141ns (49.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.641    -0.659    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y124         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/Q
                         net (fo=3, routed)           0.141    -0.377    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[18]
    SLICE_X5Y124         FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.912    -0.902    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y124         FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/C
                         clock pessimism              0.256    -0.646    
                         clock uncertainty            0.164    -0.482    
    SLICE_X5Y124         FDSE (Hold_fdse_C_D)         0.070    -0.412    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.044%)  route 0.179ns (55.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.643    -0.657    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X3Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/Q
                         net (fo=2, routed)           0.179    -0.337    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[10]
    SLICE_X4Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/C
                         clock pessimism              0.280    -0.621    
                         clock uncertainty            0.164    -0.457    
    SLICE_X4Y123         FDRE (Hold_fdre_C_D)         0.070    -0.387    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.839%)  route 0.146ns (41.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.654    -0.646    Pong/datapath/clk_out1
    SLICE_X2Y109         FDRE                                         r  Pong/datapath/NES_wire_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164    -0.482 f  Pong/datapath/NES_wire_Left_reg[3]/Q
                         net (fo=3, routed)           0.146    -0.336    Pong/datapath/NES_wire_Left[3]
    SLICE_X3Y109         LUT1 (Prop_lut1_I0_O)        0.045    -0.291 r  Pong/datapath/old_NES_Left[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    Pong/datapath/NES_activity_Left2[3]
    SLICE_X3Y109         FDRE                                         r  Pong/datapath/old_NES_Left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.928    -0.886    Pong/datapath/clk_out1
    SLICE_X3Y109         FDRE                                         r  Pong/datapath/old_NES_Left_reg[3]/C
                         clock pessimism              0.253    -0.633    
                         clock uncertainty            0.164    -0.469    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.107    -0.362    Pong/datapath/old_NES_Left_reg[3]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.364%)  route 0.183ns (49.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.655    -0.645    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X3Y105         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  Pong/datapath/NES_counter_left/processQ_reg[3]/Q
                         net (fo=7, routed)           0.183    -0.320    Pong/datapath/NES_counter_left/processQ_reg_n_0_[3]
    SLICE_X2Y105         LUT6 (Prop_lut6_I3_O)        0.045    -0.275 r  Pong/datapath/NES_counter_left/processQ[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.275    Pong/datapath/NES_counter_left/p_0_in__1[7]
    SLICE_X2Y105         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.929    -0.885    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X2Y105         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
                         clock pessimism              0.253    -0.632    
                         clock uncertainty            0.164    -0.468    
    SLICE_X2Y105         FDRE (Hold_fdre_C_D)         0.121    -0.347    Pong/datapath/NES_counter_left/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.530 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/Q
                         net (fo=2, routed)           0.134    -0.396    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[8]
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.164    -0.494    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.023    -0.471    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[9]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.642    -0.658    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X3Y125         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  Pong/datapath/NES_counter_right/processQ_reg[3]/Q
                         net (fo=7, routed)           0.168    -0.349    Pong/datapath/NES_counter_right/processQ_reg_n_0_[3]
    SLICE_X3Y125         LUT5 (Prop_lut5_I4_O)        0.042    -0.307 r  Pong/datapath/NES_counter_right/processQ[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.307    Pong/datapath/NES_counter_right/p_0_in__2[4]
    SLICE_X3Y125         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.913    -0.901    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X3Y125         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[4]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.164    -0.494    
    SLICE_X3Y125         FDRE (Hold_fdre_C_D)         0.107    -0.387    Pong/datapath/NES_counter_right/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.997%)  route 0.128ns (50.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.530 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[4]/Q
                         net (fo=2, routed)           0.128    -0.402    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[4]
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[5]/C
                         clock pessimism              0.256    -0.645    
                         clock uncertainty            0.164    -0.481    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)        -0.006    -0.487    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[5]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.513%)  route 0.155ns (45.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.655    -0.645    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X3Y105         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  Pong/datapath/NES_counter_left/processQ_reg[0]/Q
                         net (fo=8, routed)           0.155    -0.349    Pong/datapath/NES_counter_left/processQ_reg_n_0_[0]
    SLICE_X3Y105         LUT6 (Prop_lut6_I4_O)        0.045    -0.304 r  Pong/datapath/NES_counter_left/processQ[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.304    Pong/datapath/NES_counter_left/p_0_in__1[5]
    SLICE_X3Y105         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.929    -0.885    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X3Y105         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[5]/C
                         clock pessimism              0.240    -0.645    
                         clock uncertainty            0.164    -0.481    
    SLICE_X3Y105         FDRE (Hold_fdre_C_D)         0.092    -0.389    Pong/datapath/NES_counter_left/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.839%)  route 0.146ns (41.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.654    -0.646    Pong/datapath/clk_out1
    SLICE_X2Y109         FDRE                                         r  Pong/datapath/NES_wire_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.164    -0.482 f  Pong/datapath/NES_wire_Left_reg[3]/Q
                         net (fo=3, routed)           0.146    -0.336    Pong/datapath/NES_wire_Left[3]
    SLICE_X3Y109         LUT3 (Prop_lut3_I0_O)        0.045    -0.291 r  Pong/datapath/NES_activity_Left[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    Pong/datapath/NES_activity_Left[3]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.928    -0.886    Pong/datapath/clk_out1
    SLICE_X3Y109         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[3]/C
                         clock pessimism              0.253    -0.633    
                         clock uncertainty            0.164    -0.469    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.092    -0.377    Pong/datapath/NES_activity_Left_reg[3]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.342%)  route 0.142ns (52.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.530 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/Q
                         net (fo=6, routed)           0.142    -0.387    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[7]
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X5Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.164    -0.494    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.017    -0.477    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[8]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.090    





