<stg><name>forw_back</name>


<trans_list>

<trans id="391" from="1" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="1" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="1" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln221" val="0"/>
<literal name="icmp_ln224" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="1" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln221" val="0"/>
<literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln221" val="0"/>
<literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln227" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="1" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln221" val="0"/>
<literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln227" val="0"/>
<literal name="icmp_ln231" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="11" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="13" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="19" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="21" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="27" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="29" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="34" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="36" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="38" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="43" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="46" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="47" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="55" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="57" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="58" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="66" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="66" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="68" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="76" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="78" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="86" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="88" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="96" to="99">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="96" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="98" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="100" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %lr_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %lr)

]]></Node>
<StgValue><ssdm name="lr_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %label_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %label_r)

]]></Node>
<StgValue><ssdm name="label_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_r)

]]></Node>
<StgValue><ssdm name="out_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %fc2_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %fc2)

]]></Node>
<StgValue><ssdm name="fc2_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %fc1_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %fc1)

]]></Node>
<StgValue><ssdm name="fc1_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %conv2_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %conv2)

]]></Node>
<StgValue><ssdm name="conv2_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %conv1_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %conv1)

]]></Node>
<StgValue><ssdm name="conv1_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_r)

]]></Node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %flag_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %flag)

]]></Node>
<StgValue><ssdm name="flag_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %lr1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %lr_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="lr1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %out1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %out_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="out1"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="30">
<![CDATA[
:11  %empty = zext i30 %out1 to i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:12  %data_addr = getelementptr float* %data, i64 %empty

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %fc = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %fc2_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="fc"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="30">
<![CDATA[
:14  %empty_20 = zext i30 %fc to i64

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:15  %data_addr_1 = getelementptr float* %data, i64 %empty_20

]]></Node>
<StgValue><ssdm name="data_addr_1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %fc3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %fc1_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="fc3"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="30">
<![CDATA[
:17  %empty_21 = zext i30 %fc3 to i64

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:18  %data_addr_2 = getelementptr float* %data, i64 %empty_21

]]></Node>
<StgValue><ssdm name="data_addr_2"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %conv = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %conv2_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="30">
<![CDATA[
:20  %empty_22 = zext i30 %conv to i64

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:21  %data_addr_3 = getelementptr float* %data, i64 %empty_22

]]></Node>
<StgValue><ssdm name="data_addr_3"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %conv3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %conv1_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="30">
<![CDATA[
:23  %empty_23 = zext i30 %conv3 to i64

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:24  %data_addr_4 = getelementptr float* %data, i64 %empty_23

]]></Node>
<StgValue><ssdm name="data_addr_4"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %in1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %in_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="in1"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="30">
<![CDATA[
:26  %empty_24 = zext i30 %in1 to i64

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:27  %data_addr_5 = getelementptr float* %data, i64 %empty_24

]]></Node>
<StgValue><ssdm name="data_addr_5"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecBitsMap(float* %data), !map !73

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecBitsMap(i32 %flag) nounwind, !map !85

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecBitsMap(i32 %label_r) nounwind, !map !91

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @forw_back_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecInterface(i32 %lr, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln198"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecMemCore([200 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln198"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecInterface(i32 %flag, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln199"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecInterface(i32 %label_r, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln200"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecInterface(i32 %in_r, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln201"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecInterface(i32 %conv1, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln202"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecInterface(i32 %conv2, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln203"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecInterface(i32 %out_r, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln204"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecInterface(i32 %fc1, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln205"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecInterface(i32 %fc2, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln206"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecInterface(float* %data, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str6, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln207"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln213"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %icmp_ln215 = icmp eq i32 %flag_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:45  br i1 %icmp_ln215, label %burst.rd.header.preheader, label %1

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln221 = icmp eq i32 %flag_read, 1

]]></Node>
<StgValue><ssdm name="icmp_ln221"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln221, label %burst.rd.header46.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln224 = icmp eq i32 %flag_read, 2

]]></Node>
<StgValue><ssdm name="icmp_ln224"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln224, label %3, label %4

]]></Node>
<StgValue><ssdm name="br_ln224"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln221" val="0"/>
<literal name="icmp_ln224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln227 = icmp eq i32 %flag_read, 3

]]></Node>
<StgValue><ssdm name="icmp_ln227"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln221" val="0"/>
<literal name="icmp_ln224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln227, label %5, label %6

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln221" val="0"/>
<literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln231 = icmp eq i32 %flag_read, 4

]]></Node>
<StgValue><ssdm name="icmp_ln231"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln221" val="0"/>
<literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln231, label %burst.wr.header.preheader, label %burst.wr.header71.preheader

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln221" val="0"/>
<literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
:0  call fastcc void @forward()

]]></Node>
<StgValue><ssdm name="call_ln228"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln221" val="0"/>
<literal name="icmp_ln224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
:0  call fastcc void @forward()

]]></Node>
<StgValue><ssdm name="call_ln225"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="156" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.header71.preheader:0  %data_addr_4_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_4, i32 9)

]]></Node>
<StgValue><ssdm name="data_addr_4_wr_req"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header71.preheader:1  br label %burst.wr.header71

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
burst.wr.header71:0  %phi_ln235 = phi i4 [ %add_ln235, %burstwrite.region1 ], [ 0, %burst.wr.header71.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln235"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.wr.header71:1  %icmp_ln235 = icmp eq i4 %phi_ln235, -7

]]></Node>
<StgValue><ssdm name="icmp_ln235"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header71:2  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.wr.header71:3  %add_ln235 = add i4 %phi_ln235, 1

]]></Node>
<StgValue><ssdm name="add_ln235"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header71:4  br i1 %icmp_ln235, label %burst.wr.header95.preheader, label %burstwrite.region1

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="4">
<![CDATA[
burstwrite.region1:3  %zext_ln235 = zext i4 %phi_ln235 to i64

]]></Node>
<StgValue><ssdm name="zext_ln235"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstwrite.region1:4  %conv_kernel_1_addr_1 = getelementptr [9 x float]* @conv_kernel_1, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="conv_kernel_1_addr_1"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="4">
<![CDATA[
burstwrite.region1:5  %conv_kernel_1_load = load float* %conv_kernel_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel_1_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="166" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="4">
<![CDATA[
burstwrite.region1:5  %conv_kernel_1_load = load float* %conv_kernel_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel_1_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstwrite.region1:0  %burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin1"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstwrite.region1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specpipeline_ln235"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burstwrite.region1:2  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @memcpy_OC_conv1_OC_c)

]]></Node>
<StgValue><ssdm name="specloopname_ln235"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1">
<![CDATA[
burstwrite.region1:6  call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_4, float %conv_kernel_1_load, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln235"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstwrite.region1:7  %burstwrite_rend83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin1) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rend83"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
burstwrite.region1:8  br label %burst.wr.header71

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="173" st_id="6" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header95.preheader:0  %data_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)

]]></Node>
<StgValue><ssdm name="data_addr_4_wr_resp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="174" st_id="7" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header95.preheader:0  %data_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)

]]></Node>
<StgValue><ssdm name="data_addr_4_wr_resp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="175" st_id="8" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header95.preheader:0  %data_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)

]]></Node>
<StgValue><ssdm name="data_addr_4_wr_resp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="176" st_id="9" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header95.preheader:0  %data_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)

]]></Node>
<StgValue><ssdm name="data_addr_4_wr_resp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="177" st_id="10" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header95.preheader:0  %data_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)

]]></Node>
<StgValue><ssdm name="data_addr_4_wr_resp"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.wr.header95.preheader:1  %data_addr_3_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_3, i32 9)

]]></Node>
<StgValue><ssdm name="data_addr_3_wr_req"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header95.preheader:2  br label %burst.wr.header95

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
burst.wr.header95:0  %phi_ln236 = phi i4 [ %add_ln236, %burstwrite.region2 ], [ 0, %burst.wr.header95.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln236"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.wr.header95:1  %icmp_ln236 = icmp eq i4 %phi_ln236, -7

]]></Node>
<StgValue><ssdm name="icmp_ln236"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header95:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.wr.header95:3  %add_ln236 = add i4 %phi_ln236, 1

]]></Node>
<StgValue><ssdm name="add_ln236"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header95:4  br i1 %icmp_ln236, label %burst.wr.header119.preheader, label %burstwrite.region2

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="4">
<![CDATA[
burstwrite.region2:3  %zext_ln236 = zext i4 %phi_ln236 to i64

]]></Node>
<StgValue><ssdm name="zext_ln236"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstwrite.region2:4  %conv_kernel_2_addr_1 = getelementptr [9 x float]* @conv_kernel_2, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="conv_kernel_2_addr_1"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="4">
<![CDATA[
burstwrite.region2:5  %conv_kernel_2_load = load float* %conv_kernel_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel_2_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="188" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="4">
<![CDATA[
burstwrite.region2:5  %conv_kernel_2_load = load float* %conv_kernel_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel_2_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstwrite.region2:0  %burstwrite_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin2"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstwrite.region2:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specpipeline_ln236"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burstwrite.region2:2  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @memcpy_OC_conv2_OC_c)

]]></Node>
<StgValue><ssdm name="specloopname_ln236"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1">
<![CDATA[
burstwrite.region2:6  call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_3, float %conv_kernel_2_load, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln236"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstwrite.region2:7  %burstwrite_rend107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin2) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rend107"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
burstwrite.region2:8  br label %burst.wr.header95

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="195" st_id="14" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1">
<![CDATA[
burst.wr.header119.preheader:0  %data_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)

]]></Node>
<StgValue><ssdm name="data_addr_3_wr_resp"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="196" st_id="15" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1">
<![CDATA[
burst.wr.header119.preheader:0  %data_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)

]]></Node>
<StgValue><ssdm name="data_addr_3_wr_resp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="197" st_id="16" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1">
<![CDATA[
burst.wr.header119.preheader:0  %data_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)

]]></Node>
<StgValue><ssdm name="data_addr_3_wr_resp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="198" st_id="17" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1">
<![CDATA[
burst.wr.header119.preheader:0  %data_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)

]]></Node>
<StgValue><ssdm name="data_addr_3_wr_resp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="199" st_id="18" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1">
<![CDATA[
burst.wr.header119.preheader:0  %data_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)

]]></Node>
<StgValue><ssdm name="data_addr_3_wr_resp"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.wr.header119.preheader:1  %data_addr_2_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_2, i32 720)

]]></Node>
<StgValue><ssdm name="data_addr_2_wr_req"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header119.preheader:2  br label %burst.wr.header119

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="202" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
burst.wr.header119:0  %phi_ln237 = phi i10 [ %add_ln237, %burstwrite.region3 ], [ 0, %burst.wr.header119.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln237"/></StgValue>
</operation>

<operation id="203" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.wr.header119:1  %icmp_ln237 = icmp eq i10 %phi_ln237, -304

]]></Node>
<StgValue><ssdm name="icmp_ln237"/></StgValue>
</operation>

<operation id="204" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header119:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 720, i64 720, i64 720) nounwind

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="205" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.wr.header119:3  %add_ln237 = add i10 %phi_ln237, 1

]]></Node>
<StgValue><ssdm name="add_ln237"/></StgValue>
</operation>

<operation id="206" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header119:4  br i1 %icmp_ln237, label %burst.wr.header143.preheader, label %burstwrite.region3

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="207" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="10">
<![CDATA[
burstwrite.region3:3  %zext_ln237 = zext i10 %phi_ln237 to i64

]]></Node>
<StgValue><ssdm name="zext_ln237"/></StgValue>
</operation>

<operation id="208" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstwrite.region3:4  %fc_hidden_layer1_add_1 = getelementptr [720 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln237

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_add_1"/></StgValue>
</operation>

<operation id="209" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="10">
<![CDATA[
burstwrite.region3:5  %fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add_1, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_loa"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="210" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="10">
<![CDATA[
burstwrite.region3:5  %fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add_1, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_loa"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="211" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstwrite.region3:0  %burstwrite_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin3"/></StgValue>
</operation>

<operation id="212" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstwrite.region3:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specpipeline_ln237"/></StgValue>
</operation>

<operation id="213" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burstwrite.region3:2  call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_fc1_OC_fc_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln237"/></StgValue>
</operation>

<operation id="214" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
burstwrite.region3:6  call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_2, float %fc_hidden_layer1_loa, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln237"/></StgValue>
</operation>

<operation id="215" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstwrite.region3:7  %burstwrite_rend131 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin3) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rend131"/></StgValue>
</operation>

<operation id="216" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
burstwrite.region3:8  br label %burst.wr.header119

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="217" st_id="22" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
burst.wr.header143.preheader:0  %data_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)

]]></Node>
<StgValue><ssdm name="data_addr_2_wr_resp"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="218" st_id="23" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
burst.wr.header143.preheader:0  %data_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)

]]></Node>
<StgValue><ssdm name="data_addr_2_wr_resp"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="219" st_id="24" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
burst.wr.header143.preheader:0  %data_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)

]]></Node>
<StgValue><ssdm name="data_addr_2_wr_resp"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="220" st_id="25" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
burst.wr.header143.preheader:0  %data_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)

]]></Node>
<StgValue><ssdm name="data_addr_2_wr_resp"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="221" st_id="26" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
burst.wr.header143.preheader:0  %data_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)

]]></Node>
<StgValue><ssdm name="data_addr_2_wr_resp"/></StgValue>
</operation>

<operation id="222" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.wr.header143.preheader:1  %data_addr_1_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_1, i32 200)

]]></Node>
<StgValue><ssdm name="data_addr_1_wr_req"/></StgValue>
</operation>

<operation id="223" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header143.preheader:2  br label %burst.wr.header143

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="224" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
burst.wr.header143:0  %phi_ln238 = phi i8 [ %add_ln238, %burstwrite.region4 ], [ 0, %burst.wr.header143.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln238"/></StgValue>
</operation>

<operation id="225" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.wr.header143:1  %icmp_ln238 = icmp eq i8 %phi_ln238, -56

]]></Node>
<StgValue><ssdm name="icmp_ln238"/></StgValue>
</operation>

<operation id="226" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header143:2  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200) nounwind

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="227" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.wr.header143:3  %add_ln238 = add i8 %phi_ln238, 1

]]></Node>
<StgValue><ssdm name="add_ln238"/></StgValue>
</operation>

<operation id="228" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header143:4  br i1 %icmp_ln238, label %memcpy.tail.loopexit, label %burstwrite.region4

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="229" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="8">
<![CDATA[
burstwrite.region4:3  %zext_ln238 = zext i8 %phi_ln238 to i64

]]></Node>
<StgValue><ssdm name="zext_ln238"/></StgValue>
</operation>

<operation id="230" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstwrite.region4:4  %fc_hidden_layer2_add_1 = getelementptr [200 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln238

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_add_1"/></StgValue>
</operation>

<operation id="231" st_id="27" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="8">
<![CDATA[
burstwrite.region4:5  %fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add_1, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_loa"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="232" st_id="28" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="8">
<![CDATA[
burstwrite.region4:5  %fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add_1, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_loa"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="233" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstwrite.region4:0  %burstwrite_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin4"/></StgValue>
</operation>

<operation id="234" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstwrite.region4:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specpipeline_ln238"/></StgValue>
</operation>

<operation id="235" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burstwrite.region4:2  call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_fc2_OC_fc_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln238"/></StgValue>
</operation>

<operation id="236" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
burstwrite.region4:6  call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_1, float %fc_hidden_layer2_loa, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln238"/></StgValue>
</operation>

<operation id="237" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstwrite.region4:7  %burstwrite_rend155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin4) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rend155"/></StgValue>
</operation>

<operation id="238" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
burstwrite.region4:8  br label %burst.wr.header143

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="239" st_id="30" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
memcpy.tail.loopexit:0  %data_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)

]]></Node>
<StgValue><ssdm name="data_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="240" st_id="31" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
memcpy.tail.loopexit:0  %data_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)

]]></Node>
<StgValue><ssdm name="data_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="241" st_id="32" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
memcpy.tail.loopexit:0  %data_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)

]]></Node>
<StgValue><ssdm name="data_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="242" st_id="33" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
memcpy.tail.loopexit:0  %data_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)

]]></Node>
<StgValue><ssdm name="data_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="243" st_id="34" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
<literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln227" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
memcpy.tail.loopexit:0  %data_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)

]]></Node>
<StgValue><ssdm name="data_addr_1_wr_resp"/></StgValue>
</operation>

<operation id="244" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
<literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln227" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
memcpy.tail.loopexit:1  br label %memcpy.tail

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="245" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
<literal name="icmp_ln224" val="0"/>
<literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
memcpy.tail:0  br label %7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="246" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
<literal name="icmp_ln224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="247" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %burst.rd.end45

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="248" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end45:0  br label %burst.rd.end32

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="249" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.header.preheader:0  %data_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr, i32 10)

]]></Node>
<StgValue><ssdm name="data_addr_wr_req"/></StgValue>
</operation>

<operation id="250" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header.preheader:1  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name="br_ln232"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="251" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
burst.wr.header:0  %phi_ln232 = phi i4 [ %add_ln232, %burstwrite.region ], [ 0, %burst.wr.header.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln232"/></StgValue>
</operation>

<operation id="252" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.wr.header:1  %icmp_ln232 = icmp eq i4 %phi_ln232, -6

]]></Node>
<StgValue><ssdm name="icmp_ln232"/></StgValue>
</operation>

<operation id="253" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="254" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.wr.header:3  %add_ln232 = add i4 %phi_ln232, 1

]]></Node>
<StgValue><ssdm name="add_ln232"/></StgValue>
</operation>

<operation id="255" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:4  br i1 %icmp_ln232, label %memcpy.tail.loopexit19, label %burstwrite.region

]]></Node>
<StgValue><ssdm name="br_ln232"/></StgValue>
</operation>

<operation id="256" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="4">
<![CDATA[
burstwrite.region:3  %zext_ln232 = zext i4 %phi_ln232 to i64

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="257" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstwrite.region:4  %probability_result_a = getelementptr [10 x float]* @probability_result, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="probability_result_a"/></StgValue>
</operation>

<operation id="258" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="4">
<![CDATA[
burstwrite.region:5  %probability_result_l = load float* %probability_result_a, align 4

]]></Node>
<StgValue><ssdm name="probability_result_l"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="259" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="4">
<![CDATA[
burstwrite.region:5  %probability_result_l = load float* %probability_result_a, align 4

]]></Node>
<StgValue><ssdm name="probability_result_l"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="260" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstwrite.region:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="261" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstwrite.region:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specpipeline_ln232"/></StgValue>
</operation>

<operation id="262" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burstwrite.region:2  call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_out_OC_pro)

]]></Node>
<StgValue><ssdm name="specloopname_ln232"/></StgValue>
</operation>

<operation id="263" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1">
<![CDATA[
burstwrite.region:6  call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr, float %probability_result_l, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln232"/></StgValue>
</operation>

<operation id="264" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstwrite.region:7  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="265" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
burstwrite.region:8  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name="br_ln232"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="266" st_id="39" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail.loopexit19:0  %data_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)

]]></Node>
<StgValue><ssdm name="data_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="267" st_id="40" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail.loopexit19:0  %data_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)

]]></Node>
<StgValue><ssdm name="data_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="268" st_id="41" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail.loopexit19:0  %data_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)

]]></Node>
<StgValue><ssdm name="data_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="269" st_id="42" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail.loopexit19:0  %data_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)

]]></Node>
<StgValue><ssdm name="data_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="270" st_id="43" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail.loopexit19:0  %data_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)

]]></Node>
<StgValue><ssdm name="data_addr_wr_resp"/></StgValue>
</operation>

<operation id="271" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
memcpy.tail.loopexit19:1  br label %memcpy.tail

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="272" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
:0  call fastcc void @forward()

]]></Node>
<StgValue><ssdm name="call_ln228"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="273" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="30" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
:1  call fastcc void @backward(i32 %label_read, float* %data, i30 %lr1)

]]></Node>
<StgValue><ssdm name="call_ln229"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="274" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="30" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
:1  call fastcc void @backward(i32 %label_read, float* %data, i30 %lr1)

]]></Node>
<StgValue><ssdm name="call_ln229"/></StgValue>
</operation>

<operation id="275" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="276" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
:0  call fastcc void @forward()

]]></Node>
<StgValue><ssdm name="call_ln225"/></StgValue>
</operation>

<operation id="277" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln226"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="278" st_id="48" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header46.preheader:0  %data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 900)

]]></Node>
<StgValue><ssdm name="data_addr_5_rd_req"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="279" st_id="49" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header46.preheader:0  %data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 900)

]]></Node>
<StgValue><ssdm name="data_addr_5_rd_req"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="280" st_id="50" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header46.preheader:0  %data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 900)

]]></Node>
<StgValue><ssdm name="data_addr_5_rd_req"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="281" st_id="51" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header46.preheader:0  %data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 900)

]]></Node>
<StgValue><ssdm name="data_addr_5_rd_req"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="282" st_id="52" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header46.preheader:0  %data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 900)

]]></Node>
<StgValue><ssdm name="data_addr_5_rd_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="283" st_id="53" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header46.preheader:0  %data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 900)

]]></Node>
<StgValue><ssdm name="data_addr_5_rd_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="284" st_id="54" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header46.preheader:0  %data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 900)

]]></Node>
<StgValue><ssdm name="data_addr_5_rd_req"/></StgValue>
</operation>

<operation id="285" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.header46.preheader:1  br label %burst.rd.header46

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="286" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
burst.rd.header46:0  %phi_ln222 = phi i10 [ %add_ln222, %burstread.region4 ], [ 0, %burst.rd.header46.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln222"/></StgValue>
</operation>

<operation id="287" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.header46:1  %icmp_ln222 = icmp eq i10 %phi_ln222, -124

]]></Node>
<StgValue><ssdm name="icmp_ln222"/></StgValue>
</operation>

<operation id="288" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header46:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 900, i64 900, i64 900) nounwind

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="289" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.header46:3  %add_ln222 = add i10 %phi_ln222, 1

]]></Node>
<StgValue><ssdm name="add_ln222"/></StgValue>
</operation>

<operation id="290" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header46:4  br i1 %icmp_ln222, label %burst.rd.end45.loopexit, label %burstread.region4

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="291" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
burstread.region4:4  %data_addr_5_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_5)

]]></Node>
<StgValue><ssdm name="data_addr_5_read"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="292" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region4:0  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin1"/></StgValue>
</operation>

<operation id="293" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstread.region4:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specpipeline_ln222"/></StgValue>
</operation>

<operation id="294" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burstread.region4:2  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memcpy_OC_mnist_data)

]]></Node>
<StgValue><ssdm name="specloopname_ln222"/></StgValue>
</operation>

<operation id="295" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="10">
<![CDATA[
burstread.region4:3  %zext_ln222 = zext i10 %phi_ln222 to i64

]]></Node>
<StgValue><ssdm name="zext_ln222"/></StgValue>
</operation>

<operation id="296" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region4:5  %mnist_data_addr = getelementptr [900 x float]* @mnist_data, i64 0, i64 %zext_ln222

]]></Node>
<StgValue><ssdm name="mnist_data_addr"/></StgValue>
</operation>

<operation id="297" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
burstread.region4:6  store float %data_addr_5_read, float* %mnist_data_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="298" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstread.region4:7  %burstread_rend55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend55"/></StgValue>
</operation>

<operation id="299" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
burstread.region4:8  br label %burst.rd.header46

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="300" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end45.loopexit:0  br label %burst.rd.end45

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="301" st_id="59" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header.preheader:0  %data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)

]]></Node>
<StgValue><ssdm name="data_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="302" st_id="60" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header.preheader:0  %data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)

]]></Node>
<StgValue><ssdm name="data_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="303" st_id="61" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header.preheader:0  %data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)

]]></Node>
<StgValue><ssdm name="data_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="304" st_id="62" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header.preheader:0  %data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)

]]></Node>
<StgValue><ssdm name="data_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="305" st_id="63" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header.preheader:0  %data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)

]]></Node>
<StgValue><ssdm name="data_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="306" st_id="64" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header.preheader:0  %data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)

]]></Node>
<StgValue><ssdm name="data_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="307" st_id="65" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header.preheader:0  %data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)

]]></Node>
<StgValue><ssdm name="data_addr_4_rd_req"/></StgValue>
</operation>

<operation id="308" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.header.preheader:1  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="309" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
burst.rd.header:0  %phi_ln216 = phi i4 [ %add_ln216, %burstread.region ], [ 0, %burst.rd.header.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln216"/></StgValue>
</operation>

<operation id="310" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.header:1  %icmp_ln216 = icmp eq i4 %phi_ln216, -7

]]></Node>
<StgValue><ssdm name="icmp_ln216"/></StgValue>
</operation>

<operation id="311" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="312" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.header:3  %add_ln216 = add i4 %phi_ln216, 1

]]></Node>
<StgValue><ssdm name="add_ln216"/></StgValue>
</operation>

<operation id="313" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:4  br i1 %icmp_ln216, label %burst.rd.header7.preheader, label %burstread.region

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="314" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
burstread.region:4  %data_addr_4_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_4)

]]></Node>
<StgValue><ssdm name="data_addr_4_read"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="315" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="316" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstread.region:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specpipeline_ln216"/></StgValue>
</operation>

<operation id="317" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burstread.region:2  call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @memcpy_OC_conv_kerne_1)

]]></Node>
<StgValue><ssdm name="specloopname_ln216"/></StgValue>
</operation>

<operation id="318" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="4">
<![CDATA[
burstread.region:3  %zext_ln216 = zext i4 %phi_ln216 to i64

]]></Node>
<StgValue><ssdm name="zext_ln216"/></StgValue>
</operation>

<operation id="319" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region:5  %conv_kernel_1_addr = getelementptr [9 x float]* @conv_kernel_1, i64 0, i64 %zext_ln216

]]></Node>
<StgValue><ssdm name="conv_kernel_1_addr"/></StgValue>
</operation>

<operation id="320" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
burstread.region:6  store float %data_addr_4_read, float* %conv_kernel_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="321" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstread.region:7  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="322" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
burstread.region:8  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="323" st_id="69" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.header7.preheader:0  %data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 9)

]]></Node>
<StgValue><ssdm name="data_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="324" st_id="70" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.header7.preheader:0  %data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 9)

]]></Node>
<StgValue><ssdm name="data_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="325" st_id="71" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.header7.preheader:0  %data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 9)

]]></Node>
<StgValue><ssdm name="data_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="326" st_id="72" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.header7.preheader:0  %data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 9)

]]></Node>
<StgValue><ssdm name="data_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="327" st_id="73" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.header7.preheader:0  %data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 9)

]]></Node>
<StgValue><ssdm name="data_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="328" st_id="74" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.header7.preheader:0  %data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 9)

]]></Node>
<StgValue><ssdm name="data_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="329" st_id="75" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.header7.preheader:0  %data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 9)

]]></Node>
<StgValue><ssdm name="data_addr_3_rd_req"/></StgValue>
</operation>

<operation id="330" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.header7.preheader:1  br label %burst.rd.header7

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="331" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
burst.rd.header7:0  %phi_ln217 = phi i4 [ %add_ln217, %burstread.region1 ], [ 0, %burst.rd.header7.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln217"/></StgValue>
</operation>

<operation id="332" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.header7:1  %icmp_ln217 = icmp eq i4 %phi_ln217, -7

]]></Node>
<StgValue><ssdm name="icmp_ln217"/></StgValue>
</operation>

<operation id="333" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header7:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="334" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.header7:3  %add_ln217 = add i4 %phi_ln217, 1

]]></Node>
<StgValue><ssdm name="add_ln217"/></StgValue>
</operation>

<operation id="335" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header7:4  br i1 %icmp_ln217, label %burst.rd.header20.preheader, label %burstread.region1

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="336" st_id="77" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
burstread.region1:4  %data_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_3)

]]></Node>
<StgValue><ssdm name="data_addr_3_read"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="337" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region1:0  %burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin2"/></StgValue>
</operation>

<operation id="338" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstread.region1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specpipeline_ln217"/></StgValue>
</operation>

<operation id="339" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burstread.region1:2  call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @memcpy_OC_conv_kerne)

]]></Node>
<StgValue><ssdm name="specloopname_ln217"/></StgValue>
</operation>

<operation id="340" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="4">
<![CDATA[
burstread.region1:3  %zext_ln217 = zext i4 %phi_ln217 to i64

]]></Node>
<StgValue><ssdm name="zext_ln217"/></StgValue>
</operation>

<operation id="341" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region1:5  %conv_kernel_2_addr = getelementptr [9 x float]* @conv_kernel_2, i64 0, i64 %zext_ln217

]]></Node>
<StgValue><ssdm name="conv_kernel_2_addr"/></StgValue>
</operation>

<operation id="342" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
burstread.region1:6  store float %data_addr_3_read, float* %conv_kernel_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="343" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstread.region1:7  %burstread_rend17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin2) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend17"/></StgValue>
</operation>

<operation id="344" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
burstread.region1:8  br label %burst.rd.header7

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="345" st_id="79" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.rd.header20.preheader:0  %data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 720)

]]></Node>
<StgValue><ssdm name="data_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="346" st_id="80" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.rd.header20.preheader:0  %data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 720)

]]></Node>
<StgValue><ssdm name="data_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="347" st_id="81" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.rd.header20.preheader:0  %data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 720)

]]></Node>
<StgValue><ssdm name="data_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="348" st_id="82" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.rd.header20.preheader:0  %data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 720)

]]></Node>
<StgValue><ssdm name="data_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="349" st_id="83" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.rd.header20.preheader:0  %data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 720)

]]></Node>
<StgValue><ssdm name="data_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="350" st_id="84" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.rd.header20.preheader:0  %data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 720)

]]></Node>
<StgValue><ssdm name="data_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="351" st_id="85" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.rd.header20.preheader:0  %data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 720)

]]></Node>
<StgValue><ssdm name="data_addr_2_rd_req"/></StgValue>
</operation>

<operation id="352" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.header20.preheader:1  br label %burst.rd.header20

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="353" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
burst.rd.header20:0  %phi_ln218 = phi i10 [ %add_ln218, %burstread.region2 ], [ 0, %burst.rd.header20.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln218"/></StgValue>
</operation>

<operation id="354" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.header20:1  %icmp_ln218 = icmp eq i10 %phi_ln218, -304

]]></Node>
<StgValue><ssdm name="icmp_ln218"/></StgValue>
</operation>

<operation id="355" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header20:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 720, i64 720, i64 720) nounwind

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="356" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.header20:3  %add_ln218 = add i10 %phi_ln218, 1

]]></Node>
<StgValue><ssdm name="add_ln218"/></StgValue>
</operation>

<operation id="357" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header20:4  br i1 %icmp_ln218, label %burst.rd.header33.preheader, label %burstread.region2

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="358" st_id="87" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
burstread.region2:4  %data_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_2)

]]></Node>
<StgValue><ssdm name="data_addr_2_read"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="359" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region2:0  %burstread_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin3"/></StgValue>
</operation>

<operation id="360" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstread.region2:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specpipeline_ln218"/></StgValue>
</operation>

<operation id="361" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burstread.region2:2  call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_fc_hidden_1)

]]></Node>
<StgValue><ssdm name="specloopname_ln218"/></StgValue>
</operation>

<operation id="362" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="10">
<![CDATA[
burstread.region2:3  %zext_ln218 = zext i10 %phi_ln218 to i64

]]></Node>
<StgValue><ssdm name="zext_ln218"/></StgValue>
</operation>

<operation id="363" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region2:5  %fc_hidden_layer1_add = getelementptr [720 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln218

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_add"/></StgValue>
</operation>

<operation id="364" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
burstread.region2:6  store float %data_addr_2_read, float* %fc_hidden_layer1_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="365" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstread.region2:7  %burstread_rend30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin3) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend30"/></StgValue>
</operation>

<operation id="366" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
burstread.region2:8  br label %burst.rd.header20

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="367" st_id="89" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.rd.header33.preheader:0  %data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 200)

]]></Node>
<StgValue><ssdm name="data_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="368" st_id="90" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.rd.header33.preheader:0  %data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 200)

]]></Node>
<StgValue><ssdm name="data_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="369" st_id="91" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.rd.header33.preheader:0  %data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 200)

]]></Node>
<StgValue><ssdm name="data_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="370" st_id="92" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.rd.header33.preheader:0  %data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 200)

]]></Node>
<StgValue><ssdm name="data_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="371" st_id="93" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.rd.header33.preheader:0  %data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 200)

]]></Node>
<StgValue><ssdm name="data_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="372" st_id="94" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.rd.header33.preheader:0  %data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 200)

]]></Node>
<StgValue><ssdm name="data_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="373" st_id="95" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.rd.header33.preheader:0  %data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 200)

]]></Node>
<StgValue><ssdm name="data_addr_1_rd_req"/></StgValue>
</operation>

<operation id="374" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.header33.preheader:1  br label %burst.rd.header33

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="375" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
burst.rd.header33:0  %phi_ln219 = phi i8 [ %add_ln219, %burstread.region3 ], [ 0, %burst.rd.header33.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln219"/></StgValue>
</operation>

<operation id="376" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.header33:1  %icmp_ln219 = icmp eq i8 %phi_ln219, -56

]]></Node>
<StgValue><ssdm name="icmp_ln219"/></StgValue>
</operation>

<operation id="377" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header33:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200) nounwind

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="378" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.header33:3  %add_ln219 = add i8 %phi_ln219, 1

]]></Node>
<StgValue><ssdm name="add_ln219"/></StgValue>
</operation>

<operation id="379" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header33:4  br i1 %icmp_ln219, label %burst.rd.end32.loopexit, label %burstread.region3

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="380" st_id="97" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burstread.region3:4  %data_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_1)

]]></Node>
<StgValue><ssdm name="data_addr_1_read"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="381" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region3:0  %burstread_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin4"/></StgValue>
</operation>

<operation id="382" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstread.region3:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specpipeline_ln219"/></StgValue>
</operation>

<operation id="383" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burstread.region3:2  call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_fc_hidden_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln219"/></StgValue>
</operation>

<operation id="384" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="8">
<![CDATA[
burstread.region3:3  %zext_ln219 = zext i8 %phi_ln219 to i64

]]></Node>
<StgValue><ssdm name="zext_ln219"/></StgValue>
</operation>

<operation id="385" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region3:5  %fc_hidden_layer2_add = getelementptr [200 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln219

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_add"/></StgValue>
</operation>

<operation id="386" st_id="98" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
burstread.region3:6  store float %data_addr_1_read, float* %fc_hidden_layer2_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln219"/></StgValue>
</operation>

<operation id="387" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstread.region3:7  %burstread_rend43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin4) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend43"/></StgValue>
</operation>

<operation id="388" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
burstread.region3:8  br label %burst.rd.header33

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="389" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end32.loopexit:0  br label %burst.rd.end32

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="390" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0">
<![CDATA[
burst.rd.end32:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln240"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
