$date
	Sat Oct 31 03:54:25 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! Q [3:0] $end
$var reg 4 " D [3:0] $end
$var reg 1 # En $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module c $end
$var wire 4 & D [3:0] $end
$var wire 1 # En $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 4 ' Q [3:0] $end
$scope module a $end
$var wire 1 ( D $end
$var wire 1 # En $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 ) Q $end
$upscope $end
$scope module b1 $end
$var wire 1 * D $end
$var wire 1 # En $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 + Q $end
$upscope $end
$scope module b2 $end
$var wire 1 , D $end
$var wire 1 # En $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 - Q $end
$upscope $end
$scope module b3 $end
$var wire 1 . D $end
$var wire 1 # En $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 / Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x/
x.
x-
x,
x+
x*
x)
x(
bx '
bx &
x%
x$
x#
bx "
bx !
$end
#1
0(
0*
0,
0.
b0 "
b0 &
0#
0%
0$
#2
0)
0+
0-
b0 !
b0 '
0/
1%
1$
#3
1#
0%
0$
#4
1.
b1 "
b1 &
1$
#5
0$
#6
b1 !
b1 '
1/
1$
#7
1(
1,
0.
b1010 "
b1010 &
0$
#8
0#
1$
#9
0$
#10
0(
b10 "
b10 &
1$
#11
0$
#12
1$
#13
1*
0,
1#
b100 "
b100 &
0$
#14
1+
b100 !
b100 '
0/
1$
#15
1(
1,
1.
b1111 "
b1111 &
0$
#16
1/
1-
b1111 !
b1111 '
1)
1$
#17
0$
#18
1$
