//
// File created by:  irun
// Do not modify this file

s1::(17Oct2022:18:04:36):( irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 )
s2::(18Oct2022:08:03:40):( irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog1+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog1 )
