// Seed: 1110945868
module module_0 (
    output supply1 id_0,
    input tri0 id_1
);
  assign module_1.id_14 = 0;
  timeprecision 1ps;
endmodule
module module_1 #(
    parameter id_2 = 32'd41
) (
    output wor id_0,
    output supply0 id_1,
    input wire _id_2,
    output wand id_3,
    output tri0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    output tri0 id_8,
    output tri1 id_9,
    input tri1 id_10,
    input supply1 id_11,
    input tri0 id_12,
    inout tri id_13,
    output tri1 id_14,
    input tri0 id_15,
    output wor id_16,
    input supply0 id_17,
    input wire id_18,
    input wor id_19,
    input supply0 id_20,
    output supply1 id_21
    , id_26,
    output tri id_22,
    output supply1 id_23,
    input wor id_24
);
  wire [-1 : -1] id_27;
  assign id_21 = -1 ==? 1;
  wire id_28;
  assign id_1 = id_20 == id_18;
  id_29 :
  assert property (@(posedge id_17 > id_15 * id_5 - id_18) id_28 | -1)
  else $signed(94);
  ;
  parameter id_30 = 1 !== 1 == -1;
  logic [id_2 : 1] id_31 = 1;
  wire id_32;
  module_0 modCall_1 (
      id_8,
      id_6
  );
  final $unsigned(70);
  ;
  wire  id_33;
  logic id_34;
endmodule
