#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Oct 26 15:43:54 2023
# Process ID: 9824
# Current directory: D:/project/Verilog/RISC_V_RV32i_20231025 -GPI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15688 D:\project\Verilog\RISC_V_RV32i_20231025 -GPI\RISC_V_RV32i_20231019.xpr
# Log file: D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/vivado.log
# Journal file: D:/project/Verilog/RISC_V_RV32i_20231025 -GPI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1085.711 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse {{D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/Uart/FSM_a_tx_inside.v} {D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/Uart/Uart.v} {D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/Uart/baudrate_generator.v} {D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/Uart/receiver.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/Uart/FSM_a_tx_inside.v}}] -no_script -reset -force -quiet
remove_files  {{D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/Uart/FSM_a_tx_inside.v}}
add_files -norecurse {{D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/Uart/Transmitter.v}}
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: RV32i_MCU
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1477.219 ; gain = 248.449
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32i_MCU' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:2]
INFO: [Synth 8-6157] synthesizing module 'RV32I' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32I.v:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/ControlUnit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/ControlUnit.v:4]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:257]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (2#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:257]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:181]
INFO: [Synth 8-6155] done synthesizing module 'register' (3#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:181]
INFO: [Synth 8-6157] synthesizing module 'Adder' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:172]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (4#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:172]
INFO: [Synth 8-6157] synthesizing module 'ROM' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:200]
INFO: [Synth 8-3876] $readmem data file 'code.mem' is read successfully [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:207]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (5#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:200]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:141]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (6#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:141]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:214]
	Parameter ADD bound to: 0 - type: integer 
	Parameter SUB bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:214]
INFO: [Synth 8-6157] synthesizing module 'ImeGen' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:272]
INFO: [Synth 8-6155] done synthesizing module 'ImeGen' (8#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:272]
INFO: [Synth 8-6157] synthesizing module 'shifter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:296]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (9#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:296]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (10#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (11#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32I.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decoder_bus' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:126]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_bus' (12#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:126]
INFO: [Synth 8-6157] synthesizing module 'mux_bus' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:144]
INFO: [Synth 8-6155] done synthesizing module 'mux_bus' (13#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:144]
INFO: [Synth 8-6157] synthesizing module 'Ram' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Ram.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Ram' (14#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Ram.v:4]
INFO: [Synth 8-6157] synthesizing module 'GPO' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPO.v:3]
INFO: [Synth 8-6155] done synthesizing module 'GPO' (15#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPO.v:3]
INFO: [Synth 8-6157] synthesizing module 'Fnd_controller_Mem' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'Memory' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (16#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Memory.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'rData' does not match port width (32) of module 'Memory' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:44]
INFO: [Synth 8-6157] synthesizing module 'Fnd_controller' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Fnd_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'ClockDevider' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/ClockDevider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ClockDevider' (17#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/ClockDevider.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (18#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder2x4' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Decoder2x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder2x4' (19#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Decoder2x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'DigitSplitter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/DigitSplitter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DigitSplitter' (20#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/DigitSplitter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4X1' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Mux4X1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux4X1' (21#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Mux4X1.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCDtoFND' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/BCDtoFND.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoFND' (22#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/BCDtoFND.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fnd_controller' (23#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Fnd_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fnd_controller_Mem' (24#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'GPI' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'GPI' (25#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RV32i_MCU' (26#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1533.129 ; gain = 304.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1533.129 ; gain = 304.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1533.129 ; gain = 304.359
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1533.129 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/project/Verilog/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/project/Verilog/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1649.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1820.992 ; gain = 592.223
56 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1820.992 ; gain = 735.281
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 26 17:21:38 2023...
