0.7
2020.2
Oct 14 2022
05:20:55
C:/Xilinx/DigitalSystem/HW2/HW2.sim/sim_1/impl/func/xsim/tb_uart_tx_func_impl.v,1698834710,verilog,,C:/Xilinx/DigitalSystem/HW2/HW2.srcs/sources_1/new/gen_counter_en.v,,debounce;gen_counter_en_0;glbl;uart_rx;uart_top,,,,,,,,
C:/Xilinx/DigitalSystem/HW2/HW2.srcs/sim_1/new/tb_uart_top.v,1698556511,verilog,,,,tb_uart_top,,,,,,,,
C:/Xilinx/DigitalSystem/HW2/HW2.srcs/sim_1/new/tb_uart_tx.v,1698834693,verilog,,,,tb_uart_tx,,,,,,,,
C:/Xilinx/DigitalSystem/HW2/HW2.srcs/sources_1/new/gen_counter_en.v,1698649652,verilog,,C:/Xilinx/DigitalSystem/HW2/HW2.srcs/sources_1/new/uart_tx.v,,gen_counter_en,,,,,,,,
C:/Xilinx/DigitalSystem/HW2/HW2.srcs/sources_1/new/uart_tx.v,1698834847,verilog,,C:/Xilinx/DigitalSystem/HW2/HW2.srcs/sim_1/new/tb_uart_tx.v,,uart_tx,,,,,,,,
