// Seed: 3537747371
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2
);
  inout reg id_2;
  output wire id_1;
  reg id_3;
  always @(*)
    if (1) id_2 = id_2 - id_2;
    else begin : LABEL_0
      if (1) begin : LABEL_1
        id_3 <= {id_2 ? 1 : !1, 1};
      end
    end
  module_0 modCall_1 ();
  assign id_2 = -1;
endmodule
module module_2 (
    input wand id_0,
    output wand id_1,
    input wire id_2,
    input uwire id_3,
    input wand id_4
    , id_38,
    output tri0 id_5,
    input supply1 id_6,
    output wor id_7,
    input tri id_8,
    output uwire id_9,
    output uwire id_10,
    output wire id_11,
    output uwire id_12
    , id_39,
    output uwire id_13,
    output uwire id_14,
    output supply0 id_15,
    input wand id_16,
    input tri id_17,
    output tri0 id_18,
    output wand id_19,
    input uwire id_20,
    input uwire id_21,
    output wor id_22,
    input tri id_23,
    input wor id_24,
    input supply0 id_25,
    input tri id_26,
    inout tri id_27,
    input wand id_28,
    inout wand id_29,
    input supply1 id_30,
    output supply0 id_31,
    input wand id_32,
    input wand id_33,
    output wand id_34,
    input wire id_35,
    input wire id_36
);
  wire  id_40;
  logic id_41 [1 'h0 -  1 'd0 : 1 'b0];
  wire  id_42;
  module_0 modCall_1 ();
endmodule
