do ../script/script.do
# compilation started!
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:54:29 on Oct 31,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 15:54:30 on Oct 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:54:30 on Oct 31,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# End time: 15:54:30 on Oct 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# simulation
# vsim -voptargs="+acc" -t 1ns work.shift_register_clk_tb 
# Start time: 15:54:30 on Oct 31,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# ** Warning: (vsim-3473) Component instance "dut : shift_register_clk_comp" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /shift_register_clk_tb File: ../tb/tb_shift_register.vhd
# add wave
# hexadecimal
# .main_pane.wave.interior.cs.body.pw.wf
# testbench run all
do ../script/script.do
# compilation started!
# End time: 15:55:17 on Oct 31,2020, Elapsed time: 0:00:47
# Errors: 0, Warnings: 1
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:17 on Oct 31,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 15:55:17 on Oct 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:17 on Oct 31,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# End time: 15:55:17 on Oct 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# simulation
# vsim -voptargs="+acc" -t 1ns work.shift_register_clk_tb 
# Start time: 15:55:17 on Oct 31,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# ** Warning: (vsim-3473) Component instance "dut : shift_register_clk_comp" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /shift_register_clk_tb File: ../tb/tb_shift_register.vhd
# add wave
# hexadecimal
# .main_pane.wave.interior.cs.body.pw.wf
# testbench run all
do ../script/script.do
# compilation started!
# End time: 15:57:46 on Oct 31,2020, Elapsed time: 0:02:29
# Errors: 0, Warnings: 1
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:57:46 on Oct 31,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 15:57:47 on Oct 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:57:47 on Oct 31,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# End time: 15:57:47 on Oct 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# simulation
# vsim -voptargs="+acc" -t 1ns work.shift_register_clk_tb 
# Start time: 15:57:47 on Oct 31,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# ** Warning: (vsim-3473) Component instance "dut : shift_register_clk_comp" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /shift_register_clk_tb File: ../tb/tb_shift_register.vhd
# add wave
# hexadecimal
# .main_pane.wave.interior.cs.body.pw.wf
# testbench run all
do ../script/script.do
# compilation started!
# End time: 16:42:14 on Oct 31,2020, Elapsed time: 0:44:27
# Errors: 0, Warnings: 1
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:15 on Oct 31,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 16:42:15 on Oct 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:15 on Oct 31,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# End time: 16:42:15 on Oct 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# simulation
# vsim -voptargs="+acc" -t 1ns work.shift_register_clk_tb 
# Start time: 16:42:15 on Oct 31,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# ** Warning: (vsim-3473) Component instance "dut : shift_register_clk_comp" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /shift_register_clk_tb File: ../tb/tb_shift_register.vhd
# add wave
# hexadecimal
# .main_pane.wave.interior.cs.body.pw.wf
# testbench run all
do ../script/script.do
# compilation started!
# End time: 16:43:25 on Oct 31,2020, Elapsed time: 0:01:10
# Errors: 0, Warnings: 1
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:43:26 on Oct 31,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 16:43:26 on Oct 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:43:26 on Oct 31,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# End time: 16:43:26 on Oct 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# simulation
# vsim -voptargs="+acc" -t 1ns work.shift_register_clk_tb 
# Start time: 16:43:26 on Oct 31,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# ** Warning: (vsim-3473) Component instance "dut : shift_register_clk_comp" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /shift_register_clk_tb File: ../tb/tb_shift_register.vhd
# add wave
# hexadecimal
# .main_pane.wave.interior.cs.body.pw.wf
# testbench run all
do ../script/script.do
# compilation started!
# End time: 16:44:24 on Oct 31,2020, Elapsed time: 0:00:58
# Errors: 0, Warnings: 1
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:44:24 on Oct 31,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 16:44:24 on Oct 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:44:24 on Oct 31,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# End time: 16:44:24 on Oct 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# simulation
# vsim -voptargs="+acc" -t 1ns work.shift_register_clk_tb 
# Start time: 16:44:24 on Oct 31,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# ** Warning: (vsim-3473) Component instance "dut : shift_register_clk_comp" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /shift_register_clk_tb File: ../tb/tb_shift_register.vhd
# add wave
# hexadecimal
# .main_pane.wave.interior.cs.body.pw.wf
# testbench run all
do ../script/script.do
# compilation started!
# End time: 16:44:55 on Oct 31,2020, Elapsed time: 0:00:31
# Errors: 0, Warnings: 1
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:44:55 on Oct 31,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 16:44:55 on Oct 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:44:55 on Oct 31,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# End time: 16:44:55 on Oct 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# simulation
# vsim -voptargs="+acc" -t 1ns work.shift_register_clk_tb 
# Start time: 16:44:55 on Oct 31,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# ** Warning: (vsim-3473) Component instance "dut : shift_register_clk_comp" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /shift_register_clk_tb File: ../tb/tb_shift_register.vhd
# add wave
# hexadecimal
# .main_pane.wave.interior.cs.body.pw.wf
# testbench run all
add wave -r /*
add wave -r /*
do ../script/script.do
# compilation started!
# End time: 16:47:35 on Oct 31,2020, Elapsed time: 0:02:40
# Errors: 0, Warnings: 1
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:35 on Oct 31,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 16:47:36 on Oct 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:36 on Oct 31,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# End time: 16:47:36 on Oct 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# simulation
# vsim -voptargs="+acc" -t 1ns work.shift_register_clk_tb 
# Start time: 16:47:36 on Oct 31,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# Loading work.shift_register_clk(arch)
# ** Fatal: (vsim-3817) Port "button1" of entity "shift_register_clk" is not in the component being instantiated.
#    Time: 0 ns  Iteration: 0  Instance: /shift_register_clk_tb/dut File: ../src/shift_register.vhd Line: 22
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../script/script.do PAUSED at line 28
do ../script/script.do
# compilation started!
# End time: 16:47:51 on Oct 31,2020, Elapsed time: 0:00:15
# Errors: 1, Warnings: 0
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:51 on Oct 31,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 16:47:51 on Oct 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:51 on Oct 31,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# End time: 16:47:51 on Oct 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# simulation
# vsim -voptargs="+acc" -t 1ns work.shift_register_clk_tb 
# Start time: 16:47:52 on Oct 31,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# ** Warning: (vsim-3473) Component instance "dut : shift_register_clk_comp" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /shift_register_clk_tb File: ../tb/tb_shift_register.vhd
# add wave
# hexadecimal
# .main_pane.wave.interior.cs.body.pw.wf
# testbench run all
add wave -r /*
add wave -r /*
do ../script/script.do
# compilation started!
# End time: 16:49:21 on Oct 31,2020, Elapsed time: 0:01:29
# Errors: 0, Warnings: 1
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:49:21 on Oct 31,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 16:49:21 on Oct 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:49:22 on Oct 31,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# End time: 16:49:22 on Oct 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# simulation
# vsim -voptargs="+acc" -t 1ns work.shift_register_clk_tb 
# Start time: 16:49:22 on Oct 31,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# ** Warning: (vsim-3473) Component instance "dut : shift_register_clk_comp" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /shift_register_clk_tb File: ../tb/tb_shift_register.vhd
# add wave
# hexadecimal
# .main_pane.wave.interior.cs.body.pw.wf
# testbench run all
# Break key hit
# Break key hit
# Break key hit
# End time: 16:50:29 on Oct 31,2020, Elapsed time: 0:01:07
# Errors: 0, Warnings: 1
