
*** Running vivado
    with args -log vga_syncIndex.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_syncIndex.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source vga_syncIndex.tcl -notrace
Command: synth_design -top vga_syncIndex -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23184 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 404.219 ; gain = 99.574
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga_syncIndex' [C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:3]
INFO: [Synth 8-6157] synthesizing module 'image' [C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.runs/synth_1/.Xil/Vivado-39664-Rodrigo-PC/realtime/image_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'image' (1#1) [C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.runs/synth_1/.Xil/Vivado-39664-Rodrigo-PC/realtime/image_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element gray_reg was removed.  [C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:143]
WARNING: [Synth 8-6014] Unused sequential element left_reg was removed.  [C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:144]
WARNING: [Synth 8-6014] Unused sequential element right_reg was removed.  [C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:145]
WARNING: [Synth 8-6014] Unused sequential element up_reg was removed.  [C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:147]
WARNING: [Synth 8-6014] Unused sequential element down_reg was removed.  [C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:148]
WARNING: [Synth 8-6014] Unused sequential element leftup_reg was removed.  [C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:149]
WARNING: [Synth 8-6014] Unused sequential element leftdown_reg was removed.  [C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:150]
WARNING: [Synth 8-6014] Unused sequential element rightup_reg was removed.  [C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:151]
WARNING: [Synth 8-6014] Unused sequential element rightdown_reg was removed.  [C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:152]
WARNING: [Synth 8-6014] Unused sequential element tblue_reg was removed.  [C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:153]
WARNING: [Synth 8-6014] Unused sequential element tgreen_reg was removed.  [C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:154]
WARNING: [Synth 8-6014] Unused sequential element tred_reg was removed.  [C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:155]
WARNING: [Synth 8-6014] Unused sequential element red_o_reg was removed.  [C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:169]
WARNING: [Synth 8-6014] Unused sequential element blue_o_reg was removed.  [C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:170]
WARNING: [Synth 8-6014] Unused sequential element green_o_reg was removed.  [C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:171]
WARNING: [Synth 8-6014] Unused sequential element r_reg was removed.  [C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:186]
WARNING: [Synth 8-6014] Unused sequential element g_reg was removed.  [C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:187]
WARNING: [Synth 8-6014] Unused sequential element b_reg was removed.  [C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:188]
INFO: [Synth 8-6155] done synthesizing module 'vga_syncIndex' (2#1) [C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 459.242 ; gain = 154.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 459.242 ; gain = 154.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 459.242 ; gain = 154.598
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/ip/image/image/image_in_context.xdc] for cell 'inst1'
Finished Parsing XDC File [c:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/ip/image/image/image_in_context.xdc] for cell 'inst1'
Parsing XDC File [C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_syncIndex_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_syncIndex_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 799.523 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 799.523 ; gain = 494.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 799.523 ; gain = 494.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 799.523 ; gain = 494.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 799.523 ; gain = 494.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   5 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 3     
	   8 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   6 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 11    
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	  11 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_syncIndex 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   5 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 3     
	   8 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   6 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 11    
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	  11 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Anode_Activate_reg[0] )
INFO: [Synth 8-3886] merging instance 'Anode_Activate_reg[1]' (FD) to 'Anode_Activate_reg[2]'
INFO: [Synth 8-3886] merging instance 'Anode_Activate_reg[2]' (FD) to 'Anode_Activate_reg[3]'
WARNING: [Synth 8-3332] Sequential element (Anode_Activate_reg[0]) is unused and will be removed from module vga_syncIndex.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 799.523 ; gain = 494.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 799.523 ; gain = 494.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 854.398 ; gain = 549.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 855.906 ; gain = 551.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:00 . Memory (MB): peak = 855.906 ; gain = 551.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:00 . Memory (MB): peak = 855.906 ; gain = 551.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:00 . Memory (MB): peak = 855.906 ; gain = 551.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:00 . Memory (MB): peak = 855.906 ; gain = 551.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:00 . Memory (MB): peak = 855.906 ; gain = 551.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:00 . Memory (MB): peak = 855.906 ; gain = 551.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |image         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |image  |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |   120|
|4     |LUT1   |     6|
|5     |LUT2   |   146|
|6     |LUT3   |   160|
|7     |LUT4   |   177|
|8     |LUT5   |   147|
|9     |LUT6   |   198|
|10    |MUXF7  |     3|
|11    |FDRE   |    61|
|12    |IBUF   |    14|
|13    |OBUF   |    25|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1154|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:00 . Memory (MB): peak = 855.906 ; gain = 551.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 855.906 ; gain = 210.980
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 855.906 ; gain = 551.262
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'vga_syncIndex' is not ideal for floorplanning, since the cellview 'vga_syncIndex' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:05 . Memory (MB): peak = 855.906 ; gain = 562.734
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.runs/synth_1/vga_syncIndex.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_syncIndex_utilization_synth.rpt -pb vga_syncIndex_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 855.906 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul  3 15:44:58 2019...
