<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <!-- original name: _work.dma_axi32_core0_chContentFrame6.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html_newlook.css"/>
  <script type="text/javascript" src="../scripts/jquery.js"></script>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">Questa</span> Toggle Coverage Report</h1>
  <h3>Scope: /<a href="z000032.htm">work.dma_axi32_core0_ch</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <hr/><table>
  <tr/>
  <tr/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#305" z="access_port0_mux" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#306" z="access_port1_mux" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#283" z="allow_line_cmd" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#158" z="block" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" lnk="__HDL_srcfile_29.htm#185" z="ch_in_prog" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#182" z="ch_retry_wait" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#153" z="ch_update" h1="1" h2="1" c="G" p="100.00"/>
  <tr s="2" lnk="__HDL_srcfile_29.htm#309" z="clk_en" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/end_swap[0]" lnk="__HDL_srcfile_29.htm#186"" z="end_swap[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/end_swap[1]" lnk="__HDL_srcfile_29.htm#186"" z="end_swap[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#269" z="fifo_overflow" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[0]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[1]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[2]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[3]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[4]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[5]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[6]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[7]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[8]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[9]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[10]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[11]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[12]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[13]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[14]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[15]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[16]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[17]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[18]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[19]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[20]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[21]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[22]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[23]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[24]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[25]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[26]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[27]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[28]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[29]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[30]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/fifo_rdata[31]" lnk="__HDL_srcfile_29.htm#134"" z="fifo_rdata[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" lnk="__HDL_srcfile_29.htm#270" z="fifo_underflow" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/frame_width[0]" lnk="__HDL_srcfile_29.htm#160"" z="frame_width[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/frame_width[1]" lnk="__HDL_srcfile_29.htm#160"" z="frame_width[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/frame_width[2]" lnk="__HDL_srcfile_29.htm#160"" z="frame_width[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/frame_width[3]" lnk="__HDL_srcfile_29.htm#160"" z="frame_width[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/frame_width[4]" lnk="__HDL_srcfile_29.htm#160"" z="frame_width[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/frame_width[5]" lnk="__HDL_srcfile_29.htm#160"" z="frame_width[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/frame_width[6]" lnk="__HDL_srcfile_29.htm#160"" z="frame_width[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/frame_width[7]" lnk="__HDL_srcfile_29.htm#160"" z="frame_width[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/frame_width[8]" lnk="__HDL_srcfile_29.htm#160"" z="frame_width[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/frame_width[9]" lnk="__HDL_srcfile_29.htm#160"" z="frame_width[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/frame_width[10]" lnk="__HDL_srcfile_29.htm#160"" z="frame_width[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/frame_width[11]" lnk="__HDL_srcfile_29.htm#160"" z="frame_width[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#310" z="gclk" h1="1" h2="1" c="G" p="100.00"/>
  <tr s="2" lnk="__HDL_srcfile_29.htm#308" z="idle_pre" h1="0" h2="1" c="Y" p="50.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#159" z="joint" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#241" z="joint_burst_req" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#292" z="joint_cross" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#291" z="joint_cross_reg" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#289" z="joint_flush" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#251" z="joint_line_req" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[0]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[1]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[2]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[3]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[4]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[5]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[6]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[7]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[8]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[9]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[10]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[11]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[12]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[13]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[14]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[15]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[16]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[17]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[18]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[19]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[20]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[21]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[22]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[23]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[24]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[25]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[26]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[27]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[28]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[29]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[30]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/load_addr[31]" lnk="__HDL_srcfile_29.htm#150"" z="load_addr[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#285" z="load_cmd" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#151" z="load_in_prog" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#221" z="outs_empty" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#290" z="page_cross" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[1]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[2]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[3]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[4]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[5]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[6]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[7]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[8]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[9]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[10]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[11]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[12]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[13]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[14]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[15]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[16]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[17]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[18]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[19]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[20]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[21]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[22]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[23]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[24]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[25]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[26]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[27]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[28]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[29]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[30]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_rx_clr[31]" lnk="__HDL_srcfile_29.htm#60"" z="periph_rx_clr[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[1]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[2]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[3]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[4]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[5]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[6]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[7]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[8]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[9]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[10]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[11]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[12]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[13]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[14]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[15]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[16]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[17]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[18]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[19]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[20]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[21]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[22]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[23]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[24]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[25]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[26]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[27]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[28]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[29]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[30]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/periph_tx_clr[31]" lnk="__HDL_srcfile_29.htm#58"" z="periph_tx_clr[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[0]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[1]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[2]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[3]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[4]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[5]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[6]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[7]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[8]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[9]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[10]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[11]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[12]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[13]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[14]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[15]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[16]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[17]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[18]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[19]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[20]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[21]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[22]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[23]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[24]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[25]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[26]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[27]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[28]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[29]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[30]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/prdata[31]" lnk="__HDL_srcfile_29.htm#54"" z="prdata[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_align[0]" lnk="__HDL_srcfile_29.htm#197"" z="rd_align[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_align[1]" lnk="__HDL_srcfile_29.htm#197"" z="rd_align[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[0]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[1]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[2]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[3]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[4]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[5]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[5]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[6]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[7]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[8]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[9]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[10]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[11]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[12]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[13]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[14]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[15]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[16]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[17]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[18]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[19]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[20]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[21]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[22]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[23]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[24]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[25]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[26]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[27]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[28]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[29]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[30]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_addr[31]" lnk="__HDL_srcfile_29.htm#97"" z="rd_burst_addr[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#235" z="rd_burst_last" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_max_size[0]" lnk="__HDL_srcfile_29.htm#176"" z="rd_burst_max_size[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_max_size[1]" lnk="__HDL_srcfile_29.htm#176"" z="rd_burst_max_size[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_max_size[2]" lnk="__HDL_srcfile_29.htm#176"" z="rd_burst_max_size[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_max_size[3]" lnk="__HDL_srcfile_29.htm#176"" z="rd_burst_max_size[3]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_max_size[4]" lnk="__HDL_srcfile_29.htm#176"" z="rd_burst_max_size[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_max_size[5]" lnk="__HDL_srcfile_29.htm#176"" z="rd_burst_max_size[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_burst_max_size[6]" lnk="__HDL_srcfile_29.htm#176"" z="rd_burst_max_size[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#238" z="rd_burst_ready" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#193" z="rd_ch_end" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#273" z="rd_clr_block" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#272" z="rd_clr_block_pre" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#303" z="rd_clr_d" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#218" z="rd_clr_outs" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#300" z="rd_clr_outs_d" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#299" z="rd_clr_outs_d_pre" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_clr_remain[0]" lnk="__HDL_srcfile_29.htm#192"" z="rd_clr_remain[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_clr_remain[1]" lnk="__HDL_srcfile_29.htm#192"" z="rd_clr_remain[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#280" z="rd_cmd_line_d" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#217" z="rd_cmd_outs" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#196" z="rd_empty" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_gap[0]" lnk="__HDL_srcfile_29.htm#213"" z="rd_gap[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_gap[1]" lnk="__HDL_srcfile_29.htm#213"" z="rd_gap[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_gap[2]" lnk="__HDL_srcfile_29.htm#213"" z="rd_gap[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_gap[3]" lnk="__HDL_srcfile_29.htm#213"" z="rd_gap[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_gap[4]" lnk="__HDL_srcfile_29.htm#213"" z="rd_gap[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_gap[5]" lnk="__HDL_srcfile_29.htm#213"" z="rd_gap[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#174" z="rd_incr" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#240" z="rd_joint_flush" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#296" z="rd_joint_in_prog" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#293" z="rd_joint_not_in_prog" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#239" z="rd_joint_ready" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#195" z="rd_line_empty" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_outs[0]" lnk="__HDL_srcfile_29.htm#219"" z="rd_outs[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_outs[1]" lnk="__HDL_srcfile_29.htm#219"" z="rd_outs[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_outs[2]" lnk="__HDL_srcfile_29.htm#219"" z="rd_outs[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_outs[3]" lnk="__HDL_srcfile_29.htm#219"" z="rd_outs[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#220" z="rd_outs_empty" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_outs_max[0]" lnk="__HDL_srcfile_29.htm#170"" z="rd_outs_max[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_outs_max[1]" lnk="__HDL_srcfile_29.htm#170"" z="rd_outs_max[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_outs_max[2]" lnk="__HDL_srcfile_29.htm#170"" z="rd_outs_max[2]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_outs_max[3]" lnk="__HDL_srcfile_29.htm#170"" z="rd_outs_max[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#181" z="rd_outstanding" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#164" z="rd_periph_block" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_periph_num[0]" lnk="__HDL_srcfile_29.htm#178"" z="rd_periph_num[0]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_periph_num[1]" lnk="__HDL_srcfile_29.htm#178"" z="rd_periph_num[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_periph_num[2]" lnk="__HDL_srcfile_29.htm#178"" z="rd_periph_num[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_periph_num[3]" lnk="__HDL_srcfile_29.htm#178"" z="rd_periph_num[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_periph_num[4]" lnk="__HDL_srcfile_29.htm#178"" z="rd_periph_num[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" lnk="__HDL_srcfile_29.htm#255" z="rd_periph_ready" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#222" z="rd_stall" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[0]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[1]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[2]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[3]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[4]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[5]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[5]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[6]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[7]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[8]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[9]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[10]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[11]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[12]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[13]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[14]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[15]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[16]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[17]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[18]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[19]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[20]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[21]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[22]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[23]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[24]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[25]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[26]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[27]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[28]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[29]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[30]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_start_addr[31]" lnk="__HDL_srcfile_29.htm#154"" z="rd_start_addr[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_wait_limit[0]" lnk="__HDL_srcfile_29.htm#172"" z="rd_wait_limit[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_wait_limit[1]" lnk="__HDL_srcfile_29.htm#172"" z="rd_wait_limit[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_wait_limit[2]" lnk="__HDL_srcfile_29.htm#172"" z="rd_wait_limit[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_wait_limit[3]" lnk="__HDL_srcfile_29.htm#172"" z="rd_wait_limit[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_wait_limit[4]" lnk="__HDL_srcfile_29.htm#172"" z="rd_wait_limit[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_wait_limit[5]" lnk="__HDL_srcfile_29.htm#172"" z="rd_wait_limit[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_wait_limit[6]" lnk="__HDL_srcfile_29.htm#172"" z="rd_wait_limit[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_wait_limit[7]" lnk="__HDL_srcfile_29.htm#172"" z="rd_wait_limit[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_wait_limit[8]" lnk="__HDL_srcfile_29.htm#172"" z="rd_wait_limit[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_wait_limit[9]" lnk="__HDL_srcfile_29.htm#172"" z="rd_wait_limit[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_wait_limit[10]" lnk="__HDL_srcfile_29.htm#172"" z="rd_wait_limit[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_wait_limit[11]" lnk="__HDL_srcfile_29.htm#172"" z="rd_wait_limit[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#262" z="rd_wait_ready" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_x_offset[0]" lnk="__HDL_srcfile_29.htm#189"" z="rd_x_offset[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_x_offset[1]" lnk="__HDL_srcfile_29.htm#189"" z="rd_x_offset[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_x_offset[2]" lnk="__HDL_srcfile_29.htm#189"" z="rd_x_offset[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_x_offset[3]" lnk="__HDL_srcfile_29.htm#189"" z="rd_x_offset[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_x_offset[4]" lnk="__HDL_srcfile_29.htm#189"" z="rd_x_offset[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_x_offset[5]" lnk="__HDL_srcfile_29.htm#189"" z="rd_x_offset[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_x_offset[6]" lnk="__HDL_srcfile_29.htm#189"" z="rd_x_offset[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_x_offset[7]" lnk="__HDL_srcfile_29.htm#189"" z="rd_x_offset[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_x_offset[8]" lnk="__HDL_srcfile_29.htm#189"" z="rd_x_offset[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_x_offset[9]" lnk="__HDL_srcfile_29.htm#189"" z="rd_x_offset[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_x_remain[0]" lnk="__HDL_srcfile_29.htm#191"" z="rd_x_remain[0]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_x_remain[1]" lnk="__HDL_srcfile_29.htm#191"" z="rd_x_remain[1]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_x_remain[2]" lnk="__HDL_srcfile_29.htm#191"" z="rd_x_remain[2]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_x_remain[3]" lnk="__HDL_srcfile_29.htm#191"" z="rd_x_remain[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_x_remain[4]" lnk="__HDL_srcfile_29.htm#191"" z="rd_x_remain[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_x_remain[5]" lnk="__HDL_srcfile_29.htm#191"" z="rd_x_remain[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_x_remain[6]" lnk="__HDL_srcfile_29.htm#191"" z="rd_x_remain[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_x_remain[7]" lnk="__HDL_srcfile_29.htm#191"" z="rd_x_remain[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_x_remain[8]" lnk="__HDL_srcfile_29.htm#191"" z="rd_x_remain[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_x_remain[9]" lnk="__HDL_srcfile_29.htm#191"" z="rd_x_remain[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_y_offset[0]" lnk="__HDL_srcfile_29.htm#190"" z="rd_y_offset[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/rd_y_offset[1]" lnk="__HDL_srcfile_29.htm#190"" z="rd_y_offset[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/timeout_bus[0]" lnk="__HDL_srcfile_29.htm#287"" z="timeout_bus[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/timeout_bus[1]" lnk="__HDL_srcfile_29.htm#287"" z="timeout_bus[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/timeout_bus[2]" lnk="__HDL_srcfile_29.htm#287"" z="timeout_bus[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/timeout_bus[3]" lnk="__HDL_srcfile_29.htm#287"" z="timeout_bus[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/timeout_bus[4]" lnk="__HDL_srcfile_29.htm#287"" z="timeout_bus[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#223" z="timeout_rresp" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#232" z="timeout_wresp" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/width_align[0]" lnk="__HDL_srcfile_29.htm#161"" z="width_align[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/width_align[1]" lnk="__HDL_srcfile_29.htm#161"" z="width_align[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_align[0]" lnk="__HDL_srcfile_29.htm#208"" z="wr_align[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_align[1]" lnk="__HDL_srcfile_29.htm#208"" z="wr_align[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[0]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[1]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[2]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[3]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[4]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[5]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[5]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[6]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[7]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[8]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[9]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[10]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[11]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[12]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[13]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[14]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[15]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[16]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[17]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[18]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[19]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[20]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[21]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[22]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[23]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[24]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[25]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[26]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[27]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[28]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[29]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[30]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_addr[31]" lnk="__HDL_srcfile_29.htm#109"" z="wr_burst_addr[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" lnk="__HDL_srcfile_29.htm#244" z="wr_burst_last" h1="0" h2="1" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_max_size[0]" lnk="__HDL_srcfile_29.htm#177"" z="wr_burst_max_size[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_max_size[1]" lnk="__HDL_srcfile_29.htm#177"" z="wr_burst_max_size[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_max_size[2]" lnk="__HDL_srcfile_29.htm#177"" z="wr_burst_max_size[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_max_size[3]" lnk="__HDL_srcfile_29.htm#177"" z="wr_burst_max_size[3]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_max_size[4]" lnk="__HDL_srcfile_29.htm#177"" z="wr_burst_max_size[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_max_size[5]" lnk="__HDL_srcfile_29.htm#177"" z="wr_burst_max_size[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_burst_max_size[6]" lnk="__HDL_srcfile_29.htm#177"" z="wr_burst_max_size[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#247" z="wr_burst_ready" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#204" z="wr_ch_end" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#209" z="wr_ch_end_pre" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#210" z="wr_ch_end_reg" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#276" z="wr_clr_block" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#275" z="wr_clr_block_pre" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#304" z="wr_clr_d" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#278" z="wr_clr_mux" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#227" z="wr_clr_outs" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#302" z="wr_clr_outs_d" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#301" z="wr_clr_outs_d_pre" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_clr_remain[0]" lnk="__HDL_srcfile_29.htm#203"" z="wr_clr_remain[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_clr_remain[1]" lnk="__HDL_srcfile_29.htm#203"" z="wr_clr_remain[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#226" z="wr_cmd_outs" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#207" z="wr_empty" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_fullness[0]" lnk="__HDL_srcfile_29.htm#214"" z="wr_fullness[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_fullness[1]" lnk="__HDL_srcfile_29.htm#214"" z="wr_fullness[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_fullness[2]" lnk="__HDL_srcfile_29.htm#214"" z="wr_fullness[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_fullness[3]" lnk="__HDL_srcfile_29.htm#214"" z="wr_fullness[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_fullness[4]" lnk="__HDL_srcfile_29.htm#214"" z="wr_fullness[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_fullness[5]" lnk="__HDL_srcfile_29.htm#214"" z="wr_fullness[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#119" z="wr_incr" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#250" z="wr_joint_flush" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#297" z="wr_joint_in_prog" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#294" z="wr_joint_not_in_prog" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#249" z="wr_joint_ready" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#206" z="wr_line_empty" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_outs[0]" lnk="__HDL_srcfile_29.htm#228"" z="wr_outs[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_outs[1]" lnk="__HDL_srcfile_29.htm#228"" z="wr_outs[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_outs[2]" lnk="__HDL_srcfile_29.htm#228"" z="wr_outs[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_outs[3]" lnk="__HDL_srcfile_29.htm#228"" z="wr_outs[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_29.htm#229" z="wr_outs_empty" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_outs_max[0]" lnk="__HDL_srcfile_29.htm#171"" z="wr_outs_max[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_outs_max[1]" lnk="__HDL_srcfile_29.htm#171"" z="wr_outs_max[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_outs_max[2]" lnk="__HDL_srcfile_29.htm#171"" z="wr_outs_max[2]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_outs_max[3]" lnk="__HDL_srcfile_29.htm#171"" z="wr_outs_max[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#180" z="wr_outstanding" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#165" z="wr_periph_block" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_periph_num[0]" lnk="__HDL_srcfile_29.htm#179"" z="wr_periph_num[0]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_periph_num[1]" lnk="__HDL_srcfile_29.htm#179"" z="wr_periph_num[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_periph_num[2]" lnk="__HDL_srcfile_29.htm#179"" z="wr_periph_num[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_periph_num[3]" lnk="__HDL_srcfile_29.htm#179"" z="wr_periph_num[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_periph_num[4]" lnk="__HDL_srcfile_29.htm#179"" z="wr_periph_num[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" lnk="__HDL_srcfile_29.htm#259" z="wr_periph_ready" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#248" z="wr_single" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#230" z="wr_stall" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#231" z="wr_stall_pre" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[0]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[1]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[2]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[3]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[4]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[5]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[5]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[6]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[7]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[8]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[9]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[10]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[11]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[12]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[13]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[14]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[15]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[16]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[17]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[18]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[19]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[20]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[21]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[22]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[23]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[24]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[25]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[26]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[27]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[28]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[29]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[30]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_start_addr[31]" lnk="__HDL_srcfile_29.htm#155"" z="wr_start_addr[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_wait_limit[0]" lnk="__HDL_srcfile_29.htm#173"" z="wr_wait_limit[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_wait_limit[1]" lnk="__HDL_srcfile_29.htm#173"" z="wr_wait_limit[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_wait_limit[2]" lnk="__HDL_srcfile_29.htm#173"" z="wr_wait_limit[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_wait_limit[3]" lnk="__HDL_srcfile_29.htm#173"" z="wr_wait_limit[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_wait_limit[4]" lnk="__HDL_srcfile_29.htm#173"" z="wr_wait_limit[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_wait_limit[5]" lnk="__HDL_srcfile_29.htm#173"" z="wr_wait_limit[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_wait_limit[6]" lnk="__HDL_srcfile_29.htm#173"" z="wr_wait_limit[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_wait_limit[7]" lnk="__HDL_srcfile_29.htm#173"" z="wr_wait_limit[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_wait_limit[8]" lnk="__HDL_srcfile_29.htm#173"" z="wr_wait_limit[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_wait_limit[9]" lnk="__HDL_srcfile_29.htm#173"" z="wr_wait_limit[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_wait_limit[10]" lnk="__HDL_srcfile_29.htm#173"" z="wr_wait_limit[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_wait_limit[11]" lnk="__HDL_srcfile_29.htm#173"" z="wr_wait_limit[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_29.htm#265" z="wr_wait_ready" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_x_offset[0]" lnk="__HDL_srcfile_29.htm#200"" z="wr_x_offset[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_x_offset[1]" lnk="__HDL_srcfile_29.htm#200"" z="wr_x_offset[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_x_offset[2]" lnk="__HDL_srcfile_29.htm#200"" z="wr_x_offset[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_x_offset[3]" lnk="__HDL_srcfile_29.htm#200"" z="wr_x_offset[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_x_offset[4]" lnk="__HDL_srcfile_29.htm#200"" z="wr_x_offset[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_x_offset[5]" lnk="__HDL_srcfile_29.htm#200"" z="wr_x_offset[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_x_offset[6]" lnk="__HDL_srcfile_29.htm#200"" z="wr_x_offset[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_x_offset[7]" lnk="__HDL_srcfile_29.htm#200"" z="wr_x_offset[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_x_offset[8]" lnk="__HDL_srcfile_29.htm#200"" z="wr_x_offset[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_x_offset[9]" lnk="__HDL_srcfile_29.htm#200"" z="wr_x_offset[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_x_remain[0]" lnk="__HDL_srcfile_29.htm#202"" z="wr_x_remain[0]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_x_remain[1]" lnk="__HDL_srcfile_29.htm#202"" z="wr_x_remain[1]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_x_remain[2]" lnk="__HDL_srcfile_29.htm#202"" z="wr_x_remain[2]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_x_remain[3]" lnk="__HDL_srcfile_29.htm#202"" z="wr_x_remain[3]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_x_remain[4]" lnk="__HDL_srcfile_29.htm#202"" z="wr_x_remain[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_x_remain[5]" lnk="__HDL_srcfile_29.htm#202"" z="wr_x_remain[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_x_remain[6]" lnk="__HDL_srcfile_29.htm#202"" z="wr_x_remain[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_x_remain[7]" lnk="__HDL_srcfile_29.htm#202"" z="wr_x_remain[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_x_remain[8]" lnk="__HDL_srcfile_29.htm#202"" z="wr_x_remain[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_x_remain[9]" lnk="__HDL_srcfile_29.htm#202"" z="wr_x_remain[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_y_offset[0]" lnk="__HDL_srcfile_29.htm#201"" z="wr_y_offset[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/wr_y_offset[1]" lnk="__HDL_srcfile_29.htm#201"" z="wr_y_offset[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/x_size[0]" lnk="__HDL_srcfile_29.htm#156"" z="x_size[0]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/x_size[1]" lnk="__HDL_srcfile_29.htm#156"" z="x_size[1]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/x_size[2]" lnk="__HDL_srcfile_29.htm#156"" z="x_size[2]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/x_size[3]" lnk="__HDL_srcfile_29.htm#156"" z="x_size[3]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/x_size[4]" lnk="__HDL_srcfile_29.htm#156"" z="x_size[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/x_size[5]" lnk="__HDL_srcfile_29.htm#156"" z="x_size[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/x_size[6]" lnk="__HDL_srcfile_29.htm#156"" z="x_size[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/x_size[7]" lnk="__HDL_srcfile_29.htm#156"" z="x_size[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/x_size[8]" lnk="__HDL_srcfile_29.htm#156"" z="x_size[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/x_size[9]" lnk="__HDL_srcfile_29.htm#156"" z="x_size[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/y_size[0]" lnk="__HDL_srcfile_29.htm#157"" z="y_size[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/y_size[1]" lnk="__HDL_srcfile_29.htm#157"" z="y_size[1]" h1="0" h2="0" c="R" p="0.00"/>
  </table>
<h5>Note:<br/>[alias] denotes that the togglenode is an alias of a canonical node elsewhere in the design.</h5>
<script type="text/javascript" src="../scripts/buildtogglepage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
