{
  "family": "MKV56F24",
  "architecture": "arm-cortex-m7",
  "vendor": "Freescale Semiconductor, Inc.",
  "mcus": {
    "MKV56F24": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FLASH": {
          "instances": [
            {
              "name": "FTFL_FlashConfig",
              "base": "0x00000400"
            }
          ],
          "registers": {
            "BACKKEY3": {
              "offset": "0x00",
              "size": 8,
              "description": "Backdoor Comparison Key 3."
            },
            "BACKKEY2": {
              "offset": "0x01",
              "size": 8,
              "description": "Backdoor Comparison Key 2."
            },
            "BACKKEY1": {
              "offset": "0x02",
              "size": 8,
              "description": "Backdoor Comparison Key 1."
            },
            "BACKKEY0": {
              "offset": "0x03",
              "size": 8,
              "description": "Backdoor Comparison Key 0."
            },
            "BACKKEY7": {
              "offset": "0x04",
              "size": 8,
              "description": "Backdoor Comparison Key 7."
            },
            "BACKKEY6": {
              "offset": "0x05",
              "size": 8,
              "description": "Backdoor Comparison Key 6."
            },
            "BACKKEY5": {
              "offset": "0x06",
              "size": 8,
              "description": "Backdoor Comparison Key 5."
            },
            "BACKKEY4": {
              "offset": "0x07",
              "size": 8,
              "description": "Backdoor Comparison Key 4."
            },
            "FPROT3": {
              "offset": "0x08",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - Low Register"
            },
            "FPROT2": {
              "offset": "0x09",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - High Register"
            },
            "FPROT1": {
              "offset": "0x0A",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - Low Register"
            },
            "FPROT0": {
              "offset": "0x0B",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - High Register"
            },
            "FSEC": {
              "offset": "0x0C",
              "size": 8,
              "description": "Non-volatile Flash Security Register"
            },
            "FOPT": {
              "offset": "0x0D",
              "size": 8,
              "description": "Non-volatile Flash Option Register"
            }
          },
          "bits": {
            "BACKKEY3": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY2": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY1": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY0": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY7": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY6": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY5": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY4": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "FPROT3": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT2": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT1": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT0": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FSEC": {
              "SEC": {
                "bit": 0,
                "description": "Flash Security",
                "width": 2
              },
              "FSLACC": {
                "bit": 2,
                "description": "Freescale Failure Analysis Access Code",
                "width": 2
              },
              "MEEN": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "KEYEN": {
                "bit": 6,
                "description": "Backdoor Key Security Enable",
                "width": 2
              }
            },
            "FOPT": {
              "LPBOOT": {
                "bit": 0,
                "description": "no description available"
              },
              "NMI_DIS": {
                "bit": 2,
                "description": "no description available"
              },
              "FAST_INIT": {
                "bit": 5,
                "description": "no description available"
              }
            }
          }
        },
        "AIPS0": {
          "instances": [
            {
              "name": "AIPS0",
              "base": "0x40000000"
            }
          ],
          "registers": {
            "MPRA": {
              "offset": "0x00",
              "size": 32,
              "description": "Master Privilege Register A"
            },
            "PACRA": {
              "offset": "0x20",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRB": {
              "offset": "0x24",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRC": {
              "offset": "0x28",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRD": {
              "offset": "0x2C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRE": {
              "offset": "0x40",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRF": {
              "offset": "0x44",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRG": {
              "offset": "0x48",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRH": {
              "offset": "0x4C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRI": {
              "offset": "0x50",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRJ": {
              "offset": "0x54",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRK": {
              "offset": "0x58",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRL": {
              "offset": "0x5C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRM": {
              "offset": "0x60",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRN": {
              "offset": "0x64",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRO": {
              "offset": "0x68",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRP": {
              "offset": "0x6C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            }
          },
          "bits": {
            "MPRA": {
              "MPL3": {
                "bit": 16,
                "description": "Master 3 Privilege Level"
              },
              "MTW3": {
                "bit": 17,
                "description": "Master 3 Trusted For Writes"
              },
              "MTR3": {
                "bit": 18,
                "description": "Master 3 Trusted For Read"
              },
              "MPL2": {
                "bit": 20,
                "description": "Master 2 Privilege Level"
              },
              "MTW2": {
                "bit": 21,
                "description": "Master 2 Trusted For Writes"
              },
              "MTR2": {
                "bit": 22,
                "description": "Master 2 Trusted For Read"
              },
              "MPL1": {
                "bit": 24,
                "description": "Master 1 Privilege Level"
              },
              "MTW1": {
                "bit": 25,
                "description": "Master 1 Trusted for Writes"
              },
              "MTR1": {
                "bit": 26,
                "description": "Master 1 Trusted for Read"
              },
              "MPL0": {
                "bit": 28,
                "description": "Master 0 Privilege Level"
              },
              "MTW0": {
                "bit": 29,
                "description": "Master 0 Trusted For Writes"
              },
              "MTR0": {
                "bit": 30,
                "description": "Master 0 Trusted For Read"
              }
            },
            "PACRA": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRB": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRC": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRD": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRE": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRF": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRG": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRH": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRI": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRJ": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRK": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRL": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRM": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRN": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRO": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRP": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            }
          }
        },
        "AIPS1": {
          "instances": [
            {
              "name": "AIPS1",
              "base": "0x40080000"
            }
          ],
          "registers": {
            "MPRA": {
              "offset": "0x00",
              "size": 32,
              "description": "Master Privilege Register A"
            },
            "PACRA": {
              "offset": "0x20",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRB": {
              "offset": "0x24",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRC": {
              "offset": "0x28",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRD": {
              "offset": "0x2C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRE": {
              "offset": "0x40",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRF": {
              "offset": "0x44",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRG": {
              "offset": "0x48",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRH": {
              "offset": "0x4C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRI": {
              "offset": "0x50",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRJ": {
              "offset": "0x54",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRK": {
              "offset": "0x58",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRL": {
              "offset": "0x5C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRM": {
              "offset": "0x60",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRN": {
              "offset": "0x64",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRO": {
              "offset": "0x68",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRP": {
              "offset": "0x6C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            }
          },
          "bits": {
            "MPRA": {
              "MPL3": {
                "bit": 16,
                "description": "Master 3 Privilege Level"
              },
              "MTW3": {
                "bit": 17,
                "description": "Master 3 Trusted For Writes"
              },
              "MTR3": {
                "bit": 18,
                "description": "Master 3 Trusted For Read"
              },
              "MPL2": {
                "bit": 20,
                "description": "Master 2 Privilege Level"
              },
              "MTW2": {
                "bit": 21,
                "description": "Master 2 Trusted For Writes"
              },
              "MTR2": {
                "bit": 22,
                "description": "Master 2 Trusted For Read"
              },
              "MPL1": {
                "bit": 24,
                "description": "Master 1 Privilege Level"
              },
              "MTW1": {
                "bit": 25,
                "description": "Master 1 Trusted for Writes"
              },
              "MTR1": {
                "bit": 26,
                "description": "Master 1 Trusted for Read"
              },
              "MPL0": {
                "bit": 28,
                "description": "Master 0 Privilege Level"
              },
              "MTW0": {
                "bit": 29,
                "description": "Master 0 Trusted For Writes"
              },
              "MTR0": {
                "bit": 30,
                "description": "Master 0 Trusted For Read"
              }
            },
            "PACRA": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRB": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRC": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRD": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRE": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRF": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRG": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRH": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRI": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRJ": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRK": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRL": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRM": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRN": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRO": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRP": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            }
          }
        },
        "MSCM": {
          "instances": [
            {
              "name": "MSCM",
              "base": "0x40001000"
            }
          ],
          "registers": {
            "CPxTYPE": {
              "offset": "0x00",
              "size": 32,
              "description": "Processor X Type Register"
            },
            "CPxNUM": {
              "offset": "0x04",
              "size": 32,
              "description": "Processor X Number Register"
            },
            "CPxMASTER": {
              "offset": "0x08",
              "size": 32,
              "description": "Processor X Master Register"
            },
            "CPxCOUNT": {
              "offset": "0x0C",
              "size": 32,
              "description": "Processor X Count Register"
            },
            "CPxCFG1": {
              "offset": "0x14",
              "size": 32,
              "description": "Processor X Configuration 1 Register"
            },
            "CPxCFG3": {
              "offset": "0x1C",
              "size": 32,
              "description": "Processor X Configuration 3 Register"
            },
            "CP0TYPE": {
              "offset": "0x20",
              "size": 32,
              "description": "Processor 0 Type Register"
            },
            "CP0NUM": {
              "offset": "0x24",
              "size": 32,
              "description": "Processor 0 Number Register"
            },
            "CP0MASTER": {
              "offset": "0x28",
              "size": 32,
              "description": "Processor 0 Master Register"
            },
            "CP0COUNT": {
              "offset": "0x2C",
              "size": 32,
              "description": "Processor 0 Count Register"
            },
            "CP0CFG1": {
              "offset": "0x34",
              "size": 32,
              "description": "Processor 0 Configuration 1 Register"
            },
            "CP0CFG3": {
              "offset": "0x3C",
              "size": 32,
              "description": "Processor 0 Configuration 3 Register"
            },
            "CP1TYPE": {
              "offset": "0x40",
              "size": 32,
              "description": "Processor 1 Type Register"
            },
            "CP1NUM": {
              "offset": "0x44",
              "size": 32,
              "description": "Processor 1 Number Register"
            },
            "CP1MASTER": {
              "offset": "0x48",
              "size": 32,
              "description": "Processor 1 Master Register"
            },
            "CP1COUNT": {
              "offset": "0x4C",
              "size": 32,
              "description": "Processor 1 Count Register"
            },
            "CP1CFG1": {
              "offset": "0x54",
              "size": 32,
              "description": "Processor 1 Configuration 1 Register"
            },
            "CP1CFG3": {
              "offset": "0x5C",
              "size": 32,
              "description": "Processor 1 Configuration 3 Register"
            },
            "OCMDR%s": {
              "offset": "0x400",
              "size": 32,
              "description": "On-Chip Memory Descriptor Register"
            }
          },
          "bits": {
            "CPxTYPE": {
              "RYPZ": {
                "bit": 0,
                "description": "Processor x Revision",
                "width": 8
              },
              "PERSONALITY": {
                "bit": 8,
                "description": "Processor x Personality",
                "width": 24
              }
            },
            "CPxNUM": {
              "CPN": {
                "bit": 0,
                "description": "Processor x Number"
              }
            },
            "CPxMASTER": {
              "PPN": {
                "bit": 0,
                "description": "Processor x Physical Port Number",
                "width": 6
              }
            },
            "CPxCOUNT": {
              "PCNT": {
                "bit": 0,
                "description": "Processor Count",
                "width": 2
              }
            },
            "CPxCFG1": {
              "L2WY": {
                "bit": 16,
                "description": "Level 2 Cache Ways",
                "width": 8
              },
              "L2SZ": {
                "bit": 24,
                "description": "Level 2 Cache Size",
                "width": 8
              }
            },
            "CPxCFG3": {
              "FPU": {
                "bit": 0,
                "description": "Floating Point Unit"
              },
              "SIMD": {
                "bit": 1,
                "description": "SIMD/NEON Instruction Support"
              },
              "JAZ": {
                "bit": 2,
                "description": "Jazelle"
              },
              "MMU": {
                "bit": 3,
                "description": "Memory Management Unit"
              },
              "TZ": {
                "bit": 4,
                "description": "Trust Zone"
              },
              "CMP": {
                "bit": 5,
                "description": "Core Memory Protection unit"
              },
              "BB": {
                "bit": 6,
                "description": "Bit Banding"
              },
              "SBP": {
                "bit": 8,
                "description": "System Bus Ports",
                "width": 2
              }
            },
            "CP0TYPE": {
              "RYPZ": {
                "bit": 0,
                "description": "Processor 0 Revision",
                "width": 8
              },
              "PERSONALITY": {
                "bit": 8,
                "description": "Processor 0 Personality",
                "width": 24
              }
            },
            "CP0NUM": {
              "CPN": {
                "bit": 0,
                "description": "Processor 0 Number"
              }
            },
            "CP0MASTER": {
              "PPN": {
                "bit": 0,
                "description": "Processor 0 Physical Port Number",
                "width": 6
              }
            },
            "CP0COUNT": {
              "PCNT": {
                "bit": 0,
                "description": "Processor Count",
                "width": 2
              }
            },
            "CP0CFG1": {
              "L2WY": {
                "bit": 16,
                "description": "Level 2 Cache Ways",
                "width": 8
              },
              "L2SZ": {
                "bit": 24,
                "description": "Level 2 Cache Size",
                "width": 8
              }
            },
            "CP0CFG3": {
              "FPU": {
                "bit": 0,
                "description": "Floating Point Unit"
              },
              "SIMD": {
                "bit": 1,
                "description": "SIMD/NEON Instruction Support"
              },
              "JAZ": {
                "bit": 2,
                "description": "Jazelle"
              },
              "MMU": {
                "bit": 3,
                "description": "Memory Management Unit"
              },
              "TZ": {
                "bit": 4,
                "description": "Trust Zone"
              },
              "CMP": {
                "bit": 5,
                "description": "Core Memory Protection unit"
              },
              "BB": {
                "bit": 6,
                "description": "Bit Banding"
              },
              "SBP": {
                "bit": 8,
                "description": "System Bus Ports",
                "width": 2
              }
            },
            "CP1TYPE": {
              "RYPZ": {
                "bit": 0,
                "description": "Processor 1 Revision",
                "width": 8
              },
              "PERSONALITY": {
                "bit": 8,
                "description": "Processor 1 Personality",
                "width": 24
              }
            },
            "CP1NUM": {
              "CPN": {
                "bit": 0,
                "description": "Processor 1 Number"
              }
            },
            "CP1MASTER": {
              "PPN": {
                "bit": 0,
                "description": "Processor 1 Physical Port Number",
                "width": 6
              }
            },
            "CP1COUNT": {
              "PCNT": {
                "bit": 0,
                "description": "Processor Count",
                "width": 2
              }
            },
            "CP1CFG1": {
              "L2WY": {
                "bit": 16,
                "description": "Level 2 Cache Ways",
                "width": 8
              },
              "L2SZ": {
                "bit": 24,
                "description": "Level 2 Cache Size",
                "width": 8
              }
            },
            "CP1CFG3": {
              "FPU": {
                "bit": 0,
                "description": "Floating Point Unit"
              },
              "SIMD": {
                "bit": 1,
                "description": "SIMD/NEON Instruction Support"
              },
              "JAZ": {
                "bit": 2,
                "description": "Jazelle"
              },
              "MMU": {
                "bit": 3,
                "description": "Memory Management Unit"
              },
              "TZ": {
                "bit": 4,
                "description": "Trust Zone"
              },
              "CMP": {
                "bit": 5,
                "description": "Core Memory Protection unit"
              },
              "BB": {
                "bit": 6,
                "description": "Bit Banding"
              },
              "SBP": {
                "bit": 8,
                "description": "System Bus Ports",
                "width": 2
              }
            },
            "OCMDR%s": {
              "OCMPU": {
                "bit": 12,
                "description": "OCMEM Memory Protection Unit"
              },
              "OCMT": {
                "bit": 13,
                "description": "OCMEM Type. This field defines the type of the on-chip memory:",
                "width": 3
              },
              "OCMW": {
                "bit": 17,
                "description": "OCMEM Datapath Width",
                "width": 3
              },
              "OCMSZ": {
                "bit": 24,
                "description": "OCMEM Size",
                "width": 4
              },
              "OCMSZH": {
                "bit": 28,
                "description": "OCMEM Size \"Hole\""
              },
              "FMT": {
                "bit": 30,
                "description": "Format"
              },
              "V": {
                "bit": 31,
                "description": "OCMEM Valid Bit"
              }
            }
          }
        },
        "AXBS": {
          "instances": [
            {
              "name": "AXBS",
              "base": "0x40004000"
            }
          ],
          "registers": {
            "PRS%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Priority Registers Slave"
            },
            "CRS%s": {
              "offset": "0x10",
              "size": 32,
              "description": "Control Register"
            },
            "MGPCR%s": {
              "offset": "0x800",
              "size": 32,
              "description": "Master General Purpose Control Register"
            }
          },
          "bits": {
            "PRS%s": {
              "M0": {
                "bit": 0,
                "description": "Master 0 Priority. Sets the arbitration priority for this port on the associated slave port.",
                "width": 3
              },
              "M1": {
                "bit": 4,
                "description": "Master 1 Priority. Sets the arbitration priority for this port on the associated slave port.",
                "width": 3
              },
              "M2": {
                "bit": 8,
                "description": "Master 2 Priority. Sets the arbitration priority for this port on the associated slave port.",
                "width": 3
              },
              "M3": {
                "bit": 12,
                "description": "Master 3 Priority. Sets the arbitration priority for this port on the associated slave port.",
                "width": 3
              }
            },
            "CRS%s": {
              "PARK": {
                "bit": 0,
                "description": "Park",
                "width": 3
              },
              "PCTL": {
                "bit": 4,
                "description": "Parking Control",
                "width": 2
              },
              "ARB": {
                "bit": 8,
                "description": "Arbitration Mode",
                "width": 2
              },
              "HLP": {
                "bit": 30,
                "description": "Halt Low Priority"
              },
              "RO": {
                "bit": 31,
                "description": "Read Only"
              }
            },
            "MGPCR%s": {
              "AULB": {
                "bit": 0,
                "description": "Arbitrates On Undefined Length Bursts",
                "width": 3
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA",
              "base": "0x40008000",
              "irq": 0
            },
            {
              "name": "DMAMUX",
              "base": "0x40021000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "ES": {
              "offset": "0x04",
              "size": 32,
              "description": "Error Status Register"
            },
            "ERQ": {
              "offset": "0x0C",
              "size": 32,
              "description": "Enable Request Register"
            },
            "EEI": {
              "offset": "0x14",
              "size": 32,
              "description": "Enable Error Interrupt Register"
            },
            "CEEI": {
              "offset": "0x18",
              "size": 8,
              "description": "Clear Enable Error Interrupt Register"
            },
            "SEEI": {
              "offset": "0x19",
              "size": 8,
              "description": "Set Enable Error Interrupt Register"
            },
            "CERQ": {
              "offset": "0x1A",
              "size": 8,
              "description": "Clear Enable Request Register"
            },
            "SERQ": {
              "offset": "0x1B",
              "size": 8,
              "description": "Set Enable Request Register"
            },
            "CDNE": {
              "offset": "0x1C",
              "size": 8,
              "description": "Clear DONE Status Bit Register"
            },
            "SSRT": {
              "offset": "0x1D",
              "size": 8,
              "description": "Set START Bit Register"
            },
            "CERR": {
              "offset": "0x1E",
              "size": 8,
              "description": "Clear Error Register"
            },
            "CINT": {
              "offset": "0x1F",
              "size": 8,
              "description": "Clear Interrupt Request Register"
            },
            "INT": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Request Register"
            },
            "ERR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Error Register"
            },
            "HRS": {
              "offset": "0x34",
              "size": 32,
              "description": "Hardware Request Status Register"
            },
            "EARS": {
              "offset": "0x44",
              "size": 32,
              "description": "Enable Asynchronous Request in Stop Register"
            },
            "DCHPRI%s": {
              "offset": "0x100",
              "size": 8,
              "description": "Channel n Priority Register"
            },
            "TCD%s_SADDR": {
              "offset": "0x1000",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD%s_SOFF": {
              "offset": "0x1004",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD%s_ATTR": {
              "offset": "0x1006",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD%s_NBYTES_MLNO": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Mapping Disabled)"
            },
            "TCD%s_NBYTES_MLOFFNO": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
            },
            "TCD%s_NBYTES_MLOFFYES": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
            },
            "TCD%s_SLAST": {
              "offset": "0x100C",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD%s_DADDR": {
              "offset": "0x1010",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD%s_DOFF": {
              "offset": "0x1014",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD%s_CITER_ELINKNO": {
              "offset": "0x1016",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD%s_CITER_ELINKYES": {
              "offset": "0x1016",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD%s_DLASTSGA": {
              "offset": "0x1018",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD%s_CSR": {
              "offset": "0x101C",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD%s_BITER_ELINKNO": {
              "offset": "0x101E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD%s_BITER_ELINKYES": {
              "offset": "0x101E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            }
          },
          "bits": {
            "CR": {
              "EDBG": {
                "bit": 1,
                "description": "Enable Debug"
              },
              "ERCA": {
                "bit": 2,
                "description": "Enable Round Robin Channel Arbitration"
              },
              "ERGA": {
                "bit": 3,
                "description": "Enable Round Robin Group Arbitration"
              },
              "HOE": {
                "bit": 4,
                "description": "Halt On Error"
              },
              "HALT": {
                "bit": 5,
                "description": "Halt DMA Operations"
              },
              "CLM": {
                "bit": 6,
                "description": "Continuous Link Mode"
              },
              "EMLM": {
                "bit": 7,
                "description": "Enable Minor Loop Mapping"
              },
              "GRP0PRI": {
                "bit": 8,
                "description": "Channel Group 0 Priority"
              },
              "GRP1PRI": {
                "bit": 10,
                "description": "Channel Group 1 Priority"
              },
              "ECX": {
                "bit": 16,
                "description": "Error Cancel Transfer"
              },
              "CX": {
                "bit": 17,
                "description": "Cancel Transfer"
              }
            },
            "ES": {
              "DBE": {
                "bit": 0,
                "description": "Destination Bus Error"
              },
              "SBE": {
                "bit": 1,
                "description": "Source Bus Error"
              },
              "SGE": {
                "bit": 2,
                "description": "Scatter/Gather Configuration Error"
              },
              "NCE": {
                "bit": 3,
                "description": "NBYTES/CITER Configuration Error"
              },
              "DOE": {
                "bit": 4,
                "description": "Destination Offset Error"
              },
              "DAE": {
                "bit": 5,
                "description": "Destination Address Error"
              },
              "SOE": {
                "bit": 6,
                "description": "Source Offset Error"
              },
              "SAE": {
                "bit": 7,
                "description": "Source Address Error"
              },
              "ERRCHN": {
                "bit": 8,
                "description": "Error Channel Number or Canceled Channel Number",
                "width": 5
              },
              "CPE": {
                "bit": 14,
                "description": "Channel Priority Error"
              },
              "GPE": {
                "bit": 15,
                "description": "Group Priority Error"
              },
              "ECX": {
                "bit": 16,
                "description": "Transfer Canceled"
              },
              "VLD": {
                "bit": 31,
                "description": "Logical OR of all ERR status bits"
              }
            },
            "ERQ": {
              "ERQ0": {
                "bit": 0,
                "description": "Enable DMA Request 0"
              },
              "ERQ1": {
                "bit": 1,
                "description": "Enable DMA Request 1"
              },
              "ERQ2": {
                "bit": 2,
                "description": "Enable DMA Request 2"
              },
              "ERQ3": {
                "bit": 3,
                "description": "Enable DMA Request 3"
              },
              "ERQ4": {
                "bit": 4,
                "description": "Enable DMA Request 4"
              },
              "ERQ5": {
                "bit": 5,
                "description": "Enable DMA Request 5"
              },
              "ERQ6": {
                "bit": 6,
                "description": "Enable DMA Request 6"
              },
              "ERQ7": {
                "bit": 7,
                "description": "Enable DMA Request 7"
              },
              "ERQ8": {
                "bit": 8,
                "description": "Enable DMA Request 8"
              },
              "ERQ9": {
                "bit": 9,
                "description": "Enable DMA Request 9"
              },
              "ERQ10": {
                "bit": 10,
                "description": "Enable DMA Request 10"
              },
              "ERQ11": {
                "bit": 11,
                "description": "Enable DMA Request 11"
              },
              "ERQ12": {
                "bit": 12,
                "description": "Enable DMA Request 12"
              },
              "ERQ13": {
                "bit": 13,
                "description": "Enable DMA Request 13"
              },
              "ERQ14": {
                "bit": 14,
                "description": "Enable DMA Request 14"
              },
              "ERQ15": {
                "bit": 15,
                "description": "Enable DMA Request 15"
              },
              "ERQ16": {
                "bit": 16,
                "description": "Enable DMA Request 16"
              },
              "ERQ17": {
                "bit": 17,
                "description": "Enable DMA Request 17"
              },
              "ERQ18": {
                "bit": 18,
                "description": "Enable DMA Request 18"
              },
              "ERQ19": {
                "bit": 19,
                "description": "Enable DMA Request 19"
              },
              "ERQ20": {
                "bit": 20,
                "description": "Enable DMA Request 20"
              },
              "ERQ21": {
                "bit": 21,
                "description": "Enable DMA Request 21"
              },
              "ERQ22": {
                "bit": 22,
                "description": "Enable DMA Request 22"
              },
              "ERQ23": {
                "bit": 23,
                "description": "Enable DMA Request 23"
              },
              "ERQ24": {
                "bit": 24,
                "description": "Enable DMA Request 24"
              },
              "ERQ25": {
                "bit": 25,
                "description": "Enable DMA Request 25"
              },
              "ERQ26": {
                "bit": 26,
                "description": "Enable DMA Request 26"
              },
              "ERQ27": {
                "bit": 27,
                "description": "Enable DMA Request 27"
              },
              "ERQ28": {
                "bit": 28,
                "description": "Enable DMA Request 28"
              },
              "ERQ29": {
                "bit": 29,
                "description": "Enable DMA Request 29"
              },
              "ERQ30": {
                "bit": 30,
                "description": "Enable DMA Request 30"
              },
              "ERQ31": {
                "bit": 31,
                "description": "Enable DMA Request 31"
              }
            },
            "EEI": {
              "EEI0": {
                "bit": 0,
                "description": "Enable Error Interrupt 0"
              },
              "EEI1": {
                "bit": 1,
                "description": "Enable Error Interrupt 1"
              },
              "EEI2": {
                "bit": 2,
                "description": "Enable Error Interrupt 2"
              },
              "EEI3": {
                "bit": 3,
                "description": "Enable Error Interrupt 3"
              },
              "EEI4": {
                "bit": 4,
                "description": "Enable Error Interrupt 4"
              },
              "EEI5": {
                "bit": 5,
                "description": "Enable Error Interrupt 5"
              },
              "EEI6": {
                "bit": 6,
                "description": "Enable Error Interrupt 6"
              },
              "EEI7": {
                "bit": 7,
                "description": "Enable Error Interrupt 7"
              },
              "EEI8": {
                "bit": 8,
                "description": "Enable Error Interrupt 8"
              },
              "EEI9": {
                "bit": 9,
                "description": "Enable Error Interrupt 9"
              },
              "EEI10": {
                "bit": 10,
                "description": "Enable Error Interrupt 10"
              },
              "EEI11": {
                "bit": 11,
                "description": "Enable Error Interrupt 11"
              },
              "EEI12": {
                "bit": 12,
                "description": "Enable Error Interrupt 12"
              },
              "EEI13": {
                "bit": 13,
                "description": "Enable Error Interrupt 13"
              },
              "EEI14": {
                "bit": 14,
                "description": "Enable Error Interrupt 14"
              },
              "EEI15": {
                "bit": 15,
                "description": "Enable Error Interrupt 15"
              },
              "EEI16": {
                "bit": 16,
                "description": "Enable Error Interrupt 16"
              },
              "EEI17": {
                "bit": 17,
                "description": "Enable Error Interrupt 17"
              },
              "EEI18": {
                "bit": 18,
                "description": "Enable Error Interrupt 18"
              },
              "EEI19": {
                "bit": 19,
                "description": "Enable Error Interrupt 19"
              },
              "EEI20": {
                "bit": 20,
                "description": "Enable Error Interrupt 20"
              },
              "EEI21": {
                "bit": 21,
                "description": "Enable Error Interrupt 21"
              },
              "EEI22": {
                "bit": 22,
                "description": "Enable Error Interrupt 22"
              },
              "EEI23": {
                "bit": 23,
                "description": "Enable Error Interrupt 23"
              },
              "EEI24": {
                "bit": 24,
                "description": "Enable Error Interrupt 24"
              },
              "EEI25": {
                "bit": 25,
                "description": "Enable Error Interrupt 25"
              },
              "EEI26": {
                "bit": 26,
                "description": "Enable Error Interrupt 26"
              },
              "EEI27": {
                "bit": 27,
                "description": "Enable Error Interrupt 27"
              },
              "EEI28": {
                "bit": 28,
                "description": "Enable Error Interrupt 28"
              },
              "EEI29": {
                "bit": 29,
                "description": "Enable Error Interrupt 29"
              },
              "EEI30": {
                "bit": 30,
                "description": "Enable Error Interrupt 30"
              },
              "EEI31": {
                "bit": 31,
                "description": "Enable Error Interrupt 31"
              }
            },
            "CEEI": {
              "CEEI": {
                "bit": 0,
                "description": "Clear Enable Error Interrupt",
                "width": 5
              },
              "CAEE": {
                "bit": 6,
                "description": "Clear All Enable Error Interrupts"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SEEI": {
              "SEEI": {
                "bit": 0,
                "description": "Set Enable Error Interrupt",
                "width": 5
              },
              "SAEE": {
                "bit": 6,
                "description": "Sets All Enable Error Interrupts"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CERQ": {
              "CERQ": {
                "bit": 0,
                "description": "Clear Enable Request",
                "width": 5
              },
              "CAER": {
                "bit": 6,
                "description": "Clear All Enable Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SERQ": {
              "SERQ": {
                "bit": 0,
                "description": "Set Enable Request",
                "width": 5
              },
              "SAER": {
                "bit": 6,
                "description": "Set All Enable Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CDNE": {
              "CDNE": {
                "bit": 0,
                "description": "Clear DONE Bit",
                "width": 5
              },
              "CADN": {
                "bit": 6,
                "description": "Clears All DONE Bits"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SSRT": {
              "SSRT": {
                "bit": 0,
                "description": "Set START Bit",
                "width": 5
              },
              "SAST": {
                "bit": 6,
                "description": "Set All START Bits (activates all channels)"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CERR": {
              "CERR": {
                "bit": 0,
                "description": "Clear Error Indicator",
                "width": 5
              },
              "CAEI": {
                "bit": 6,
                "description": "Clear All Error Indicators"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CINT": {
              "CINT": {
                "bit": 0,
                "description": "Clear Interrupt Request",
                "width": 5
              },
              "CAIR": {
                "bit": 6,
                "description": "Clear All Interrupt Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "INT": {
              "INT0": {
                "bit": 0,
                "description": "Interrupt Request 0"
              },
              "INT1": {
                "bit": 1,
                "description": "Interrupt Request 1"
              },
              "INT2": {
                "bit": 2,
                "description": "Interrupt Request 2"
              },
              "INT3": {
                "bit": 3,
                "description": "Interrupt Request 3"
              },
              "INT4": {
                "bit": 4,
                "description": "Interrupt Request 4"
              },
              "INT5": {
                "bit": 5,
                "description": "Interrupt Request 5"
              },
              "INT6": {
                "bit": 6,
                "description": "Interrupt Request 6"
              },
              "INT7": {
                "bit": 7,
                "description": "Interrupt Request 7"
              },
              "INT8": {
                "bit": 8,
                "description": "Interrupt Request 8"
              },
              "INT9": {
                "bit": 9,
                "description": "Interrupt Request 9"
              },
              "INT10": {
                "bit": 10,
                "description": "Interrupt Request 10"
              },
              "INT11": {
                "bit": 11,
                "description": "Interrupt Request 11"
              },
              "INT12": {
                "bit": 12,
                "description": "Interrupt Request 12"
              },
              "INT13": {
                "bit": 13,
                "description": "Interrupt Request 13"
              },
              "INT14": {
                "bit": 14,
                "description": "Interrupt Request 14"
              },
              "INT15": {
                "bit": 15,
                "description": "Interrupt Request 15"
              },
              "INT16": {
                "bit": 16,
                "description": "Interrupt Request 16"
              },
              "INT17": {
                "bit": 17,
                "description": "Interrupt Request 17"
              },
              "INT18": {
                "bit": 18,
                "description": "Interrupt Request 18"
              },
              "INT19": {
                "bit": 19,
                "description": "Interrupt Request 19"
              },
              "INT20": {
                "bit": 20,
                "description": "Interrupt Request 20"
              },
              "INT21": {
                "bit": 21,
                "description": "Interrupt Request 21"
              },
              "INT22": {
                "bit": 22,
                "description": "Interrupt Request 22"
              },
              "INT23": {
                "bit": 23,
                "description": "Interrupt Request 23"
              },
              "INT24": {
                "bit": 24,
                "description": "Interrupt Request 24"
              },
              "INT25": {
                "bit": 25,
                "description": "Interrupt Request 25"
              },
              "INT26": {
                "bit": 26,
                "description": "Interrupt Request 26"
              },
              "INT27": {
                "bit": 27,
                "description": "Interrupt Request 27"
              },
              "INT28": {
                "bit": 28,
                "description": "Interrupt Request 28"
              },
              "INT29": {
                "bit": 29,
                "description": "Interrupt Request 29"
              },
              "INT30": {
                "bit": 30,
                "description": "Interrupt Request 30"
              },
              "INT31": {
                "bit": 31,
                "description": "Interrupt Request 31"
              }
            },
            "ERR": {
              "ERR0": {
                "bit": 0,
                "description": "Error In Channel 0"
              },
              "ERR1": {
                "bit": 1,
                "description": "Error In Channel 1"
              },
              "ERR2": {
                "bit": 2,
                "description": "Error In Channel 2"
              },
              "ERR3": {
                "bit": 3,
                "description": "Error In Channel 3"
              },
              "ERR4": {
                "bit": 4,
                "description": "Error In Channel 4"
              },
              "ERR5": {
                "bit": 5,
                "description": "Error In Channel 5"
              },
              "ERR6": {
                "bit": 6,
                "description": "Error In Channel 6"
              },
              "ERR7": {
                "bit": 7,
                "description": "Error In Channel 7"
              },
              "ERR8": {
                "bit": 8,
                "description": "Error In Channel 8"
              },
              "ERR9": {
                "bit": 9,
                "description": "Error In Channel 9"
              },
              "ERR10": {
                "bit": 10,
                "description": "Error In Channel 10"
              },
              "ERR11": {
                "bit": 11,
                "description": "Error In Channel 11"
              },
              "ERR12": {
                "bit": 12,
                "description": "Error In Channel 12"
              },
              "ERR13": {
                "bit": 13,
                "description": "Error In Channel 13"
              },
              "ERR14": {
                "bit": 14,
                "description": "Error In Channel 14"
              },
              "ERR15": {
                "bit": 15,
                "description": "Error In Channel 15"
              },
              "ERR16": {
                "bit": 16,
                "description": "Error In Channel 16"
              },
              "ERR17": {
                "bit": 17,
                "description": "Error In Channel 17"
              },
              "ERR18": {
                "bit": 18,
                "description": "Error In Channel 18"
              },
              "ERR19": {
                "bit": 19,
                "description": "Error In Channel 19"
              },
              "ERR20": {
                "bit": 20,
                "description": "Error In Channel 20"
              },
              "ERR21": {
                "bit": 21,
                "description": "Error In Channel 21"
              },
              "ERR22": {
                "bit": 22,
                "description": "Error In Channel 22"
              },
              "ERR23": {
                "bit": 23,
                "description": "Error In Channel 23"
              },
              "ERR24": {
                "bit": 24,
                "description": "Error In Channel 24"
              },
              "ERR25": {
                "bit": 25,
                "description": "Error In Channel 25"
              },
              "ERR26": {
                "bit": 26,
                "description": "Error In Channel 26"
              },
              "ERR27": {
                "bit": 27,
                "description": "Error In Channel 27"
              },
              "ERR28": {
                "bit": 28,
                "description": "Error In Channel 28"
              },
              "ERR29": {
                "bit": 29,
                "description": "Error In Channel 29"
              },
              "ERR30": {
                "bit": 30,
                "description": "Error In Channel 30"
              },
              "ERR31": {
                "bit": 31,
                "description": "Error In Channel 31"
              }
            },
            "HRS": {
              "HRS0": {
                "bit": 0,
                "description": "Hardware Request Status Channel 0"
              },
              "HRS1": {
                "bit": 1,
                "description": "Hardware Request Status Channel 1"
              },
              "HRS2": {
                "bit": 2,
                "description": "Hardware Request Status Channel 2"
              },
              "HRS3": {
                "bit": 3,
                "description": "Hardware Request Status Channel 3"
              },
              "HRS4": {
                "bit": 4,
                "description": "Hardware Request Status Channel 4"
              },
              "HRS5": {
                "bit": 5,
                "description": "Hardware Request Status Channel 5"
              },
              "HRS6": {
                "bit": 6,
                "description": "Hardware Request Status Channel 6"
              },
              "HRS7": {
                "bit": 7,
                "description": "Hardware Request Status Channel 7"
              },
              "HRS8": {
                "bit": 8,
                "description": "Hardware Request Status Channel 8"
              },
              "HRS9": {
                "bit": 9,
                "description": "Hardware Request Status Channel 9"
              },
              "HRS10": {
                "bit": 10,
                "description": "Hardware Request Status Channel 10"
              },
              "HRS11": {
                "bit": 11,
                "description": "Hardware Request Status Channel 11"
              },
              "HRS12": {
                "bit": 12,
                "description": "Hardware Request Status Channel 12"
              },
              "HRS13": {
                "bit": 13,
                "description": "Hardware Request Status Channel 13"
              },
              "HRS14": {
                "bit": 14,
                "description": "Hardware Request Status Channel 14"
              },
              "HRS15": {
                "bit": 15,
                "description": "Hardware Request Status Channel 15"
              },
              "HRS16": {
                "bit": 16,
                "description": "Hardware Request Status Channel 16"
              },
              "HRS17": {
                "bit": 17,
                "description": "Hardware Request Status Channel 17"
              },
              "HRS18": {
                "bit": 18,
                "description": "Hardware Request Status Channel 18"
              },
              "HRS19": {
                "bit": 19,
                "description": "Hardware Request Status Channel 19"
              },
              "HRS20": {
                "bit": 20,
                "description": "Hardware Request Status Channel 20"
              },
              "HRS21": {
                "bit": 21,
                "description": "Hardware Request Status Channel 21"
              },
              "HRS22": {
                "bit": 22,
                "description": "Hardware Request Status Channel 22"
              },
              "HRS23": {
                "bit": 23,
                "description": "Hardware Request Status Channel 23"
              },
              "HRS24": {
                "bit": 24,
                "description": "Hardware Request Status Channel 24"
              },
              "HRS25": {
                "bit": 25,
                "description": "Hardware Request Status Channel 25"
              },
              "HRS26": {
                "bit": 26,
                "description": "Hardware Request Status Channel 26"
              },
              "HRS27": {
                "bit": 27,
                "description": "Hardware Request Status Channel 27"
              },
              "HRS28": {
                "bit": 28,
                "description": "Hardware Request Status Channel 28"
              },
              "HRS29": {
                "bit": 29,
                "description": "Hardware Request Status Channel 29"
              },
              "HRS30": {
                "bit": 30,
                "description": "Hardware Request Status Channel 30"
              },
              "HRS31": {
                "bit": 31,
                "description": "Hardware Request Status Channel 31"
              }
            },
            "EARS": {
              "EDREQ_0": {
                "bit": 0,
                "description": "Enable asynchronous DMA request in stop mode for channel 0."
              },
              "EDREQ_1": {
                "bit": 1,
                "description": "Enable asynchronous DMA request in stop mode for channel 1."
              },
              "EDREQ_2": {
                "bit": 2,
                "description": "Enable asynchronous DMA request in stop mode for channel 2."
              },
              "EDREQ_3": {
                "bit": 3,
                "description": "Enable asynchronous DMA request in stop mode for channel 3."
              },
              "EDREQ_4": {
                "bit": 4,
                "description": "Enable asynchronous DMA request in stop mode for channel 4"
              },
              "EDREQ_5": {
                "bit": 5,
                "description": "Enable asynchronous DMA request in stop mode for channel 5"
              },
              "EDREQ_6": {
                "bit": 6,
                "description": "Enable asynchronous DMA request in stop mode for channel 6"
              },
              "EDREQ_7": {
                "bit": 7,
                "description": "Enable asynchronous DMA request in stop mode for channel 7"
              },
              "EDREQ_8": {
                "bit": 8,
                "description": "Enable asynchronous DMA request in stop mode for channel 8"
              },
              "EDREQ_9": {
                "bit": 9,
                "description": "Enable asynchronous DMA request in stop mode for channel 9"
              },
              "EDREQ_10": {
                "bit": 10,
                "description": "Enable asynchronous DMA request in stop mode for channel 10"
              },
              "EDREQ_11": {
                "bit": 11,
                "description": "Enable asynchronous DMA request in stop mode for channel 11"
              },
              "EDREQ_12": {
                "bit": 12,
                "description": "Enable asynchronous DMA request in stop mode for channel 12"
              },
              "EDREQ_13": {
                "bit": 13,
                "description": "Enable asynchronous DMA request in stop mode for channel 13"
              },
              "EDREQ_14": {
                "bit": 14,
                "description": "Enable asynchronous DMA request in stop mode for channel 14"
              },
              "EDREQ_15": {
                "bit": 15,
                "description": "Enable asynchronous DMA request in stop mode for channel 15"
              },
              "EDREQ_16": {
                "bit": 16,
                "description": "Enable asynchronous DMA request in stop mode for channel 16"
              },
              "EDREQ_17": {
                "bit": 17,
                "description": "Enable asynchronous DMA request in stop mode for channel 17"
              },
              "EDREQ_18": {
                "bit": 18,
                "description": "Enable asynchronous DMA request in stop mode for channel 18"
              },
              "EDREQ_19": {
                "bit": 19,
                "description": "Enable asynchronous DMA request in stop mode for channel 19"
              },
              "EDREQ_20": {
                "bit": 20,
                "description": "Enable asynchronous DMA request in stop mode for channel 20"
              },
              "EDREQ_21": {
                "bit": 21,
                "description": "Enable asynchronous DMA request in stop mode for channel 21"
              },
              "EDREQ_22": {
                "bit": 22,
                "description": "Enable asynchronous DMA request in stop mode for channel 22"
              },
              "EDREQ_23": {
                "bit": 23,
                "description": "Enable asynchronous DMA request in stop mode for channel 23"
              },
              "EDREQ_24": {
                "bit": 24,
                "description": "Enable asynchronous DMA request in stop mode for channel 24"
              },
              "EDREQ_25": {
                "bit": 25,
                "description": "Enable asynchronous DMA request in stop mode for channel 25"
              },
              "EDREQ_26": {
                "bit": 26,
                "description": "Enable asynchronous DMA request in stop mode for channel 26"
              },
              "EDREQ_27": {
                "bit": 27,
                "description": "Enable asynchronous DMA request in stop mode for channel 27"
              },
              "EDREQ_28": {
                "bit": 28,
                "description": "Enable asynchronous DMA request in stop mode for channel 28"
              },
              "EDREQ_29": {
                "bit": 29,
                "description": "Enable asynchronous DMA request in stop mode for channel 29"
              },
              "EDREQ_30": {
                "bit": 30,
                "description": "Enable asynchronous DMA request in stop mode for channel 30"
              },
              "EDREQ_31": {
                "bit": 31,
                "description": "Enable asynchronous DMA request in stop mode for channel 31"
              }
            },
            "DCHPRI%s": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "GRPPRI": {
                "bit": 4,
                "description": "Channel n Current Group Priority",
                "width": 2
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability."
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption."
              }
            },
            "TCD%s_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD%s_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD%s_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination data transfer size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo",
                "width": 5
              }
            },
            "TCD%s_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD%s_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD%s_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD%s_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last Source Address Adjustment",
                "width": 32
              }
            },
            "TCD%s_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD%s_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed Offset",
                "width": 16
              }
            },
            "TCD%s_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD%s_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Minor Loop Link Channel Number",
                "width": 5
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD%s_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)",
                "width": 32
              }
            },
            "TCD%s_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes."
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Major Loop Link Channel Number",
                "width": 5
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD%s_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD%s_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting major iteration count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 5
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            }
          }
        },
        "FB": {
          "instances": [
            {
              "name": "FB",
              "base": "0x4000C000"
            }
          ],
          "registers": {
            "CSAR%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Chip Select Address Register"
            },
            "CSMR%s": {
              "offset": "0x04",
              "size": 32,
              "description": "Chip Select Mask Register"
            },
            "CSCR%s": {
              "offset": "0x08",
              "size": 32,
              "description": "Chip Select Control Register"
            },
            "CSPMCR": {
              "offset": "0x60",
              "size": 32,
              "description": "Chip Select port Multiplexing Control Register"
            }
          },
          "bits": {
            "CSAR%s": {
              "BA": {
                "bit": 16,
                "description": "Base Address",
                "width": 16
              }
            },
            "CSMR%s": {
              "V": {
                "bit": 0,
                "description": "Valid"
              },
              "WP": {
                "bit": 8,
                "description": "Write Protect"
              },
              "BAM": {
                "bit": 16,
                "description": "Base Address Mask",
                "width": 16
              }
            },
            "CSCR%s": {
              "BSTW": {
                "bit": 3,
                "description": "Burst-Write Enable"
              },
              "BSTR": {
                "bit": 4,
                "description": "Burst-Read Enable"
              },
              "BEM": {
                "bit": 5,
                "description": "Byte-Enable Mode"
              },
              "PS": {
                "bit": 6,
                "description": "Port Size",
                "width": 2
              },
              "AA": {
                "bit": 8,
                "description": "Auto-Acknowledge Enable"
              },
              "BLS": {
                "bit": 9,
                "description": "Byte-Lane Shift"
              },
              "WS": {
                "bit": 10,
                "description": "Wait States",
                "width": 6
              },
              "WRAH": {
                "bit": 16,
                "description": "Write Address Hold or Deselect",
                "width": 2
              },
              "RDAH": {
                "bit": 18,
                "description": "Read Address Hold or Deselect",
                "width": 2
              },
              "ASET": {
                "bit": 20,
                "description": "Address Setup",
                "width": 2
              },
              "EXTS": {
                "bit": 22,
                "description": "Extended Transfer Start/Extended Address Latch Enable Controls how long FB_TS /FB_ALE is asserted."
              },
              "SWSEN": {
                "bit": 23,
                "description": "Secondary Wait State Enable"
              },
              "SWS": {
                "bit": 26,
                "description": "Secondary Wait States",
                "width": 6
              }
            },
            "CSPMCR": {
              "GROUP5": {
                "bit": 12,
                "description": "FlexBus Signal Group 5 Multiplex control",
                "width": 4
              },
              "GROUP4": {
                "bit": 16,
                "description": "FlexBus Signal Group 4 Multiplex control",
                "width": 4
              },
              "GROUP3": {
                "bit": 20,
                "description": "FlexBus Signal Group 3 Multiplex control",
                "width": 4
              },
              "GROUP2": {
                "bit": 24,
                "description": "FlexBus Signal Group 2 Multiplex control",
                "width": 4
              },
              "GROUP1": {
                "bit": 28,
                "description": "FlexBus Signal Group 1 Multiplex control",
                "width": 4
              }
            }
          }
        },
        "MPU": {
          "instances": [
            {
              "name": "MPU",
              "base": "0x4000D000"
            }
          ],
          "registers": {
            "CESR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control/Error Status Register"
            },
            "EAR%s": {
              "offset": "0x10",
              "size": 32,
              "description": "Error Address Register, slave port n"
            },
            "EDR%s": {
              "offset": "0x14",
              "size": 32,
              "description": "Error Detail Register, slave port n"
            },
            "RGD%s_WORD0": {
              "offset": "0x400",
              "size": 32,
              "description": "Region Descriptor n, Word 0"
            },
            "RGD%s_WORD1": {
              "offset": "0x404",
              "size": 32,
              "description": "Region Descriptor n, Word 1"
            },
            "RGD%s_WORD2": {
              "offset": "0x408",
              "size": 32,
              "description": "Region Descriptor n, Word 2"
            },
            "RGD%s_WORD3": {
              "offset": "0x40C",
              "size": 32,
              "description": "Region Descriptor n, Word 3"
            },
            "RGDAAC%s": {
              "offset": "0x800",
              "size": 32,
              "description": "Region Descriptor Alternate Access Control n"
            }
          },
          "bits": {
            "CESR": {
              "VLD": {
                "bit": 0,
                "description": "Valid"
              },
              "NRGD": {
                "bit": 8,
                "description": "Number Of Region Descriptors",
                "width": 4
              },
              "NSP": {
                "bit": 12,
                "description": "Number Of Slave Ports",
                "width": 4
              },
              "HRL": {
                "bit": 16,
                "description": "Hardware Revision Level",
                "width": 4
              },
              "SPERR": {
                "bit": 27,
                "description": "Slave Port n Error",
                "width": 5
              }
            },
            "EAR%s": {
              "EADDR": {
                "bit": 0,
                "description": "Error Address",
                "width": 32
              }
            },
            "EDR%s": {
              "ERW": {
                "bit": 0,
                "description": "Error Read/Write"
              },
              "EATTR": {
                "bit": 1,
                "description": "Error Attributes",
                "width": 3
              },
              "EMN": {
                "bit": 4,
                "description": "Error Master Number",
                "width": 4
              },
              "EPID": {
                "bit": 8,
                "description": "Error Process Identification",
                "width": 8
              },
              "EACD": {
                "bit": 16,
                "description": "Error Access Control Detail",
                "width": 16
              }
            },
            "RGD%s_WORD0": {
              "SRTADDR": {
                "bit": 5,
                "description": "Start Address",
                "width": 27
              }
            },
            "RGD%s_WORD1": {
              "ENDADDR": {
                "bit": 5,
                "description": "End Address",
                "width": 27
              }
            },
            "RGD%s_WORD2": {
              "M0UM": {
                "bit": 0,
                "description": "Bus Master 0 User Mode Access Control",
                "width": 3
              },
              "M0SM": {
                "bit": 3,
                "description": "Bus Master 0 Supervisor Mode Access Control",
                "width": 2
              },
              "M0PE": {
                "bit": 5,
                "description": "Bus Master 0 Process Identifier enable"
              },
              "M1UM": {
                "bit": 6,
                "description": "Bus Master 1 User Mode Access Control",
                "width": 3
              },
              "M1SM": {
                "bit": 9,
                "description": "Bus Master 1 Supervisor Mode Access Control",
                "width": 2
              },
              "M1PE": {
                "bit": 11,
                "description": "Bus Master 1 Process Identifier enable"
              },
              "M2UM": {
                "bit": 12,
                "description": "Bus Master 2 User Mode Access control",
                "width": 3
              },
              "M2SM": {
                "bit": 15,
                "description": "Bus Master 2 Supervisor Mode Access Control",
                "width": 2
              },
              "M2PE": {
                "bit": 17,
                "description": "Bus Master 2 Process Identifier Enable"
              },
              "M3UM": {
                "bit": 18,
                "description": "Bus Master 3 User Mode Access Control",
                "width": 3
              },
              "M3SM": {
                "bit": 21,
                "description": "Bus Master 3 Supervisor Mode Access Control",
                "width": 2
              },
              "M3PE": {
                "bit": 23,
                "description": "Bus Master 3 Process Identifier Enable"
              },
              "M4WE": {
                "bit": 24,
                "description": "Bus Master 4 Write Enable"
              },
              "M4RE": {
                "bit": 25,
                "description": "Bus Master 4 Read Enable"
              },
              "M5WE": {
                "bit": 26,
                "description": "Bus Master 5 Write Enable"
              },
              "M5RE": {
                "bit": 27,
                "description": "Bus Master 5 Read Enable"
              },
              "M6WE": {
                "bit": 28,
                "description": "Bus Master 6 Write Enable"
              },
              "M6RE": {
                "bit": 29,
                "description": "Bus Master 6 Read Enable"
              },
              "M7WE": {
                "bit": 30,
                "description": "Bus Master 7 Write Enable"
              },
              "M7RE": {
                "bit": 31,
                "description": "Bus Master 7 Read Enable"
              }
            },
            "RGD%s_WORD3": {
              "VLD": {
                "bit": 0,
                "description": "Valid"
              },
              "PIDMASK": {
                "bit": 16,
                "description": "Process Identifier Mask",
                "width": 8
              },
              "PID": {
                "bit": 24,
                "description": "Process Identifier",
                "width": 8
              }
            },
            "RGDAAC%s": {
              "M0UM": {
                "bit": 0,
                "description": "Bus Master 0 User Mode Access Control",
                "width": 3
              },
              "M0SM": {
                "bit": 3,
                "description": "Bus Master 0 Supervisor Mode Access Control",
                "width": 2
              },
              "M0PE": {
                "bit": 5,
                "description": "Bus Master 0 Process Identifier Enable"
              },
              "M1UM": {
                "bit": 6,
                "description": "Bus Master 1 User Mode Access Control",
                "width": 3
              },
              "M1SM": {
                "bit": 9,
                "description": "Bus Master 1 Supervisor Mode Access Control",
                "width": 2
              },
              "M1PE": {
                "bit": 11,
                "description": "Bus Master 1 Process Identifier Enable"
              },
              "M2UM": {
                "bit": 12,
                "description": "Bus Master 2 User Mode Access Control",
                "width": 3
              },
              "M2SM": {
                "bit": 15,
                "description": "Bus Master 2 Supervisor Mode Access Control",
                "width": 2
              },
              "M2PE": {
                "bit": 17,
                "description": "Bus Master 2 Process Identifier Enable"
              },
              "M3UM": {
                "bit": 18,
                "description": "Bus Master 3 User Mode Access Control",
                "width": 3
              },
              "M3SM": {
                "bit": 21,
                "description": "Bus Master 3 Supervisor Mode Access Control",
                "width": 2
              },
              "M3PE": {
                "bit": 23,
                "description": "Bus Master 3 Process Identifier Enable"
              },
              "M4WE": {
                "bit": 24,
                "description": "Bus Master 4 Write Enable"
              },
              "M4RE": {
                "bit": 25,
                "description": "Bus Master 4 Read Enable"
              },
              "M5WE": {
                "bit": 26,
                "description": "Bus Master 5 Write Enable"
              },
              "M5RE": {
                "bit": 27,
                "description": "Bus Master 5 Read Enable"
              },
              "M6WE": {
                "bit": 28,
                "description": "Bus Master 6 Write Enable"
              },
              "M6RE": {
                "bit": 29,
                "description": "Bus Master 6 Read Enable"
              },
              "M7WE": {
                "bit": 30,
                "description": "Bus Master 7 Write Enable"
              },
              "M7RE": {
                "bit": 31,
                "description": "Bus Master 7 Read Enable"
              }
            }
          }
        },
        "FMC": {
          "instances": [
            {
              "name": "FMC",
              "base": "0x4001F000"
            }
          ],
          "registers": {
            "PFAPR": {
              "offset": "0x00",
              "size": 32,
              "description": "Flash Access Protection Register"
            },
            "PFB0CR": {
              "offset": "0x04",
              "size": 32,
              "description": "Flash Bank 0 Control Register"
            }
          },
          "bits": {
            "PFAPR": {
              "M0AP": {
                "bit": 0,
                "description": "Master 0 Access Protection",
                "width": 2
              },
              "M1AP": {
                "bit": 2,
                "description": "Master 1 Access Protection",
                "width": 2
              },
              "M2AP": {
                "bit": 4,
                "description": "Master 2 Access Protection",
                "width": 2
              },
              "M3AP": {
                "bit": 6,
                "description": "Master 3 Access Protection",
                "width": 2
              },
              "M0PFD": {
                "bit": 16,
                "description": "Master 0 Prefetch Disable"
              },
              "M1PFD": {
                "bit": 17,
                "description": "Master 1 Prefetch Disable"
              },
              "M2PFD": {
                "bit": 18,
                "description": "Master 2 Prefetch Disable"
              },
              "M3PFD": {
                "bit": 19,
                "description": "Master 3 Prefetch Disable"
              }
            },
            "PFB0CR": {
              "B0IPE": {
                "bit": 1,
                "description": "Bank 0 Instruction Prefetch Enable"
              },
              "B0DPE": {
                "bit": 2,
                "description": "Bank 0 Data Prefetch Enable"
              },
              "B0MW": {
                "bit": 17,
                "description": "Bank 0 Memory Width",
                "width": 2
              },
              "S_INV": {
                "bit": 19,
                "description": "Invalidate Prefetch Speculation Buffer"
              },
              "B0RWSC": {
                "bit": 28,
                "description": "Bank 0 Read Wait State Control",
                "width": 4
              }
            }
          }
        },
        "FTFE": {
          "instances": [
            {
              "name": "FTFE",
              "base": "0x40020000",
              "irq": 18
            }
          ],
          "registers": {
            "FSTAT": {
              "offset": "0x00",
              "size": 8,
              "description": "Flash Status Register"
            },
            "FCNFG": {
              "offset": "0x01",
              "size": 8,
              "description": "Flash Configuration Register"
            },
            "FSEC": {
              "offset": "0x02",
              "size": 8,
              "description": "Flash Security Register"
            },
            "FOPT": {
              "offset": "0x03",
              "size": 8,
              "description": "Flash Option Register"
            },
            "FCCOB%s": {
              "offset": "0x04",
              "size": 8,
              "description": "Flash Common Command Object Registers"
            },
            "FPROT%s": {
              "offset": "0x10",
              "size": 8,
              "description": "Program Flash Protection Registers"
            }
          },
          "bits": {
            "FSTAT": {
              "MGSTAT0": {
                "bit": 0,
                "description": "Memory Controller Command Completion Status Flag"
              },
              "FPVIOL": {
                "bit": 4,
                "description": "Flash Protection Violation Flag"
              },
              "ACCERR": {
                "bit": 5,
                "description": "Flash Access Error Flag"
              },
              "RDCOLERR": {
                "bit": 6,
                "description": "FTFE Read Collision Error Flag"
              },
              "CCIF": {
                "bit": 7,
                "description": "Command Complete Interrupt Flag"
              }
            },
            "FCNFG": {
              "EEERDY": {
                "bit": 0,
                "description": "This bit is reserved and always has the value 0."
              },
              "RAMRDY": {
                "bit": 1,
                "description": "RAM Ready"
              },
              "PFLSH": {
                "bit": 2,
                "description": "This bit is reserved and always has the value 0."
              },
              "ERSSUSP": {
                "bit": 4,
                "description": "Erase Suspend"
              },
              "ERSAREQ": {
                "bit": 5,
                "description": "Erase All Request"
              },
              "RDCOLLIE": {
                "bit": 6,
                "description": "Read Collision Error Interrupt Enable"
              },
              "CCIE": {
                "bit": 7,
                "description": "Command Complete Interrupt Enable"
              }
            },
            "FSEC": {
              "SEC": {
                "bit": 0,
                "description": "Flash Security",
                "width": 2
              },
              "FSLACC": {
                "bit": 2,
                "description": "Factory Security Level Access Code",
                "width": 2
              },
              "MEEN": {
                "bit": 4,
                "description": "Mass Erase Enable Bits",
                "width": 2
              },
              "KEYEN": {
                "bit": 6,
                "description": "Backdoor Key Security Enable",
                "width": 2
              }
            },
            "FOPT": {
              "OPT": {
                "bit": 0,
                "description": "Nonvolatile Option",
                "width": 8
              }
            },
            "FCCOB%s": {
              "CCOBn": {
                "bit": 0,
                "description": "The FCCOB register provides a command code and relevant parameters to the memory controller",
                "width": 8
              }
            },
            "FPROT%s": {
              "PROT": {
                "bit": 0,
                "description": "Program Flash Region Protect",
                "width": 8
              }
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "CAN0",
              "base": "0x40024000",
              "irq": 75
            },
            {
              "name": "CAN1",
              "base": "0x40025000",
              "irq": 94
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Module Configuration Register"
            },
            "CTRL1": {
              "offset": "0x04",
              "size": 32,
              "description": "Control 1 register"
            },
            "TIMER": {
              "offset": "0x08",
              "size": 32,
              "description": "Free Running Timer"
            },
            "RXMGMASK": {
              "offset": "0x10",
              "size": 32,
              "description": "Rx Mailboxes Global Mask Register"
            },
            "RX14MASK": {
              "offset": "0x14",
              "size": 32,
              "description": "Rx 14 Mask register"
            },
            "RX15MASK": {
              "offset": "0x18",
              "size": 32,
              "description": "Rx 15 Mask register"
            },
            "ECR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Error Counter"
            },
            "ESR1": {
              "offset": "0x20",
              "size": 32,
              "description": "Error and Status 1 register"
            },
            "IMASK1": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt Masks 1 register"
            },
            "IFLAG1": {
              "offset": "0x30",
              "size": 32,
              "description": "Interrupt Flags 1 register"
            },
            "CTRL2": {
              "offset": "0x34",
              "size": 32,
              "description": "Control 2 register"
            },
            "ESR2": {
              "offset": "0x38",
              "size": 32,
              "description": "Error and Status 2 register"
            },
            "CRCR": {
              "offset": "0x44",
              "size": 32,
              "description": "CRC Register"
            },
            "RXFGMASK": {
              "offset": "0x48",
              "size": 32,
              "description": "Rx FIFO Global Mask register"
            },
            "RXFIR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Rx FIFO Information Register"
            },
            "CBT": {
              "offset": "0x50",
              "size": 32,
              "description": "CAN Bit Timing Register"
            },
            "CS0": {
              "offset": "0x80",
              "size": 32,
              "description": "Message Buffer 0 CS Register"
            },
            "ID0": {
              "offset": "0x84",
              "size": 32,
              "description": "Message Buffer 0 ID Register"
            },
            "WORD00": {
              "offset": "0x88",
              "size": 32,
              "description": "Message Buffer 0 WORD0 Register"
            },
            "WORD10": {
              "offset": "0x8C",
              "size": 32,
              "description": "Message Buffer 0 WORD1 Register"
            },
            "CS1": {
              "offset": "0x90",
              "size": 32,
              "description": "Message Buffer 1 CS Register"
            },
            "ID1": {
              "offset": "0x94",
              "size": 32,
              "description": "Message Buffer 1 ID Register"
            },
            "WORD01": {
              "offset": "0x98",
              "size": 32,
              "description": "Message Buffer 1 WORD0 Register"
            },
            "WORD11": {
              "offset": "0x9C",
              "size": 32,
              "description": "Message Buffer 1 WORD1 Register"
            },
            "CS2": {
              "offset": "0xA0",
              "size": 32,
              "description": "Message Buffer 2 CS Register"
            },
            "ID2": {
              "offset": "0xA4",
              "size": 32,
              "description": "Message Buffer 2 ID Register"
            },
            "WORD02": {
              "offset": "0xA8",
              "size": 32,
              "description": "Message Buffer 2 WORD0 Register"
            },
            "WORD12": {
              "offset": "0xAC",
              "size": 32,
              "description": "Message Buffer 2 WORD1 Register"
            },
            "CS3": {
              "offset": "0xB0",
              "size": 32,
              "description": "Message Buffer 3 CS Register"
            },
            "ID3": {
              "offset": "0xB4",
              "size": 32,
              "description": "Message Buffer 3 ID Register"
            },
            "WORD03": {
              "offset": "0xB8",
              "size": 32,
              "description": "Message Buffer 3 WORD0 Register"
            },
            "WORD13": {
              "offset": "0xBC",
              "size": 32,
              "description": "Message Buffer 3 WORD1 Register"
            },
            "CS4": {
              "offset": "0xC0",
              "size": 32,
              "description": "Message Buffer 4 CS Register"
            },
            "ID4": {
              "offset": "0xC4",
              "size": 32,
              "description": "Message Buffer 4 ID Register"
            },
            "WORD04": {
              "offset": "0xC8",
              "size": 32,
              "description": "Message Buffer 4 WORD0 Register"
            },
            "WORD14": {
              "offset": "0xCC",
              "size": 32,
              "description": "Message Buffer 4 WORD1 Register"
            },
            "CS5": {
              "offset": "0xD0",
              "size": 32,
              "description": "Message Buffer 5 CS Register"
            },
            "ID5": {
              "offset": "0xD4",
              "size": 32,
              "description": "Message Buffer 5 ID Register"
            },
            "WORD05": {
              "offset": "0xD8",
              "size": 32,
              "description": "Message Buffer 5 WORD0 Register"
            },
            "WORD15": {
              "offset": "0xDC",
              "size": 32,
              "description": "Message Buffer 5 WORD1 Register"
            },
            "CS6": {
              "offset": "0xE0",
              "size": 32,
              "description": "Message Buffer 6 CS Register"
            },
            "ID6": {
              "offset": "0xE4",
              "size": 32,
              "description": "Message Buffer 6 ID Register"
            },
            "WORD06": {
              "offset": "0xE8",
              "size": 32,
              "description": "Message Buffer 6 WORD0 Register"
            },
            "WORD16": {
              "offset": "0xEC",
              "size": 32,
              "description": "Message Buffer 6 WORD1 Register"
            },
            "CS7": {
              "offset": "0xF0",
              "size": 32,
              "description": "Message Buffer 7 CS Register"
            },
            "ID7": {
              "offset": "0xF4",
              "size": 32,
              "description": "Message Buffer 7 ID Register"
            },
            "WORD07": {
              "offset": "0xF8",
              "size": 32,
              "description": "Message Buffer 7 WORD0 Register"
            },
            "WORD17": {
              "offset": "0xFC",
              "size": 32,
              "description": "Message Buffer 7 WORD1 Register"
            },
            "CS8": {
              "offset": "0x100",
              "size": 32,
              "description": "Message Buffer 8 CS Register"
            },
            "ID8": {
              "offset": "0x104",
              "size": 32,
              "description": "Message Buffer 8 ID Register"
            },
            "WORD08": {
              "offset": "0x108",
              "size": 32,
              "description": "Message Buffer 8 WORD0 Register"
            },
            "WORD18": {
              "offset": "0x10C",
              "size": 32,
              "description": "Message Buffer 8 WORD1 Register"
            },
            "CS9": {
              "offset": "0x110",
              "size": 32,
              "description": "Message Buffer 9 CS Register"
            },
            "ID9": {
              "offset": "0x114",
              "size": 32,
              "description": "Message Buffer 9 ID Register"
            },
            "WORD09": {
              "offset": "0x118",
              "size": 32,
              "description": "Message Buffer 9 WORD0 Register"
            },
            "WORD19": {
              "offset": "0x11C",
              "size": 32,
              "description": "Message Buffer 9 WORD1 Register"
            },
            "CS10": {
              "offset": "0x120",
              "size": 32,
              "description": "Message Buffer 10 CS Register"
            },
            "ID10": {
              "offset": "0x124",
              "size": 32,
              "description": "Message Buffer 10 ID Register"
            },
            "WORD010": {
              "offset": "0x128",
              "size": 32,
              "description": "Message Buffer 10 WORD0 Register"
            },
            "WORD110": {
              "offset": "0x12C",
              "size": 32,
              "description": "Message Buffer 10 WORD1 Register"
            },
            "CS11": {
              "offset": "0x130",
              "size": 32,
              "description": "Message Buffer 11 CS Register"
            },
            "ID11": {
              "offset": "0x134",
              "size": 32,
              "description": "Message Buffer 11 ID Register"
            },
            "WORD011": {
              "offset": "0x138",
              "size": 32,
              "description": "Message Buffer 11 WORD0 Register"
            },
            "WORD111": {
              "offset": "0x13C",
              "size": 32,
              "description": "Message Buffer 11 WORD1 Register"
            },
            "CS12": {
              "offset": "0x140",
              "size": 32,
              "description": "Message Buffer 12 CS Register"
            },
            "ID12": {
              "offset": "0x144",
              "size": 32,
              "description": "Message Buffer 12 ID Register"
            },
            "WORD012": {
              "offset": "0x148",
              "size": 32,
              "description": "Message Buffer 12 WORD0 Register"
            },
            "WORD112": {
              "offset": "0x14C",
              "size": 32,
              "description": "Message Buffer 12 WORD1 Register"
            },
            "CS13": {
              "offset": "0x150",
              "size": 32,
              "description": "Message Buffer 13 CS Register"
            },
            "ID13": {
              "offset": "0x154",
              "size": 32,
              "description": "Message Buffer 13 ID Register"
            },
            "WORD013": {
              "offset": "0x158",
              "size": 32,
              "description": "Message Buffer 13 WORD0 Register"
            },
            "WORD113": {
              "offset": "0x15C",
              "size": 32,
              "description": "Message Buffer 13 WORD1 Register"
            },
            "CS14": {
              "offset": "0x160",
              "size": 32,
              "description": "Message Buffer 14 CS Register"
            },
            "ID14": {
              "offset": "0x164",
              "size": 32,
              "description": "Message Buffer 14 ID Register"
            },
            "WORD014": {
              "offset": "0x168",
              "size": 32,
              "description": "Message Buffer 14 WORD0 Register"
            },
            "WORD114": {
              "offset": "0x16C",
              "size": 32,
              "description": "Message Buffer 14 WORD1 Register"
            },
            "CS15": {
              "offset": "0x170",
              "size": 32,
              "description": "Message Buffer 15 CS Register"
            },
            "ID15": {
              "offset": "0x174",
              "size": 32,
              "description": "Message Buffer 15 ID Register"
            },
            "WORD015": {
              "offset": "0x178",
              "size": 32,
              "description": "Message Buffer 15 WORD0 Register"
            },
            "WORD115": {
              "offset": "0x17C",
              "size": 32,
              "description": "Message Buffer 15 WORD1 Register"
            },
            "RXIMR%s": {
              "offset": "0x880",
              "size": 32,
              "description": "Rx Individual Mask Registers"
            }
          },
          "bits": {
            "MCR": {
              "MAXMB": {
                "bit": 0,
                "description": "Number Of The Last Message Buffer",
                "width": 7
              },
              "IDAM": {
                "bit": 8,
                "description": "ID Acceptance Mode",
                "width": 2
              },
              "AEN": {
                "bit": 12,
                "description": "Abort Enable"
              },
              "LPRIOEN": {
                "bit": 13,
                "description": "Local Priority Enable"
              },
              "DMA": {
                "bit": 15,
                "description": "DMA Enable"
              },
              "IRMQ": {
                "bit": 16,
                "description": "Individual Rx Masking And Queue Enable"
              },
              "SRXDIS": {
                "bit": 17,
                "description": "Self Reception Disable"
              },
              "DOZE": {
                "bit": 18,
                "description": "Doze Mode Enable"
              },
              "WAKSRC": {
                "bit": 19,
                "description": "Wake Up Source"
              },
              "LPMACK": {
                "bit": 20,
                "description": "Low-Power Mode Acknowledge"
              },
              "WRNEN": {
                "bit": 21,
                "description": "Warning Interrupt Enable"
              },
              "SLFWAK": {
                "bit": 22,
                "description": "Self Wake Up"
              },
              "SUPV": {
                "bit": 23,
                "description": "Supervisor Mode"
              },
              "FRZACK": {
                "bit": 24,
                "description": "Freeze Mode Acknowledge"
              },
              "SOFTRST": {
                "bit": 25,
                "description": "Soft Reset"
              },
              "WAKMSK": {
                "bit": 26,
                "description": "Wake Up Interrupt Mask"
              },
              "NOTRDY": {
                "bit": 27,
                "description": "FlexCAN Not Ready"
              },
              "HALT": {
                "bit": 28,
                "description": "Halt FlexCAN"
              },
              "RFEN": {
                "bit": 29,
                "description": "Rx FIFO Enable"
              },
              "FRZ": {
                "bit": 30,
                "description": "Freeze Enable"
              },
              "MDIS": {
                "bit": 31,
                "description": "Module Disable"
              }
            },
            "CTRL1": {
              "PROPSEG": {
                "bit": 0,
                "description": "Propagation Segment",
                "width": 3
              },
              "LOM": {
                "bit": 3,
                "description": "Listen-Only Mode"
              },
              "LBUF": {
                "bit": 4,
                "description": "Lowest Buffer Transmitted First"
              },
              "TSYN": {
                "bit": 5,
                "description": "Timer Sync"
              },
              "BOFFREC": {
                "bit": 6,
                "description": "Bus Off Recovery"
              },
              "SMP": {
                "bit": 7,
                "description": "CAN Bit Sampling"
              },
              "RWRNMSK": {
                "bit": 10,
                "description": "Rx Warning Interrupt Mask"
              },
              "TWRNMSK": {
                "bit": 11,
                "description": "Tx Warning Interrupt Mask"
              },
              "LPB": {
                "bit": 12,
                "description": "Loop Back Mode"
              },
              "CLKSRC": {
                "bit": 13,
                "description": "CAN Engine Clock Source"
              },
              "ERRMSK": {
                "bit": 14,
                "description": "Error Interrupt Mask"
              },
              "BOFFMSK": {
                "bit": 15,
                "description": "Bus Off Interrupt Mask"
              },
              "PSEG2": {
                "bit": 16,
                "description": "Phase Segment 2",
                "width": 3
              },
              "PSEG1": {
                "bit": 19,
                "description": "Phase Segment 1",
                "width": 3
              },
              "RJW": {
                "bit": 22,
                "description": "Resync Jump Width",
                "width": 2
              },
              "PRESDIV": {
                "bit": 24,
                "description": "Prescaler Division Factor",
                "width": 8
              }
            },
            "TIMER": {
              "TIMER": {
                "bit": 0,
                "description": "Timer Value",
                "width": 16
              }
            },
            "RXMGMASK": {
              "MG": {
                "bit": 0,
                "description": "Rx Mailboxes Global Mask Bits",
                "width": 32
              }
            },
            "RX14MASK": {
              "RX14M": {
                "bit": 0,
                "description": "Rx Buffer 14 Mask Bits",
                "width": 32
              }
            },
            "RX15MASK": {
              "RX15M": {
                "bit": 0,
                "description": "Rx Buffer 15 Mask Bits",
                "width": 32
              }
            },
            "ECR": {
              "TXERRCNT": {
                "bit": 0,
                "description": "Transmit Error Counter",
                "width": 8
              },
              "RXERRCNT": {
                "bit": 8,
                "description": "Receive Error Counter",
                "width": 8
              }
            },
            "ESR1": {
              "WAKINT": {
                "bit": 0,
                "description": "Wake-Up Interrupt"
              },
              "ERRINT": {
                "bit": 1,
                "description": "Error Interrupt"
              },
              "BOFFINT": {
                "bit": 2,
                "description": "Bus Off Interrupt"
              },
              "RX": {
                "bit": 3,
                "description": "FlexCAN In Reception"
              },
              "FLTCONF": {
                "bit": 4,
                "description": "Fault Confinement State",
                "width": 2
              },
              "TX": {
                "bit": 6,
                "description": "FlexCAN In Transmission"
              },
              "IDLE": {
                "bit": 7,
                "description": "This bit indicates when CAN bus is in IDLE state"
              },
              "RXWRN": {
                "bit": 8,
                "description": "Rx Error Warning"
              },
              "TXWRN": {
                "bit": 9,
                "description": "TX Error Warning"
              },
              "STFERR": {
                "bit": 10,
                "description": "Stuffing Error"
              },
              "FRMERR": {
                "bit": 11,
                "description": "Form Error"
              },
              "CRCERR": {
                "bit": 12,
                "description": "Cyclic Redundancy Check Error"
              },
              "ACKERR": {
                "bit": 13,
                "description": "Acknowledge Error"
              },
              "BIT0ERR": {
                "bit": 14,
                "description": "Bit0 Error"
              },
              "BIT1ERR": {
                "bit": 15,
                "description": "Bit1 Error"
              },
              "RWRNINT": {
                "bit": 16,
                "description": "Rx Warning Interrupt Flag"
              },
              "TWRNINT": {
                "bit": 17,
                "description": "Tx Warning Interrupt Flag"
              },
              "SYNCH": {
                "bit": 18,
                "description": "CAN Synchronization Status"
              },
              "BOFFDONEINT": {
                "bit": 19,
                "description": "Bus Off Done Interrupt"
              },
              "ERROVR": {
                "bit": 21,
                "description": "Error Overrun bit"
              }
            },
            "IMASK1": {
              "BUF31TO0M": {
                "bit": 0,
                "description": "Buffer MB i Mask",
                "width": 32
              }
            },
            "IFLAG1": {
              "BUF0I": {
                "bit": 0,
                "description": "Buffer MB0 Interrupt Or Clear FIFO bit"
              },
              "BUF4TO1I": {
                "bit": 1,
                "description": "Buffer MB i Interrupt Or \"reserved\"",
                "width": 4
              },
              "BUF5I": {
                "bit": 5,
                "description": "Buffer MB5 Interrupt Or \"Frames available in Rx FIFO\""
              },
              "BUF6I": {
                "bit": 6,
                "description": "Buffer MB6 Interrupt Or \"Rx FIFO Warning\""
              },
              "BUF7I": {
                "bit": 7,
                "description": "Buffer MB7 Interrupt Or \"Rx FIFO Overflow\""
              },
              "BUF31TO8I": {
                "bit": 8,
                "description": "Buffer MBi Interrupt",
                "width": 24
              }
            },
            "CTRL2": {
              "EACEN": {
                "bit": 16,
                "description": "Entire Frame Arbitration Field Comparison Enable For Rx Mailboxes"
              },
              "RRS": {
                "bit": 17,
                "description": "Remote Request Storing"
              },
              "MRP": {
                "bit": 18,
                "description": "Mailboxes Reception Priority"
              },
              "TASD": {
                "bit": 19,
                "description": "Tx Arbitration Start Delay",
                "width": 5
              },
              "RFFN": {
                "bit": 24,
                "description": "Number Of Rx FIFO Filters",
                "width": 4
              },
              "BOFFDONEMSK": {
                "bit": 30,
                "description": "Bus Off Done Interrupt Mask"
              }
            },
            "ESR2": {
              "IMB": {
                "bit": 13,
                "description": "Inactive Mailbox"
              },
              "VPS": {
                "bit": 14,
                "description": "Valid Priority Status"
              },
              "LPTM": {
                "bit": 16,
                "description": "Lowest Priority Tx Mailbox",
                "width": 7
              }
            },
            "CRCR": {
              "TXCRC": {
                "bit": 0,
                "description": "Transmitted CRC value",
                "width": 15
              },
              "MBCRC": {
                "bit": 16,
                "description": "CRC Mailbox",
                "width": 7
              }
            },
            "RXFGMASK": {
              "FGM": {
                "bit": 0,
                "description": "Rx FIFO Global Mask Bits",
                "width": 32
              }
            },
            "RXFIR": {
              "IDHIT": {
                "bit": 0,
                "description": "Identifier Acceptance Filter Hit Indicator",
                "width": 9
              }
            },
            "CBT": {
              "EPSEG2": {
                "bit": 0,
                "description": "Extended Phase Segment 2",
                "width": 5
              },
              "EPSEG1": {
                "bit": 5,
                "description": "Extended Phase Segment 1",
                "width": 5
              },
              "EPROPSEG": {
                "bit": 10,
                "description": "Extended Propagation Segment",
                "width": 6
              },
              "ERJW": {
                "bit": 16,
                "description": "Extended Resync Jump Width",
                "width": 4
              },
              "EPRESDIV": {
                "bit": 21,
                "description": "Extended Prescaler Division Factor",
                "width": 10
              },
              "BTF": {
                "bit": 31,
                "description": "Bit Timing Format Enable"
              }
            },
            "CS0": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID0": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD00": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD10": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS1": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID1": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD01": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD11": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS2": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID2": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD02": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD12": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS3": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID3": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD03": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD13": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS4": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID4": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD04": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD14": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS5": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID5": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD05": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD15": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS6": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID6": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD06": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD16": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS7": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID7": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD07": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD17": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS8": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID8": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD08": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD18": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS9": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID9": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD09": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD19": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS10": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID10": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD010": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD110": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS11": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID11": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD011": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD111": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS12": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID12": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD012": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD112": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS13": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID13": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD013": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD113": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS14": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID14": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD014": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD114": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS15": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              },
              "ESI": {
                "bit": 29,
                "description": "Reserved"
              },
              "BRS": {
                "bit": 30,
                "description": "Reserved"
              },
              "EDL": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "ID15": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD015": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD115": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "RXIMR%s": {
              "MI": {
                "bit": 0,
                "description": "Individual Mask Bits",
                "width": 32
              }
            }
          }
        },
        "FTM0": {
          "instances": [
            {
              "name": "FTM0",
              "base": "0x40038000",
              "irq": 42
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status And Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status And Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture And Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State For Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function For Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control And Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-Aligned PWM Select"
              },
              "TOIE": {
                "bit": 6,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 7,
                "description": "Timer Overflow Flag"
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "Modulo Value",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "ICRST": {
                "bit": 1,
                "description": "FTM counter reset by the selected input capture event."
              },
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "Initial Value Of The FTM Counter",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize The Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum Loading Point Enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum Loading Point Enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels For n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement Of Channel (n) For n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable For n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures For n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable For n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable For n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable For n = 0"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels For n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement Of Channel (n) For n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable For n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures For n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable For n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable For n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable For n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels For n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement Of Channel (n) For n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable For n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures For n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable For n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable For n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable For n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels For n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement Of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable For n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures For n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable For n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable For n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable For n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction In Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction In Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              }
            },
            "CONF": {
              "NUMTOF": {
                "bit": 0,
                "description": "TOF Frequency",
                "width": 5
              },
              "BDMMODE": {
                "bit": 6,
                "description": "BDM Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global Time Base Enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global Time Base Output"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN Register Synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL Register Synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL Register Synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "FTM counter synchronization is activated by the software trigger."
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "MOD, CNTIN, and CV registers synchronization is activated by the software trigger."
              },
              "SWOM": {
                "bit": 10,
                "description": "Output mask synchronization is activated by the software trigger."
              },
              "SWINVC": {
                "bit": 11,
                "description": "Inverting control synchronization is activated by the software trigger."
              },
              "SWSOC": {
                "bit": 12,
                "description": "Software output control synchronization is activated by the software trigger."
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "FTM counter synchronization is activated by a hardware trigger."
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "MOD, CNTIN, and CV registers synchronization is activated by a hardware trigger."
              },
              "HWOM": {
                "bit": 18,
                "description": "Output mask synchronization is activated by a hardware trigger."
              },
              "HWINVC": {
                "bit": 19,
                "description": "Inverting control synchronization is activated by a hardware trigger."
              },
              "HWSOC": {
                "bit": 20,
                "description": "Software output control synchronization is activated by a hardware trigger."
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              }
            }
          }
        },
        "FTM1": {
          "instances": [
            {
              "name": "FTM1",
              "base": "0x40039000",
              "irq": 43
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status And Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status And Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture And Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State For Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function For Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control And Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-Aligned PWM Select"
              },
              "TOIE": {
                "bit": 6,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 7,
                "description": "Timer Overflow Flag"
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "Modulo Value",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "ICRST": {
                "bit": 1,
                "description": "FTM counter reset by the selected input capture event."
              },
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "Initial Value Of The FTM Counter",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize The Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum Loading Point Enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum Loading Point Enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels For n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement Of Channel (n) For n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable For n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures For n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable For n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable For n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable For n = 0"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels For n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement Of Channel (n) For n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable For n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures For n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable For n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable For n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable For n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels For n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement Of Channel (n) For n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable For n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures For n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable For n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable For n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable For n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels For n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement Of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable For n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures For n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable For n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable For n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable For n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction In Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction In Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              }
            },
            "CONF": {
              "NUMTOF": {
                "bit": 0,
                "description": "TOF Frequency",
                "width": 5
              },
              "BDMMODE": {
                "bit": 6,
                "description": "BDM Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global Time Base Enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global Time Base Output"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN Register Synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL Register Synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL Register Synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "FTM counter synchronization is activated by the software trigger."
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "MOD, CNTIN, and CV registers synchronization is activated by the software trigger."
              },
              "SWOM": {
                "bit": 10,
                "description": "Output mask synchronization is activated by the software trigger."
              },
              "SWINVC": {
                "bit": 11,
                "description": "Inverting control synchronization is activated by the software trigger."
              },
              "SWSOC": {
                "bit": 12,
                "description": "Software output control synchronization is activated by the software trigger."
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "FTM counter synchronization is activated by a hardware trigger."
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "MOD, CNTIN, and CV registers synchronization is activated by a hardware trigger."
              },
              "HWOM": {
                "bit": 18,
                "description": "Output mask synchronization is activated by a hardware trigger."
              },
              "HWINVC": {
                "bit": 19,
                "description": "Inverting control synchronization is activated by a hardware trigger."
              },
              "HWSOC": {
                "bit": 20,
                "description": "Software output control synchronization is activated by a hardware trigger."
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              }
            }
          }
        },
        "FTM2": {
          "instances": [
            {
              "name": "FTM2",
              "base": "0x4003A000",
              "irq": 53
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status And Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status And Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture And Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State For Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function For Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control And Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-Aligned PWM Select"
              },
              "TOIE": {
                "bit": 6,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 7,
                "description": "Timer Overflow Flag"
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "Modulo Value",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "ICRST": {
                "bit": 1,
                "description": "FTM counter reset by the selected input capture event."
              },
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "Initial Value Of The FTM Counter",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize The Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum Loading Point Enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum Loading Point Enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels For n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement Of Channel (n) For n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable For n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures For n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable For n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable For n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable For n = 0"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels For n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement Of Channel (n) For n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable For n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures For n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable For n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable For n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable For n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels For n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement Of Channel (n) For n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable For n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures For n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable For n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable For n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable For n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels For n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement Of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable For n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures For n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable For n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable For n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable For n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction In Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction In Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              }
            },
            "CONF": {
              "NUMTOF": {
                "bit": 0,
                "description": "TOF Frequency",
                "width": 5
              },
              "BDMMODE": {
                "bit": 6,
                "description": "BDM Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global Time Base Enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global Time Base Output"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN Register Synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL Register Synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL Register Synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "FTM counter synchronization is activated by the software trigger."
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "MOD, CNTIN, and CV registers synchronization is activated by the software trigger."
              },
              "SWOM": {
                "bit": 10,
                "description": "Output mask synchronization is activated by the software trigger."
              },
              "SWINVC": {
                "bit": 11,
                "description": "Inverting control synchronization is activated by the software trigger."
              },
              "SWSOC": {
                "bit": 12,
                "description": "Software output control synchronization is activated by the software trigger."
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "FTM counter synchronization is activated by a hardware trigger."
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "MOD, CNTIN, and CV registers synchronization is activated by a hardware trigger."
              },
              "HWOM": {
                "bit": 18,
                "description": "Output mask synchronization is activated by a hardware trigger."
              },
              "HWINVC": {
                "bit": 19,
                "description": "Inverting control synchronization is activated by a hardware trigger."
              },
              "HWSOC": {
                "bit": 20,
                "description": "Software output control synchronization is activated by a hardware trigger."
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              }
            }
          }
        },
        "FTM3": {
          "instances": [
            {
              "name": "FTM3",
              "base": "0x40026000",
              "irq": 71
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status And Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status And Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture And Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State For Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function For Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control And Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-Aligned PWM Select"
              },
              "TOIE": {
                "bit": 6,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 7,
                "description": "Timer Overflow Flag"
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "Modulo Value",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "ICRST": {
                "bit": 1,
                "description": "FTM counter reset by the selected input capture event."
              },
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "Initial Value Of The FTM Counter",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize The Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum Loading Point Enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum Loading Point Enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels For n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement Of Channel (n) For n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable For n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures For n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable For n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable For n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable For n = 0"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels For n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement Of Channel (n) For n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable For n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures For n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable For n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable For n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable For n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels For n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement Of Channel (n) For n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable For n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures For n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable For n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable For n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable For n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels For n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement Of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable For n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures For n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable For n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable For n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable For n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction In Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction In Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              }
            },
            "CONF": {
              "NUMTOF": {
                "bit": 0,
                "description": "TOF Frequency",
                "width": 5
              },
              "BDMMODE": {
                "bit": 6,
                "description": "BDM Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global Time Base Enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global Time Base Output"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN Register Synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL Register Synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL Register Synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "FTM counter synchronization is activated by the software trigger."
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "MOD, CNTIN, and CV registers synchronization is activated by the software trigger."
              },
              "SWOM": {
                "bit": 10,
                "description": "Output mask synchronization is activated by the software trigger."
              },
              "SWINVC": {
                "bit": 11,
                "description": "Inverting control synchronization is activated by the software trigger."
              },
              "SWSOC": {
                "bit": 12,
                "description": "Software output control synchronization is activated by the software trigger."
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "FTM counter synchronization is activated by a hardware trigger."
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "MOD, CNTIN, and CV registers synchronization is activated by a hardware trigger."
              },
              "HWOM": {
                "bit": 18,
                "description": "Output mask synchronization is activated by a hardware trigger."
              },
              "HWINVC": {
                "bit": 19,
                "description": "Inverting control synchronization is activated by a hardware trigger."
              },
              "HWSOC": {
                "bit": 20,
                "description": "Software output control synchronization is activated by a hardware trigger."
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x4002C000",
              "irq": 26
            },
            {
              "name": "SPI1",
              "base": "0x4002D000",
              "irq": 27
            },
            {
              "name": "SPI2",
              "base": "0x400AC000",
              "irq": 65
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Module Configuration Register"
            },
            "TCR": {
              "offset": "0x08",
              "size": 32,
              "description": "Transfer Count Register"
            },
            "CTAR%s": {
              "offset": "0x0C",
              "size": 32,
              "description": "Clock and Transfer Attributes Register (In Master Mode)"
            },
            "CTAR_SLAVE": {
              "offset": "0x0C",
              "size": 32,
              "description": "Clock and Transfer Attributes Register (In Slave Mode)"
            },
            "SR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Status Register"
            },
            "RSER": {
              "offset": "0x30",
              "size": 32,
              "description": "DMA/Interrupt Request Select and Enable Register"
            },
            "PUSHR": {
              "offset": "0x34",
              "size": 32,
              "description": "PUSH TX FIFO Register In Master Mode"
            },
            "PUSHR_SLAVE": {
              "offset": "0x34",
              "size": 32,
              "description": "PUSH TX FIFO Register In Slave Mode"
            },
            "POPR": {
              "offset": "0x38",
              "size": 32,
              "description": "POP RX FIFO Register"
            },
            "TXFR%s": {
              "offset": "0x3C",
              "size": 32,
              "description": "Transmit FIFO Registers"
            },
            "RXFR%s": {
              "offset": "0x7C",
              "size": 32,
              "description": "Receive FIFO Registers"
            }
          },
          "bits": {
            "MCR": {
              "HALT": {
                "bit": 0,
                "description": "Halt"
              },
              "SMPL_PT": {
                "bit": 8,
                "description": "Sample Point",
                "width": 2
              },
              "CLR_RXF": {
                "bit": 10,
                "description": "CLR_RXF"
              },
              "CLR_TXF": {
                "bit": 11,
                "description": "Clear TX FIFO"
              },
              "DIS_RXF": {
                "bit": 12,
                "description": "Disable Receive FIFO"
              },
              "DIS_TXF": {
                "bit": 13,
                "description": "Disable Transmit FIFO"
              },
              "MDIS": {
                "bit": 14,
                "description": "Module Disable"
              },
              "DOZE": {
                "bit": 15,
                "description": "Doze Enable"
              },
              "PCSIS": {
                "bit": 16,
                "description": "Peripheral Chip Select x Inactive State",
                "width": 6
              },
              "ROOE": {
                "bit": 24,
                "description": "Receive FIFO Overflow Overwrite Enable"
              },
              "PCSSE": {
                "bit": 25,
                "description": "Peripheral Chip Select Strobe Enable"
              },
              "MTFE": {
                "bit": 26,
                "description": "Modified Transfer Format Enable"
              },
              "FRZ": {
                "bit": 27,
                "description": "Freeze"
              },
              "DCONF": {
                "bit": 28,
                "description": "SPI Configuration.",
                "width": 2
              },
              "CONT_SCKE": {
                "bit": 30,
                "description": "Continuous SCK Enable"
              },
              "MSTR": {
                "bit": 31,
                "description": "Master/Slave Mode Select"
              }
            },
            "TCR": {
              "SPI_TCNT": {
                "bit": 16,
                "description": "SPI Transfer Counter",
                "width": 16
              }
            },
            "CTAR%s": {
              "BR": {
                "bit": 0,
                "description": "Baud Rate Scaler",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Delay After Transfer Scaler",
                "width": 4
              },
              "ASC": {
                "bit": 8,
                "description": "After SCK Delay Scaler",
                "width": 4
              },
              "CSSCK": {
                "bit": 12,
                "description": "PCS to SCK Delay Scaler",
                "width": 4
              },
              "PBR": {
                "bit": 16,
                "description": "Baud Rate Prescaler",
                "width": 2
              },
              "PDT": {
                "bit": 18,
                "description": "Delay after Transfer Prescaler",
                "width": 2
              },
              "PASC": {
                "bit": 20,
                "description": "After SCK Delay Prescaler",
                "width": 2
              },
              "PCSSCK": {
                "bit": 22,
                "description": "PCS to SCK Delay Prescaler",
                "width": 2
              },
              "LSBFE": {
                "bit": 24,
                "description": "LSB First"
              },
              "CPHA": {
                "bit": 25,
                "description": "Clock Phase"
              },
              "CPOL": {
                "bit": 26,
                "description": "Clock Polarity"
              },
              "FMSZ": {
                "bit": 27,
                "description": "Frame Size",
                "width": 4
              },
              "DBR": {
                "bit": 31,
                "description": "Double Baud Rate"
              }
            },
            "CTAR_SLAVE": {
              "CPHA": {
                "bit": 25,
                "description": "Clock Phase"
              },
              "CPOL": {
                "bit": 26,
                "description": "Clock Polarity"
              },
              "FMSZ": {
                "bit": 27,
                "description": "Frame Size",
                "width": 4
              }
            },
            "SR": {
              "POPNXTPTR": {
                "bit": 0,
                "description": "Pop Next Pointer",
                "width": 4
              },
              "RXCTR": {
                "bit": 4,
                "description": "RX FIFO Counter",
                "width": 4
              },
              "TXNXTPTR": {
                "bit": 8,
                "description": "Transmit Next Pointer",
                "width": 4
              },
              "TXCTR": {
                "bit": 12,
                "description": "TX FIFO Counter",
                "width": 4
              },
              "RFDF": {
                "bit": 17,
                "description": "Receive FIFO Drain Flag"
              },
              "RFOF": {
                "bit": 19,
                "description": "Receive FIFO Overflow Flag"
              },
              "TFFF": {
                "bit": 25,
                "description": "Transmit FIFO Fill Flag"
              },
              "TFUF": {
                "bit": 27,
                "description": "Transmit FIFO Underflow Flag"
              },
              "EOQF": {
                "bit": 28,
                "description": "End of Queue Flag"
              },
              "TXRXS": {
                "bit": 30,
                "description": "TX and RX Status"
              },
              "TCF": {
                "bit": 31,
                "description": "Transfer Complete Flag"
              }
            },
            "RSER": {
              "RFDF_DIRS": {
                "bit": 16,
                "description": "Receive FIFO Drain DMA or Interrupt Request Select"
              },
              "RFDF_RE": {
                "bit": 17,
                "description": "Receive FIFO Drain Request Enable"
              },
              "RFOF_RE": {
                "bit": 19,
                "description": "Receive FIFO Overflow Request Enable"
              },
              "TFFF_DIRS": {
                "bit": 24,
                "description": "Transmit FIFO Fill DMA or Interrupt Request Select"
              },
              "TFFF_RE": {
                "bit": 25,
                "description": "Transmit FIFO Fill Request Enable"
              },
              "TFUF_RE": {
                "bit": 27,
                "description": "Transmit FIFO Underflow Request Enable"
              },
              "EOQF_RE": {
                "bit": 28,
                "description": "Finished Request Enable"
              },
              "TCF_RE": {
                "bit": 31,
                "description": "Transmission Complete Request Enable"
              }
            },
            "PUSHR": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 16
              },
              "PCS": {
                "bit": 16,
                "description": "Select which PCS signals are to be asserted for the transfer",
                "width": 6
              },
              "CTCNT": {
                "bit": 26,
                "description": "Clear Transfer Counter"
              },
              "EOQ": {
                "bit": 27,
                "description": "End Of Queue"
              },
              "CTAS": {
                "bit": 28,
                "description": "Clock and Transfer Attributes Select",
                "width": 3
              },
              "CONT": {
                "bit": 31,
                "description": "Continuous Peripheral Chip Select Enable"
              }
            },
            "PUSHR_SLAVE": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 16
              }
            },
            "POPR": {
              "RXDATA": {
                "bit": 0,
                "description": "Received Data",
                "width": 32
              }
            },
            "TXFR%s": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 16
              },
              "TXCMD_TXDATA": {
                "bit": 16,
                "description": "Transmit Command or Transmit Data",
                "width": 16
              }
            },
            "RXFR%s": {
              "RXDATA": {
                "bit": 0,
                "description": "Receive Data",
                "width": 32
              }
            }
          }
        },
        "PDB0": {
          "instances": [
            {
              "name": "PDB0",
              "base": "0x40036000",
              "irq": 52
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status and Control register"
            },
            "MOD": {
              "offset": "0x04",
              "size": 32,
              "description": "Modulus register"
            },
            "CNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Counter register"
            },
            "IDLY": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Delay register"
            },
            "CH%sC1": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel n Control register 1"
            },
            "CH%sS": {
              "offset": "0x14",
              "size": 32,
              "description": "Channel n Status register"
            },
            "CH%sDLY0": {
              "offset": "0x18",
              "size": 32,
              "description": "Channel n Delay 0 register"
            },
            "CH%sDLY1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Channel n Delay 1 register"
            },
            "DACINTC": {
              "offset": "0x150",
              "size": 32,
              "description": "DAC Interval Trigger n Control register"
            },
            "DACINT": {
              "offset": "0x154",
              "size": 32,
              "description": "DAC Interval n register"
            },
            "POEN": {
              "offset": "0x190",
              "size": 32,
              "description": "Pulse-Out n Enable register"
            },
            "PO%sDLY": {
              "offset": "0x194",
              "size": 32,
              "description": "Pulse-Out n Delay register"
            }
          },
          "bits": {
            "SC": {
              "LDOK": {
                "bit": 0,
                "description": "Load OK"
              },
              "CONT": {
                "bit": 1,
                "description": "Continuous Mode Enable"
              },
              "MULT": {
                "bit": 2,
                "description": "Multiplication Factor Select for Prescaler",
                "width": 2
              },
              "PDBIE": {
                "bit": 5,
                "description": "PDB Interrupt Enable"
              },
              "PDBIF": {
                "bit": 6,
                "description": "PDB Interrupt Flag"
              },
              "PDBEN": {
                "bit": 7,
                "description": "PDB Enable"
              },
              "TRGSEL": {
                "bit": 8,
                "description": "Trigger Input Source Select",
                "width": 4
              },
              "PRESCALER": {
                "bit": 12,
                "description": "Prescaler Divider Select",
                "width": 3
              },
              "DMAEN": {
                "bit": 15,
                "description": "DMA Enable"
              },
              "SWTRIG": {
                "bit": 16,
                "description": "Software Trigger"
              },
              "PDBEIE": {
                "bit": 17,
                "description": "PDB Sequence Error Interrupt Enable"
              },
              "LDMOD": {
                "bit": 18,
                "description": "Load Mode Select",
                "width": 2
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "PDB Modulus",
                "width": 16
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "PDB Counter",
                "width": 16
              }
            },
            "IDLY": {
              "IDLY": {
                "bit": 0,
                "description": "PDB Interrupt Delay",
                "width": 16
              }
            },
            "CH%sC1": {
              "EN": {
                "bit": 0,
                "description": "PDB Channel Pre-Trigger Enable",
                "width": 8
              },
              "TOS": {
                "bit": 8,
                "description": "PDB Channel Pre-Trigger Output Select",
                "width": 8
              },
              "BB": {
                "bit": 16,
                "description": "PDB Channel Pre-Trigger Back-to-Back Operation Enable",
                "width": 8
              }
            },
            "CH%sS": {
              "ERR": {
                "bit": 0,
                "description": "PDB Channel Sequence Error Flags",
                "width": 8
              },
              "CF": {
                "bit": 16,
                "description": "PDB Channel Flags",
                "width": 8
              }
            },
            "CH%sDLY0": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CH%sDLY1": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "DACINTC": {
              "TOE": {
                "bit": 0,
                "description": "DAC Interval Trigger Enable"
              },
              "EXT": {
                "bit": 1,
                "description": "DAC External Trigger Input Enable"
              }
            },
            "DACINT": {
              "INT": {
                "bit": 0,
                "description": "DAC Interval",
                "width": 16
              }
            },
            "POEN": {
              "POEN": {
                "bit": 0,
                "description": "PDB Pulse-Out Enable",
                "width": 8
              }
            },
            "PO%sDLY": {
              "DLY2": {
                "bit": 0,
                "description": "PDB Pulse-Out Delay 2",
                "width": 16
              },
              "DLY1": {
                "bit": 16,
                "description": "PDB Pulse-Out Delay 1",
                "width": 16
              }
            }
          }
        },
        "PDB1": {
          "instances": [
            {
              "name": "PDB1",
              "base": "0x40031000",
              "irq": 55
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status and Control register"
            },
            "MOD": {
              "offset": "0x04",
              "size": 32,
              "description": "Modulus register"
            },
            "CNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Counter register"
            },
            "IDLY": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Delay register"
            },
            "CH%sC1": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel n Control register 1"
            },
            "CH%sS": {
              "offset": "0x14",
              "size": 32,
              "description": "Channel n Status register"
            },
            "CH%sDLY0": {
              "offset": "0x18",
              "size": 32,
              "description": "Channel n Delay 0 register"
            },
            "CH%sDLY1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Channel n Delay 1 register"
            },
            "DACINTC": {
              "offset": "0x150",
              "size": 32,
              "description": "DAC Interval Trigger n Control register"
            },
            "DACINT": {
              "offset": "0x154",
              "size": 32,
              "description": "DAC Interval n register"
            },
            "POEN": {
              "offset": "0x190",
              "size": 32,
              "description": "Pulse-Out n Enable register"
            },
            "PO%sDLY": {
              "offset": "0x194",
              "size": 32,
              "description": "Pulse-Out n Delay register"
            }
          },
          "bits": {
            "SC": {
              "LDOK": {
                "bit": 0,
                "description": "Load OK"
              },
              "CONT": {
                "bit": 1,
                "description": "Continuous Mode Enable"
              },
              "MULT": {
                "bit": 2,
                "description": "Multiplication Factor Select for Prescaler",
                "width": 2
              },
              "PDBIE": {
                "bit": 5,
                "description": "PDB Interrupt Enable"
              },
              "PDBIF": {
                "bit": 6,
                "description": "PDB Interrupt Flag"
              },
              "PDBEN": {
                "bit": 7,
                "description": "PDB Enable"
              },
              "TRGSEL": {
                "bit": 8,
                "description": "Trigger Input Source Select",
                "width": 4
              },
              "PRESCALER": {
                "bit": 12,
                "description": "Prescaler Divider Select",
                "width": 3
              },
              "DMAEN": {
                "bit": 15,
                "description": "DMA Enable"
              },
              "SWTRIG": {
                "bit": 16,
                "description": "Software Trigger"
              },
              "PDBEIE": {
                "bit": 17,
                "description": "PDB Sequence Error Interrupt Enable"
              },
              "LDMOD": {
                "bit": 18,
                "description": "Load Mode Select",
                "width": 2
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "PDB Modulus",
                "width": 16
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "PDB Counter",
                "width": 16
              }
            },
            "IDLY": {
              "IDLY": {
                "bit": 0,
                "description": "PDB Interrupt Delay",
                "width": 16
              }
            },
            "CH%sC1": {
              "EN": {
                "bit": 0,
                "description": "PDB Channel Pre-Trigger Enable",
                "width": 8
              },
              "TOS": {
                "bit": 8,
                "description": "PDB Channel Pre-Trigger Output Select",
                "width": 8
              },
              "BB": {
                "bit": 16,
                "description": "PDB Channel Pre-Trigger Back-to-Back Operation Enable",
                "width": 8
              }
            },
            "CH%sS": {
              "ERR": {
                "bit": 0,
                "description": "PDB Channel Sequence Error Flags",
                "width": 8
              },
              "CF": {
                "bit": 16,
                "description": "PDB Channel Flags",
                "width": 8
              }
            },
            "CH%sDLY0": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CH%sDLY1": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "DACINTC": {
              "TOE": {
                "bit": 0,
                "description": "DAC Interval Trigger Enable"
              },
              "EXT": {
                "bit": 1,
                "description": "DAC External Trigger Input Enable"
              }
            },
            "DACINT": {
              "INT": {
                "bit": 0,
                "description": "DAC Interval",
                "width": 16
              }
            },
            "POEN": {
              "POEN": {
                "bit": 0,
                "description": "PDB Pulse-Out Enable",
                "width": 8
              }
            },
            "PO%sDLY": {
              "DLY2": {
                "bit": 0,
                "description": "PDB Pulse-Out Delay 2",
                "width": 16
              },
              "DLY1": {
                "bit": 16,
                "description": "PDB Pulse-Out Delay 1",
                "width": 16
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40032000"
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0x00",
              "size": 32,
              "description": "CRC Data register"
            },
            "DATAL": {
              "offset": "0x00",
              "size": 16,
              "description": "CRC_DATAL register."
            },
            "DATALL": {
              "offset": "0x00",
              "size": 8,
              "description": "CRC_DATALL register."
            },
            "DATALU": {
              "offset": "0x01",
              "size": 8,
              "description": "CRC_DATALU register."
            },
            "DATAH": {
              "offset": "0x02",
              "size": 16,
              "description": "CRC_DATAH register."
            },
            "DATAHL": {
              "offset": "0x02",
              "size": 8,
              "description": "CRC_DATAHL register."
            },
            "DATAHU": {
              "offset": "0x03",
              "size": 8,
              "description": "CRC_DATAHU register."
            },
            "GPOLY": {
              "offset": "0x04",
              "size": 32,
              "description": "CRC Polynomial register"
            },
            "GPOLYL": {
              "offset": "0x04",
              "size": 16,
              "description": "CRC_GPOLYL register."
            },
            "GPOLYLL": {
              "offset": "0x04",
              "size": 8,
              "description": "CRC_GPOLYLL register."
            },
            "GPOLYLU": {
              "offset": "0x05",
              "size": 8,
              "description": "CRC_GPOLYLU register."
            },
            "GPOLYH": {
              "offset": "0x06",
              "size": 16,
              "description": "CRC_GPOLYH register."
            },
            "GPOLYHL": {
              "offset": "0x06",
              "size": 8,
              "description": "CRC_GPOLYHL register."
            },
            "GPOLYHU": {
              "offset": "0x07",
              "size": 8,
              "description": "CRC_GPOLYHU register."
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC Control register"
            },
            "CTRLHU": {
              "offset": "0x0B",
              "size": 8,
              "description": "CRC_CTRLHU register."
            }
          },
          "bits": {
            "DATA": {
              "LL": {
                "bit": 0,
                "description": "CRC Low Lower Byte",
                "width": 8
              },
              "LU": {
                "bit": 8,
                "description": "CRC Low Upper Byte",
                "width": 8
              },
              "HL": {
                "bit": 16,
                "description": "CRC High Lower Byte",
                "width": 8
              },
              "HU": {
                "bit": 24,
                "description": "CRC High Upper Byte",
                "width": 8
              }
            },
            "DATAL": {
              "DATAL": {
                "bit": 0,
                "description": "DATAL stores the lower 16 bits of the 16/32 bit CRC",
                "width": 16
              }
            },
            "DATALL": {
              "DATALL": {
                "bit": 0,
                "description": "CRCLL stores the first 8 bits of the 32 bit DATA",
                "width": 8
              }
            },
            "DATALU": {
              "DATALU": {
                "bit": 0,
                "description": "DATALL stores the second 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "DATAH": {
              "DATAH": {
                "bit": 0,
                "description": "DATAH stores the high 16 bits of the 16/32 bit CRC",
                "width": 16
              }
            },
            "DATAHL": {
              "DATAHL": {
                "bit": 0,
                "description": "DATAHL stores the third 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "DATAHU": {
              "DATAHU": {
                "bit": 0,
                "description": "DATAHU stores the fourth 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLY": {
              "LOW": {
                "bit": 0,
                "description": "Low Polynominal Half-word",
                "width": 16
              },
              "HIGH": {
                "bit": 16,
                "description": "High Polynominal Half-word",
                "width": 16
              }
            },
            "GPOLYL": {
              "GPOLYL": {
                "bit": 0,
                "description": "POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial value",
                "width": 16
              }
            },
            "GPOLYLL": {
              "GPOLYLL": {
                "bit": 0,
                "description": "POLYLL stores the first 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYLU": {
              "GPOLYLU": {
                "bit": 0,
                "description": "POLYLL stores the second 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYH": {
              "GPOLYH": {
                "bit": 0,
                "description": "POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value",
                "width": 16
              }
            },
            "GPOLYHL": {
              "GPOLYHL": {
                "bit": 0,
                "description": "POLYHL stores the third 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYHU": {
              "GPOLYHU": {
                "bit": 0,
                "description": "POLYHU stores the fourth 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "CTRL": {
              "TCRC": {
                "bit": 24,
                "description": "Width of CRC protocol."
              },
              "WAS": {
                "bit": 25,
                "description": "Write CRC Data Register As Seed"
              },
              "FXOR": {
                "bit": 26,
                "description": "Complement Read Of CRC Data Register"
              },
              "TOTR": {
                "bit": 28,
                "description": "Type Of Transpose For Read",
                "width": 2
              },
              "TOT": {
                "bit": 30,
                "description": "Type Of Transpose For Writes",
                "width": 2
              }
            },
            "CTRLHU": {
              "TCRC": {
                "bit": 0,
                "description": "no description available"
              },
              "WAS": {
                "bit": 1,
                "description": "no description available"
              },
              "FXOR": {
                "bit": 2,
                "description": "no description available"
              },
              "TOTR": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "TOT": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              }
            }
          }
        },
        "PWM": {
          "instances": [
            {
              "name": "PWM0",
              "base": "0x40033000",
              "irq": 81
            },
            {
              "name": "PWM1",
              "base": "0x400B3000",
              "irq": 104
            }
          ],
          "registers": {
            "SM%sCNT": {
              "offset": "0x00",
              "size": 16,
              "description": "Counter Register"
            },
            "SM%sINIT": {
              "offset": "0x02",
              "size": 16,
              "description": "Initial Count Register"
            },
            "SM%sCTRL2": {
              "offset": "0x04",
              "size": 16,
              "description": "Control 2 Register"
            },
            "SM%sCTRL": {
              "offset": "0x06",
              "size": 16,
              "description": "Control Register"
            },
            "SM%sVAL0": {
              "offset": "0x0A",
              "size": 16,
              "description": "Value Register 0"
            },
            "SM%sFRACVAL1": {
              "offset": "0x0C",
              "size": 16,
              "description": "Fractional Value Register 1"
            },
            "SM%sVAL1": {
              "offset": "0x0E",
              "size": 16,
              "description": "Value Register 1"
            },
            "SM%sFRACVAL2": {
              "offset": "0x10",
              "size": 16,
              "description": "Fractional Value Register 2"
            },
            "SM%sVAL2": {
              "offset": "0x12",
              "size": 16,
              "description": "Value Register 2"
            },
            "SM%sFRACVAL3": {
              "offset": "0x14",
              "size": 16,
              "description": "Fractional Value Register 3"
            },
            "SM%sVAL3": {
              "offset": "0x16",
              "size": 16,
              "description": "Value Register 3"
            },
            "SM%sFRACVAL4": {
              "offset": "0x18",
              "size": 16,
              "description": "Fractional Value Register 4"
            },
            "SM%sVAL4": {
              "offset": "0x1A",
              "size": 16,
              "description": "Value Register 4"
            },
            "SM%sFRACVAL5": {
              "offset": "0x1C",
              "size": 16,
              "description": "Fractional Value Register 5"
            },
            "SM%sVAL5": {
              "offset": "0x1E",
              "size": 16,
              "description": "Value Register 5"
            },
            "SM%sFRCTRL": {
              "offset": "0x20",
              "size": 16,
              "description": "Fractional Control Register"
            },
            "SM%sOCTRL": {
              "offset": "0x22",
              "size": 16,
              "description": "Output Control Register"
            },
            "SM%sSTS": {
              "offset": "0x24",
              "size": 16,
              "description": "Status Register"
            },
            "SM%sINTEN": {
              "offset": "0x26",
              "size": 16,
              "description": "Interrupt Enable Register"
            },
            "SM%sDMAEN": {
              "offset": "0x28",
              "size": 16,
              "description": "DMA Enable Register"
            },
            "SM%sTCTRL": {
              "offset": "0x2A",
              "size": 16,
              "description": "Output Trigger Control Register"
            },
            "SM%sDISMAP0": {
              "offset": "0x2C",
              "size": 16,
              "description": "Fault Disable Mapping Register 0"
            },
            "SM%sDTCNT0": {
              "offset": "0x30",
              "size": 16,
              "description": "Deadtime Count Register 0"
            },
            "SM%sDTCNT1": {
              "offset": "0x32",
              "size": 16,
              "description": "Deadtime Count Register 1"
            },
            "SM%sCAPTCTRLA": {
              "offset": "0x34",
              "size": 16,
              "description": "Capture Control A Register"
            },
            "SM%sCAPTCOMPA": {
              "offset": "0x36",
              "size": 16,
              "description": "Capture Compare A Register"
            },
            "SM%sCAPTCTRLB": {
              "offset": "0x38",
              "size": 16,
              "description": "Capture Control B Register"
            },
            "SM%sCAPTCOMPB": {
              "offset": "0x3A",
              "size": 16,
              "description": "Capture Compare B Register"
            },
            "SM%sCAPTCTRLX": {
              "offset": "0x3C",
              "size": 16,
              "description": "Capture Control X Register"
            },
            "SM%sCAPTCOMPX": {
              "offset": "0x3E",
              "size": 16,
              "description": "Capture Compare X Register"
            },
            "SM%sCVAL0": {
              "offset": "0x40",
              "size": 16,
              "description": "Capture Value 0 Register"
            },
            "SM%sCVAL0CYC": {
              "offset": "0x42",
              "size": 16,
              "description": "Capture Value 0 Cycle Register"
            },
            "SM%sCVAL1": {
              "offset": "0x44",
              "size": 16,
              "description": "Capture Value 1 Register"
            },
            "SM%sCVAL1CYC": {
              "offset": "0x46",
              "size": 16,
              "description": "Capture Value 1 Cycle Register"
            },
            "SM%sCVAL2": {
              "offset": "0x48",
              "size": 16,
              "description": "Capture Value 2 Register"
            },
            "SM%sCVAL2CYC": {
              "offset": "0x4A",
              "size": 16,
              "description": "Capture Value 2 Cycle Register"
            },
            "SM%sCVAL3": {
              "offset": "0x4C",
              "size": 16,
              "description": "Capture Value 3 Register"
            },
            "SM%sCVAL3CYC": {
              "offset": "0x4E",
              "size": 16,
              "description": "Capture Value 3 Cycle Register"
            },
            "SM%sCVAL4": {
              "offset": "0x50",
              "size": 16,
              "description": "Capture Value 4 Register"
            },
            "SM%sCVAL4CYC": {
              "offset": "0x52",
              "size": 16,
              "description": "Capture Value 4 Cycle Register"
            },
            "SM%sCVAL5": {
              "offset": "0x54",
              "size": 16,
              "description": "Capture Value 5 Register"
            },
            "SM%sCVAL5CYC": {
              "offset": "0x56",
              "size": 16,
              "description": "Capture Value 5 Cycle Register"
            },
            "OUTEN": {
              "offset": "0x180",
              "size": 16,
              "description": "Output Enable Register"
            },
            "MASK": {
              "offset": "0x182",
              "size": 16,
              "description": "Mask Register"
            },
            "SWCOUT": {
              "offset": "0x184",
              "size": 16,
              "description": "Software Controlled Output Register"
            },
            "DTSRCSEL": {
              "offset": "0x186",
              "size": 16,
              "description": "PWM Source Select Register"
            },
            "MCTRL0": {
              "offset": "0x188",
              "size": 16,
              "description": "Master Control Register 0"
            },
            "MCTRL1": {
              "offset": "0x18A",
              "size": 16,
              "description": "Master Control Register 1"
            },
            "FCTRL": {
              "offset": "0x18C",
              "size": 16,
              "description": "Fault Control Register"
            },
            "FSTS": {
              "offset": "0x18E",
              "size": 16,
              "description": "Fault Status Register"
            },
            "FFILT": {
              "offset": "0x190",
              "size": 16,
              "description": "Fault Filter Register"
            },
            "FTST": {
              "offset": "0x192",
              "size": 16,
              "description": "Fault Test Register"
            },
            "FCTRL2": {
              "offset": "0x194",
              "size": 16,
              "description": "Fault Control 2 Register"
            }
          },
          "bits": {
            "SM%sCNT": {
              "CNT": {
                "bit": 0,
                "description": "Counter Register Bits",
                "width": 16
              }
            },
            "SM%sINIT": {
              "INIT": {
                "bit": 0,
                "description": "Initial Count Register Bits",
                "width": 16
              }
            },
            "SM%sCTRL2": {
              "CLK_SEL": {
                "bit": 0,
                "description": "Clock Source Select",
                "width": 2
              },
              "RELOAD_SEL": {
                "bit": 2,
                "description": "Reload Source Select"
              },
              "FORCE_SEL": {
                "bit": 3,
                "description": "This read/write bit determines the source of the FORCE OUTPUT signal for this submodule.",
                "width": 3
              },
              "FORCE": {
                "bit": 6,
                "description": "Force Initialization"
              },
              "FRCEN": {
                "bit": 7,
                "description": "This bit allows the CTRL2[FORCE] signal to initialize the counter without regard to the signal selected by CTRL2[INIT_SEL]"
              },
              "INIT_SEL": {
                "bit": 8,
                "description": "Initialization Control Select",
                "width": 2
              },
              "PWMX_INIT": {
                "bit": 10,
                "description": "PWM_X Initial Value"
              },
              "PWM45_INIT": {
                "bit": 11,
                "description": "PWM45 Initial Value"
              },
              "PWM23_INIT": {
                "bit": 12,
                "description": "PWM23 Initial Value"
              },
              "INDEP": {
                "bit": 13,
                "description": "Independent or Complementary Pair Operation"
              },
              "WAITEN": {
                "bit": 14,
                "description": "WAIT Enable"
              },
              "DBGEN": {
                "bit": 15,
                "description": "Debug Enable"
              }
            },
            "SM%sCTRL": {
              "DBLEN": {
                "bit": 0,
                "description": "Double Switching Enable"
              },
              "DBLX": {
                "bit": 1,
                "description": "PWMX Double Switching Enable"
              },
              "LDMOD": {
                "bit": 2,
                "description": "Load Mode Select"
              },
              "PRSC": {
                "bit": 4,
                "description": "Prescaler",
                "width": 3
              },
              "DT": {
                "bit": 8,
                "description": "Deadtime",
                "width": 2
              },
              "FULL": {
                "bit": 10,
                "description": "Full Cycle Reload"
              },
              "HALF": {
                "bit": 11,
                "description": "Half Cycle Reload"
              },
              "LDFQ": {
                "bit": 12,
                "description": "Load Frequency",
                "width": 4
              }
            },
            "SM%sVAL0": {
              "VAL0": {
                "bit": 0,
                "description": "Value Register 0",
                "width": 16
              }
            },
            "SM%sFRACVAL1": {
              "FRACVAL1": {
                "bit": 11,
                "description": "Fractional Value 1 Register",
                "width": 5
              }
            },
            "SM%sVAL1": {
              "VAL1": {
                "bit": 0,
                "description": "Value Register 1",
                "width": 16
              }
            },
            "SM%sFRACVAL2": {
              "FRACVAL2": {
                "bit": 11,
                "description": "Fractional Value 2",
                "width": 5
              }
            },
            "SM%sVAL2": {
              "VAL2": {
                "bit": 0,
                "description": "Value Register 2",
                "width": 16
              }
            },
            "SM%sFRACVAL3": {
              "FRACVAL3": {
                "bit": 11,
                "description": "Fractional Value 3",
                "width": 5
              }
            },
            "SM%sVAL3": {
              "VAL3": {
                "bit": 0,
                "description": "Value Register 3",
                "width": 16
              }
            },
            "SM%sFRACVAL4": {
              "FRACVAL4": {
                "bit": 11,
                "description": "Fractional Value 4",
                "width": 5
              }
            },
            "SM%sVAL4": {
              "VAL4": {
                "bit": 0,
                "description": "Value Register 4",
                "width": 16
              }
            },
            "SM%sFRACVAL5": {
              "FRACVAL5": {
                "bit": 11,
                "description": "Fractional Value 5",
                "width": 5
              }
            },
            "SM%sVAL5": {
              "VAL5": {
                "bit": 0,
                "description": "Value Register 5",
                "width": 16
              }
            },
            "SM%sFRCTRL": {
              "FRAC1_EN": {
                "bit": 1,
                "description": "Fractional Cycle PWM Period Enable"
              },
              "FRAC23_EN": {
                "bit": 2,
                "description": "Fractional Cycle Placement Enable for PWM_A"
              },
              "FRAC45_EN": {
                "bit": 4,
                "description": "Fractional Cycle Placement Enable for PWM_B"
              },
              "FRAC_PU": {
                "bit": 8,
                "description": "Fractional Delay Circuit Power Up"
              },
              "TEST": {
                "bit": 15,
                "description": "Test Status Bit"
              }
            },
            "SM%sOCTRL": {
              "PWMXFS": {
                "bit": 0,
                "description": "PWM_X Fault State",
                "width": 2
              },
              "PWMBFS": {
                "bit": 2,
                "description": "PWM_B Fault State",
                "width": 2
              },
              "PWMAFS": {
                "bit": 4,
                "description": "PWM_A Fault State",
                "width": 2
              },
              "POLX": {
                "bit": 8,
                "description": "PWM_X Output Polarity"
              },
              "POLB": {
                "bit": 9,
                "description": "PWM_B Output Polarity"
              },
              "POLA": {
                "bit": 10,
                "description": "PWM_A Output Polarity"
              },
              "PWMX_IN": {
                "bit": 13,
                "description": "PWM_X Input"
              },
              "PWMB_IN": {
                "bit": 14,
                "description": "PWM_B Input"
              },
              "PWMA_IN": {
                "bit": 15,
                "description": "PWM_A Input"
              }
            },
            "SM%sSTS": {
              "CMPF": {
                "bit": 0,
                "description": "Compare Flags",
                "width": 6
              },
              "CFX0": {
                "bit": 6,
                "description": "Capture Flag X0"
              },
              "CFX1": {
                "bit": 7,
                "description": "Capture Flag X1"
              },
              "CFB0": {
                "bit": 8,
                "description": "Capture Flag B0"
              },
              "CFB1": {
                "bit": 9,
                "description": "Capture Flag B1"
              },
              "CFA0": {
                "bit": 10,
                "description": "Capture Flag A0"
              },
              "CFA1": {
                "bit": 11,
                "description": "Capture Flag A1"
              },
              "RF": {
                "bit": 12,
                "description": "Reload Flag"
              },
              "REF": {
                "bit": 13,
                "description": "Reload Error Flag"
              },
              "RUF": {
                "bit": 14,
                "description": "Registers Updated Flag"
              }
            },
            "SM%sINTEN": {
              "CMPIE": {
                "bit": 0,
                "description": "Compare Interrupt Enables",
                "width": 6
              },
              "CX0IE": {
                "bit": 6,
                "description": "Capture X 0 Interrupt Enable"
              },
              "CX1IE": {
                "bit": 7,
                "description": "Capture X 1 Interrupt Enable"
              },
              "CB0IE": {
                "bit": 8,
                "description": "Capture B 0 Interrupt Enable"
              },
              "CB1IE": {
                "bit": 9,
                "description": "Capture B 1 Interrupt Enable"
              },
              "CA0IE": {
                "bit": 10,
                "description": "Capture A 0 Interrupt Enable"
              },
              "CA1IE": {
                "bit": 11,
                "description": "Capture A 1 Interrupt Enable"
              },
              "RIE": {
                "bit": 12,
                "description": "Reload Interrupt Enable"
              },
              "REIE": {
                "bit": 13,
                "description": "Reload Error Interrupt Enable"
              }
            },
            "SM%sDMAEN": {
              "CX0DE": {
                "bit": 0,
                "description": "Capture X0 FIFO DMA Enable"
              },
              "CX1DE": {
                "bit": 1,
                "description": "Capture X1 FIFO DMA Enable"
              },
              "CB0DE": {
                "bit": 2,
                "description": "Capture B0 FIFO DMA Enable"
              },
              "CB1DE": {
                "bit": 3,
                "description": "Capture B1 FIFO DMA Enable"
              },
              "CA0DE": {
                "bit": 4,
                "description": "Capture A0 FIFO DMA Enable"
              },
              "CA1DE": {
                "bit": 5,
                "description": "Capture A1 FIFO DMA Enable"
              },
              "CAPTDE": {
                "bit": 6,
                "description": "Capture DMA Enable Source Select",
                "width": 2
              },
              "FAND": {
                "bit": 8,
                "description": "FIFO Watermark AND Control"
              },
              "VALDE": {
                "bit": 9,
                "description": "Value Registers DMA Enable"
              }
            },
            "SM%sTCTRL": {
              "OUT_TRIG_EN": {
                "bit": 0,
                "description": "Output Trigger Enables",
                "width": 6
              },
              "TRGFRQ": {
                "bit": 12,
                "description": "Trigger frequency"
              },
              "PWBOT1": {
                "bit": 14,
                "description": "Output Trigger 1 Source Select"
              },
              "PWAOT0": {
                "bit": 15,
                "description": "Output Trigger 0 Source Select"
              }
            },
            "SM%sDISMAP0": {
              "DIS0A": {
                "bit": 0,
                "description": "PWM_A Fault Disable Mask 0",
                "width": 4
              },
              "DIS0B": {
                "bit": 4,
                "description": "PWM_B Fault Disable Mask 0",
                "width": 4
              },
              "DIS0X": {
                "bit": 8,
                "description": "PWM_X Fault Disable Mask 0",
                "width": 4
              }
            },
            "SM%sDTCNT0": {
              "DTCNT0": {
                "bit": 0,
                "description": "The DTCNT0 field is interpreted differently depending on whether or not the fractional delays are being used (FRCNTRL[FRAC23_EN] is set)",
                "width": 16
              }
            },
            "SM%sDTCNT1": {
              "DTCNT1": {
                "bit": 0,
                "description": "The DTCNT1 field is interpreted differently depending on whether or not the fractional delays are being used (FRCNTRL[FRAC45_EN] is set)",
                "width": 16
              }
            },
            "SM%sCAPTCTRLA": {
              "ARMA": {
                "bit": 0,
                "description": "Arm A"
              },
              "ONESHOTA": {
                "bit": 1,
                "description": "One Shot Mode A"
              },
              "EDGA0": {
                "bit": 2,
                "description": "Edge A 0",
                "width": 2
              },
              "EDGA1": {
                "bit": 4,
                "description": "Edge A 1",
                "width": 2
              },
              "INP_SELA": {
                "bit": 6,
                "description": "Input Select A"
              },
              "EDGCNTA_EN": {
                "bit": 7,
                "description": "Edge Counter A Enable"
              },
              "CFAWM": {
                "bit": 8,
                "description": "Capture A FIFOs Water Mark",
                "width": 2
              },
              "CA0CNT": {
                "bit": 10,
                "description": "Capture A0 FIFO Word Count",
                "width": 3
              },
              "CA1CNT": {
                "bit": 13,
                "description": "Capture A1 FIFO Word Count",
                "width": 3
              }
            },
            "SM%sCAPTCOMPA": {
              "EDGCMPA": {
                "bit": 0,
                "description": "Edge Compare A",
                "width": 8
              },
              "EDGCNTA": {
                "bit": 8,
                "description": "Edge Counter A",
                "width": 8
              }
            },
            "SM%sCAPTCTRLB": {
              "ARMB": {
                "bit": 0,
                "description": "Arm B"
              },
              "ONESHOTB": {
                "bit": 1,
                "description": "One Shot Mode B"
              },
              "EDGB0": {
                "bit": 2,
                "description": "Edge B 0",
                "width": 2
              },
              "EDGB1": {
                "bit": 4,
                "description": "Edge B 1",
                "width": 2
              },
              "INP_SELB": {
                "bit": 6,
                "description": "Input Select B"
              },
              "EDGCNTB_EN": {
                "bit": 7,
                "description": "Edge Counter B Enable"
              },
              "CFBWM": {
                "bit": 8,
                "description": "Capture B FIFOs Water Mark",
                "width": 2
              },
              "CB0CNT": {
                "bit": 10,
                "description": "Capture B0 FIFO Word Count",
                "width": 3
              },
              "CB1CNT": {
                "bit": 13,
                "description": "Capture B1 FIFO Word Count",
                "width": 3
              }
            },
            "SM%sCAPTCOMPB": {
              "EDGCMPB": {
                "bit": 0,
                "description": "Edge Compare B",
                "width": 8
              },
              "EDGCNTB": {
                "bit": 8,
                "description": "Edge Counter B",
                "width": 8
              }
            },
            "SM%sCAPTCTRLX": {
              "ARMX": {
                "bit": 0,
                "description": "Arm X"
              },
              "ONESHOTX": {
                "bit": 1,
                "description": "One Shot Mode Aux"
              },
              "EDGX0": {
                "bit": 2,
                "description": "Edge X 0",
                "width": 2
              },
              "EDGX1": {
                "bit": 4,
                "description": "Edge X 1",
                "width": 2
              },
              "INP_SELX": {
                "bit": 6,
                "description": "Input Select X"
              },
              "EDGCNTX_EN": {
                "bit": 7,
                "description": "Edge Counter X Enable"
              },
              "CFXWM": {
                "bit": 8,
                "description": "Capture X FIFOs Water Mark",
                "width": 2
              },
              "CX0CNT": {
                "bit": 10,
                "description": "Capture X0 FIFO Word Count",
                "width": 3
              },
              "CX1CNT": {
                "bit": 13,
                "description": "Capture X1 FIFO Word Count",
                "width": 3
              }
            },
            "SM%sCAPTCOMPX": {
              "EDGCMPX": {
                "bit": 0,
                "description": "Edge Compare X",
                "width": 8
              },
              "EDGCNTX": {
                "bit": 8,
                "description": "Edge Counter X",
                "width": 8
              }
            },
            "SM%sCVAL0": {
              "CAPTVAL0": {
                "bit": 0,
                "description": "This read-only register stores the value captured from the submodule counter",
                "width": 16
              }
            },
            "SM%sCVAL0CYC": {
              "CVAL0CYC": {
                "bit": 0,
                "description": "This read-only register stores the cycle number corresponding to the value captured in CVAL0",
                "width": 4
              }
            },
            "SM%sCVAL1": {
              "CAPTVAL1": {
                "bit": 0,
                "description": "This read-only register stores the value captured from the submodule counter",
                "width": 16
              }
            },
            "SM%sCVAL1CYC": {
              "CVAL1CYC": {
                "bit": 0,
                "description": "This read-only register stores the cycle number corresponding to the value captured in CVAL1",
                "width": 4
              }
            },
            "SM%sCVAL2": {
              "CAPTVAL2": {
                "bit": 0,
                "description": "This read-only register stores the value captured from the submodule counter",
                "width": 16
              }
            },
            "SM%sCVAL2CYC": {
              "CVAL2CYC": {
                "bit": 0,
                "description": "This read-only register stores the cycle number corresponding to the value captured in CVAL2",
                "width": 4
              }
            },
            "SM%sCVAL3": {
              "CAPTVAL3": {
                "bit": 0,
                "description": "This read-only register stores the value captured from the submodule counter",
                "width": 16
              }
            },
            "SM%sCVAL3CYC": {
              "CVAL3CYC": {
                "bit": 0,
                "description": "This read-only register stores the cycle number corresponding to the value captured in CVAL3",
                "width": 4
              }
            },
            "SM%sCVAL4": {
              "CAPTVAL4": {
                "bit": 0,
                "description": "This read-only register stores the value captured from the submodule counter",
                "width": 16
              }
            },
            "SM%sCVAL4CYC": {
              "CVAL4CYC": {
                "bit": 0,
                "description": "This read-only register stores the cycle number corresponding to the value captured in CVAL4",
                "width": 4
              }
            },
            "SM%sCVAL5": {
              "CAPTVAL5": {
                "bit": 0,
                "description": "This read-only register stores the value captured from the submodule counter",
                "width": 16
              }
            },
            "SM%sCVAL5CYC": {
              "CVAL5CYC": {
                "bit": 0,
                "description": "This read-only register stores the cycle number corresponding to the value captured in CVAL5",
                "width": 4
              }
            },
            "OUTEN": {
              "PWMX_EN": {
                "bit": 0,
                "description": "PWM_X Output Enables",
                "width": 4
              },
              "PWMB_EN": {
                "bit": 4,
                "description": "PWM_B Output Enables",
                "width": 4
              },
              "PWMA_EN": {
                "bit": 8,
                "description": "PWM_A Output Enables",
                "width": 4
              }
            },
            "MASK": {
              "MASKX": {
                "bit": 0,
                "description": "PWM_X Masks",
                "width": 4
              },
              "MASKB": {
                "bit": 4,
                "description": "PWM_B Masks",
                "width": 4
              },
              "MASKA": {
                "bit": 8,
                "description": "PWM_A Masks",
                "width": 4
              },
              "UPDATE_MASK": {
                "bit": 12,
                "description": "Update Mask Bits Immediately",
                "width": 4
              }
            },
            "SWCOUT": {
              "SM0OUT45": {
                "bit": 0,
                "description": "Submodule 0 Software Controlled Output 45"
              },
              "SM0OUT23": {
                "bit": 1,
                "description": "Submodule 0 Software Controlled Output 23"
              },
              "SM1OUT45": {
                "bit": 2,
                "description": "Submodule 1 Software Controlled Output 45"
              },
              "SM1OUT23": {
                "bit": 3,
                "description": "Submodule 1 Software Controlled Output 23"
              },
              "SM2OUT45": {
                "bit": 4,
                "description": "Submodule 2 Software Controlled Output 45"
              },
              "SM2OUT23": {
                "bit": 5,
                "description": "Submodule 2 Software Controlled Output 23"
              },
              "SM3OUT45": {
                "bit": 6,
                "description": "Submodule 3 Software Controlled Output 45"
              },
              "SM3OUT23": {
                "bit": 7,
                "description": "Submodule 3 Software Controlled Output 23"
              }
            },
            "DTSRCSEL": {
              "SM0SEL45": {
                "bit": 0,
                "description": "Submodule 0 PWM45 Control Select",
                "width": 2
              },
              "SM0SEL23": {
                "bit": 2,
                "description": "Submodule 0 PWM23 Control Select",
                "width": 2
              },
              "SM1SEL45": {
                "bit": 4,
                "description": "Submodule 1 PWM45 Control Select",
                "width": 2
              },
              "SM1SEL23": {
                "bit": 6,
                "description": "Submodule 1 PWM23 Control Select",
                "width": 2
              },
              "SM2SEL45": {
                "bit": 8,
                "description": "Submodule 2 PWM45 Control Select",
                "width": 2
              },
              "SM2SEL23": {
                "bit": 10,
                "description": "Submodule 2 PWM23 Control Select",
                "width": 2
              },
              "SM3SEL45": {
                "bit": 12,
                "description": "Submodule 3 PWM45 Control Select",
                "width": 2
              },
              "SM3SEL23": {
                "bit": 14,
                "description": "Submodule 3 PWM23 Control Select",
                "width": 2
              }
            },
            "MCTRL0": {
              "LDOK": {
                "bit": 0,
                "description": "Load Okay",
                "width": 4
              },
              "CLDOK": {
                "bit": 4,
                "description": "Clear Load Okay",
                "width": 4
              },
              "RUN": {
                "bit": 8,
                "description": "Run",
                "width": 4
              },
              "IPOL": {
                "bit": 12,
                "description": "Current Polarity",
                "width": 4
              }
            },
            "MCTRL1": {
              "MONPLL": {
                "bit": 0,
                "description": "Monitor PLL State",
                "width": 2
              }
            },
            "FCTRL": {
              "FIE": {
                "bit": 0,
                "description": "Fault Interrupt Enables",
                "width": 4
              },
              "FSAFE": {
                "bit": 4,
                "description": "Fault Safety Mode",
                "width": 4
              },
              "FAUTO": {
                "bit": 8,
                "description": "Automatic Fault Clearing",
                "width": 4
              },
              "FLVL": {
                "bit": 12,
                "description": "Fault Level",
                "width": 4
              }
            },
            "FSTS": {
              "FFLAG": {
                "bit": 0,
                "description": "Fault Flags",
                "width": 4
              },
              "FFULL": {
                "bit": 4,
                "description": "Full Cycle",
                "width": 4
              },
              "FFPIN": {
                "bit": 8,
                "description": "Filtered Fault Pins",
                "width": 4
              },
              "FHALF": {
                "bit": 12,
                "description": "Half Cycle Fault Recovery",
                "width": 4
              }
            },
            "FFILT": {
              "FILT_PER": {
                "bit": 0,
                "description": "Fault Filter Period",
                "width": 8
              },
              "FILT_CNT": {
                "bit": 8,
                "description": "Fault Filter Count",
                "width": 3
              },
              "GSTR": {
                "bit": 15,
                "description": "Fault Glitch Stretch Enable"
              }
            },
            "FTST": {
              "FTEST": {
                "bit": 0,
                "description": "Fault Test"
              }
            },
            "FCTRL2": {
              "NOCOMB": {
                "bit": 0,
                "description": "No Combinational Path From Fault Input To PWM Output",
                "width": 4
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "PIT",
              "base": "0x40037000",
              "irq": 48
            },
            {
              "name": "LPTMR0",
              "base": "0x40040000",
              "irq": 58
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "PIT Module Control Register"
            },
            "LTMR64H": {
              "offset": "0xE0",
              "size": 32,
              "description": "PIT Upper Lifetime Timer Register"
            },
            "LTMR64L": {
              "offset": "0xE4",
              "size": 32,
              "description": "PIT Lower Lifetime Timer Register"
            },
            "LDVAL%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Timer Load Value Register"
            },
            "CVAL%s": {
              "offset": "0x104",
              "size": 32,
              "description": "Current Timer Value Register"
            },
            "TCTRL%s": {
              "offset": "0x108",
              "size": 32,
              "description": "Timer Control Register"
            },
            "TFLG%s": {
              "offset": "0x10C",
              "size": 32,
              "description": "Timer Flag Register"
            }
          },
          "bits": {
            "MCR": {
              "FRZ": {
                "bit": 0,
                "description": "Freeze"
              },
              "MDIS": {
                "bit": 1,
                "description": "Module Disable - (PIT section)"
              }
            },
            "LTMR64H": {
              "LTH": {
                "bit": 0,
                "description": "Life Timer value",
                "width": 32
              }
            },
            "LTMR64L": {
              "LTL": {
                "bit": 0,
                "description": "Life Timer value",
                "width": 32
              }
            },
            "LDVAL%s": {
              "TSV": {
                "bit": 0,
                "description": "Timer Start Value",
                "width": 32
              }
            },
            "CVAL%s": {
              "TVL": {
                "bit": 0,
                "description": "Current Timer Value",
                "width": 32
              }
            },
            "TCTRL%s": {
              "TEN": {
                "bit": 0,
                "description": "Timer Enable"
              },
              "TIE": {
                "bit": 1,
                "description": "Timer Interrupt Enable"
              },
              "CHN": {
                "bit": 2,
                "description": "Chain Mode"
              }
            },
            "TFLG%s": {
              "TIF": {
                "bit": 0,
                "description": "Timer Interrupt Flag"
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC0",
              "base": "0x4003B000",
              "irq": 37
            },
            {
              "name": "HSADC0",
              "base": "0x4005C000",
              "irq": 38
            },
            {
              "name": "HSADC1",
              "base": "0x400DC000",
              "irq": 38
            }
          ],
          "registers": {
            "SC1%s": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC Status and Control Registers 1"
            },
            "CFG1": {
              "offset": "0x08",
              "size": 32,
              "description": "ADC Configuration Register 1"
            },
            "CFG2": {
              "offset": "0x0C",
              "size": 32,
              "description": "ADC Configuration Register 2"
            },
            "R%s": {
              "offset": "0x10",
              "size": 32,
              "description": "ADC Data Result Register"
            },
            "CV%s": {
              "offset": "0x18",
              "size": 32,
              "description": "Compare Value Registers"
            },
            "SC2": {
              "offset": "0x20",
              "size": 32,
              "description": "Status and Control Register 2"
            },
            "SC3": {
              "offset": "0x24",
              "size": 32,
              "description": "Status and Control Register 3"
            },
            "OFS": {
              "offset": "0x28",
              "size": 32,
              "description": "ADC Offset Correction Register"
            },
            "PG": {
              "offset": "0x2C",
              "size": 32,
              "description": "ADC Plus-Side Gain Register"
            },
            "MG": {
              "offset": "0x30",
              "size": 32,
              "description": "ADC Minus-Side Gain Register"
            },
            "CLPD": {
              "offset": "0x34",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLPS": {
              "offset": "0x38",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP4": {
              "offset": "0x3C",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP3": {
              "offset": "0x40",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP2": {
              "offset": "0x44",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP1": {
              "offset": "0x48",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP0": {
              "offset": "0x4C",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLMD": {
              "offset": "0x54",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLMS": {
              "offset": "0x58",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM4": {
              "offset": "0x5C",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM3": {
              "offset": "0x60",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM2": {
              "offset": "0x64",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM1": {
              "offset": "0x68",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM0": {
              "offset": "0x6C",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            }
          },
          "bits": {
            "SC1%s": {
              "ADCH": {
                "bit": 0,
                "description": "Input channel select",
                "width": 5
              },
              "DIFF": {
                "bit": 5,
                "description": "Differential Mode Enable"
              },
              "AIEN": {
                "bit": 6,
                "description": "Interrupt Enable"
              },
              "COCO": {
                "bit": 7,
                "description": "Conversion Complete Flag"
              }
            },
            "CFG1": {
              "ADICLK": {
                "bit": 0,
                "description": "Input Clock Select",
                "width": 2
              },
              "MODE": {
                "bit": 2,
                "description": "Conversion mode selection",
                "width": 2
              },
              "ADLSMP": {
                "bit": 4,
                "description": "Sample Time Configuration"
              },
              "ADIV": {
                "bit": 5,
                "description": "Clock Divide Select",
                "width": 2
              },
              "ADLPC": {
                "bit": 7,
                "description": "Low-Power Configuration"
              }
            },
            "CFG2": {
              "ADLSTS": {
                "bit": 0,
                "description": "Long Sample Time Select",
                "width": 2
              },
              "ADHSC": {
                "bit": 2,
                "description": "High-Speed Configuration"
              },
              "ADACKEN": {
                "bit": 3,
                "description": "Asynchronous Clock Output Enable"
              },
              "MUXSEL": {
                "bit": 4,
                "description": "ADC Mux Select"
              }
            },
            "R%s": {
              "D": {
                "bit": 0,
                "description": "Data result",
                "width": 16
              }
            },
            "CV%s": {
              "CV": {
                "bit": 0,
                "description": "Compare Value.",
                "width": 16
              }
            },
            "SC2": {
              "REFSEL": {
                "bit": 0,
                "description": "Voltage Reference Selection",
                "width": 2
              },
              "DMAEN": {
                "bit": 2,
                "description": "DMA Enable"
              },
              "ACREN": {
                "bit": 3,
                "description": "Compare Function Range Enable"
              },
              "ACFGT": {
                "bit": 4,
                "description": "Compare Function Greater Than Enable"
              },
              "ACFE": {
                "bit": 5,
                "description": "Compare Function Enable"
              },
              "ADTRG": {
                "bit": 6,
                "description": "Conversion Trigger Select"
              },
              "ADACT": {
                "bit": 7,
                "description": "Conversion Active"
              }
            },
            "SC3": {
              "AVGS": {
                "bit": 0,
                "description": "Hardware Average Select",
                "width": 2
              },
              "AVGE": {
                "bit": 2,
                "description": "Hardware Average Enable"
              },
              "ADCO": {
                "bit": 3,
                "description": "Continuous Conversion Enable"
              },
              "CALF": {
                "bit": 6,
                "description": "Calibration Failed Flag"
              },
              "CAL": {
                "bit": 7,
                "description": "Calibration"
              }
            },
            "OFS": {
              "OFS": {
                "bit": 0,
                "description": "Offset Error Correction Value",
                "width": 16
              }
            },
            "PG": {
              "PG": {
                "bit": 0,
                "description": "Plus-Side Gain",
                "width": 16
              }
            },
            "MG": {
              "MG": {
                "bit": 0,
                "description": "Minus-Side Gain",
                "width": 16
              }
            },
            "CLPD": {
              "CLPD": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLPS": {
              "CLPS": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLP4": {
              "CLP4": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 10
              }
            },
            "CLP3": {
              "CLP3": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 9
              }
            },
            "CLP2": {
              "CLP2": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 8
              }
            },
            "CLP1": {
              "CLP1": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 7
              }
            },
            "CLP0": {
              "CLP0": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLMD": {
              "CLMD": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLMS": {
              "CLMS": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLM4": {
              "CLM4": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 10
              }
            },
            "CLM3": {
              "CLM3": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 9
              }
            },
            "CLM2": {
              "CLM2": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 8
              }
            },
            "CLM1": {
              "CLM1": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 7
              }
            },
            "CLM0": {
              "CLM0": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            }
          }
        },
        "RFVBAT": {
          "instances": [
            {
              "name": "RFVBAT",
              "base": "0x4003E000"
            }
          ],
          "registers": {
            "REG%s": {
              "offset": "0x00",
              "size": 32,
              "description": "VBAT register file register"
            }
          },
          "bits": {
            "REG%s": {
              "LL": {
                "bit": 0,
                "description": "Low lower byte",
                "width": 8
              },
              "LH": {
                "bit": 8,
                "description": "Low higher byte",
                "width": 8
              },
              "HL": {
                "bit": 16,
                "description": "High lower byte",
                "width": 8
              },
              "HH": {
                "bit": 24,
                "description": "High higher byte",
                "width": 8
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC0",
              "base": "0x4003F000",
              "irq": 56
            }
          ],
          "registers": {
            "DAT%sL": {
              "offset": "0x00",
              "size": 8,
              "description": "DAC Data Low Register"
            },
            "DAT%sH": {
              "offset": "0x01",
              "size": 8,
              "description": "DAC Data High Register"
            },
            "SR": {
              "offset": "0x20",
              "size": 8,
              "description": "DAC Status Register"
            },
            "C0": {
              "offset": "0x21",
              "size": 8,
              "description": "DAC Control Register"
            },
            "C1": {
              "offset": "0x22",
              "size": 8,
              "description": "DAC Control Register 1"
            },
            "C2": {
              "offset": "0x23",
              "size": 8,
              "description": "DAC Control Register 2"
            }
          },
          "bits": {
            "DAT%sL": {
              "DATA0": {
                "bit": 0,
                "description": "DATA0",
                "width": 8
              }
            },
            "DAT%sH": {
              "DATA1": {
                "bit": 0,
                "description": "DATA1",
                "width": 4
              }
            },
            "SR": {
              "DACBFRPBF": {
                "bit": 0,
                "description": "DAC Buffer Read Pointer Bottom Position Flag"
              },
              "DACBFRPTF": {
                "bit": 1,
                "description": "DAC Buffer Read Pointer Top Position Flag"
              },
              "DACBFWMF": {
                "bit": 2,
                "description": "DAC Buffer Watermark Flag"
              }
            },
            "C0": {
              "DACBBIEN": {
                "bit": 0,
                "description": "DAC Buffer Read Pointer Bottom Flag Interrupt Enable"
              },
              "DACBTIEN": {
                "bit": 1,
                "description": "DAC Buffer Read Pointer Top Flag Interrupt Enable"
              },
              "DACBWIEN": {
                "bit": 2,
                "description": "DAC Buffer Watermark Interrupt Enable"
              },
              "LPEN": {
                "bit": 3,
                "description": "DAC Low Power Control"
              },
              "DACSWTRG": {
                "bit": 4,
                "description": "DAC Software Trigger"
              },
              "DACTRGSEL": {
                "bit": 5,
                "description": "DAC Trigger Select"
              },
              "DACRFS": {
                "bit": 6,
                "description": "DAC Reference Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "C1": {
              "DACBFEN": {
                "bit": 0,
                "description": "DAC Buffer Enable"
              },
              "DACBFMD": {
                "bit": 1,
                "description": "DAC Buffer Work Mode Select",
                "width": 2
              },
              "DACBFWM": {
                "bit": 3,
                "description": "DAC Buffer Watermark Select",
                "width": 2
              },
              "DMAEN": {
                "bit": 7,
                "description": "DMA Enable Select"
              }
            },
            "C2": {
              "DACBFUP": {
                "bit": 0,
                "description": "DAC Buffer Upper Limit",
                "width": 4
              },
              "DACBFRP": {
                "bit": 4,
                "description": "DAC Buffer Read Pointer",
                "width": 4
              }
            }
          }
        },
        "RFSYS": {
          "instances": [
            {
              "name": "RFSYS",
              "base": "0x40041000"
            }
          ],
          "registers": {
            "REG%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Register file register"
            }
          },
          "bits": {
            "REG%s": {
              "LL": {
                "bit": 0,
                "description": "Low lower byte",
                "width": 8
              },
              "LH": {
                "bit": 8,
                "description": "Low higher byte",
                "width": 8
              },
              "HL": {
                "bit": 16,
                "description": "High lower byte",
                "width": 8
              },
              "HH": {
                "bit": 24,
                "description": "High higher byte",
                "width": 8
              }
            }
          }
        },
        "SIM": {
          "instances": [
            {
              "name": "SIM",
              "base": "0x40047000"
            }
          ],
          "registers": {
            "SOPT1": {
              "offset": "0x00",
              "size": 32,
              "description": "System Options Register 1"
            },
            "SOPT2": {
              "offset": "0x1004",
              "size": 32,
              "description": "System Options Register 2"
            },
            "SOPT4": {
              "offset": "0x100C",
              "size": 32,
              "description": "System Options Register 4"
            },
            "SOPT5": {
              "offset": "0x1010",
              "size": 32,
              "description": "System Options Register 5"
            },
            "SOPT7": {
              "offset": "0x1018",
              "size": 32,
              "description": "System Options Register 7"
            },
            "SOPT8": {
              "offset": "0x101C",
              "size": 32,
              "description": "System Options Register 8"
            },
            "SOPT9": {
              "offset": "0x1020",
              "size": 32,
              "description": "System Options Register 9"
            },
            "SDID": {
              "offset": "0x1024",
              "size": 32,
              "description": "System Device Identification Register"
            },
            "SCGC1": {
              "offset": "0x1028",
              "size": 32,
              "description": "System Clock Gating Control Register 1"
            },
            "SCGC2": {
              "offset": "0x102C",
              "size": 32,
              "description": "System Clock Gating Control Register 2"
            },
            "SCGC3": {
              "offset": "0x1030",
              "size": 32,
              "description": "System Clock Gating Control Register 3"
            },
            "SCGC4": {
              "offset": "0x1034",
              "size": 32,
              "description": "System Clock Gating Control Register 4"
            },
            "SCGC5": {
              "offset": "0x1038",
              "size": 32,
              "description": "System Clock Gating Control Register 5"
            },
            "SCGC6": {
              "offset": "0x103C",
              "size": 32,
              "description": "System Clock Gating Control Register 6"
            },
            "SCGC7": {
              "offset": "0x1040",
              "size": 32,
              "description": "System Clock Gating Control Register 7"
            },
            "CLKDIV1": {
              "offset": "0x1044",
              "size": 32,
              "description": "System Clock Divider Register 1"
            },
            "FCFG1": {
              "offset": "0x104C",
              "size": 32,
              "description": "Flash Configuration Register 1"
            },
            "FCFG2": {
              "offset": "0x1050",
              "size": 32,
              "description": "Flash Configuration Register 2"
            },
            "UIDH": {
              "offset": "0x1054",
              "size": 32,
              "description": "Unique Identification Register High"
            },
            "UIDMH": {
              "offset": "0x1058",
              "size": 32,
              "description": "Unique Identification Register Mid-High"
            },
            "UIDML": {
              "offset": "0x105C",
              "size": 32,
              "description": "Unique Identification Register Mid Low"
            },
            "UIDL": {
              "offset": "0x1060",
              "size": 32,
              "description": "Unique Identification Register Low"
            },
            "CLKDIV4": {
              "offset": "0x1068",
              "size": 32,
              "description": "System Clock Divider Register 4"
            },
            "MISCTRL0": {
              "offset": "0x106C",
              "size": 32,
              "description": "Miscellaneous Control Register 0"
            },
            "MISCTRL1": {
              "offset": "0x1070",
              "size": 32,
              "description": "Miscellaneous Control Register 1"
            },
            "WDOGC": {
              "offset": "0x1100",
              "size": 32,
              "description": "WDOG Control Register"
            },
            "PWRC": {
              "offset": "0x1104",
              "size": 32,
              "description": "Power Control Register"
            },
            "ADCOPT": {
              "offset": "0x1108",
              "size": 32,
              "description": "ADC Additional Option Register"
            }
          },
          "bits": {
            "SOPT1": {
              "RAMSIZE": {
                "bit": 12,
                "description": "RAM size",
                "width": 4
              },
              "OSC32KSEL": {
                "bit": 18,
                "description": "32K oscillator clock select",
                "width": 2
              }
            },
            "SOPT2": {
              "CLKOUTSEL": {
                "bit": 5,
                "description": "CLKOUT select",
                "width": 3
              },
              "FBSL": {
                "bit": 8,
                "description": "FlexBus security level",
                "width": 2
              },
              "TRACECLKSEL": {
                "bit": 12,
                "description": "Debug trace clock select"
              },
              "PLLFLLSEL": {
                "bit": 16,
                "description": "PLL/FLL clock select",
                "width": 2
              },
              "RMIISRC": {
                "bit": 19,
                "description": "RMII clock source select"
              },
              "TIMESRC": {
                "bit": 20,
                "description": "IEEE 1588 timestamp clock source select",
                "width": 2
              }
            },
            "SOPT4": {
              "FTM0FLT0": {
                "bit": 0,
                "description": "FTM0 Fault 0 Select"
              },
              "FTM0FLT1": {
                "bit": 1,
                "description": "FTM0 Fault 1 Select"
              },
              "FTM0FLT2": {
                "bit": 2,
                "description": "FTM0 Fault 2 Select"
              },
              "FTM0FLT3": {
                "bit": 3,
                "description": "Selects the source of FTM0 fault 3"
              },
              "FTM1FLT0": {
                "bit": 4,
                "description": "FTM1 Fault 0 Select"
              },
              "FTM2FLT0": {
                "bit": 8,
                "description": "FTM2 Fault 0 Select"
              },
              "FTM3FLT0": {
                "bit": 12,
                "description": "FTM3 Fault 0 Select"
              },
              "FTM0TRG0SRC": {
                "bit": 16,
                "description": "FlexTimer 0 Hardware Trigger 0 Source Select"
              },
              "FTM0TRG1SRC": {
                "bit": 17,
                "description": "FlexTimer 0 Hardware Trigger 1 Source Select"
              },
              "FTM0TRG2SRC": {
                "bit": 18,
                "description": "FlexTimer 0 Hardware Trigger 2 Source Select"
              },
              "FTM1TRG0SRC": {
                "bit": 20,
                "description": "FlexTimer 1 Hardware Trigger 0 Source Select"
              },
              "FTM1TRG2SRC": {
                "bit": 22,
                "description": "FlexTimer 1 Hardware Trigger 2 Source Select"
              },
              "FTM2TRG0SRC": {
                "bit": 24,
                "description": "FlexTimer 2 Hardware Trigger 0 Source Select"
              },
              "FTM2TRG2SRC": {
                "bit": 26,
                "description": "FlexTimer 2 Hardware Trigger 2 Source Select"
              },
              "FTM3TRG0SRC": {
                "bit": 28,
                "description": "FlexTimer 3 Hardware Trigger 0 Source Select"
              },
              "FTM3TRG1SRC": {
                "bit": 29,
                "description": "FlexTimer 3 Hardware Trigger 1 Source Select"
              },
              "FTM3TRG2SRC": {
                "bit": 30,
                "description": "FlexTimer 3 Hardware Trigger 2 Source Select"
              }
            },
            "SOPT5": {
              "UART0TXSRC": {
                "bit": 0,
                "description": "UART 0 transmit data source select",
                "width": 2
              },
              "UART0RXSRC": {
                "bit": 2,
                "description": "UART 0 receive data source select",
                "width": 2
              },
              "UART1TXSRC": {
                "bit": 4,
                "description": "UART 1 transmit data source select",
                "width": 2
              },
              "UART1RXSRC": {
                "bit": 6,
                "description": "UART 1 receive data source select",
                "width": 2
              }
            },
            "SOPT7": {
              "HSADC0ATRGSEL": {
                "bit": 0,
                "description": "HSADC0A trigger select",
                "width": 4
              },
              "HSADC0AALTTRGEN": {
                "bit": 6,
                "description": "HSADC0A alternate trigger enable",
                "width": 2
              },
              "HSADC0BTRGSEL": {
                "bit": 8,
                "description": "HSADC0B trigger select",
                "width": 4
              },
              "HSADC0BALTTRGEN": {
                "bit": 14,
                "description": "HSADC0B alternate trigger enable",
                "width": 2
              },
              "HSADC1ATRGSEL": {
                "bit": 16,
                "description": "HSADC1A trigger select",
                "width": 4
              },
              "HSADC1AALTTRGEN": {
                "bit": 22,
                "description": "HSADC1A alternate trigger enable",
                "width": 2
              },
              "HSADC1BTRGSEL": {
                "bit": 24,
                "description": "HSADC1B trigger select",
                "width": 4
              },
              "HSADC1BALTTRGEN": {
                "bit": 30,
                "description": "HSADC1B alternate trigger enable",
                "width": 2
              }
            },
            "SOPT8": {
              "FTM0SYNCBIT": {
                "bit": 0,
                "description": "FTM0 Hardware Trigger 0 Software Synchronization"
              },
              "FTM1SYNCBIT": {
                "bit": 1,
                "description": "FTM1 Hardware Trigger 0 Software Synchronization"
              },
              "FTM2SYNCBIT": {
                "bit": 2,
                "description": "FTM2 Hardware Trigger 0 Software Synchronization"
              },
              "FTM3SYNCBIT": {
                "bit": 3,
                "description": "FTM3 Hardware Trigger 0 Software Synchronization"
              },
              "FTM0CFSEL": {
                "bit": 8,
                "description": "Carrier frequency selection for FTM0 output channel"
              },
              "FTM3CFSEL": {
                "bit": 9,
                "description": "Carrier frequency selection for FTM3 output channel"
              },
              "FTM0OCH0SRC": {
                "bit": 16,
                "description": "FTM0 channel 0 output source"
              },
              "FTM0OCH1SRC": {
                "bit": 17,
                "description": "FTM0 channel 1 output source"
              },
              "FTM0OCH2SRC": {
                "bit": 18,
                "description": "FTM0 channel 2 output source"
              },
              "FTM0OCH3SRC": {
                "bit": 19,
                "description": "FTM0 channel 3 output source"
              },
              "FTM0OCH4SRC": {
                "bit": 20,
                "description": "FTM0 channel 4 output source"
              },
              "FTM0OCH5SRC": {
                "bit": 21,
                "description": "FTM0 channel 5 output source"
              },
              "FTM0OCH6SRC": {
                "bit": 22,
                "description": "FTM0 channel 6 output source"
              },
              "FTM0OCH7SRC": {
                "bit": 23,
                "description": "FTM0 channel 7 output source"
              },
              "FTM3OCH0SRC": {
                "bit": 24,
                "description": "FTM3 channel 0 output source"
              },
              "FTM3OCH1SRC": {
                "bit": 25,
                "description": "FTM3 channel 1 output source"
              },
              "FTM3OCH2SRC": {
                "bit": 26,
                "description": "FTM3 channel 2 output source"
              },
              "FTM3OCH3SRC": {
                "bit": 27,
                "description": "FTM3 channel 3 output source"
              },
              "FTM3OCH4SRC": {
                "bit": 28,
                "description": "FTM3 channel 4 output source"
              },
              "FTM3OCH5SRC": {
                "bit": 29,
                "description": "FTM3 channel 5 output source"
              },
              "FTM3OCH6SRC": {
                "bit": 30,
                "description": "FTM3 channel 6 output source"
              },
              "FTM3OCH7SRC": {
                "bit": 31,
                "description": "FTM3 channel 7 output source"
              }
            },
            "SOPT9": {
              "FTM1ICH0SRC": {
                "bit": 4,
                "description": "FTM1 channel 0 input capture source select",
                "width": 2
              },
              "FTM1ICH1SRC": {
                "bit": 6,
                "description": "FTM1 channel 0 input capture source select"
              },
              "FTM2ICH0SRC": {
                "bit": 8,
                "description": "FTM2 channel 0 input capture source select",
                "width": 2
              },
              "FTM2ICH1SRC": {
                "bit": 10,
                "description": "FTM2 channel 1 input capture source select"
              },
              "FTM0CLKSEL": {
                "bit": 24,
                "description": "FlexTimer 0 External Clock Pin Select",
                "width": 2
              },
              "FTM1CLKSEL": {
                "bit": 26,
                "description": "FlexTimer 1 External Clock Pin Select",
                "width": 2
              },
              "FTM2CLKSEL": {
                "bit": 28,
                "description": "FlexTimer 2 External Clock Pin Select",
                "width": 2
              },
              "FTM3CLKSEL": {
                "bit": 30,
                "description": "FlexTimer 3 External Clock Pin Select",
                "width": 2
              }
            },
            "SDID": {
              "PINID": {
                "bit": 0,
                "description": "Pincount identification",
                "width": 4
              },
              "DIEID": {
                "bit": 7,
                "description": "Device die number",
                "width": 5
              },
              "REVID": {
                "bit": 12,
                "description": "Device revision number",
                "width": 4
              },
              "SERIESID": {
                "bit": 20,
                "description": "Kinetis Series ID",
                "width": 4
              },
              "SUBFAMID": {
                "bit": 24,
                "description": "Kinetis Sub-Family ID",
                "width": 4
              },
              "FAMILYID": {
                "bit": 28,
                "description": "Kinetis Family ID",
                "width": 4
              }
            },
            "SCGC1": {
              "UART4": {
                "bit": 10,
                "description": "UART4 Clock Gate Control"
              },
              "UART5": {
                "bit": 11,
                "description": "UART5 Clock Gate Control"
              },
              "PWM1_SM0": {
                "bit": 24,
                "description": "PWM1 submodule 0 Clock Gate Control"
              },
              "PWM1_SM1": {
                "bit": 25,
                "description": "PWM1 submodule 1 Clock Gate Control"
              },
              "PWM1_SM2": {
                "bit": 26,
                "description": "PWM1 submodule 2 Clock Gate Control"
              },
              "PWM1_SM3": {
                "bit": 27,
                "description": "PWM1 submodule 3 Clock Gate Control"
              }
            },
            "SCGC2": {
              "ENET": {
                "bit": 0,
                "description": "ENET Clock Gate Control"
              },
              "HSADC1": {
                "bit": 28,
                "description": "HSADC1 Clock Gate Control"
              }
            },
            "SCGC3": {
              "TRNG": {
                "bit": 0,
                "description": "TRNG Clock Gate Control"
              },
              "FLEXCAN2": {
                "bit": 4,
                "description": "FlexCAN2 Clock Gate Control"
              },
              "SPI2": {
                "bit": 12,
                "description": "SPI2 Clock Gate Control"
              }
            },
            "SCGC4": {
              "EWM": {
                "bit": 1,
                "description": "EWM Clock Gate Control"
              },
              "I2C0": {
                "bit": 6,
                "description": "I2C0 Clock Gate Control"
              },
              "I2C1": {
                "bit": 7,
                "description": "I2C1 Clock Gate Control"
              },
              "UART0": {
                "bit": 10,
                "description": "UART0 Clock Gate Control"
              },
              "UART1": {
                "bit": 11,
                "description": "UART1 Clock Gate Control"
              },
              "UART2": {
                "bit": 12,
                "description": "UART2 Clock Gate Control"
              },
              "UART3": {
                "bit": 13,
                "description": "UART3 Clock Gate Control"
              },
              "CMP": {
                "bit": 19,
                "description": "Comparators Clock Gate Control"
              },
              "PWM0_SM0": {
                "bit": 24,
                "description": "PWM0 submodule 0 Clock Gate Control"
              },
              "PWM0_SM1": {
                "bit": 25,
                "description": "PWM0 submodule 1 Clock Gate Control"
              },
              "PWM0_SM2": {
                "bit": 26,
                "description": "PWM0 submodule 2 Clock Gate Control"
              },
              "PWM0_SM3": {
                "bit": 27,
                "description": "PWM0 submodule 3 Clock Gate Control"
              }
            },
            "SCGC5": {
              "LPTMR": {
                "bit": 0,
                "description": "Low Power Timer Access Control"
              },
              "PORTA": {
                "bit": 9,
                "description": "Port A Clock Gate Control"
              },
              "PORTB": {
                "bit": 10,
                "description": "Port B Clock Gate Control"
              },
              "PORTC": {
                "bit": 11,
                "description": "Port C Clock Gate Control"
              },
              "PORTD": {
                "bit": 12,
                "description": "Port D Clock Gate Control"
              },
              "PORTE": {
                "bit": 13,
                "description": "Port E Clock Gate Control"
              },
              "ENC": {
                "bit": 21,
                "description": "This bit controls the clock gate to the ENC module."
              },
              "XBARA": {
                "bit": 25,
                "description": "XBARA Clock Gate Control"
              },
              "XBARB": {
                "bit": 26,
                "description": "XBARB Clock Gate Control"
              },
              "AOI": {
                "bit": 27,
                "description": "AOI Clock Gate Control"
              },
              "HSADC0": {
                "bit": 28,
                "description": "HSADC0 Clock Gate Control"
              }
            },
            "SCGC6": {
              "FTF": {
                "bit": 0,
                "description": "Flash Memory Clock Gate Control"
              },
              "DMAMUX": {
                "bit": 1,
                "description": "DMA Mux Clock Gate Control"
              },
              "FLEXCAN0": {
                "bit": 4,
                "description": "FlexCAN0 Clock Gate Control"
              },
              "FLEXCAN1": {
                "bit": 5,
                "description": "FlexCAN1 Clock Gate Control"
              },
              "FTM3": {
                "bit": 6,
                "description": "FTM3 Clock Gate Control"
              },
              "SPI0": {
                "bit": 12,
                "description": "SPI0 Clock Gate Control"
              },
              "SPI1": {
                "bit": 13,
                "description": "SPI1 Clock Gate Control"
              },
              "PDB1": {
                "bit": 17,
                "description": "PDB1 Clock Gate Control"
              },
              "CRC": {
                "bit": 18,
                "description": "CRC Clock Gate Control"
              },
              "PDB0": {
                "bit": 22,
                "description": "PDB0 Clock Gate Control"
              },
              "PIT": {
                "bit": 23,
                "description": "PIT Clock Gate Control"
              },
              "FTM0": {
                "bit": 24,
                "description": "FTM0 Clock Gate Control"
              },
              "FTM1": {
                "bit": 25,
                "description": "FTM1 Clock Gate Control"
              },
              "FTM2": {
                "bit": 26,
                "description": "FTM2 Clock Gate Control"
              },
              "ADC0": {
                "bit": 27,
                "description": "ADC0 Clock Gate Control"
              },
              "DAC0": {
                "bit": 31,
                "description": "DAC0 Clock Gate Control"
              }
            },
            "SCGC7": {
              "FLEXBUS": {
                "bit": 0,
                "description": "FlexBus Clock Gate Control"
              },
              "SMPU": {
                "bit": 2,
                "description": "SMPU Clock Gate Control"
              },
              "DMA": {
                "bit": 8,
                "description": "DMA Clock Gate Control"
              }
            },
            "CLKDIV1": {
              "OUTDIV4": {
                "bit": 16,
                "description": "Clock 4 output divider value",
                "width": 4
              },
              "OUTDIV3": {
                "bit": 20,
                "description": "Clock 3 output divider value",
                "width": 4
              },
              "OUTDIV2": {
                "bit": 24,
                "description": "Clock 2 output divider value",
                "width": 4
              },
              "OUTDIV1": {
                "bit": 28,
                "description": "Clock 1 output divider value",
                "width": 4
              }
            },
            "FCFG1": {
              "FLASHDIS": {
                "bit": 0,
                "description": "Flash Disable"
              },
              "FLASHDOZE": {
                "bit": 1,
                "description": "Flash Doze"
              },
              "PFSIZE": {
                "bit": 24,
                "description": "Program flash size",
                "width": 4
              }
            },
            "FCFG2": {
              "MAXADDR0": {
                "bit": 24,
                "description": "Max address block 0",
                "width": 7
              }
            },
            "UIDH": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDMH": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDML": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDL": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "CLKDIV4": {
              "TRACEFRAC": {
                "bit": 0,
                "description": "Trace clock divider fraction"
              },
              "TRACEDIV": {
                "bit": 1,
                "description": "Trace clock divider divisor",
                "width": 3
              },
              "TRACEDIVEN": {
                "bit": 28,
                "description": "Debug Trace Divider Control"
              }
            },
            "MISCTRL0": {
              "CMPWIN0SRC": {
                "bit": 8,
                "description": "CMP Sample/Window Input 0 Source",
                "width": 2
              },
              "CMPWIN1SRC": {
                "bit": 10,
                "description": "CMP Sample/Window Input 1 Source",
                "width": 2
              },
              "CMPWIN2SRC": {
                "bit": 12,
                "description": "CMP Sample/Window Input 2 Source",
                "width": 2
              },
              "CMPWIN3SRC": {
                "bit": 14,
                "description": "CMP Sample/Window Input 3 Source",
                "width": 2
              },
              "EWMINSRC": {
                "bit": 16,
                "description": "EWM_IN Source"
              },
              "DACTRIGSRC": {
                "bit": 18,
                "description": "DAC0 Hardware Trigger Input Source",
                "width": 2
              }
            },
            "MISCTRL1": {
              "SYNCXBARAPITTRIG0": {
                "bit": 8,
                "description": "Synchronize XBARA's Input PIT Trigger 0 with fast clock"
              },
              "SYNCXBARAPITTRIG1": {
                "bit": 9,
                "description": "Synchronize XBARA's Input PIT Trigger 1 with fast clock"
              },
              "SYNCXBARAPITTRIG2": {
                "bit": 10,
                "description": "Synchronize XBARA's Input PIT Trigger 2 with fast clock"
              },
              "SYNCXBARAPITTRIG3": {
                "bit": 11,
                "description": "Synchronize XBARA's Input PIT Trigger 3 with fast clock"
              },
              "SYNCXBARBPITTRIG0": {
                "bit": 12,
                "description": "Synchronize XBARB's Input PIT Trigger 0 with fast clock"
              },
              "SYNCXBARBPITTRIG1": {
                "bit": 13,
                "description": "Synchronize XBARB's Input PIT Trigger 1 with fast clock"
              },
              "SYNCDACHWTRIG": {
                "bit": 16,
                "description": "Synchronize XBARA's output for DAC Hardware Trigger with flash/slow clock"
              },
              "SYNCEWMIN": {
                "bit": 17,
                "description": "Synchronize XBARA's output for EWM's ewm_in with flash/slow clock"
              },
              "SYNCCMP0SAMPLEWIN": {
                "bit": 20,
                "description": "Synchronize XBARA's output for CMP0's Sample/Window Input with flash/slow clock"
              },
              "SYNCCMP1SAMPLEWIN": {
                "bit": 21,
                "description": "Synchronize XBARA's output for CMP1's Sample/Window Input with flash/slow clock"
              },
              "SYNCCMP2SAMPLEWIN": {
                "bit": 22,
                "description": "Synchronize XBARA's output for CMP2's Sample/Window Input with flash/slow clock"
              },
              "SYNCCMP3SAMPLEWIN": {
                "bit": 23,
                "description": "Synchronize XBARA's output for CMP3's Sample/Window Input with flash/slow clock"
              }
            },
            "WDOGC": {
              "WDOGCLKS": {
                "bit": 1,
                "description": "WDOG Clock Select"
              }
            },
            "PWRC": {
              "SRPDN": {
                "bit": 0,
                "description": "Nanoedge Regulator 2.7V and 1.2V Supply Powerdown Control",
                "width": 2
              },
              "SR27STDBY": {
                "bit": 2,
                "description": "Nanoedge Regulator 2.7 V Supply Standby Control",
                "width": 2
              },
              "SR12STDBY": {
                "bit": 6,
                "description": "Nanoedge Regulator 1.2 V Supply Standby Control",
                "width": 2
              },
              "SRPWRDETEN": {
                "bit": 8,
                "description": "Nanoedge PMC POWER Dectect Enable"
              },
              "SRPWRRDY": {
                "bit": 9,
                "description": "Nanoedge PMC POWER Ready"
              },
              "SRPWROK": {
                "bit": 16,
                "description": "Nanoedge PMC Status"
              }
            },
            "ADCOPT": {
              "ADC0TRGSEL": {
                "bit": 16,
                "description": "ADC0 trigger select",
                "width": 4
              },
              "ADC0PRETRGSEL": {
                "bit": 20,
                "description": "ADC0 pretrigger select"
              },
              "ADC0ALTTRGEN": {
                "bit": 22,
                "description": "ADC0 alternate trigger enable",
                "width": 2
              },
              "HSADCIRCLK": {
                "bit": 25,
                "description": "HSADC Clock Status"
              },
              "HSADCSTOPEN": {
                "bit": 26,
                "description": "Enable HSADCs in STOP mode"
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORTA",
              "base": "0x40049000",
              "irq": 59
            },
            {
              "name": "PORTB",
              "base": "0x4004A000",
              "irq": 60
            },
            {
              "name": "PORTC",
              "base": "0x4004B000",
              "irq": 61
            },
            {
              "name": "PORTD",
              "base": "0x4004C000",
              "irq": 62
            },
            {
              "name": "PORTE",
              "base": "0x4004D000",
              "irq": 63
            },
            {
              "name": "GPIOA",
              "base": "0x400FF000",
              "irq": 59
            },
            {
              "name": "GPIOB",
              "base": "0x400FF040",
              "irq": 60
            },
            {
              "name": "GPIOC",
              "base": "0x400FF080",
              "irq": 61
            },
            {
              "name": "GPIOD",
              "base": "0x400FF0C0",
              "irq": 62
            },
            {
              "name": "GPIOE",
              "base": "0x400FF100",
              "irq": 63
            }
          ],
          "registers": {
            "PCR0": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR1": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR2": {
              "offset": "0x08",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR4": {
              "offset": "0x10",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR5": {
              "offset": "0x14",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR6": {
              "offset": "0x18",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR7": {
              "offset": "0x1C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR8": {
              "offset": "0x20",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR9": {
              "offset": "0x24",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR10": {
              "offset": "0x28",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR11": {
              "offset": "0x2C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR12": {
              "offset": "0x30",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR13": {
              "offset": "0x34",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR14": {
              "offset": "0x38",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR15": {
              "offset": "0x3C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR16": {
              "offset": "0x40",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR17": {
              "offset": "0x44",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR18": {
              "offset": "0x48",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR19": {
              "offset": "0x4C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR20": {
              "offset": "0x50",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR21": {
              "offset": "0x54",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR22": {
              "offset": "0x58",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR23": {
              "offset": "0x5C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR24": {
              "offset": "0x60",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR25": {
              "offset": "0x64",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR26": {
              "offset": "0x68",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR27": {
              "offset": "0x6C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR28": {
              "offset": "0x70",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR29": {
              "offset": "0x74",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR30": {
              "offset": "0x78",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR31": {
              "offset": "0x7C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "GPCLR": {
              "offset": "0x80",
              "size": 32,
              "description": "Global Pin Control Low Register"
            },
            "GPCHR": {
              "offset": "0x84",
              "size": 32,
              "description": "Global Pin Control High Register"
            },
            "ISFR": {
              "offset": "0xA0",
              "size": 32,
              "description": "Interrupt Status Flag Register"
            }
          },
          "bits": {
            "PCR0": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR1": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR2": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR3": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR4": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR5": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR6": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR7": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR8": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR9": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR10": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR11": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR12": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR13": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR14": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR15": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR16": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR17": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR18": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR19": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR20": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR21": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR22": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR23": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR24": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR25": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR26": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR27": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR28": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR29": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR30": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR31": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "GPCLR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "GPCHR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "ISFR": {
              "ISF": {
                "bit": 0,
                "description": "Interrupt Status Flag",
                "width": 32
              }
            }
          }
        },
        "WDOG": {
          "instances": [
            {
              "name": "WDOG",
              "base": "0x40052000",
              "irq": 22
            }
          ],
          "registers": {
            "STCTRLH": {
              "offset": "0x00",
              "size": 16,
              "description": "Watchdog Status and Control Register High"
            },
            "STCTRLL": {
              "offset": "0x02",
              "size": 16,
              "description": "Watchdog Status and Control Register Low"
            },
            "TOVALH": {
              "offset": "0x04",
              "size": 16,
              "description": "Watchdog Time-out Value Register High"
            },
            "TOVALL": {
              "offset": "0x06",
              "size": 16,
              "description": "Watchdog Time-out Value Register Low"
            },
            "WINH": {
              "offset": "0x08",
              "size": 16,
              "description": "Watchdog Window Register High"
            },
            "WINL": {
              "offset": "0x0A",
              "size": 16,
              "description": "Watchdog Window Register Low"
            },
            "REFRESH": {
              "offset": "0x0C",
              "size": 16,
              "description": "Watchdog Refresh register"
            },
            "UNLOCK": {
              "offset": "0x0E",
              "size": 16,
              "description": "Watchdog Unlock register"
            },
            "TMROUTH": {
              "offset": "0x10",
              "size": 16,
              "description": "Watchdog Timer Output Register High"
            },
            "TMROUTL": {
              "offset": "0x12",
              "size": 16,
              "description": "Watchdog Timer Output Register Low"
            },
            "RSTCNT": {
              "offset": "0x14",
              "size": 16,
              "description": "Watchdog Reset Count register"
            },
            "PRESC": {
              "offset": "0x16",
              "size": 16,
              "description": "Watchdog Prescaler register"
            }
          },
          "bits": {
            "STCTRLH": {
              "WDOGEN": {
                "bit": 0,
                "description": "Enables or disables the WDOG's operation"
              },
              "CLKSRC": {
                "bit": 1,
                "description": "Selects clock source for the WDOG timer and other internal timing operations."
              },
              "IRQRSTEN": {
                "bit": 2,
                "description": "Used to enable the debug breadcrumbs feature"
              },
              "WINEN": {
                "bit": 3,
                "description": "Enables Windowing mode."
              },
              "ALLOWUPDATE": {
                "bit": 4,
                "description": "Enables updates to watchdog write-once registers, after the reset-triggered initial configuration window (WCT) closes, through unlock sequence"
              },
              "DBGEN": {
                "bit": 5,
                "description": "Enables or disables WDOG in Debug mode."
              },
              "STOPEN": {
                "bit": 6,
                "description": "Enables or disables WDOG in Stop mode."
              },
              "WAITEN": {
                "bit": 7,
                "description": "Enables or disables WDOG in Wait mode."
              },
              "TESTWDOG": {
                "bit": 10,
                "description": "Puts the watchdog in the functional test mode"
              },
              "TESTSEL": {
                "bit": 11,
                "description": "Effective only if TESTWDOG is set. Selects the test to be run on the watchdog timer."
              },
              "BYTESEL": {
                "bit": 12,
                "description": "This 2-bit field selects the byte to be tested when the watchdog is in the byte test mode.",
                "width": 2
              },
              "DISTESTWDOG": {
                "bit": 14,
                "description": "Allows the WDOG's functional test mode to be disabled permanently"
              }
            },
            "STCTRLL": {
              "INTFLG": {
                "bit": 15,
                "description": "Interrupt flag"
              }
            },
            "TOVALH": {
              "TOVALHIGH": {
                "bit": 0,
                "description": "Defines the upper 16 bits of the 32-bit time-out value for the watchdog timer",
                "width": 16
              }
            },
            "TOVALL": {
              "TOVALLOW": {
                "bit": 0,
                "description": "Defines the lower 16 bits of the 32-bit time-out value for the watchdog timer",
                "width": 16
              }
            },
            "WINH": {
              "WINHIGH": {
                "bit": 0,
                "description": "Defines the upper 16 bits of the 32-bit window for the windowed mode of operation of the watchdog",
                "width": 16
              }
            },
            "WINL": {
              "WINLOW": {
                "bit": 0,
                "description": "Defines the lower 16 bits of the 32-bit window for the windowed mode of operation of the watchdog",
                "width": 16
              }
            },
            "REFRESH": {
              "WDOGREFRESH": {
                "bit": 0,
                "description": "Watchdog refresh register",
                "width": 16
              }
            },
            "UNLOCK": {
              "WDOGUNLOCK": {
                "bit": 0,
                "description": "Writing the unlock sequence values to this register to makes the watchdog write-once registers writable again",
                "width": 16
              }
            },
            "TMROUTH": {
              "TIMEROUTHIGH": {
                "bit": 0,
                "description": "Shows the value of the upper 16 bits of the watchdog timer.",
                "width": 16
              }
            },
            "TMROUTL": {
              "TIMEROUTLOW": {
                "bit": 0,
                "description": "Shows the value of the lower 16 bits of the watchdog timer.",
                "width": 16
              }
            },
            "RSTCNT": {
              "RSTCNT": {
                "bit": 0,
                "description": "Counts the number of times the watchdog resets the system",
                "width": 16
              }
            },
            "PRESC": {
              "PRESCVAL": {
                "bit": 8,
                "description": "3-bit prescaler for the watchdog clock source",
                "width": 3
              }
            }
          }
        },
        "ENC": {
          "instances": [
            {
              "name": "ENC",
              "base": "0x40055000",
              "irq": 66
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 16,
              "description": "Control Register"
            },
            "FILT": {
              "offset": "0x02",
              "size": 16,
              "description": "Input Filter Register"
            },
            "WTR": {
              "offset": "0x04",
              "size": 16,
              "description": "Watchdog Timeout Register"
            },
            "POSD": {
              "offset": "0x06",
              "size": 16,
              "description": "Position Difference Counter Register"
            },
            "POSDH": {
              "offset": "0x08",
              "size": 16,
              "description": "Position Difference Hold Register"
            },
            "REV": {
              "offset": "0x0A",
              "size": 16,
              "description": "Revolution Counter Register"
            },
            "REVH": {
              "offset": "0x0C",
              "size": 16,
              "description": "Revolution Hold Register"
            },
            "UPOS": {
              "offset": "0x0E",
              "size": 16,
              "description": "Upper Position Counter Register"
            },
            "LPOS": {
              "offset": "0x10",
              "size": 16,
              "description": "Lower Position Counter Register"
            },
            "UPOSH": {
              "offset": "0x12",
              "size": 16,
              "description": "Upper Position Hold Register"
            },
            "LPOSH": {
              "offset": "0x14",
              "size": 16,
              "description": "Lower Position Hold Register"
            },
            "UINIT": {
              "offset": "0x16",
              "size": 16,
              "description": "Upper Initialization Register"
            },
            "LINIT": {
              "offset": "0x18",
              "size": 16,
              "description": "Lower Initialization Register"
            },
            "IMR": {
              "offset": "0x1A",
              "size": 16,
              "description": "Input Monitor Register"
            },
            "TST": {
              "offset": "0x1C",
              "size": 16,
              "description": "Test Register"
            },
            "CTRL2": {
              "offset": "0x1E",
              "size": 16,
              "description": "Control 2 Register"
            },
            "UMOD": {
              "offset": "0x20",
              "size": 16,
              "description": "Upper Modulus Register"
            },
            "LMOD": {
              "offset": "0x22",
              "size": 16,
              "description": "Lower Modulus Register"
            },
            "UCOMP": {
              "offset": "0x24",
              "size": 16,
              "description": "Upper Position Compare Register"
            },
            "LCOMP": {
              "offset": "0x26",
              "size": 16,
              "description": "Lower Position Compare Register"
            }
          },
          "bits": {
            "CTRL": {
              "CMPIE": {
                "bit": 0,
                "description": "Compare Interrupt Enable"
              },
              "CMPIRQ": {
                "bit": 1,
                "description": "Compare Interrupt Request"
              },
              "WDE": {
                "bit": 2,
                "description": "Watchdog Enable"
              },
              "DIE": {
                "bit": 3,
                "description": "Watchdog Timeout Interrupt Enable"
              },
              "DIRQ": {
                "bit": 4,
                "description": "Watchdog Timeout Interrupt Request"
              },
              "XNE": {
                "bit": 5,
                "description": "Use Negative Edge of INDEX Pulse"
              },
              "XIP": {
                "bit": 6,
                "description": "INDEX Triggered Initialization of Position Counters UPOS and LPOS"
              },
              "XIE": {
                "bit": 7,
                "description": "INDEX Pulse Interrupt Enable"
              },
              "XIRQ": {
                "bit": 8,
                "description": "INDEX Pulse Interrupt Request"
              },
              "PH1": {
                "bit": 9,
                "description": "Enable Signal Phase Count Mode"
              },
              "REV": {
                "bit": 10,
                "description": "Enable Reverse Direction Counting"
              },
              "SWIP": {
                "bit": 11,
                "description": "Software Triggered Initialization of Position Counters UPOS and LPOS"
              },
              "HNE": {
                "bit": 12,
                "description": "Use Negative Edge of HOME Input"
              },
              "HIP": {
                "bit": 13,
                "description": "Enable HOME to Initialize Position Counters UPOS and LPOS"
              },
              "HIE": {
                "bit": 14,
                "description": "HOME Interrupt Enable"
              },
              "HIRQ": {
                "bit": 15,
                "description": "HOME Signal Transition Interrupt Request"
              }
            },
            "FILT": {
              "FILT_PER": {
                "bit": 0,
                "description": "Input Filter Sample Period",
                "width": 8
              },
              "FILT_CNT": {
                "bit": 8,
                "description": "Input Filter Sample Count",
                "width": 3
              }
            },
            "WTR": {
              "WDOG": {
                "bit": 0,
                "description": "WDOG[15:0] is a binary representation of the number of clock cycles plus one that the watchdog timer counts before timing out and optionally generating an interrupt",
                "width": 16
              }
            },
            "POSD": {
              "POSD": {
                "bit": 0,
                "description": "This read/write register contains the position change in value occurring between each read of the position register",
                "width": 16
              }
            },
            "POSDH": {
              "POSDH": {
                "bit": 0,
                "description": "This read-only register contains a snapshot of the value of the POSD register",
                "width": 16
              }
            },
            "REV": {
              "REV": {
                "bit": 0,
                "description": "This read/write register contains the current value of the revolution counter.",
                "width": 16
              }
            },
            "REVH": {
              "REVH": {
                "bit": 0,
                "description": "This read-only register contains a snapshot of the value of the REV register.",
                "width": 16
              }
            },
            "UPOS": {
              "POS": {
                "bit": 0,
                "description": "This read/write register contains the upper (most significant) half of the position counter",
                "width": 16
              }
            },
            "LPOS": {
              "POS": {
                "bit": 0,
                "description": "This read/write register contains the lower (least significant) half of the position counter",
                "width": 16
              }
            },
            "UPOSH": {
              "POSH": {
                "bit": 0,
                "description": "This read-only register contains a snapshot of the UPOS register.",
                "width": 16
              }
            },
            "LPOSH": {
              "POSH": {
                "bit": 0,
                "description": "This read-only register contains a snapshot of the LPOS register.",
                "width": 16
              }
            },
            "UINIT": {
              "INIT": {
                "bit": 0,
                "description": "This read/write register contains the value to be used to initialize the upper half of the position counter (UPOS)",
                "width": 16
              }
            },
            "LINIT": {
              "INIT": {
                "bit": 0,
                "description": "This read/write register contains the value to be used to initialize the lower half of the position counter (LPOS)",
                "width": 16
              }
            },
            "IMR": {
              "HOME": {
                "bit": 0,
                "description": "This is the raw HOME input."
              },
              "INDEX": {
                "bit": 1,
                "description": "This is the raw INDEX input."
              },
              "PHB": {
                "bit": 2,
                "description": "This is the raw PHASEB input."
              },
              "PHA": {
                "bit": 3,
                "description": "This is the raw PHASEA input."
              },
              "FHOM": {
                "bit": 4,
                "description": "This is the filtered version of HOME input."
              },
              "FIND": {
                "bit": 5,
                "description": "This is the filtered version of INDEX input."
              },
              "FPHB": {
                "bit": 6,
                "description": "This is the filtered version of PHASEB input."
              },
              "FPHA": {
                "bit": 7,
                "description": "This is the filtered version of PHASEA input."
              }
            },
            "TST": {
              "TEST_COUNT": {
                "bit": 0,
                "description": "These bits hold the number of quadrature advances to generate.",
                "width": 8
              },
              "TEST_PERIOD": {
                "bit": 8,
                "description": "These bits hold the period of quadrature phase in IPBus clock cycles.",
                "width": 5
              },
              "QDN": {
                "bit": 13,
                "description": "Quadrature Decoder Negative Signal"
              },
              "TCE": {
                "bit": 14,
                "description": "Test Counter Enable"
              },
              "TEN": {
                "bit": 15,
                "description": "Test Mode Enable"
              }
            },
            "CTRL2": {
              "UPDHLD": {
                "bit": 0,
                "description": "Update Hold Registers"
              },
              "UPDPOS": {
                "bit": 1,
                "description": "Update Position Registers"
              },
              "MOD": {
                "bit": 2,
                "description": "Enable Modulo Counting"
              },
              "DIR": {
                "bit": 3,
                "description": "Count Direction Flag"
              },
              "RUIE": {
                "bit": 4,
                "description": "Roll-under Interrupt Enable"
              },
              "RUIRQ": {
                "bit": 5,
                "description": "Roll-under Interrupt Request"
              },
              "ROIE": {
                "bit": 6,
                "description": "Roll-over Interrupt Enable"
              },
              "ROIRQ": {
                "bit": 7,
                "description": "Roll-over Interrupt Request"
              },
              "REVMOD": {
                "bit": 8,
                "description": "Revolution Counter Modulus Enable"
              },
              "OUTCTL": {
                "bit": 9,
                "description": "Output Control"
              },
              "SABIE": {
                "bit": 10,
                "description": "Simultaneous PHASEA and PHASEB Change Interrupt Enable"
              },
              "SABIRQ": {
                "bit": 11,
                "description": "Simultaneous PHASEA and PHASEB Change Interrupt Request"
              }
            },
            "UMOD": {
              "MOD": {
                "bit": 0,
                "description": "This read/write register contains the upper (most significant) half of the modulus register",
                "width": 16
              }
            },
            "LMOD": {
              "MOD": {
                "bit": 0,
                "description": "This read/write register contains the lower (least significant) half of the modulus register",
                "width": 16
              }
            },
            "UCOMP": {
              "COMP": {
                "bit": 0,
                "description": "This read/write register contains the upper (most significant) half of the position compare register",
                "width": 16
              }
            },
            "LCOMP": {
              "COMP": {
                "bit": 0,
                "description": "This read/write register contains the lower (least significant) half of the position compare register",
                "width": 16
              }
            }
          }
        },
        "XBARA": {
          "instances": [
            {
              "name": "XBARA",
              "base": "0x40059000",
              "irq": 54
            }
          ],
          "registers": {
            "SEL0": {
              "offset": "0x00",
              "size": 16,
              "description": "Crossbar A Select Register 0"
            },
            "SEL1": {
              "offset": "0x02",
              "size": 16,
              "description": "Crossbar A Select Register 1"
            },
            "SEL2": {
              "offset": "0x04",
              "size": 16,
              "description": "Crossbar A Select Register 2"
            },
            "SEL3": {
              "offset": "0x06",
              "size": 16,
              "description": "Crossbar A Select Register 3"
            },
            "SEL4": {
              "offset": "0x08",
              "size": 16,
              "description": "Crossbar A Select Register 4"
            },
            "SEL5": {
              "offset": "0x0A",
              "size": 16,
              "description": "Crossbar A Select Register 5"
            },
            "SEL6": {
              "offset": "0x0C",
              "size": 16,
              "description": "Crossbar A Select Register 6"
            },
            "SEL7": {
              "offset": "0x0E",
              "size": 16,
              "description": "Crossbar A Select Register 7"
            },
            "SEL8": {
              "offset": "0x10",
              "size": 16,
              "description": "Crossbar A Select Register 8"
            },
            "SEL9": {
              "offset": "0x12",
              "size": 16,
              "description": "Crossbar A Select Register 9"
            },
            "SEL10": {
              "offset": "0x14",
              "size": 16,
              "description": "Crossbar A Select Register 10"
            },
            "SEL11": {
              "offset": "0x16",
              "size": 16,
              "description": "Crossbar A Select Register 11"
            },
            "SEL12": {
              "offset": "0x18",
              "size": 16,
              "description": "Crossbar A Select Register 12"
            },
            "SEL13": {
              "offset": "0x1A",
              "size": 16,
              "description": "Crossbar A Select Register 13"
            },
            "SEL14": {
              "offset": "0x1C",
              "size": 16,
              "description": "Crossbar A Select Register 14"
            },
            "SEL15": {
              "offset": "0x1E",
              "size": 16,
              "description": "Crossbar A Select Register 15"
            },
            "SEL16": {
              "offset": "0x20",
              "size": 16,
              "description": "Crossbar A Select Register 16"
            },
            "SEL17": {
              "offset": "0x22",
              "size": 16,
              "description": "Crossbar A Select Register 17"
            },
            "SEL18": {
              "offset": "0x24",
              "size": 16,
              "description": "Crossbar A Select Register 18"
            },
            "SEL19": {
              "offset": "0x26",
              "size": 16,
              "description": "Crossbar A Select Register 19"
            },
            "SEL20": {
              "offset": "0x28",
              "size": 16,
              "description": "Crossbar A Select Register 20"
            },
            "SEL21": {
              "offset": "0x2A",
              "size": 16,
              "description": "Crossbar A Select Register 21"
            },
            "SEL22": {
              "offset": "0x2C",
              "size": 16,
              "description": "Crossbar A Select Register 22"
            },
            "SEL23": {
              "offset": "0x2E",
              "size": 16,
              "description": "Crossbar A Select Register 23"
            },
            "SEL24": {
              "offset": "0x30",
              "size": 16,
              "description": "Crossbar A Select Register 24"
            },
            "SEL25": {
              "offset": "0x32",
              "size": 16,
              "description": "Crossbar A Select Register 25"
            },
            "SEL26": {
              "offset": "0x34",
              "size": 16,
              "description": "Crossbar A Select Register 26"
            },
            "SEL27": {
              "offset": "0x36",
              "size": 16,
              "description": "Crossbar A Select Register 27"
            },
            "SEL28": {
              "offset": "0x38",
              "size": 16,
              "description": "Crossbar A Select Register 28"
            },
            "SEL29": {
              "offset": "0x3A",
              "size": 16,
              "description": "Crossbar A Select Register 29"
            },
            "CTRL0": {
              "offset": "0x3C",
              "size": 16,
              "description": "Crossbar A Control Register 0"
            },
            "CTRL1": {
              "offset": "0x3E",
              "size": 16,
              "description": "Crossbar A Control Register 1"
            }
          },
          "bits": {
            "SEL0": {
              "SEL0": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT0 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT1 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL1": {
              "SEL2": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT2 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL3": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT3 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL2": {
              "SEL4": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT4 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL5": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT5 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL3": {
              "SEL6": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT6 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL7": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT7 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL4": {
              "SEL8": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT8 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL9": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT9 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL5": {
              "SEL10": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT10 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL11": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT11 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL6": {
              "SEL12": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT12 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL13": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT13 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL7": {
              "SEL14": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT14 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL15": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT15 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL8": {
              "SEL16": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT16 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL17": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT17 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL9": {
              "SEL18": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT18 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL19": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT19 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL10": {
              "SEL20": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT20 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL21": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT21 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL11": {
              "SEL22": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT22 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL23": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT23 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL12": {
              "SEL24": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT24 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL25": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT25 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL13": {
              "SEL26": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT26 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL27": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT27 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL14": {
              "SEL28": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT28 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL29": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT29 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL15": {
              "SEL30": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT30 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL31": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT31 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL16": {
              "SEL32": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT32 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL33": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT33 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL17": {
              "SEL34": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT34 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL35": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT35 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL18": {
              "SEL36": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT36 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL37": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT37 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL19": {
              "SEL38": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT38 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL39": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT39 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL20": {
              "SEL40": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT40 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL41": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT41 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL21": {
              "SEL42": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT42 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL43": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT43 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL22": {
              "SEL44": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT44 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL45": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT45 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL23": {
              "SEL46": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT46 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL47": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT47 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL24": {
              "SEL48": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT48 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL49": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT49 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL25": {
              "SEL50": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT50 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL51": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT51 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL26": {
              "SEL52": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT52 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL53": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT53 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL27": {
              "SEL54": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT54 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL55": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT55 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL28": {
              "SEL56": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT56 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL57": {
                "bit": 8,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT57 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL29": {
              "SEL58": {
                "bit": 0,
                "description": "Input (XBARA_INn) to be muxed to XBARA_OUT58 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "CTRL0": {
              "DEN0": {
                "bit": 0,
                "description": "DMA Enable for XBAR_OUT0"
              },
              "IEN0": {
                "bit": 1,
                "description": "Interrupt Enable for XBAR_OUT0"
              },
              "EDGE0": {
                "bit": 2,
                "description": "Active edge for edge detection on XBAR_OUT0",
                "width": 2
              },
              "STS0": {
                "bit": 4,
                "description": "Edge detection status for XBAR_OUT0"
              },
              "DEN1": {
                "bit": 8,
                "description": "DMA Enable for XBAR_OUT1"
              },
              "IEN1": {
                "bit": 9,
                "description": "Interrupt Enable for XBAR_OUT1"
              },
              "EDGE1": {
                "bit": 10,
                "description": "Active edge for edge detection on XBAR_OUT1",
                "width": 2
              },
              "STS1": {
                "bit": 12,
                "description": "Edge detection status for XBAR_OUT1"
              }
            },
            "CTRL1": {
              "DEN2": {
                "bit": 0,
                "description": "DMA Enable for XBAR_OUT2"
              },
              "IEN2": {
                "bit": 1,
                "description": "Interrupt Enable for XBAR_OUT2"
              },
              "EDGE2": {
                "bit": 2,
                "description": "Active edge for edge detection on XBAR_OUT2",
                "width": 2
              },
              "STS2": {
                "bit": 4,
                "description": "Edge detection status for XBAR_OUT2"
              },
              "DEN3": {
                "bit": 8,
                "description": "DMA Enable for XBAR_OUT3"
              },
              "IEN3": {
                "bit": 9,
                "description": "Interrupt Enable for XBAR_OUT3"
              },
              "EDGE3": {
                "bit": 10,
                "description": "Active edge for edge detection on XBAR_OUT3",
                "width": 2
              },
              "STS3": {
                "bit": 12,
                "description": "Edge detection status for XBAR_OUT3"
              }
            }
          }
        },
        "XBARB": {
          "instances": [
            {
              "name": "XBARB",
              "base": "0x4005A000"
            }
          ],
          "registers": {
            "SEL0": {
              "offset": "0x00",
              "size": 16,
              "description": "Crossbar B Select Register 0"
            },
            "SEL1": {
              "offset": "0x02",
              "size": 16,
              "description": "Crossbar B Select Register 1"
            },
            "SEL2": {
              "offset": "0x04",
              "size": 16,
              "description": "Crossbar B Select Register 2"
            },
            "SEL3": {
              "offset": "0x06",
              "size": 16,
              "description": "Crossbar B Select Register 3"
            },
            "SEL4": {
              "offset": "0x08",
              "size": 16,
              "description": "Crossbar B Select Register 4"
            },
            "SEL5": {
              "offset": "0x0A",
              "size": 16,
              "description": "Crossbar B Select Register 5"
            },
            "SEL6": {
              "offset": "0x0C",
              "size": 16,
              "description": "Crossbar B Select Register 6"
            },
            "SEL7": {
              "offset": "0x0E",
              "size": 16,
              "description": "Crossbar B Select Register 7"
            }
          },
          "bits": {
            "SEL0": {
              "SEL0": {
                "bit": 0,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT0 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL1": {
                "bit": 8,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT1 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL1": {
              "SEL2": {
                "bit": 0,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT2 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL3": {
                "bit": 8,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT3 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL2": {
              "SEL4": {
                "bit": 0,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT4 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL5": {
                "bit": 8,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT5 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL3": {
              "SEL6": {
                "bit": 0,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT6 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL7": {
                "bit": 8,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT7 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL4": {
              "SEL8": {
                "bit": 0,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT8 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL9": {
                "bit": 8,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT9 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL5": {
              "SEL10": {
                "bit": 0,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT10 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL11": {
                "bit": 8,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT11 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL6": {
              "SEL12": {
                "bit": 0,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT12 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL13": {
                "bit": 8,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT13 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            },
            "SEL7": {
              "SEL14": {
                "bit": 0,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT14 (refer to Functional Description section for input/output assignment)",
                "width": 6
              },
              "SEL15": {
                "bit": 8,
                "description": "Input (XBARB_INn) to be muxed to XBARB_OUT15 (refer to Functional Description section for input/output assignment)",
                "width": 6
              }
            }
          }
        },
        "AOI0": {
          "instances": [
            {
              "name": "AOI0",
              "base": "0x4005B000"
            }
          ],
          "registers": {
            "BFCRT01%s": {
              "offset": "0x00",
              "size": 16,
              "description": "Boolean Function Term 0 and 1 Configuration Register for EVENTn"
            },
            "BFCRT23%s": {
              "offset": "0x02",
              "size": 16,
              "description": "Boolean Function Term 2 and 3 Configuration Register for EVENTn"
            }
          },
          "bits": {
            "BFCRT01%s": {
              "PT1_DC": {
                "bit": 0,
                "description": "Product term 1, D input configuration",
                "width": 2
              },
              "PT1_CC": {
                "bit": 2,
                "description": "Product term 1, C input configuration",
                "width": 2
              },
              "PT1_BC": {
                "bit": 4,
                "description": "Product term 1, B input configuration",
                "width": 2
              },
              "PT1_AC": {
                "bit": 6,
                "description": "Product term 1, A input configuration",
                "width": 2
              },
              "PT0_DC": {
                "bit": 8,
                "description": "Product term 0, D input configuration",
                "width": 2
              },
              "PT0_CC": {
                "bit": 10,
                "description": "Product term 0, C input configuration",
                "width": 2
              },
              "PT0_BC": {
                "bit": 12,
                "description": "Product term 0, B input configuration",
                "width": 2
              },
              "PT0_AC": {
                "bit": 14,
                "description": "Product term 0, A input configuration",
                "width": 2
              }
            },
            "BFCRT23%s": {
              "PT3_DC": {
                "bit": 0,
                "description": "Product term 3, D input configuration",
                "width": 2
              },
              "PT3_CC": {
                "bit": 2,
                "description": "Product term 3, C input configuration",
                "width": 2
              },
              "PT3_BC": {
                "bit": 4,
                "description": "Product term 3, B input configuration",
                "width": 2
              },
              "PT3_AC": {
                "bit": 6,
                "description": "Product term 3, A input configuration",
                "width": 2
              },
              "PT2_DC": {
                "bit": 8,
                "description": "Product term 2, D input configuration",
                "width": 2
              },
              "PT2_CC": {
                "bit": 10,
                "description": "Product term 2, C input configuration",
                "width": 2
              },
              "PT2_BC": {
                "bit": 12,
                "description": "Product term 2, B input configuration",
                "width": 2
              },
              "PT2_AC": {
                "bit": 14,
                "description": "Product term 2, A input configuration",
                "width": 2
              }
            }
          }
        },
        "EWM": {
          "instances": [
            {
              "name": "EWM",
              "base": "0x40061000",
              "irq": 22
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 8,
              "description": "Control Register"
            },
            "SERV": {
              "offset": "0x01",
              "size": 8,
              "description": "Service Register"
            },
            "CMPL": {
              "offset": "0x02",
              "size": 8,
              "description": "Compare Low Register"
            },
            "CMPH": {
              "offset": "0x03",
              "size": 8,
              "description": "Compare High Register"
            },
            "CLKCTRL": {
              "offset": "0x04",
              "size": 8,
              "description": "Clock Control Register"
            },
            "CLKPRESCALER": {
              "offset": "0x05",
              "size": 8,
              "description": "Clock Prescaler Register"
            }
          },
          "bits": {
            "CTRL": {
              "EWMEN": {
                "bit": 0,
                "description": "EWM enable."
              },
              "ASSIN": {
                "bit": 1,
                "description": "EWM_in's Assertion State Select."
              },
              "INEN": {
                "bit": 2,
                "description": "Input Enable."
              },
              "INTEN": {
                "bit": 3,
                "description": "Interrupt Enable."
              }
            },
            "SERV": {
              "SERVICE": {
                "bit": 0,
                "description": "The EWM refresh mechanism requires the CPU to write two values to the SERV register: a first data byte of 0xB4, followed by a second data byte of 0x2C",
                "width": 8
              }
            },
            "CMPL": {
              "COMPAREL": {
                "bit": 0,
                "description": "To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) minimum refresh time is required",
                "width": 8
              }
            },
            "CMPH": {
              "COMPAREH": {
                "bit": 0,
                "description": "To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) maximum refresh time is required",
                "width": 8
              }
            },
            "CLKCTRL": {
              "CLKSEL": {
                "bit": 0,
                "description": "EWM has 4 possible low power clock sources for running EWM counter",
                "width": 2
              }
            },
            "CLKPRESCALER": {
              "CLK_DIV": {
                "bit": 0,
                "description": "Selected low power clock source for running the EWM counter can be prescaled as below",
                "width": 8
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "MCG",
              "base": "0x40064000",
              "irq": 57
            }
          ],
          "registers": {
            "C1": {
              "offset": "0x00",
              "size": 8,
              "description": "MCG Control 1 Register"
            },
            "C2": {
              "offset": "0x01",
              "size": 8,
              "description": "MCG Control 2 Register"
            },
            "C3": {
              "offset": "0x02",
              "size": 8,
              "description": "MCG Control 3 Register"
            },
            "C4": {
              "offset": "0x03",
              "size": 8,
              "description": "MCG Control 4 Register"
            },
            "C5": {
              "offset": "0x04",
              "size": 8,
              "description": "MCG Control 5 Register"
            },
            "C6": {
              "offset": "0x05",
              "size": 8,
              "description": "MCG Control 6 Register"
            },
            "S": {
              "offset": "0x06",
              "size": 8,
              "description": "MCG Status Register"
            },
            "SC": {
              "offset": "0x08",
              "size": 8,
              "description": "MCG Status and Control Register"
            },
            "ATCVH": {
              "offset": "0x0A",
              "size": 8,
              "description": "MCG Auto Trim Compare Value High Register"
            },
            "ATCVL": {
              "offset": "0x0B",
              "size": 8,
              "description": "MCG Auto Trim Compare Value Low Register"
            },
            "C8": {
              "offset": "0x0D",
              "size": 8,
              "description": "MCG Control 8 Register"
            }
          },
          "bits": {
            "C1": {
              "IREFSTEN": {
                "bit": 0,
                "description": "Internal Reference Stop Enable"
              },
              "IRCLKEN": {
                "bit": 1,
                "description": "Internal Reference Clock Enable"
              },
              "IREFS": {
                "bit": 2,
                "description": "Internal Reference Select"
              },
              "FRDIV": {
                "bit": 3,
                "description": "FLL External Reference Divider",
                "width": 3
              },
              "CLKS": {
                "bit": 6,
                "description": "Clock Source Select",
                "width": 2
              }
            },
            "C2": {
              "IRCS": {
                "bit": 0,
                "description": "Internal Reference Clock Select"
              },
              "LP": {
                "bit": 1,
                "description": "Low Power Select"
              },
              "EREFS": {
                "bit": 2,
                "description": "External Reference Select"
              },
              "HGO": {
                "bit": 3,
                "description": "High Gain Oscillator Select"
              },
              "RANGE": {
                "bit": 4,
                "description": "Frequency Range Select",
                "width": 2
              },
              "FCFTRIM": {
                "bit": 6,
                "description": "Fast Internal Reference Clock Fine Trim"
              },
              "LOCRE0": {
                "bit": 7,
                "description": "Loss of Clock Reset Enable"
              }
            },
            "C3": {
              "SCTRIM": {
                "bit": 0,
                "description": "Slow Internal Reference Clock Trim Setting",
                "width": 8
              }
            },
            "C4": {
              "SCFTRIM": {
                "bit": 0,
                "description": "Slow Internal Reference Clock Fine Trim"
              },
              "FCTRIM": {
                "bit": 1,
                "description": "Fast Internal Reference Clock Trim Setting",
                "width": 4
              },
              "DRST_DRS": {
                "bit": 5,
                "description": "DCO Range Select",
                "width": 2
              },
              "DMX32": {
                "bit": 7,
                "description": "DCO Maximum Frequency with 32.768 kHz Reference"
              }
            },
            "C5": {
              "PRDIV": {
                "bit": 0,
                "description": "PLL External Reference Divider",
                "width": 3
              },
              "PLLSTEN": {
                "bit": 5,
                "description": "PLL Stop Enable"
              },
              "PLLCLKEN": {
                "bit": 6,
                "description": "PLL Clock Enable"
              }
            },
            "C6": {
              "VDIV": {
                "bit": 0,
                "description": "VCO Divider",
                "width": 5
              },
              "CME0": {
                "bit": 5,
                "description": "Clock Monitor Enable"
              },
              "PLLS": {
                "bit": 6,
                "description": "PLL Select"
              },
              "LOLIE0": {
                "bit": 7,
                "description": "Loss of Lock Interrrupt Enable"
              }
            },
            "S": {
              "IRCST": {
                "bit": 0,
                "description": "Internal Reference Clock Status"
              },
              "OSCINIT0": {
                "bit": 1,
                "description": "OSC Initialization"
              },
              "CLKST": {
                "bit": 2,
                "description": "Clock Mode Status",
                "width": 2
              },
              "IREFST": {
                "bit": 4,
                "description": "Internal Reference Status"
              },
              "PLLST": {
                "bit": 5,
                "description": "PLL Select Status"
              },
              "LOCK0": {
                "bit": 6,
                "description": "Lock Status"
              },
              "LOLS0": {
                "bit": 7,
                "description": "Loss of Lock Status"
              }
            },
            "SC": {
              "LOCS0": {
                "bit": 0,
                "description": "OSC0 Loss of Clock Status"
              },
              "FCRDIV": {
                "bit": 1,
                "description": "Fast Clock Internal Reference Divider",
                "width": 3
              },
              "FLTPRSRV": {
                "bit": 4,
                "description": "FLL Filter Preserve Enable"
              },
              "ATMF": {
                "bit": 5,
                "description": "Automatic Trim Machine Fail Flag"
              },
              "ATMS": {
                "bit": 6,
                "description": "Automatic Trim Machine Select"
              },
              "ATME": {
                "bit": 7,
                "description": "Automatic Trim Machine Enable"
              }
            },
            "ATCVH": {
              "ATCVH": {
                "bit": 0,
                "description": "ATM Compare Value High",
                "width": 8
              }
            },
            "ATCVL": {
              "ATCVL": {
                "bit": 0,
                "description": "ATM Compare Value Low",
                "width": 8
              }
            },
            "C8": {
              "LOLRE": {
                "bit": 6,
                "description": "PLL Loss of Lock Reset Enable"
              }
            }
          }
        },
        "OSC0": {
          "instances": [
            {
              "name": "OSC0",
              "base": "0x40065000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 8,
              "description": "OSC Control Register"
            },
            "OSC_DIV": {
              "offset": "0x02",
              "size": 8,
              "description": "OSC_DIV"
            }
          },
          "bits": {
            "CR": {
              "SC16P": {
                "bit": 0,
                "description": "Oscillator 16 pF Capacitor Load Configure"
              },
              "SC8P": {
                "bit": 1,
                "description": "Oscillator 8 pF Capacitor Load Configure"
              },
              "SC4P": {
                "bit": 2,
                "description": "Oscillator 4 pF Capacitor Load Configure"
              },
              "SC2P": {
                "bit": 3,
                "description": "Oscillator 2 pF Capacitor Load Configure"
              },
              "EREFSTEN": {
                "bit": 5,
                "description": "External Reference Stop Enable"
              },
              "ERCLKEN": {
                "bit": 7,
                "description": "External Reference Enable"
              }
            },
            "OSC_DIV": {
              "ERPS": {
                "bit": 6,
                "description": "ERCLK prescaler",
                "width": 2
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C0",
              "base": "0x40066000",
              "irq": 24
            },
            {
              "name": "I2C1",
              "base": "0x40067000",
              "irq": 25
            }
          ],
          "registers": {
            "A1": {
              "offset": "0x00",
              "size": 8,
              "description": "I2C Address Register 1"
            },
            "F": {
              "offset": "0x01",
              "size": 8,
              "description": "I2C Frequency Divider register"
            },
            "C1": {
              "offset": "0x02",
              "size": 8,
              "description": "I2C Control Register 1"
            },
            "S": {
              "offset": "0x03",
              "size": 8,
              "description": "I2C Status register"
            },
            "D": {
              "offset": "0x04",
              "size": 8,
              "description": "I2C Data I/O register"
            },
            "C2": {
              "offset": "0x05",
              "size": 8,
              "description": "I2C Control Register 2"
            },
            "FLT": {
              "offset": "0x06",
              "size": 8,
              "description": "I2C Programmable Input Glitch Filter Register"
            },
            "RA": {
              "offset": "0x07",
              "size": 8,
              "description": "I2C Range Address register"
            },
            "SMB": {
              "offset": "0x08",
              "size": 8,
              "description": "I2C SMBus Control and Status register"
            },
            "A2": {
              "offset": "0x09",
              "size": 8,
              "description": "I2C Address Register 2"
            },
            "SLTH": {
              "offset": "0x0A",
              "size": 8,
              "description": "I2C SCL Low Timeout Register High"
            },
            "SLTL": {
              "offset": "0x0B",
              "size": 8,
              "description": "I2C SCL Low Timeout Register Low"
            }
          },
          "bits": {
            "A1": {
              "AD": {
                "bit": 1,
                "description": "Address",
                "width": 7
              }
            },
            "F": {
              "ICR": {
                "bit": 0,
                "description": "ClockRate",
                "width": 6
              },
              "MULT": {
                "bit": 6,
                "description": "Multiplier Factor",
                "width": 2
              }
            },
            "C1": {
              "DMAEN": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "WUEN": {
                "bit": 1,
                "description": "Wakeup Enable"
              },
              "RSTA": {
                "bit": 2,
                "description": "Repeat START"
              },
              "TXAK": {
                "bit": 3,
                "description": "Transmit Acknowledge Enable"
              },
              "TX": {
                "bit": 4,
                "description": "Transmit Mode Select"
              },
              "MST": {
                "bit": 5,
                "description": "Master Mode Select"
              },
              "IICIE": {
                "bit": 6,
                "description": "I2C Interrupt Enable"
              },
              "IICEN": {
                "bit": 7,
                "description": "I2C Enable"
              }
            },
            "S": {
              "RXAK": {
                "bit": 0,
                "description": "Receive Acknowledge"
              },
              "IICIF": {
                "bit": 1,
                "description": "Interrupt Flag"
              },
              "SRW": {
                "bit": 2,
                "description": "Slave Read/Write"
              },
              "RAM": {
                "bit": 3,
                "description": "Range Address Match"
              },
              "ARBL": {
                "bit": 4,
                "description": "Arbitration Lost"
              },
              "BUSY": {
                "bit": 5,
                "description": "Bus Busy"
              },
              "IAAS": {
                "bit": 6,
                "description": "Addressed As A Slave"
              },
              "TCF": {
                "bit": 7,
                "description": "Transfer Complete Flag"
              }
            },
            "D": {
              "DATA": {
                "bit": 0,
                "description": "Data",
                "width": 8
              }
            },
            "C2": {
              "AD": {
                "bit": 0,
                "description": "Slave Address",
                "width": 3
              },
              "RMEN": {
                "bit": 3,
                "description": "Range Address Matching Enable"
              },
              "SBRC": {
                "bit": 4,
                "description": "Slave Baud Rate Control"
              },
              "HDRS": {
                "bit": 5,
                "description": "High Drive Select"
              },
              "ADEXT": {
                "bit": 6,
                "description": "Address Extension"
              },
              "GCAEN": {
                "bit": 7,
                "description": "General Call Address Enable"
              }
            },
            "FLT": {
              "FLT": {
                "bit": 0,
                "description": "I2C Programmable Filter Factor",
                "width": 4
              },
              "STARTF": {
                "bit": 4,
                "description": "I2C Bus Start Detect Flag"
              },
              "SSIE": {
                "bit": 5,
                "description": "I2C Bus Stop or Start Interrupt Enable"
              },
              "STOPF": {
                "bit": 6,
                "description": "I2C Bus Stop Detect Flag"
              },
              "SHEN": {
                "bit": 7,
                "description": "Stop Hold Enable"
              }
            },
            "RA": {
              "RAD": {
                "bit": 1,
                "description": "Range Slave Address",
                "width": 7
              }
            },
            "SMB": {
              "SHTF2IE": {
                "bit": 0,
                "description": "SHTF2 Interrupt Enable"
              },
              "SHTF2": {
                "bit": 1,
                "description": "SCL High Timeout Flag 2"
              },
              "SHTF1": {
                "bit": 2,
                "description": "SCL High Timeout Flag 1"
              },
              "SLTF": {
                "bit": 3,
                "description": "SCL Low Timeout Flag"
              },
              "TCKSEL": {
                "bit": 4,
                "description": "Timeout Counter Clock Select"
              },
              "SIICAEN": {
                "bit": 5,
                "description": "Second I2C Address Enable"
              },
              "ALERTEN": {
                "bit": 6,
                "description": "SMBus Alert Response Address Enable"
              },
              "FACK": {
                "bit": 7,
                "description": "Fast NACK/ACK Enable"
              }
            },
            "A2": {
              "SAD": {
                "bit": 1,
                "description": "SMBus Address",
                "width": 7
              }
            },
            "SLTH": {
              "SSLT": {
                "bit": 0,
                "description": "SSLT[15:8]",
                "width": 8
              }
            },
            "SLTL": {
              "SSLT": {
                "bit": 0,
                "description": "SSLT[7:0]",
                "width": 8
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "UART0",
              "base": "0x4006A000",
              "irq": 31
            },
            {
              "name": "UART1",
              "base": "0x4006B000",
              "irq": 33
            },
            {
              "name": "UART2",
              "base": "0x4006C000",
              "irq": 35
            },
            {
              "name": "UART3",
              "base": "0x4006D000",
              "irq": 44
            },
            {
              "name": "UART4",
              "base": "0x400EA000",
              "irq": 46
            },
            {
              "name": "UART5",
              "base": "0x400EB000",
              "irq": 28
            }
          ],
          "registers": {
            "BDH": {
              "offset": "0x00",
              "size": 8,
              "description": "UART Baud Rate Registers: High"
            },
            "BDL": {
              "offset": "0x01",
              "size": 8,
              "description": "UART Baud Rate Registers: Low"
            },
            "C1": {
              "offset": "0x02",
              "size": 8,
              "description": "UART Control Register 1"
            },
            "C2": {
              "offset": "0x03",
              "size": 8,
              "description": "UART Control Register 2"
            },
            "S1": {
              "offset": "0x04",
              "size": 8,
              "description": "UART Status Register 1"
            },
            "S2": {
              "offset": "0x05",
              "size": 8,
              "description": "UART Status Register 2"
            },
            "C3": {
              "offset": "0x06",
              "size": 8,
              "description": "UART Control Register 3"
            },
            "D": {
              "offset": "0x07",
              "size": 8,
              "description": "UART Data Register"
            },
            "MA1": {
              "offset": "0x08",
              "size": 8,
              "description": "UART Match Address Registers 1"
            },
            "MA2": {
              "offset": "0x09",
              "size": 8,
              "description": "UART Match Address Registers 2"
            },
            "C4": {
              "offset": "0x0A",
              "size": 8,
              "description": "UART Control Register 4"
            },
            "C5": {
              "offset": "0x0B",
              "size": 8,
              "description": "UART Control Register 5"
            },
            "ED": {
              "offset": "0x0C",
              "size": 8,
              "description": "UART Extended Data Register"
            },
            "MODEM": {
              "offset": "0x0D",
              "size": 8,
              "description": "UART Modem Register"
            },
            "IR": {
              "offset": "0x0E",
              "size": 8,
              "description": "UART Infrared Register"
            },
            "PFIFO": {
              "offset": "0x10",
              "size": 8,
              "description": "UART FIFO Parameters"
            },
            "CFIFO": {
              "offset": "0x11",
              "size": 8,
              "description": "UART FIFO Control Register"
            },
            "SFIFO": {
              "offset": "0x12",
              "size": 8,
              "description": "UART FIFO Status Register"
            },
            "TWFIFO": {
              "offset": "0x13",
              "size": 8,
              "description": "UART FIFO Transmit Watermark"
            },
            "TCFIFO": {
              "offset": "0x14",
              "size": 8,
              "description": "UART FIFO Transmit Count"
            },
            "RWFIFO": {
              "offset": "0x15",
              "size": 8,
              "description": "UART FIFO Receive Watermark"
            },
            "RCFIFO": {
              "offset": "0x16",
              "size": 8,
              "description": "UART FIFO Receive Count"
            },
            "C7816": {
              "offset": "0x18",
              "size": 8,
              "description": "UART 7816 Control Register"
            },
            "IE7816": {
              "offset": "0x19",
              "size": 8,
              "description": "UART 7816 Interrupt Enable Register"
            },
            "IS7816": {
              "offset": "0x1A",
              "size": 8,
              "description": "UART 7816 Interrupt Status Register"
            },
            "WP7816": {
              "offset": "0x1B",
              "size": 8,
              "description": "UART 7816 Wait Parameter Register"
            },
            "WN7816": {
              "offset": "0x1C",
              "size": 8,
              "description": "UART 7816 Wait N Register"
            },
            "WF7816": {
              "offset": "0x1D",
              "size": 8,
              "description": "UART 7816 Wait FD Register"
            },
            "ET7816": {
              "offset": "0x1E",
              "size": 8,
              "description": "UART 7816 Error Threshold Register"
            },
            "TL7816": {
              "offset": "0x1F",
              "size": 8,
              "description": "UART 7816 Transmit Length Register"
            },
            "AP7816A_T0": {
              "offset": "0x3A",
              "size": 8,
              "description": "UART 7816 ATR Duration Timer Register A"
            },
            "AP7816B_T0": {
              "offset": "0x3B",
              "size": 8,
              "description": "UART 7816 ATR Duration Timer Register B"
            },
            "WP7816A_T0": {
              "offset": "0x3C",
              "size": 8,
              "description": "UART 7816 Wait Parameter Register A"
            },
            "WP7816A_T1": {
              "offset": "0x3C",
              "size": 8,
              "description": "UART 7816 Wait Parameter Register A"
            },
            "WP7816B_T0": {
              "offset": "0x3D",
              "size": 8,
              "description": "UART 7816 Wait Parameter Register B"
            },
            "WP7816B_T1": {
              "offset": "0x3D",
              "size": 8,
              "description": "UART 7816 Wait Parameter Register B"
            },
            "WGP7816_T1": {
              "offset": "0x3E",
              "size": 8,
              "description": "UART 7816 Wait and Guard Parameter Register"
            },
            "WP7816C_T1": {
              "offset": "0x3F",
              "size": 8,
              "description": "UART 7816 Wait Parameter Register C"
            }
          },
          "bits": {
            "BDH": {
              "SBR": {
                "bit": 0,
                "description": "UART Baud Rate Bits",
                "width": 5
              },
              "SBNS": {
                "bit": 5,
                "description": "Stop Bit Number Select"
              },
              "RXEDGIE": {
                "bit": 6,
                "description": "RxD Input Active Edge Interrupt Enable"
              },
              "LBKDIE": {
                "bit": 7,
                "description": "LIN Break Detect Interrupt or DMA Request Enable"
              }
            },
            "BDL": {
              "SBR": {
                "bit": 0,
                "description": "UART Baud Rate Bits",
                "width": 8
              }
            },
            "C1": {
              "PT": {
                "bit": 0,
                "description": "Parity Type"
              },
              "PE": {
                "bit": 1,
                "description": "Parity Enable"
              },
              "ILT": {
                "bit": 2,
                "description": "Idle Line Type Select"
              },
              "WAKE": {
                "bit": 3,
                "description": "Receiver Wakeup Method Select"
              },
              "M": {
                "bit": 4,
                "description": "9-bit or 8-bit Mode Select"
              },
              "RSRC": {
                "bit": 5,
                "description": "Receiver Source Select"
              },
              "UARTSWAI": {
                "bit": 6,
                "description": "UART Stops in Wait Mode"
              },
              "LOOPS": {
                "bit": 7,
                "description": "Loop Mode Select"
              }
            },
            "C2": {
              "SBK": {
                "bit": 0,
                "description": "Send Break"
              },
              "RWU": {
                "bit": 1,
                "description": "Receiver Wakeup Control"
              },
              "RE": {
                "bit": 2,
                "description": "Receiver Enable"
              },
              "TE": {
                "bit": 3,
                "description": "Transmitter Enable"
              },
              "ILIE": {
                "bit": 4,
                "description": "Idle Line Interrupt Enable"
              },
              "RIE": {
                "bit": 5,
                "description": "Receiver Full Interrupt or DMA Transfer Enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transmission Complete Interrupt Enable"
              },
              "TIE": {
                "bit": 7,
                "description": "Transmitter Interrupt or DMA Transfer Enable."
              }
            },
            "S1": {
              "PF": {
                "bit": 0,
                "description": "Parity Error Flag"
              },
              "FE": {
                "bit": 1,
                "description": "Framing Error Flag"
              },
              "NF": {
                "bit": 2,
                "description": "Noise Flag"
              },
              "OR": {
                "bit": 3,
                "description": "Receiver Overrun Flag"
              },
              "IDLE": {
                "bit": 4,
                "description": "Idle Line Flag"
              },
              "RDRF": {
                "bit": 5,
                "description": "Receive Data Register Full Flag"
              },
              "TC": {
                "bit": 6,
                "description": "Transmit Complete Flag"
              },
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Register Empty Flag"
              }
            },
            "S2": {
              "RAF": {
                "bit": 0,
                "description": "Receiver Active Flag"
              },
              "LBKDE": {
                "bit": 1,
                "description": "LIN Break Detection Enable"
              },
              "BRK13": {
                "bit": 2,
                "description": "Break Transmit Character Length"
              },
              "RWUID": {
                "bit": 3,
                "description": "Receive Wakeup Idle Detect"
              },
              "RXINV": {
                "bit": 4,
                "description": "Receive Data Inversion"
              },
              "MSBF": {
                "bit": 5,
                "description": "Most Significant Bit First"
              },
              "RXEDGIF": {
                "bit": 6,
                "description": "RxD Pin Active Edge Interrupt Flag"
              },
              "LBKDIF": {
                "bit": 7,
                "description": "LIN Break Detect Interrupt Flag"
              }
            },
            "C3": {
              "PEIE": {
                "bit": 0,
                "description": "Parity Error Interrupt Enable"
              },
              "FEIE": {
                "bit": 1,
                "description": "Framing Error Interrupt Enable"
              },
              "NEIE": {
                "bit": 2,
                "description": "Noise Error Interrupt Enable"
              },
              "ORIE": {
                "bit": 3,
                "description": "Overrun Error Interrupt Enable"
              },
              "TXINV": {
                "bit": 4,
                "description": "Transmit Data Inversion."
              },
              "TXDIR": {
                "bit": 5,
                "description": "Transmitter Pin Data Direction in Single-Wire mode"
              },
              "T8": {
                "bit": 6,
                "description": "Transmit Bit 8"
              },
              "R8": {
                "bit": 7,
                "description": "Received Bit 8"
              }
            },
            "D": {
              "RT": {
                "bit": 0,
                "description": "Reads return the contents of the read-only receive data register and writes go to the write-only transmit data register",
                "width": 8
              }
            },
            "MA1": {
              "MA": {
                "bit": 0,
                "description": "Match Address",
                "width": 8
              }
            },
            "MA2": {
              "MA": {
                "bit": 0,
                "description": "Match Address",
                "width": 8
              }
            },
            "C4": {
              "BRFA": {
                "bit": 0,
                "description": "Baud Rate Fine Adjust",
                "width": 5
              },
              "M10": {
                "bit": 5,
                "description": "10-bit Mode select"
              },
              "MAEN2": {
                "bit": 6,
                "description": "Match Address Mode Enable 2"
              },
              "MAEN1": {
                "bit": 7,
                "description": "Match Address Mode Enable 1"
              }
            },
            "C5": {
              "LBKDDMAS": {
                "bit": 3,
                "description": "LIN Break Detect DMA Select Bit"
              },
              "RDMAS": {
                "bit": 5,
                "description": "Receiver Full DMA Select"
              },
              "TDMAS": {
                "bit": 7,
                "description": "Transmitter DMA Select"
              }
            },
            "ED": {
              "PARITYE": {
                "bit": 6,
                "description": "The current received dataword contained in D and C3[R8] was received with a parity error."
              },
              "NOISY": {
                "bit": 7,
                "description": "The current received dataword contained in D and C3[R8] was received with noise."
              }
            },
            "MODEM": {
              "TXCTSE": {
                "bit": 0,
                "description": "Transmitter clear-to-send enable"
              },
              "TXRTSE": {
                "bit": 1,
                "description": "Transmitter request-to-send enable"
              },
              "TXRTSPOL": {
                "bit": 2,
                "description": "Transmitter request-to-send polarity"
              },
              "RXRTSE": {
                "bit": 3,
                "description": "Receiver request-to-send enable"
              }
            },
            "IR": {
              "TNP": {
                "bit": 0,
                "description": "Transmitter narrow pulse",
                "width": 2
              },
              "IREN": {
                "bit": 2,
                "description": "Infrared enable"
              }
            },
            "PFIFO": {
              "RXFIFOSIZE": {
                "bit": 0,
                "description": "Receive FIFO. Buffer Depth",
                "width": 3
              },
              "RXFE": {
                "bit": 3,
                "description": "Receive FIFO Enable"
              },
              "TXFIFOSIZE": {
                "bit": 4,
                "description": "Transmit FIFO. Buffer Depth",
                "width": 3
              },
              "TXFE": {
                "bit": 7,
                "description": "Transmit FIFO Enable"
              }
            },
            "CFIFO": {
              "RXUFE": {
                "bit": 0,
                "description": "Receive FIFO Underflow Interrupt Enable"
              },
              "TXOFE": {
                "bit": 1,
                "description": "Transmit FIFO Overflow Interrupt Enable"
              },
              "RXOFE": {
                "bit": 2,
                "description": "Receive FIFO Overflow Interrupt Enable"
              },
              "RXFLUSH": {
                "bit": 6,
                "description": "Receive FIFO/Buffer Flush"
              },
              "TXFLUSH": {
                "bit": 7,
                "description": "Transmit FIFO/Buffer Flush"
              }
            },
            "SFIFO": {
              "RXUF": {
                "bit": 0,
                "description": "Receiver Buffer Underflow Flag"
              },
              "TXOF": {
                "bit": 1,
                "description": "Transmitter Buffer Overflow Flag"
              },
              "RXOF": {
                "bit": 2,
                "description": "Receiver Buffer Overflow Flag"
              },
              "RXEMPT": {
                "bit": 6,
                "description": "Receive Buffer/FIFO Empty"
              },
              "TXEMPT": {
                "bit": 7,
                "description": "Transmit Buffer/FIFO Empty"
              }
            },
            "TWFIFO": {
              "TXWATER": {
                "bit": 0,
                "description": "Transmit Watermark",
                "width": 8
              }
            },
            "TCFIFO": {
              "TXCOUNT": {
                "bit": 0,
                "description": "Transmit Counter",
                "width": 8
              }
            },
            "RWFIFO": {
              "RXWATER": {
                "bit": 0,
                "description": "Receive Watermark",
                "width": 8
              }
            },
            "RCFIFO": {
              "RXCOUNT": {
                "bit": 0,
                "description": "Receive Counter",
                "width": 8
              }
            },
            "C7816": {
              "ISO_7816E": {
                "bit": 0,
                "description": "ISO-7816 Functionality Enabled"
              },
              "TTYPE": {
                "bit": 1,
                "description": "Transfer Type"
              },
              "INIT": {
                "bit": 2,
                "description": "Detect Initial Character"
              },
              "ANACK": {
                "bit": 3,
                "description": "Generate NACK on Error"
              },
              "ONACK": {
                "bit": 4,
                "description": "Generate NACK on Overflow"
              }
            },
            "IE7816": {
              "RXTE": {
                "bit": 0,
                "description": "Receive Threshold Exceeded Interrupt Enable"
              },
              "TXTE": {
                "bit": 1,
                "description": "Transmit Threshold Exceeded Interrupt Enable"
              },
              "GTVE": {
                "bit": 2,
                "description": "Guard Timer Violated Interrupt Enable"
              },
              "ADTE": {
                "bit": 3,
                "description": "ATR Duration Timer Interrupt Enable"
              },
              "INITDE": {
                "bit": 4,
                "description": "Initial Character Detected Interrupt Enable"
              },
              "BWTE": {
                "bit": 5,
                "description": "Block Wait Timer Interrupt Enable"
              },
              "CWTE": {
                "bit": 6,
                "description": "Character Wait Timer Interrupt Enable"
              },
              "WTE": {
                "bit": 7,
                "description": "Wait Timer Interrupt Enable"
              }
            },
            "IS7816": {
              "RXT": {
                "bit": 0,
                "description": "Receive Threshold Exceeded Interrupt"
              },
              "TXT": {
                "bit": 1,
                "description": "Transmit Threshold Exceeded Interrupt"
              },
              "GTV": {
                "bit": 2,
                "description": "Guard Timer Violated Interrupt"
              },
              "ADT": {
                "bit": 3,
                "description": "ATR Duration Time Interrupt"
              },
              "INITD": {
                "bit": 4,
                "description": "Initial Character Detected Interrupt"
              },
              "BWT": {
                "bit": 5,
                "description": "Block Wait Timer Interrupt"
              },
              "CWT": {
                "bit": 6,
                "description": "Character Wait Timer Interrupt"
              },
              "WT": {
                "bit": 7,
                "description": "Wait Timer Interrupt"
              }
            },
            "WP7816": {
              "WTX": {
                "bit": 0,
                "description": "Wait Time Multiplier (C7816[TTYPE] = 1)",
                "width": 8
              }
            },
            "WN7816": {
              "GTN": {
                "bit": 0,
                "description": "Guard Band N",
                "width": 8
              }
            },
            "WF7816": {
              "GTFD": {
                "bit": 0,
                "description": "FD Multiplier",
                "width": 8
              }
            },
            "ET7816": {
              "RXTHRESHOLD": {
                "bit": 0,
                "description": "Receive NACK Threshold",
                "width": 4
              },
              "TXTHRESHOLD": {
                "bit": 4,
                "description": "Transmit NACK Threshold",
                "width": 4
              }
            },
            "TL7816": {
              "TLEN": {
                "bit": 0,
                "description": "Transmit Length",
                "width": 8
              }
            },
            "AP7816A_T0": {
              "ADTI_H": {
                "bit": 0,
                "description": "ATR Duration Time Integer High (C7816[TTYPE] = 0)",
                "width": 8
              }
            },
            "AP7816B_T0": {
              "ADTI_L": {
                "bit": 0,
                "description": "ATR Duration Time Integer Low (C7816[TTYPE] = 0)",
                "width": 8
              }
            },
            "WP7816A_T0": {
              "WI_H": {
                "bit": 0,
                "description": "Wait Time Integer High (C7816[TTYPE] = 0)",
                "width": 8
              }
            },
            "WP7816A_T1": {
              "BWI_H": {
                "bit": 0,
                "description": "Block Wait Time Integer High (C7816[TTYPE] = 1)",
                "width": 8
              }
            },
            "WP7816B_T0": {
              "WI_L": {
                "bit": 0,
                "description": "Wait Time Integer Low (C7816[TTYPE] = 0)",
                "width": 8
              }
            },
            "WP7816B_T1": {
              "BWI_L": {
                "bit": 0,
                "description": "Block Wait Time Integer Low (C7816[TTYPE] = 1)",
                "width": 8
              }
            },
            "WGP7816_T1": {
              "BGI": {
                "bit": 0,
                "description": "Block Guard Time Integer (C7816[TTYPE] = 1)",
                "width": 4
              },
              "CWI1": {
                "bit": 4,
                "description": "Character Wait Time Integer 1 (C7816[TTYPE] = 1)",
                "width": 4
              }
            },
            "WP7816C_T1": {
              "CWI2": {
                "bit": 0,
                "description": "Character Wait Time Integer 2 (C7816[TTYPE] = 1)",
                "width": 5
              }
            }
          }
        },
        "CMP0": {
          "instances": [
            {
              "name": "CMP0",
              "base": "0x40073000",
              "irq": 40
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "TRIGM": {
                "bit": 5,
                "description": "Trigger Mode Enable"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input Mux Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input Mux Control",
                "width": 3
              }
            }
          }
        },
        "CMP1": {
          "instances": [
            {
              "name": "CMP1",
              "base": "0x40073008",
              "irq": 41
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "TRIGM": {
                "bit": 5,
                "description": "Trigger Mode Enable"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input Mux Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input Mux Control",
                "width": 3
              }
            }
          }
        },
        "CMP2": {
          "instances": [
            {
              "name": "CMP2",
              "base": "0x40073010",
              "irq": 70
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "TRIGM": {
                "bit": 5,
                "description": "Trigger Mode Enable"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input Mux Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input Mux Control",
                "width": 3
              }
            }
          }
        },
        "CMP3": {
          "instances": [
            {
              "name": "CMP3",
              "base": "0x40073018",
              "irq": 92
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "TRIGM": {
                "bit": 5,
                "description": "Trigger Mode Enable"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input Mux Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input Mux Control",
                "width": 3
              }
            }
          }
        },
        "LLWU": {
          "instances": [
            {
              "name": "LLWU",
              "base": "0x4007C000",
              "irq": 21
            }
          ],
          "registers": {
            "PE1": {
              "offset": "0x00",
              "size": 8,
              "description": "LLWU Pin Enable 1 register"
            },
            "PE2": {
              "offset": "0x01",
              "size": 8,
              "description": "LLWU Pin Enable 2 register"
            },
            "PE3": {
              "offset": "0x02",
              "size": 8,
              "description": "LLWU Pin Enable 3 register"
            },
            "PE4": {
              "offset": "0x03",
              "size": 8,
              "description": "LLWU Pin Enable 4 register"
            },
            "PE5": {
              "offset": "0x04",
              "size": 8,
              "description": "LLWU Pin Enable 5 register"
            },
            "PE6": {
              "offset": "0x05",
              "size": 8,
              "description": "LLWU Pin Enable 6 register"
            },
            "PE7": {
              "offset": "0x06",
              "size": 8,
              "description": "LLWU Pin Enable 7 register"
            },
            "PE8": {
              "offset": "0x07",
              "size": 8,
              "description": "LLWU Pin Enable 8 register"
            },
            "ME": {
              "offset": "0x08",
              "size": 8,
              "description": "LLWU Module Enable register"
            },
            "PF1": {
              "offset": "0x09",
              "size": 8,
              "description": "LLWU Pin Flag 1 register"
            },
            "PF2": {
              "offset": "0x0A",
              "size": 8,
              "description": "LLWU Pin Flag 2 register"
            },
            "PF3": {
              "offset": "0x0B",
              "size": 8,
              "description": "LLWU Pin Flag 3 register"
            },
            "PF4": {
              "offset": "0x0C",
              "size": 8,
              "description": "LLWU Pin Flag 4 register"
            },
            "MF5": {
              "offset": "0x0D",
              "size": 8,
              "description": "LLWU Module Flag 5 register"
            },
            "FILT1": {
              "offset": "0x0E",
              "size": 8,
              "description": "LLWU Pin Filter 1 register"
            },
            "FILT2": {
              "offset": "0x0F",
              "size": 8,
              "description": "LLWU Pin Filter 2 register"
            }
          },
          "bits": {
            "PE1": {
              "WUPE0": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P0",
                "width": 2
              },
              "WUPE1": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P1",
                "width": 2
              },
              "WUPE2": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P2",
                "width": 2
              },
              "WUPE3": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P3",
                "width": 2
              }
            },
            "PE2": {
              "WUPE4": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P4",
                "width": 2
              },
              "WUPE5": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P5",
                "width": 2
              },
              "WUPE6": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P6",
                "width": 2
              },
              "WUPE7": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P7",
                "width": 2
              }
            },
            "PE3": {
              "WUPE8": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P8",
                "width": 2
              },
              "WUPE9": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P9",
                "width": 2
              },
              "WUPE10": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P10",
                "width": 2
              },
              "WUPE11": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P11",
                "width": 2
              }
            },
            "PE4": {
              "WUPE12": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P12",
                "width": 2
              },
              "WUPE13": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P13",
                "width": 2
              },
              "WUPE14": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P14",
                "width": 2
              },
              "WUPE15": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P15",
                "width": 2
              }
            },
            "PE5": {
              "WUPE16": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P16",
                "width": 2
              },
              "WUPE17": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P17",
                "width": 2
              },
              "WUPE18": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P18",
                "width": 2
              },
              "WUPE19": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P19",
                "width": 2
              }
            },
            "PE6": {
              "WUPE20": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P20",
                "width": 2
              },
              "WUPE21": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P21",
                "width": 2
              },
              "WUPE22": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P22",
                "width": 2
              },
              "WUPE23": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P23",
                "width": 2
              }
            },
            "PE7": {
              "WUPE24": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P24",
                "width": 2
              },
              "WUPE25": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P25",
                "width": 2
              },
              "WUPE26": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P26",
                "width": 2
              },
              "WUPE27": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P27",
                "width": 2
              }
            },
            "PE8": {
              "WUPE28": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P28",
                "width": 2
              },
              "WUPE29": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P29",
                "width": 2
              },
              "WUPE30": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P30",
                "width": 2
              },
              "WUPE31": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P31",
                "width": 2
              }
            },
            "ME": {
              "WUME0": {
                "bit": 0,
                "description": "Wakeup Module Enable For Module 0"
              },
              "WUME1": {
                "bit": 1,
                "description": "Wakeup Module Enable for Module 1"
              },
              "WUME2": {
                "bit": 2,
                "description": "Wakeup Module Enable For Module 2"
              },
              "WUME3": {
                "bit": 3,
                "description": "Wakeup Module Enable For Module 3"
              },
              "WUME4": {
                "bit": 4,
                "description": "Wakeup Module Enable For Module 4"
              },
              "WUME5": {
                "bit": 5,
                "description": "Wakeup Module Enable For Module 5"
              },
              "WUME6": {
                "bit": 6,
                "description": "Wakeup Module Enable For Module 6"
              },
              "WUME7": {
                "bit": 7,
                "description": "Wakeup Module Enable For Module 7"
              }
            },
            "PF1": {
              "WUF0": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P0"
              },
              "WUF1": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P1"
              },
              "WUF2": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P2"
              },
              "WUF3": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P3"
              },
              "WUF4": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P4"
              },
              "WUF5": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P5"
              },
              "WUF6": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P6"
              },
              "WUF7": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P7"
              }
            },
            "PF2": {
              "WUF8": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P8"
              },
              "WUF9": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P9"
              },
              "WUF10": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P10"
              },
              "WUF11": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P11"
              },
              "WUF12": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P12"
              },
              "WUF13": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P13"
              },
              "WUF14": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P14"
              },
              "WUF15": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P15"
              }
            },
            "PF3": {
              "WUF16": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P16"
              },
              "WUF17": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P17"
              },
              "WUF18": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P18"
              },
              "WUF19": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P19"
              },
              "WUF20": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P20"
              },
              "WUF21": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P21"
              },
              "WUF22": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P22"
              },
              "WUF23": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P23"
              }
            },
            "PF4": {
              "WUF24": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P24"
              },
              "WUF25": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P25"
              },
              "WUF26": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P26"
              },
              "WUF27": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P27"
              },
              "WUF28": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P28"
              },
              "WUF29": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P29"
              },
              "WUF30": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P30"
              },
              "WUF31": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P31"
              }
            },
            "MF5": {
              "MWUF0": {
                "bit": 0,
                "description": "Wakeup flag For module 0"
              },
              "MWUF1": {
                "bit": 1,
                "description": "Wakeup flag For module 1"
              },
              "MWUF2": {
                "bit": 2,
                "description": "Wakeup flag For module 2"
              },
              "MWUF3": {
                "bit": 3,
                "description": "Wakeup flag For module 3"
              },
              "MWUF4": {
                "bit": 4,
                "description": "Wakeup flag For module 4"
              },
              "MWUF5": {
                "bit": 5,
                "description": "Wakeup flag For module 5"
              },
              "MWUF6": {
                "bit": 6,
                "description": "Wakeup flag For module 6"
              },
              "MWUF7": {
                "bit": 7,
                "description": "Wakeup flag For module 7"
              }
            },
            "FILT1": {
              "FILTSEL": {
                "bit": 0,
                "description": "Filter Pin Select",
                "width": 5
              },
              "FILTE": {
                "bit": 5,
                "description": "Digital Filter On External Pin",
                "width": 2
              },
              "FILTF": {
                "bit": 7,
                "description": "Filter Detect Flag"
              }
            },
            "FILT2": {
              "FILTSEL": {
                "bit": 0,
                "description": "Filter Pin Select",
                "width": 5
              },
              "FILTE": {
                "bit": 5,
                "description": "Digital Filter On External Pin",
                "width": 2
              },
              "FILTF": {
                "bit": 7,
                "description": "Filter Detect Flag"
              }
            }
          }
        },
        "PMC": {
          "instances": [
            {
              "name": "PMC",
              "base": "0x4007D000",
              "irq": 20
            }
          ],
          "registers": {
            "LVDSC1": {
              "offset": "0x00",
              "size": 8,
              "description": "Low Voltage Detect Status And Control 1 register"
            },
            "LVDSC2": {
              "offset": "0x01",
              "size": 8,
              "description": "Low Voltage Detect Status And Control 2 register"
            },
            "REGSC": {
              "offset": "0x02",
              "size": 8,
              "description": "Regulator Status And Control register"
            },
            "HVDSC1": {
              "offset": "0x0B",
              "size": 8,
              "description": "High Voltage Detect Status And Control 1 register"
            }
          },
          "bits": {
            "LVDSC1": {
              "LVDV": {
                "bit": 0,
                "description": "Low-Voltage Detect Voltage Select",
                "width": 2
              },
              "LVDRE": {
                "bit": 4,
                "description": "Low-Voltage Detect Reset Enable"
              },
              "LVDIE": {
                "bit": 5,
                "description": "Low-Voltage Detect Interrupt Enable"
              },
              "LVDACK": {
                "bit": 6,
                "description": "Low-Voltage Detect Acknowledge"
              },
              "LVDF": {
                "bit": 7,
                "description": "Low-Voltage Detect Flag"
              }
            },
            "LVDSC2": {
              "LVWV": {
                "bit": 0,
                "description": "Low-Voltage Warning Voltage Select",
                "width": 2
              },
              "LVWIE": {
                "bit": 5,
                "description": "Low-Voltage Warning Interrupt Enable"
              },
              "LVWACK": {
                "bit": 6,
                "description": "Low-Voltage Warning Acknowledge"
              },
              "LVWF": {
                "bit": 7,
                "description": "Low-Voltage Warning Flag"
              }
            },
            "REGSC": {
              "BGBE": {
                "bit": 0,
                "description": "Bandgap Buffer Enable"
              },
              "REGONS": {
                "bit": 2,
                "description": "Regulator In Run Regulation Status"
              },
              "ACKISO": {
                "bit": 3,
                "description": "Acknowledge Isolation"
              },
              "BGEN": {
                "bit": 4,
                "description": "Bandgap Enable In VLPx Operation"
              }
            },
            "HVDSC1": {
              "HVDV": {
                "bit": 0,
                "description": "High-Voltage Detect Voltage Select"
              },
              "HVDRE": {
                "bit": 4,
                "description": "High-Voltage Detect Reset Enable"
              },
              "HVDIE": {
                "bit": 5,
                "description": "High-Voltage Detect Interrupt Enable"
              },
              "HVDACK": {
                "bit": 6,
                "description": "High-Voltage Detect Acknowledge"
              },
              "HVDF": {
                "bit": 7,
                "description": "High-Voltage Detect Flag"
              }
            }
          }
        },
        "SMC": {
          "instances": [
            {
              "name": "SMC",
              "base": "0x4007E000"
            }
          ],
          "registers": {
            "PMPROT": {
              "offset": "0x00",
              "size": 8,
              "description": "Power Mode Protection register"
            },
            "PMCTRL": {
              "offset": "0x01",
              "size": 8,
              "description": "Power Mode Control register"
            },
            "STOPCTRL": {
              "offset": "0x02",
              "size": 8,
              "description": "Stop Control Register"
            },
            "PMSTAT": {
              "offset": "0x03",
              "size": 8,
              "description": "Power Mode Status register"
            }
          },
          "bits": {
            "PMPROT": {
              "AVLLS": {
                "bit": 1,
                "description": "Allow Very-Low-Leakage Stop Mode"
              },
              "AVLP": {
                "bit": 5,
                "description": "Allow Very-Low-Power Modes"
              },
              "AHSRUN": {
                "bit": 7,
                "description": "Allow High Speed Run mode"
              }
            },
            "PMCTRL": {
              "STOPM": {
                "bit": 0,
                "description": "Stop Mode Control",
                "width": 3
              },
              "STOPA": {
                "bit": 3,
                "description": "Stop Aborted"
              },
              "RUNM": {
                "bit": 5,
                "description": "Run Mode Control",
                "width": 2
              }
            },
            "STOPCTRL": {
              "VLLSM": {
                "bit": 0,
                "description": "VLLS Mode Control",
                "width": 3
              },
              "LPOPO": {
                "bit": 3,
                "description": "LPO Power Option"
              },
              "RAM2PO": {
                "bit": 4,
                "description": "RAM2 Power Option"
              },
              "PORPO": {
                "bit": 5,
                "description": "POR Power Option"
              },
              "PSTOPO": {
                "bit": 6,
                "description": "Partial Stop Option",
                "width": 2
              }
            },
            "PMSTAT": {
              "PMSTAT": {
                "bit": 0,
                "description": "Power Mode Status",
                "width": 8
              }
            }
          }
        },
        "RCM": {
          "instances": [
            {
              "name": "RCM",
              "base": "0x4007F000"
            }
          ],
          "registers": {
            "SRS0": {
              "offset": "0x00",
              "size": 8,
              "description": "System Reset Status Register 0"
            },
            "SRS1": {
              "offset": "0x01",
              "size": 8,
              "description": "System Reset Status Register 1"
            },
            "RPFC": {
              "offset": "0x04",
              "size": 8,
              "description": "Reset Pin Filter Control register"
            },
            "RPFW": {
              "offset": "0x05",
              "size": 8,
              "description": "Reset Pin Filter Width register"
            },
            "SSRS0": {
              "offset": "0x08",
              "size": 8,
              "description": "Sticky System Reset Status Register 0"
            },
            "SSRS1": {
              "offset": "0x09",
              "size": 8,
              "description": "Sticky System Reset Status Register 1"
            }
          },
          "bits": {
            "SRS0": {
              "WAKEUP": {
                "bit": 0,
                "description": "Low Leakage Wakeup Reset"
              },
              "LVD": {
                "bit": 1,
                "description": "Low-Voltage Detect Reset"
              },
              "LOC": {
                "bit": 2,
                "description": "Loss-of-Clock Reset"
              },
              "LOL": {
                "bit": 3,
                "description": "Loss-of-Lock Reset"
              },
              "WDOG": {
                "bit": 5,
                "description": "Watchdog"
              },
              "PIN": {
                "bit": 6,
                "description": "External Reset Pin"
              },
              "POR": {
                "bit": 7,
                "description": "Power-On Reset"
              }
            },
            "SRS1": {
              "JTAG": {
                "bit": 0,
                "description": "JTAG Generated Reset"
              },
              "LOCKUP": {
                "bit": 1,
                "description": "Core Lockup"
              },
              "SW": {
                "bit": 2,
                "description": "Software"
              },
              "MDM_AP": {
                "bit": 3,
                "description": "MDM-AP System Reset Request"
              },
              "SACKERR": {
                "bit": 5,
                "description": "Stop Mode Acknowledge Error Reset"
              }
            },
            "RPFC": {
              "RSTFLTSRW": {
                "bit": 0,
                "description": "Reset Pin Filter Select in Run and Wait Modes",
                "width": 2
              },
              "RSTFLTSS": {
                "bit": 2,
                "description": "Reset Pin Filter Select in Stop Mode"
              }
            },
            "RPFW": {
              "RSTFLTSEL": {
                "bit": 0,
                "description": "Reset Pin Filter Bus Clock Select",
                "width": 5
              }
            },
            "SSRS0": {
              "SWAKEUP": {
                "bit": 0,
                "description": "Sticky Low Leakage Wakeup Reset"
              },
              "SLVD": {
                "bit": 1,
                "description": "Sticky Low-Voltage Detect Reset"
              },
              "SLOC": {
                "bit": 2,
                "description": "Sticky Loss-of-Clock Reset"
              },
              "SLOL": {
                "bit": 3,
                "description": "Sticky Loss-of-Lock Reset"
              },
              "SWDOG": {
                "bit": 5,
                "description": "Sticky Watchdog"
              },
              "SPIN": {
                "bit": 6,
                "description": "Sticky External Reset Pin"
              },
              "SPOR": {
                "bit": 7,
                "description": "Sticky Power-On Reset"
              }
            },
            "SSRS1": {
              "SJTAG": {
                "bit": 0,
                "description": "Sticky JTAG Generated Reset"
              },
              "SLOCKUP": {
                "bit": 1,
                "description": "Sticky Core Lockup"
              },
              "SSW": {
                "bit": 2,
                "description": "Sticky Software"
              },
              "SMDM_AP": {
                "bit": 3,
                "description": "Sticky MDM-AP System Reset Request"
              },
              "SSACKERR": {
                "bit": 5,
                "description": "Sticky Stop Mode Acknowledge Error Reset"
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "TRNG0",
              "base": "0x400A0000",
              "irq": 23
            }
          ],
          "registers": {
            "TRNG0_MCTL": {
              "offset": "0x00",
              "size": 32,
              "description": "RNG Miscellaneous Control Register"
            },
            "TRNG0_SCMISC": {
              "offset": "0x04",
              "size": 32,
              "description": "RNG Statistical Check Miscellaneous Register"
            },
            "TRNG0_PKRRNG": {
              "offset": "0x08",
              "size": 32,
              "description": "RNG Poker Range Register"
            },
            "TRNG0_PKRMAX": {
              "offset": "0x0C",
              "size": 32,
              "description": "RNG Poker Maximum Limit Register"
            },
            "TRNG0_PKRSQ": {
              "offset": "0x0C",
              "size": 32,
              "description": "RNG Poker Square Calculation Result Register"
            },
            "TRNG0_SDCTL": {
              "offset": "0x10",
              "size": 32,
              "description": "RNG Seed Control Register"
            },
            "TRNG0_SBLIM": {
              "offset": "0x14",
              "size": 32,
              "description": "RNG Sparse Bit Limit Register"
            },
            "TRNG0_TOTSAM": {
              "offset": "0x14",
              "size": 32,
              "description": "RNG Total Samples Register"
            },
            "TRNG0_FRQMIN": {
              "offset": "0x18",
              "size": 32,
              "description": "RNG Frequency Count Minimum Limit Register"
            },
            "TRNG0_FRQCNT": {
              "offset": "0x1C",
              "size": 32,
              "description": "RNG Frequency Count Register"
            },
            "TRNG0_FRQMAX": {
              "offset": "0x1C",
              "size": 32,
              "description": "RNG Frequency Count Maximum Limit Register"
            },
            "TRNG0_SCMC": {
              "offset": "0x20",
              "size": 32,
              "description": "RNG Statistical Check Monobit Count Register"
            },
            "TRNG0_SCML": {
              "offset": "0x20",
              "size": 32,
              "description": "RNG Statistical Check Monobit Limit Register"
            },
            "TRNG0_SCR1C": {
              "offset": "0x24",
              "size": 32,
              "description": "RNG Statistical Check Run Length 1 Count Register"
            },
            "TRNG0_SCR1L": {
              "offset": "0x24",
              "size": 32,
              "description": "RNG Statistical Check Run Length 1 Limit Register"
            },
            "TRNG0_SCR2C": {
              "offset": "0x28",
              "size": 32,
              "description": "RNG Statistical Check Run Length 2 Count Register"
            },
            "TRNG0_SCR2L": {
              "offset": "0x28",
              "size": 32,
              "description": "RNG Statistical Check Run Length 2 Limit Register"
            },
            "TRNG0_SCR3C": {
              "offset": "0x2C",
              "size": 32,
              "description": "RNG Statistical Check Run Length 3 Count Register"
            },
            "TRNG0_SCR3L": {
              "offset": "0x2C",
              "size": 32,
              "description": "RNG Statistical Check Run Length 3 Limit Register"
            },
            "TRNG0_SCR4C": {
              "offset": "0x30",
              "size": 32,
              "description": "RNG Statistical Check Run Length 4 Count Register"
            },
            "TRNG0_SCR4L": {
              "offset": "0x30",
              "size": 32,
              "description": "RNG Statistical Check Run Length 4 Limit Register"
            },
            "TRNG0_SCR5C": {
              "offset": "0x34",
              "size": 32,
              "description": "RNG Statistical Check Run Length 5 Count Register"
            },
            "TRNG0_SCR5L": {
              "offset": "0x34",
              "size": 32,
              "description": "RNG Statistical Check Run Length 5 Limit Register"
            },
            "TRNG0_SCR6PC": {
              "offset": "0x38",
              "size": 32,
              "description": "RNG Statistical Check Run Length 6+ Count Register"
            },
            "TRNG0_SCR6PL": {
              "offset": "0x38",
              "size": 32,
              "description": "RNG Statistical Check Run Length 6+ Limit Register"
            },
            "TRNG0_STATUS": {
              "offset": "0x3C",
              "size": 32,
              "description": "RNG Status Register"
            },
            "TRNG0_ENT0": {
              "offset": "0x40",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT1": {
              "offset": "0x44",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT2": {
              "offset": "0x48",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT3": {
              "offset": "0x4C",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT4": {
              "offset": "0x50",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT5": {
              "offset": "0x54",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT6": {
              "offset": "0x58",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT7": {
              "offset": "0x5C",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT8": {
              "offset": "0x60",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT9": {
              "offset": "0x64",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT10": {
              "offset": "0x68",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT11": {
              "offset": "0x6C",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT12": {
              "offset": "0x70",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT13": {
              "offset": "0x74",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT14": {
              "offset": "0x78",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT15": {
              "offset": "0x7C",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_PKRCNT10": {
              "offset": "0x80",
              "size": 32,
              "description": "RNG Statistical Check Poker Count 1 and 0 Register"
            },
            "TRNG0_PKRCNT32": {
              "offset": "0x84",
              "size": 32,
              "description": "RNG Statistical Check Poker Count 3 and 2 Register"
            },
            "TRNG0_PKRCNT54": {
              "offset": "0x88",
              "size": 32,
              "description": "RNG Statistical Check Poker Count 5 and 4 Register"
            },
            "TRNG0_PKRCNT76": {
              "offset": "0x8C",
              "size": 32,
              "description": "RNG Statistical Check Poker Count 7 and 6 Register"
            },
            "TRNG0_PKRCNT98": {
              "offset": "0x90",
              "size": 32,
              "description": "RNG Statistical Check Poker Count 9 and 8 Register"
            },
            "TRNG0_PKRCNTBA": {
              "offset": "0x94",
              "size": 32,
              "description": "RNG Statistical Check Poker Count B and A Register"
            },
            "TRNG0_PKRCNTDC": {
              "offset": "0x98",
              "size": 32,
              "description": "RNG Statistical Check Poker Count D and C Register"
            },
            "TRNG0_PKRCNTFE": {
              "offset": "0x9C",
              "size": 32,
              "description": "RNG Statistical Check Poker Count F and E Register"
            },
            "TRNG0_SEC_CFG": {
              "offset": "0xB0",
              "size": 32,
              "description": "RNG Security Configuration Register"
            },
            "TRNG0_INT_CTRL": {
              "offset": "0xB4",
              "size": 32,
              "description": "RNG Interrupt Control Register"
            },
            "TRNG0_INT_MASK": {
              "offset": "0xB8",
              "size": 32,
              "description": "RNG Mask Register"
            },
            "TRNG0_INT_STATUS": {
              "offset": "0xBC",
              "size": 32,
              "description": "RNG Interrupt Status Register"
            },
            "TRNG0_VID1": {
              "offset": "0xF0",
              "size": 32,
              "description": "RNG Version ID Register (MS)"
            },
            "TRNG0_VID2": {
              "offset": "0xF4",
              "size": 32,
              "description": "RNG Version ID Register (LS)"
            }
          },
          "bits": {
            "TRNG0_MCTL": {
              "SAMP_MODE": {
                "bit": 0,
                "description": "Sample Mode",
                "width": 2
              },
              "OSC_DIV": {
                "bit": 2,
                "description": "Oscillator Divide",
                "width": 2
              },
              "UNUSED": {
                "bit": 4,
                "description": "This bit is unused but write-able. Must be left as zero."
              },
              "TRNG_ACC": {
                "bit": 5,
                "description": "TRNG Access Mode"
              },
              "RST_DEF": {
                "bit": 6,
                "description": "Reset Defaults"
              },
              "FOR_SCLK": {
                "bit": 7,
                "description": "Force System Clock"
              },
              "FCT_FAIL": {
                "bit": 8,
                "description": "Read only: Frequency Count Fail"
              },
              "FCT_VAL": {
                "bit": 9,
                "description": "Read only: Frequency Count Valid. Indicates that a valid frequency count may be read from FRQCNT."
              },
              "ENT_VAL": {
                "bit": 10,
                "description": "Read only: Entropy Valid"
              },
              "TST_OUT": {
                "bit": 11,
                "description": "Read only: Test point inside ring oscillator."
              },
              "ERR": {
                "bit": 12,
                "description": "Read: Error status"
              },
              "TSTOP_OK": {
                "bit": 13,
                "description": "TRNG_OK_TO_STOP"
              },
              "PRGM": {
                "bit": 16,
                "description": "Programming Mode Select"
              }
            },
            "TRNG0_SCMISC": {
              "LRUN_MAX": {
                "bit": 0,
                "description": "LONG RUN MAX LIMIT",
                "width": 8
              },
              "RTY_CT": {
                "bit": 16,
                "description": "RETRY COUNT",
                "width": 4
              }
            },
            "TRNG0_PKRRNG": {
              "PKR_RNG": {
                "bit": 0,
                "description": "Poker Range",
                "width": 16
              }
            },
            "TRNG0_PKRMAX": {
              "PKR_MAX": {
                "bit": 0,
                "description": "Poker Maximum Limit",
                "width": 24
              }
            },
            "TRNG0_PKRSQ": {
              "PKR_SQ": {
                "bit": 0,
                "description": "Poker Square Calculation Result",
                "width": 24
              }
            },
            "TRNG0_SDCTL": {
              "SAMP_SIZE": {
                "bit": 0,
                "description": "Sample Size",
                "width": 16
              },
              "ENT_DLY": {
                "bit": 16,
                "description": "Entropy Delay",
                "width": 16
              }
            },
            "TRNG0_SBLIM": {
              "SB_LIM": {
                "bit": 0,
                "description": "Sparse Bit Limit",
                "width": 10
              }
            },
            "TRNG0_TOTSAM": {
              "TOT_SAM": {
                "bit": 0,
                "description": "Total Samples",
                "width": 20
              }
            },
            "TRNG0_FRQMIN": {
              "FRQ_MIN": {
                "bit": 0,
                "description": "Frequency Count Minimum Limit",
                "width": 22
              }
            },
            "TRNG0_FRQCNT": {
              "FRQ_CT": {
                "bit": 0,
                "description": "Frequency Count",
                "width": 22
              }
            },
            "TRNG0_FRQMAX": {
              "FRQ_MAX": {
                "bit": 0,
                "description": "Frequency Counter Maximum Limit",
                "width": 22
              }
            },
            "TRNG0_SCMC": {
              "MONO_CT": {
                "bit": 0,
                "description": "Monobit Count",
                "width": 16
              }
            },
            "TRNG0_SCML": {
              "MONO_MAX": {
                "bit": 0,
                "description": "Monobit Maximum Limit",
                "width": 16
              },
              "MONO_RNG": {
                "bit": 16,
                "description": "Monobit Range",
                "width": 16
              }
            },
            "TRNG0_SCR1C": {
              "R1_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 1 Count",
                "width": 15
              },
              "R1_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 1 Count",
                "width": 15
              }
            },
            "TRNG0_SCR1L": {
              "RUN1_MAX": {
                "bit": 0,
                "description": "Run Length 1 Maximum Limit",
                "width": 15
              },
              "RUN1_RNG": {
                "bit": 16,
                "description": "Run Length 1 Range",
                "width": 15
              }
            },
            "TRNG0_SCR2C": {
              "R2_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 2 Count",
                "width": 14
              },
              "R2_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 2 Count",
                "width": 14
              }
            },
            "TRNG0_SCR2L": {
              "RUN2_MAX": {
                "bit": 0,
                "description": "Run Length 2 Maximum Limit",
                "width": 14
              },
              "RUN2_RNG": {
                "bit": 16,
                "description": "Run Length 2 Range",
                "width": 14
              }
            },
            "TRNG0_SCR3C": {
              "R3_0_CT": {
                "bit": 0,
                "description": "Runs of Zeroes, Length 3 Count",
                "width": 13
              },
              "R3_1_CT": {
                "bit": 16,
                "description": "Runs of Ones, Length 3 Count",
                "width": 13
              }
            },
            "TRNG0_SCR3L": {
              "RUN3_MAX": {
                "bit": 0,
                "description": "Run Length 3 Maximum Limit",
                "width": 13
              },
              "RUN3_RNG": {
                "bit": 16,
                "description": "Run Length 3 Range",
                "width": 13
              }
            },
            "TRNG0_SCR4C": {
              "R4_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 4 Count",
                "width": 12
              },
              "R4_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 4 Count",
                "width": 12
              }
            },
            "TRNG0_SCR4L": {
              "RUN4_MAX": {
                "bit": 0,
                "description": "Run Length 4 Maximum Limit",
                "width": 12
              },
              "RUN4_RNG": {
                "bit": 16,
                "description": "Run Length 4 Range",
                "width": 12
              }
            },
            "TRNG0_SCR5C": {
              "R5_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 5 Count",
                "width": 11
              },
              "R5_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 5 Count",
                "width": 11
              }
            },
            "TRNG0_SCR5L": {
              "RUN5_MAX": {
                "bit": 0,
                "description": "Run Length 5 Maximum Limit",
                "width": 11
              },
              "RUN5_RNG": {
                "bit": 16,
                "description": "Run Length 5 Range",
                "width": 11
              }
            },
            "TRNG0_SCR6PC": {
              "R6P_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 6+ Count",
                "width": 11
              },
              "R6P_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 6+ Count",
                "width": 11
              }
            },
            "TRNG0_SCR6PL": {
              "RUN6P_MAX": {
                "bit": 0,
                "description": "Run Length 6+ Maximum Limit",
                "width": 11
              },
              "RUN6P_RNG": {
                "bit": 16,
                "description": "Run Length 6+ Range",
                "width": 11
              }
            },
            "TRNG0_STATUS": {
              "TF1BR0": {
                "bit": 0,
                "description": "Test Fail, 1-Bit Run, Sampling 0s. If TF1BR0=1, the 1-Bit Run, Sampling 0s Test has failed."
              },
              "TF1BR1": {
                "bit": 1,
                "description": "Test Fail, 1-Bit Run, Sampling 1s. If TF1BR1=1, the 1-Bit Run, Sampling 1s Test has failed."
              },
              "TF2BR0": {
                "bit": 2,
                "description": "Test Fail, 2-Bit Run, Sampling 0s. If TF2BR0=1, the 2-Bit Run, Sampling 0s Test has failed."
              },
              "TF2BR1": {
                "bit": 3,
                "description": "Test Fail, 2-Bit Run, Sampling 1s. If TF2BR1=1, the 2-Bit Run, Sampling 1s Test has failed."
              },
              "TF3BR0": {
                "bit": 4,
                "description": "Test Fail, 3-Bit Run, Sampling 0s. If TF3BR0=1, the 3-Bit Run, Sampling 0s Test has failed."
              },
              "TF3BR1": {
                "bit": 5,
                "description": "Test Fail, 3-Bit Run, Sampling 1s. If TF3BR1=1, the 3-Bit Run, Sampling 1s Test has failed."
              },
              "TF4BR0": {
                "bit": 6,
                "description": "Test Fail, 4-Bit Run, Sampling 0s. If TF4BR0=1, the 4-Bit Run, Sampling 0s Test has failed."
              },
              "TF4BR1": {
                "bit": 7,
                "description": "Test Fail, 4-Bit Run, Sampling 1s. If TF4BR1=1, the 4-Bit Run, Sampling 1s Test has failed."
              },
              "TF5BR0": {
                "bit": 8,
                "description": "Test Fail, 5-Bit Run, Sampling 0s. If TF5BR0=1, the 5-Bit Run, Sampling 0s Test has failed."
              },
              "TF5BR1": {
                "bit": 9,
                "description": "Test Fail, 5-Bit Run, Sampling 1s. If TF5BR1=1, the 5-Bit Run, Sampling 1s Test has failed."
              },
              "TF6PBR0": {
                "bit": 10,
                "description": "Test Fail, 6 Plus Bit Run, Sampling 0s"
              },
              "TF6PBR1": {
                "bit": 11,
                "description": "Test Fail, 6 Plus Bit Run, Sampling 1s"
              },
              "TFSB": {
                "bit": 12,
                "description": "Test Fail, Sparse Bit. If TFSB=1, the Sparse Bit Test has failed."
              },
              "TFLR": {
                "bit": 13,
                "description": "Test Fail, Long Run. If TFLR=1, the Long Run Test has failed."
              },
              "TFP": {
                "bit": 14,
                "description": "Test Fail, Poker. If TFP=1, the Poker Test has failed."
              },
              "TFMB": {
                "bit": 15,
                "description": "Test Fail, Mono Bit. If TFMB=1, the Mono Bit Test has failed."
              },
              "RETRY_CT": {
                "bit": 16,
                "description": "RETRY COUNT",
                "width": 4
              }
            },
            "TRNG0_ENT0": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT1": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT2": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT3": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT4": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT5": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT6": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT7": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT8": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT9": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT10": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT11": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT12": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT13": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT14": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT15": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_PKRCNT10": {
              "PKR_0_CT": {
                "bit": 0,
                "description": "Poker 0h Count",
                "width": 16
              },
              "PKR_1_CT": {
                "bit": 16,
                "description": "Poker 1h Count",
                "width": 16
              }
            },
            "TRNG0_PKRCNT32": {
              "PKR_2_CT": {
                "bit": 0,
                "description": "Poker 2h Count",
                "width": 16
              },
              "PKR_3_CT": {
                "bit": 16,
                "description": "Poker 3h Count",
                "width": 16
              }
            },
            "TRNG0_PKRCNT54": {
              "PKR_4_CT": {
                "bit": 0,
                "description": "Poker 4h Count",
                "width": 16
              },
              "PKR_5_CT": {
                "bit": 16,
                "description": "Poker 5h Count",
                "width": 16
              }
            },
            "TRNG0_PKRCNT76": {
              "PKR_6_CT": {
                "bit": 0,
                "description": "Poker 6h Count",
                "width": 16
              },
              "PKR_7_CT": {
                "bit": 16,
                "description": "Poker 7h Count",
                "width": 16
              }
            },
            "TRNG0_PKRCNT98": {
              "PKR_8_CT": {
                "bit": 0,
                "description": "Poker 8h Count",
                "width": 16
              },
              "PKR_9_CT": {
                "bit": 16,
                "description": "Poker 9h Count",
                "width": 16
              }
            },
            "TRNG0_PKRCNTBA": {
              "PKR_A_CT": {
                "bit": 0,
                "description": "Poker Ah Count",
                "width": 16
              },
              "PKR_B_CT": {
                "bit": 16,
                "description": "Poker Bh Count",
                "width": 16
              }
            },
            "TRNG0_PKRCNTDC": {
              "PKR_C_CT": {
                "bit": 0,
                "description": "Poker Ch Count",
                "width": 16
              },
              "PKR_D_CT": {
                "bit": 16,
                "description": "Poker Dh Count",
                "width": 16
              }
            },
            "TRNG0_PKRCNTFE": {
              "PKR_E_CT": {
                "bit": 0,
                "description": "Poker Eh Count",
                "width": 16
              },
              "PKR_F_CT": {
                "bit": 16,
                "description": "Poker Fh Count",
                "width": 16
              }
            },
            "TRNG0_SEC_CFG": {
              "SH0": {
                "bit": 0,
                "description": "Reserved. DRNG specific, not applicable to this version."
              },
              "NO_PRGM": {
                "bit": 1,
                "description": "If set the TRNG registers cannot be programmed"
              },
              "SK_VAL": {
                "bit": 2,
                "description": "Reserved. DRNG-specific, not applicable to this version."
              }
            },
            "TRNG0_INT_CTRL": {
              "HW_ERR": {
                "bit": 0,
                "description": "Bit position that can be cleared if corresponding bit of INT_STATUS has been asserted."
              },
              "ENT_VAL": {
                "bit": 1,
                "description": "Same behavior as bit 0 above."
              },
              "FRQ_CT_FAIL": {
                "bit": 2,
                "description": "Same behavior as bit 0 above."
              },
              "UNUSED": {
                "bit": 3,
                "description": "Reserved but writeable.",
                "width": 29
              }
            },
            "TRNG0_INT_MASK": {
              "HW_ERR": {
                "bit": 0,
                "description": "Bit position that can be cleared if corresponding bit of INT_STATUS has been asserted."
              },
              "ENT_VAL": {
                "bit": 1,
                "description": "Same behavior as bit 0 above."
              },
              "FRQ_CT_FAIL": {
                "bit": 2,
                "description": "Same behavior as bit 0 above."
              }
            },
            "TRNG0_INT_STATUS": {
              "HW_ERR": {
                "bit": 0,
                "description": "Read: Error status"
              },
              "ENT_VAL": {
                "bit": 1,
                "description": "Read only: Entropy Valid"
              },
              "FRQ_CT_FAIL": {
                "bit": 2,
                "description": "Read only: Frequency Count Fail"
              }
            },
            "TRNG0_VID1": {
              "RNG_MIN_REV": {
                "bit": 0,
                "description": "Shows the Freescale IP's Minor revision of the TRNG.",
                "width": 8
              },
              "RNG_MAJ_REV": {
                "bit": 8,
                "description": "Shows the Freescale IP's Major revision of the TRNG.",
                "width": 8
              },
              "RNG_IP_ID": {
                "bit": 16,
                "description": "Shows the Freescale IP ID.",
                "width": 16
              }
            },
            "TRNG0_VID2": {
              "RNG_CONFIG_OPT": {
                "bit": 0,
                "description": "Shows the Freescale IP's Configuaration options for the TRNG.",
                "width": 8
              },
              "RNG_ECO_REV": {
                "bit": 8,
                "description": "Shows the Freescale IP's ECO revision of the TRNG.",
                "width": 8
              },
              "RNG_INTG_OPT": {
                "bit": 16,
                "description": "Shows the Freescale integration options for the TRNG.",
                "width": 8
              },
              "RNG_ERA": {
                "bit": 24,
                "description": "Shows the Freescale compile options for the TRNG.",
                "width": 8
              }
            }
          }
        },
        "SystemControl": {
          "instances": [
            {
              "name": "SystemControl",
              "base": "0xE000E000"
            }
          ],
          "registers": {
            "ACTLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Auxiliary Control Register,"
            },
            "CPUID": {
              "offset": "0xD00",
              "size": 32,
              "description": "CPUID Base Register"
            },
            "ICSR": {
              "offset": "0xD04",
              "size": 32,
              "description": "Interrupt Control and State Register"
            },
            "VTOR": {
              "offset": "0xD08",
              "size": 32,
              "description": "Vector Table Offset Register"
            },
            "AIRCR": {
              "offset": "0xD0C",
              "size": 32,
              "description": "Application Interrupt and Reset Control Register"
            },
            "SCR": {
              "offset": "0xD10",
              "size": 32,
              "description": "System Control Register"
            },
            "CCR": {
              "offset": "0xD14",
              "size": 32,
              "description": "Configuration and Control Register"
            },
            "SHPR1": {
              "offset": "0xD18",
              "size": 32,
              "description": "System Handler Priority Register 1"
            },
            "SHPR2": {
              "offset": "0xD1C",
              "size": 32,
              "description": "System Handler Priority Register 2"
            },
            "SHPR3": {
              "offset": "0xD20",
              "size": 32,
              "description": "System Handler Priority Register 3"
            },
            "SHCSR": {
              "offset": "0xD24",
              "size": 32,
              "description": "System Handler Control and State Register"
            },
            "CFSR": {
              "offset": "0xD28",
              "size": 32,
              "description": "Configurable Fault Status Register"
            },
            "HFSR": {
              "offset": "0xD2C",
              "size": 32,
              "description": "HardFault Status register"
            },
            "DFSR": {
              "offset": "0xD30",
              "size": 32,
              "description": "Debug Fault Status Register"
            },
            "MMFAR": {
              "offset": "0xD34",
              "size": 32,
              "description": "MemManage Fault Address Register"
            },
            "BFAR": {
              "offset": "0xD38",
              "size": 32,
              "description": "BusFault Address Register"
            },
            "AFSR": {
              "offset": "0xD3C",
              "size": 32,
              "description": "Auxiliary Fault Status Register"
            },
            "ID_PFR0": {
              "offset": "0xD40",
              "size": 32,
              "description": "Processor Feature Register 0"
            },
            "ID_PFR1": {
              "offset": "0xD44",
              "size": 32,
              "description": "Processor Feature Register 1"
            },
            "ID_DFR0": {
              "offset": "0xD48",
              "size": 32,
              "description": "Debug Feature Register"
            },
            "ID_AFR0": {
              "offset": "0xD4C",
              "size": 32,
              "description": "Auxiliary Feature Register"
            },
            "ID_MMFR0": {
              "offset": "0xD50",
              "size": 32,
              "description": "Memory Model Feature Register 0"
            },
            "ID_MMFR1": {
              "offset": "0xD54",
              "size": 32,
              "description": "Memory Model Feature Register 1"
            },
            "ID_MMFR2": {
              "offset": "0xD58",
              "size": 32,
              "description": "Memory Model Feature Register 2"
            },
            "ID_MMFR3": {
              "offset": "0xD5C",
              "size": 32,
              "description": "Memory Model Feature Register 3"
            },
            "ID_ISAR0": {
              "offset": "0xD60",
              "size": 32,
              "description": "Instruction Set Attributes Register 0"
            },
            "ID_ISAR1": {
              "offset": "0xD64",
              "size": 32,
              "description": "Instruction Set Attributes Register 1"
            },
            "ID_ISAR2": {
              "offset": "0xD68",
              "size": 32,
              "description": "Instruction Set Attributes Register 2"
            },
            "ID_ISAR3": {
              "offset": "0xD6C",
              "size": 32,
              "description": "Instruction Set Attributes Register 3"
            },
            "ID_ISAR4": {
              "offset": "0xD70",
              "size": 32,
              "description": "Instruction Set Attributes Register 4"
            },
            "CLIDR": {
              "offset": "0xD78",
              "size": 32,
              "description": "Cache Level ID register"
            },
            "CTR": {
              "offset": "0xD7C",
              "size": 32,
              "description": "Cache Type register"
            },
            "CCSIDR": {
              "offset": "0xD80",
              "size": 32,
              "description": "Cache Size ID Register"
            },
            "CSSELR": {
              "offset": "0xD84",
              "size": 32,
              "description": "Cache Size Selection Register"
            },
            "CPACR": {
              "offset": "0xD88",
              "size": 32,
              "description": "Coprocessor Access Control Register"
            },
            "STIR": {
              "offset": "0xF00",
              "size": 32,
              "description": "Software Triggered Interrupt Register"
            },
            "MVFR0": {
              "offset": "0xF40",
              "size": 32,
              "description": "Media and FP Feature Register 0"
            },
            "MVFR1": {
              "offset": "0xF44",
              "size": 32,
              "description": "Media and FP Feature Register 1"
            },
            "MVFR2": {
              "offset": "0xF48",
              "size": 32,
              "description": "Media and FP Feature Register 2"
            },
            "ICIALLU": {
              "offset": "0xF50",
              "size": 32,
              "description": "Instruction cache invalidate all to Point of Unification (PoU)"
            },
            "ICIMVAU": {
              "offset": "0xF58",
              "size": 32,
              "description": "Instruction cache invalidate by address to PoU"
            },
            "DCIMVAC": {
              "offset": "0xF5C",
              "size": 32,
              "description": "Data cache invalidate by address to Point of Coherency (PoC)"
            },
            "DCISW": {
              "offset": "0xF60",
              "size": 32,
              "description": "Data cache invalidate by set/way"
            },
            "DCCMVAU": {
              "offset": "0xF64",
              "size": 32,
              "description": "Data cache by address to PoU"
            },
            "DCCMVAC": {
              "offset": "0xF68",
              "size": 32,
              "description": "Data cache clean by address to PoC"
            },
            "DCCSW": {
              "offset": "0xF6C",
              "size": 32,
              "description": "Data cache clean by set/way"
            },
            "DCCIMVAC": {
              "offset": "0xF70",
              "size": 32,
              "description": "Data cache clean and invalidate by address to PoC"
            },
            "DCCISW": {
              "offset": "0xF74",
              "size": 32,
              "description": "Data cache clean and invalidate by set/way"
            },
            "CM7_ITCMCR": {
              "offset": "0xF90",
              "size": 32,
              "description": "Instruction Tightly-Coupled Memory Control Register"
            },
            "CM7_DTCMCR": {
              "offset": "0xF94",
              "size": 32,
              "description": "Data Tightly-Coupled Memory Control Register"
            },
            "CM7_AHBPCR": {
              "offset": "0xF98",
              "size": 32,
              "description": "AHBP Control Register"
            },
            "CM7_CACR": {
              "offset": "0xF9C",
              "size": 32,
              "description": "L1 Cache Control Register"
            },
            "CM7_AHBSCR": {
              "offset": "0xFA0",
              "size": 32,
              "description": "AHB Slave Control Register"
            },
            "CM7_ABFSR": {
              "offset": "0xFA8",
              "size": 32,
              "description": "Auxiliary Bus Fault Status Register"
            }
          },
          "bits": {
            "ACTLR": {
              "DISMCYCINT": {
                "bit": 0,
                "description": "Disables interruption of multi-cycle instructions."
              },
              "DISDEFWBUF": {
                "bit": 1,
                "description": "Disables write buffer use during default memory map accesses."
              },
              "DISFOLD": {
                "bit": 2,
                "description": "Disables folding of IT instructions."
              }
            },
            "CPUID": {
              "REVISION": {
                "bit": 0,
                "description": "Indicates patch release: 0x0 = Patch 0",
                "width": 4
              },
              "PARTNO": {
                "bit": 4,
                "description": "Indicates part number",
                "width": 12
              },
              "ARCHITECTURE": {
                "bit": 16,
                "description": "ARCHITECTURE",
                "width": 4
              },
              "VARIANT": {
                "bit": 20,
                "description": "Indicates processor revision: 0x2 = Revision 2",
                "width": 4
              },
              "IMPLEMENTER": {
                "bit": 24,
                "description": "Implementer code",
                "width": 8
              }
            },
            "ICSR": {
              "VECTACTIVE": {
                "bit": 0,
                "description": "Active exception number",
                "width": 9
              },
              "RETTOBASE": {
                "bit": 11,
                "description": "Indicates whether there are preempted active exceptions"
              },
              "VECTPENDING": {
                "bit": 12,
                "description": "Exception number of the highest priority pending enabled exception",
                "width": 9
              },
              "ISRPENDING": {
                "bit": 22,
                "description": "Interrupt pending flag, excluding NMI and Faults"
              },
              "ISRPREEMPT": {
                "bit": 23,
                "description": "Indicates whether a pending exception will be serviced on exit from debug halt state"
              },
              "PENDSTCLR": {
                "bit": 25,
                "description": "SysTick exception clear-pending bit"
              },
              "PENDSTSET": {
                "bit": 26,
                "description": "SysTick exception set-pending bit"
              },
              "PENDSVCLR": {
                "bit": 27,
                "description": "PendSV clear-pending bit"
              },
              "PENDSVSET": {
                "bit": 28,
                "description": "PendSV set-pending bit"
              },
              "NMIPENDSET": {
                "bit": 31,
                "description": "NMI set-pending bit"
              }
            },
            "VTOR": {
              "TBLOFF": {
                "bit": 7,
                "description": "Vector table base offset",
                "width": 25
              }
            },
            "AIRCR": {
              "VECTRESET": {
                "bit": 0,
                "description": "Writing 1 to this bit causes a local system reset"
              },
              "VECTCLRACTIVE": {
                "bit": 1,
                "description": "Writing 1 to this bit clears all active state information for fixed and configurable exceptions."
              },
              "SYSRESETREQ": {
                "bit": 2,
                "description": "System reset request"
              },
              "PRIGROUP": {
                "bit": 8,
                "description": "Interrupt priority grouping field. This field determines the split of group priority from subpriority.",
                "width": 3
              },
              "ENDIANNESS": {
                "bit": 15,
                "description": "Data endianness"
              },
              "VECTKEY": {
                "bit": 16,
                "description": "Register key",
                "width": 16
              }
            },
            "SCR": {
              "SLEEPONEXIT": {
                "bit": 1,
                "description": "Indicates sleep-on-exit when returning from Handler mode to Thread mode"
              },
              "SLEEPDEEP": {
                "bit": 2,
                "description": "Controls whether the processor uses sleep or deep sleep as its low power mode"
              },
              "SEVONPEND": {
                "bit": 4,
                "description": "Send Event on Pending bit"
              }
            },
            "CCR": {
              "NONBASETHRDENA": {
                "bit": 0,
                "description": "Indicates how the processor enters Thread mode"
              },
              "USERSETMPEND": {
                "bit": 1,
                "description": "Enables unprivileged software access to the STIR"
              },
              "UNALIGN_TRP": {
                "bit": 3,
                "description": "Enables unaligned access traps"
              },
              "DIV_0_TRP": {
                "bit": 4,
                "description": "Enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0"
              },
              "BFHFNMIGN": {
                "bit": 8,
                "description": "Enables handlers with priority -1 or -2 to ignore data BusFaults caused by load and store instructions."
              },
              "STKALIGN": {
                "bit": 9,
                "description": "Indicates stack alignment on exception entry"
              }
            },
            "SHPR1": {
              "PRI_4": {
                "bit": 0,
                "description": "Priority of system handler 4, MemManage",
                "width": 8
              },
              "PRI_5": {
                "bit": 8,
                "description": "Priority of system handler 5, BusFault",
                "width": 8
              },
              "PRI_6": {
                "bit": 16,
                "description": "Priority of system handler 6, UsageFault",
                "width": 8
              }
            },
            "SHPR2": {
              "PRI_11": {
                "bit": 24,
                "description": "Priority of system handler 11, SVCall",
                "width": 8
              }
            },
            "SHPR3": {
              "PRI_12": {
                "bit": 0,
                "description": "Priority of system handler 12, Debug Monitor",
                "width": 8
              },
              "PRI_14": {
                "bit": 16,
                "description": "Priority of system handler 14, PendSV",
                "width": 8
              },
              "PRI_15": {
                "bit": 24,
                "description": "Priority of system handler 15, SysTick exception",
                "width": 8
              }
            },
            "SHCSR": {
              "MEMFAULTACT": {
                "bit": 0,
                "description": "MemManage exception active bit"
              },
              "BUSFAULTACT": {
                "bit": 1,
                "description": "BusFault exception active bit"
              },
              "USGFAULTACT": {
                "bit": 3,
                "description": "UsageFault exception active bit"
              },
              "SVCALLACT": {
                "bit": 7,
                "description": "SVCall active bit"
              },
              "MONITORACT": {
                "bit": 8,
                "description": "Debug monitor active bit"
              },
              "PENDSVACT": {
                "bit": 10,
                "description": "PendSV exception active bit"
              },
              "SYSTICKACT": {
                "bit": 11,
                "description": "SysTick exception active bit"
              },
              "USGFAULTPENDED": {
                "bit": 12,
                "description": "UsageFault exception pending bit"
              },
              "MEMFAULTPENDED": {
                "bit": 13,
                "description": "MemManage exception pending bit"
              },
              "BUSFAULTPENDED": {
                "bit": 14,
                "description": "BusFault exception pending bit"
              },
              "SVCALLPENDED": {
                "bit": 15,
                "description": "SVCall pending bit"
              },
              "MEMFAULTENA": {
                "bit": 16,
                "description": "MemManage enable bit"
              },
              "BUSFAULTENA": {
                "bit": 17,
                "description": "BusFault enable bit"
              },
              "USGFAULTENA": {
                "bit": 18,
                "description": "UsageFault enable bit"
              }
            },
            "CFSR": {
              "IACCVIOL": {
                "bit": 0,
                "description": "Instruction access violation flag"
              },
              "DACCVIOL": {
                "bit": 1,
                "description": "Data access violation flag"
              },
              "MUNSTKERR": {
                "bit": 3,
                "description": "MemManage fault on unstacking for a return from exception"
              },
              "MSTKERR": {
                "bit": 4,
                "description": "MemManage fault on stacking for exception entry"
              },
              "MLSPERR": {
                "bit": 5,
                "description": "MemManage fault occurred during floating-point lazy state preservation"
              },
              "MMARVALID": {
                "bit": 7,
                "description": "MemManage Fault Address Register (MMFAR) valid flag"
              },
              "IBUSERR": {
                "bit": 8,
                "description": "Instruction bus error"
              },
              "PRECISERR": {
                "bit": 9,
                "description": "Precise data bus error"
              },
              "IMPRECISERR": {
                "bit": 10,
                "description": "Imprecise data bus error"
              },
              "UNSTKERR": {
                "bit": 11,
                "description": "BusFault on unstacking for a return from exception"
              },
              "STKERR": {
                "bit": 12,
                "description": "BusFault on stacking for exception entry"
              },
              "LSPERR": {
                "bit": 13,
                "description": "Bus fault occurred during floating-point lazy state preservation"
              },
              "BFARVALID": {
                "bit": 15,
                "description": "BusFault Address Register (BFAR) valid flag"
              },
              "UNDEFINSTR": {
                "bit": 16,
                "description": "Undefined instruction UsageFault"
              },
              "INVSTATE": {
                "bit": 17,
                "description": "Invalid state UsageFault"
              },
              "INVPC": {
                "bit": 18,
                "description": "Invalid PC load UsageFault, caused by an invalid PC load by EXC_RETURN"
              },
              "NOCP": {
                "bit": 19,
                "description": "No coprocessor UsageFault"
              },
              "UNALIGNED": {
                "bit": 24,
                "description": "Unaligned access UsageFault"
              },
              "DIVBYZERO": {
                "bit": 25,
                "description": "Divide by zero UsageFault"
              }
            },
            "HFSR": {
              "VECTTBL": {
                "bit": 1,
                "description": "Indicates a BusFault on a vector table read during exception processing."
              },
              "FORCED": {
                "bit": 30,
                "description": "Indicates a forced hard fault, generated by escalation of a fault with configurable priority that cannot be handles, either because of priority or because it is disabled."
              },
              "DEBUGEVT": {
                "bit": 31,
                "description": "Reserved for Debug use. When writing to the register you must write 0 to this bit, otherwise behavior is Unpredictable."
              }
            },
            "DFSR": {
              "HALTED": {
                "bit": 0,
                "description": "Indicates a debug event generated by either a C_HALT or C_STEP request, triggered by a write to the DHCSR or a step request triggered by setting DEMCR.MON_STEP to 1."
              },
              "BKPT": {
                "bit": 1,
                "description": "Debug event generated by BKPT instruction execution or a breakpoint match in FPB"
              },
              "DWTTRAP": {
                "bit": 2,
                "description": "Debug event generated by the DWT"
              },
              "VCATCH": {
                "bit": 3,
                "description": "Indicates triggering of a Vector catch"
              },
              "EXTERNAL": {
                "bit": 4,
                "description": "Debug event generated because of the assertion of an external debug request"
              }
            },
            "MMFAR": {
              "ADDRESS": {
                "bit": 0,
                "description": "Address of MemManage fault location",
                "width": 32
              }
            },
            "BFAR": {
              "ADDRESS": {
                "bit": 0,
                "description": "Address of the BusFault location",
                "width": 32
              }
            },
            "AFSR": {
              "AUXFAULT": {
                "bit": 0,
                "description": "Latched version of the AUXFAULT inputs",
                "width": 32
              }
            },
            "ID_PFR0": {
              "STATE0": {
                "bit": 0,
                "description": "ARM instruction set support",
                "width": 4
              },
              "STATE1": {
                "bit": 4,
                "description": "Thumb instruction set support",
                "width": 4
              },
              "STATE2": {
                "bit": 8,
                "description": "ARMv7-M reserved",
                "width": 4
              },
              "STATE3": {
                "bit": 12,
                "description": "ARMv7-M reserved",
                "width": 4
              }
            },
            "ID_PFR1": {
              "PROGMODEL": {
                "bit": 8,
                "description": "M profile programmers' model",
                "width": 4
              }
            },
            "ID_DFR0": {
              "DEBUGMODEL": {
                "bit": 20,
                "description": "Support for memory-mapped debug model for M profile processors",
                "width": 4
              }
            },
            "ID_AFR0": {
              "IMPLEMENTATION_DEFINED0": {
                "bit": 0,
                "description": "Gives information about the IMPLEMENTATION DEFINED features of a processor implementation.",
                "width": 4
              },
              "IMPLEMENTATION_DEFINED1": {
                "bit": 4,
                "description": "Gives information about the IMPLEMENTATION DEFINED features of a processor implementation.",
                "width": 4
              },
              "IMPLEMENTATION_DEFINED2": {
                "bit": 8,
                "description": "Gives information about the IMPLEMENTATION DEFINED features of a processor implementation.",
                "width": 4
              },
              "IMPLEMENTATION_DEFINED3": {
                "bit": 12,
                "description": "Gives information about the IMPLEMENTATION DEFINED features of a processor implementation.",
                "width": 4
              }
            },
            "ID_MMFR0": {
              "PMSASUPPORT": {
                "bit": 4,
                "description": "Indicates support for a PMSA",
                "width": 4
              },
              "OUTERMOST_SHAREABILITY": {
                "bit": 8,
                "description": "Indicates the outermost shareability domain implemented",
                "width": 4
              },
              "SHAREABILITY_LEVELS": {
                "bit": 12,
                "description": "Indicates the number of shareability levels implemented",
                "width": 4
              },
              "TCM_SUPPORT": {
                "bit": 16,
                "description": "Indicates the support for Tightly Coupled Memory",
                "width": 4
              },
              "AUXILIARY_REGISTERS": {
                "bit": 20,
                "description": "Indicates the support for Auxiliary registers",
                "width": 4
              }
            },
            "ID_MMFR1": {
              "ID_MMFR1": {
                "bit": 0,
                "description": "Gives information about the implemented memory model and memory management support.",
                "width": 32
              }
            },
            "ID_MMFR2": {
              "WFI_STALL": {
                "bit": 24,
                "description": "Indicates the support for Wait For Interrupt (WFI) stalling",
                "width": 4
              }
            },
            "ID_MMFR3": {
              "ID_MMFR3": {
                "bit": 0,
                "description": "Gives information about the implemented memory model and memory management support.",
                "width": 32
              }
            },
            "ID_ISAR0": {
              "BITCOUNT_INSTRS": {
                "bit": 4,
                "description": "Indicates the supported Bit Counting instructions",
                "width": 4
              },
              "BITFIELD_INSTRS": {
                "bit": 8,
                "description": "Indicates the supported BitField instructions",
                "width": 4
              },
              "CMPBRANCH_INSTRS": {
                "bit": 12,
                "description": "Indicates the supported combined Compare and Branch instructions",
                "width": 4
              },
              "COPROC_INSTRS": {
                "bit": 16,
                "description": "Indicates the supported Coprocessor instructions",
                "width": 4
              },
              "DEBUG_INSTRS": {
                "bit": 20,
                "description": "Indicates the supported Debug instructions",
                "width": 4
              },
              "DIVIDE_INSTRS": {
                "bit": 24,
                "description": "Indicates the supported Divide instructions",
                "width": 4
              }
            },
            "ID_ISAR1": {
              "EXTEND_INSTRS": {
                "bit": 12,
                "description": "Indicates the supported Extend instructions",
                "width": 4
              },
              "IFTHEN_INSTRS": {
                "bit": 16,
                "description": "Indicates the supported IfThen instructions",
                "width": 4
              },
              "IMMEDIATE_INSTRS": {
                "bit": 20,
                "description": "Indicates the support for data-processing instructions with long immediate",
                "width": 4
              },
              "INTERWORK_INSTRS": {
                "bit": 24,
                "description": "Indicates the supported Interworking instructions",
                "width": 4
              }
            },
            "ID_ISAR2": {
              "LOADSTORE_INSTRS": {
                "bit": 0,
                "description": "Indicates the supported additional load and store instructions",
                "width": 4
              },
              "MEMHINT_INSTRS": {
                "bit": 4,
                "description": "Indicates the supported Memory Hint instructions",
                "width": 4
              },
              "MULTIACCESSINT_INSTRS": {
                "bit": 8,
                "description": "Indicates the support for multi-access interruptible instructions",
                "width": 4
              },
              "MULT_INSTRS": {
                "bit": 12,
                "description": "Indicates the supported additional Multiply instructions",
                "width": 4
              },
              "MULTS_INSTRS": {
                "bit": 16,
                "description": "Indicates the supported advanced signed Multiply instructions",
                "width": 4
              },
              "MULTU_INSTRS": {
                "bit": 20,
                "description": "Indicates the supported advanced unsigned Multiply instructions",
                "width": 4
              },
              "REVERSAL_INSTRS": {
                "bit": 28,
                "description": "Indicates the supported Reversal instructions",
                "width": 4
              }
            },
            "ID_ISAR3": {
              "SATURATE_INSTRS": {
                "bit": 0,
                "description": "Indicates the supported Saturate instructions",
                "width": 4
              },
              "SIMD_INSTRS": {
                "bit": 4,
                "description": "Indicates the supported SIMD instructions",
                "width": 4
              },
              "SVC_INSTRS": {
                "bit": 8,
                "description": "Indicates the supported SVC instructions",
                "width": 4
              },
              "SYNCHPRIM_INSTRS": {
                "bit": 12,
                "description": "Together with the ID_ISAR4[SYNCHPRIM_INSTRS_FRAC] indicates the supported Synchronization Primitives",
                "width": 4
              },
              "TABBRANCH_INSTRS": {
                "bit": 16,
                "description": "Indicates the supported Table Branch instructions",
                "width": 4
              },
              "THUMBCOPY_INSTRS": {
                "bit": 20,
                "description": "Indicates the supported non flag-setting MOV instructions",
                "width": 4
              },
              "TRUENOP_INSTRS": {
                "bit": 24,
                "description": "Indicates the supported non flag-setting MOV instructions",
                "width": 4
              }
            },
            "ID_ISAR4": {
              "UNPRIV_INSTRS": {
                "bit": 0,
                "description": "Indicates the supported unprivileged instructions. These are the instruction variants indicated by a T suffix.",
                "width": 4
              },
              "WITHSHIFTS_INSTRS": {
                "bit": 4,
                "description": "Indicates the support for instructions with shifts",
                "width": 4
              },
              "WRITEBACK_INSTRS": {
                "bit": 8,
                "description": "Indicates the support for Writeback addressing modes",
                "width": 4
              },
              "BARRIER_INSTRS": {
                "bit": 16,
                "description": "Indicates the supported Barrier instructions",
                "width": 4
              },
              "SYNCHPRIM_INSTRS_FRAC": {
                "bit": 20,
                "description": "Together with the ID_ISAR3[SYNCHPRIM_INSTRS] indicates the supported Synchronization Primitives",
                "width": 4
              },
              "PSR_M_INSTRS": {
                "bit": 24,
                "description": "Indicates the supported M profile instructions to modify the PSRs",
                "width": 4
              }
            },
            "CLIDR": {
              "Ctype1": {
                "bit": 0,
                "description": "Indicate the type of cache implemented at level 1.",
                "width": 3
              },
              "Ctype2": {
                "bit": 3,
                "description": "Indicate the type of cache implemented at level 2.",
                "width": 3
              },
              "Ctype3": {
                "bit": 6,
                "description": "Indicate the type of cache implemented at level 3.",
                "width": 3
              },
              "Ctype4": {
                "bit": 9,
                "description": "Indicate the type of cache implemented at level 4.",
                "width": 3
              },
              "Ctype5": {
                "bit": 12,
                "description": "Indicate the type of cache implemented at level 5.",
                "width": 3
              },
              "Ctype6": {
                "bit": 15,
                "description": "Indicate the type of cache implemented at level 6.",
                "width": 3
              },
              "Ctype7": {
                "bit": 18,
                "description": "Indicate the type of cache implemented at level 7.",
                "width": 3
              },
              "LoUIS": {
                "bit": 21,
                "description": "Level of Unification Inner Shareable for the cache hierarchy. This field is RAZ.",
                "width": 3
              },
              "LOC": {
                "bit": 24,
                "description": "Level of Coherency for the cache hierarchy",
                "width": 3
              },
              "LOUU": {
                "bit": 27,
                "description": "Level of Unification Uniprocessor for the cache hierarchy",
                "width": 3
              }
            },
            "CTR": {
              "IMINLINE": {
                "bit": 0,
                "description": "Log2 of the number of words in the smallest cache line of all the instruction caches that are controlled by the processor.",
                "width": 4
              },
              "DMINLINE": {
                "bit": 16,
                "description": "Log2 of the number of words in the smallest cache line of all the data caches and unified caches that are controlled by the processor.",
                "width": 4
              },
              "ERG": {
                "bit": 20,
                "description": "Exclusives Reservation Granule. The maximum size of the reservation granule that has been implemented for the Load-Exclusive and Store-Exclusive instructions, encoded as Log2 of the number of words.",
                "width": 4
              },
              "CWG": {
                "bit": 24,
                "description": "Cache Write-back Granule. The maximum size of memory that can be overwritten as a result of the eviction of a cache entry that has had a memory location in it modified, encoded as Log2 of the number of words.",
                "width": 4
              },
              "FORMAT": {
                "bit": 29,
                "description": "Indicates the implemented CTR format.",
                "width": 3
              }
            },
            "CCSIDR": {
              "LINESIZE": {
                "bit": 0,
                "description": "(Log2(Number of words in cache line)) - 2.",
                "width": 3
              },
              "ASSOCIATIVITY": {
                "bit": 3,
                "description": "(Associativity of cache) - 1, therefore a value of 0 indicates an associativity of 1. The associativity does not have to be a power of 2.",
                "width": 10
              },
              "NUMSETS": {
                "bit": 13,
                "description": "(Number of sets in cache) - 1, therefore a value of 0 indicates 1 set in the cache. The number of sets does not have to be a power of 2.",
                "width": 15
              },
              "WA": {
                "bit": 28,
                "description": "Indicates whether the cache level supports write-allocation"
              },
              "RA": {
                "bit": 29,
                "description": "Indicates whether the cache level supports read-allocation"
              },
              "WB": {
                "bit": 30,
                "description": "Indicates whether the cache level supports write-back"
              },
              "WT": {
                "bit": 31,
                "description": "Indicates whether the cache level supports write-through"
              }
            },
            "CSSELR": {
              "IND": {
                "bit": 0,
                "description": "Instruction not data bit"
              },
              "Level": {
                "bit": 1,
                "description": "Cache level of required cache",
                "width": 3
              }
            },
            "CPACR": {
              "CP0": {
                "bit": 0,
                "description": "Access privileges for coprocessor 0.",
                "width": 2
              },
              "CP1": {
                "bit": 2,
                "description": "Access privileges for coprocessor 1.",
                "width": 2
              },
              "CP2": {
                "bit": 4,
                "description": "Access privileges for coprocessor 2.",
                "width": 2
              },
              "CP3": {
                "bit": 6,
                "description": "Access privileges for coprocessor 3.",
                "width": 2
              },
              "CP4": {
                "bit": 8,
                "description": "Access privileges for coprocessor 4.",
                "width": 2
              },
              "CP5": {
                "bit": 10,
                "description": "Access privileges for coprocessor 5.",
                "width": 2
              },
              "CP6": {
                "bit": 12,
                "description": "Access privileges for coprocessor 6.",
                "width": 2
              },
              "CP7": {
                "bit": 14,
                "description": "Access privileges for coprocessor 7.",
                "width": 2
              },
              "CP10": {
                "bit": 20,
                "description": "Access privileges for coprocessor 10.",
                "width": 2
              },
              "CP11": {
                "bit": 22,
                "description": "Access privileges for coprocessor 11.",
                "width": 2
              }
            },
            "STIR": {
              "INTID": {
                "bit": 0,
                "description": "Indicates the interrupt to be triggered",
                "width": 9
              }
            },
            "MVFR0": {
              "A_SIMD": {
                "bit": 0,
                "description": "Indicates the size of the FP register bank.",
                "width": 4
              },
              "SINGLE_PRECISION": {
                "bit": 4,
                "description": "Indicates the hardware support for FP single-precision operations.",
                "width": 4
              },
              "DOUBLE_PRECISION": {
                "bit": 8,
                "description": "Indicates the hardware support for FP double-precision operations.",
                "width": 4
              },
              "FP_EXCEPTION_TRAPPING": {
                "bit": 12,
                "description": "Indicates whether the FP hardware implementation supports exception trapping.",
                "width": 4
              },
              "DIVIDE": {
                "bit": 16,
                "description": "Indicates whether the FP hardware implementation supports exception trapping.",
                "width": 4
              },
              "SQUARE_ROOT": {
                "bit": 20,
                "description": "Indicates the hardware support for FP square root operations.",
                "width": 4
              },
              "SHORT_VECTORS": {
                "bit": 24,
                "description": "Indicates the hardware support for FP square root operations.",
                "width": 4
              },
              "FP_ROUNDING_MODES": {
                "bit": 28,
                "description": "Indicates the rounding modes supported by the FP floating-point hardware.",
                "width": 4
              }
            },
            "MVFR1": {
              "FTZ_MODE": {
                "bit": 0,
                "description": "Indicates whether the FP hardware implementation supports only the Flush-to-Zero mode of operation.",
                "width": 4
              },
              "D_NAN_MODE": {
                "bit": 4,
                "description": "Indicates whether the FP hardware implementation supports only the Default NaN mode.",
                "width": 4
              },
              "FP_HPFP": {
                "bit": 24,
                "description": "Floating Point Half-Precision and double-precision.",
                "width": 4
              },
              "FP_FUSED_MAC": {
                "bit": 28,
                "description": "Indicates whether the FP supports fused multiply accumulate operations.",
                "width": 4
              }
            },
            "MVFR2": {
              "VFP_MISC": {
                "bit": 4,
                "description": "Indicates the hardware support for FP miscellaneous features.",
                "width": 4
              }
            },
            "ICIALLU": {
              "ICIALLU": {
                "bit": 0,
                "description": "I-cache invalidate all to PoU",
                "width": 32
              }
            },
            "ICIMVAU": {
              "ICIMVAU": {
                "bit": 0,
                "description": "I-cache invalidate by MVA to PoU",
                "width": 32
              }
            },
            "DCIMVAC": {
              "DCIMVAC": {
                "bit": 0,
                "description": "D-cache invalidate by MVA to PoC",
                "width": 32
              }
            },
            "DCISW": {
              "DCISW": {
                "bit": 0,
                "description": "D-cache invalidate by set-way",
                "width": 32
              }
            },
            "DCCMVAU": {
              "DCCMVAU": {
                "bit": 0,
                "description": "D-cache clean by MVA to PoU",
                "width": 32
              }
            },
            "DCCMVAC": {
              "DCCMVAC": {
                "bit": 0,
                "description": "D-cache clean by MVA to PoC",
                "width": 32
              }
            },
            "DCCSW": {
              "DCCSW": {
                "bit": 0,
                "description": "D-cache clean by set-way",
                "width": 32
              }
            },
            "DCCIMVAC": {
              "DCCIMVAC": {
                "bit": 0,
                "description": "D-cache clean and invalidate by MVA to PoC",
                "width": 32
              }
            },
            "DCCISW": {
              "DCCISW": {
                "bit": 0,
                "description": "D-cache clean and invalidate by set-way",
                "width": 32
              }
            },
            "CM7_ITCMCR": {
              "EN": {
                "bit": 0,
                "description": "TCM enable. When a TCM is disabled all accesses are made to the AXIM interface."
              },
              "RMW": {
                "bit": 1,
                "description": "Read-Modify-Write (RMW) enable. Indicates that all writes to TCM, that are not the full width of the TCM RAM, use a RMW sequence."
              },
              "RETEN": {
                "bit": 2,
                "description": "Retry phase enable. When enabled the processor guarantees to honor the retry output on the corresponding TCM interface, re-executing the instruction which carried out the TCM access."
              },
              "SZ": {
                "bit": 3,
                "description": "TCM size. Indicates the size of the relevant TCM.",
                "width": 4
              }
            },
            "CM7_DTCMCR": {
              "EN": {
                "bit": 0,
                "description": "TCM enable. When a TCM is disabled all accesses are made to the AXIM interface."
              },
              "RMW": {
                "bit": 1,
                "description": "Read-Modify-Write (RMW) enable. Indicates that all writes to TCM, that are not the full width of the TCM RAM, use a RMW sequence."
              },
              "RETEN": {
                "bit": 2,
                "description": "Retry phase enable. When enabled the processor guarantees to honor the retry output on the corresponding TCM interface, re-executing the instruction which carried out the TCM access."
              },
              "SZ": {
                "bit": 3,
                "description": "TCM size. Indicates the size of the relevant TCM.",
                "width": 4
              }
            },
            "CM7_AHBPCR": {
              "EN": {
                "bit": 0,
                "description": "AHBP enable."
              },
              "SZ": {
                "bit": 1,
                "description": "AHBP size.",
                "width": 3
              }
            },
            "CM7_CACR": {
              "SIWT": {
                "bit": 0,
                "description": "Shared cacheable-is-WT for data cache. Enables limited cache coherency usage."
              },
              "ECCDIS": {
                "bit": 1,
                "description": "Enables ECC in the instruction and data cache."
              },
              "FORCEWT": {
                "bit": 2,
                "description": "Enables Force Write-Through in the data cache."
              }
            },
            "CM7_AHBSCR": {
              "CTL": {
                "bit": 0,
                "description": "AHBS prioritization control.",
                "width": 2
              },
              "TPRI": {
                "bit": 2,
                "description": "Threshold execution priority for AHBS traffic demotion.",
                "width": 9
              },
              "INITCOUNT": {
                "bit": 11,
                "description": "Fairness counter initialization value.",
                "width": 5
              }
            },
            "CM7_ABFSR": {
              "ITCM": {
                "bit": 0,
                "description": "Asynchronous fault on ITCM interface."
              },
              "DTCM": {
                "bit": 1,
                "description": "Asynchronous fault on DTCM interface."
              },
              "AHBP": {
                "bit": 2,
                "description": "Asynchronous fault on AHBP interface."
              },
              "AXIM": {
                "bit": 3,
                "description": "Asynchronous fault on AXIM interface."
              },
              "EPPB": {
                "bit": 4,
                "description": "Asynchronous fault on EPPB interface."
              },
              "AXIMTYPE": {
                "bit": 8,
                "description": "Indicates the type of fault on the AXIM interface. Only valid when AXIM is 1.",
                "width": 2
              }
            }
          }
        },
        "SysTick": {
          "instances": [
            {
              "name": "SysTick",
              "base": "0xE000E010"
            }
          ],
          "registers": {
            "CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "SysTick Control and Status Register"
            },
            "RVR": {
              "offset": "0x04",
              "size": 32,
              "description": "SysTick Reload Value Register"
            },
            "CVR": {
              "offset": "0x08",
              "size": 32,
              "description": "SysTick Current Value Register"
            },
            "CALIB": {
              "offset": "0x0C",
              "size": 32,
              "description": "SysTick Calibration Value Register"
            }
          },
          "bits": {
            "CSR": {
              "ENABLE": {
                "bit": 0,
                "description": "no description available"
              },
              "TICKINT": {
                "bit": 1,
                "description": "no description available"
              },
              "CLKSOURCE": {
                "bit": 2,
                "description": "no description available"
              },
              "COUNTFLAG": {
                "bit": 16,
                "description": "no description available"
              }
            },
            "RVR": {
              "RELOAD": {
                "bit": 0,
                "description": "Value to load into the SysTick Current Value Register when the counter reaches 0",
                "width": 24
              }
            },
            "CVR": {
              "CURRENT": {
                "bit": 0,
                "description": "Current value at the time the register is accessed",
                "width": 24
              }
            },
            "CALIB": {
              "TENMS": {
                "bit": 0,
                "description": "Reload value to use for 10ms timing",
                "width": 24
              },
              "SKEW": {
                "bit": 30,
                "description": "no description available"
              },
              "NOREF": {
                "bit": 31,
                "description": "no description available"
              }
            }
          }
        },
        "NVIC": {
          "instances": [
            {
              "name": "NVIC",
              "base": "0xE000E100"
            }
          ],
          "registers": {
            "NVICISER0": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Set Enable Register n"
            },
            "NVICISER1": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Set Enable Register n"
            },
            "NVICISER2": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Set Enable Register n"
            },
            "NVICISER3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Set Enable Register n"
            },
            "NVICICER0": {
              "offset": "0x80",
              "size": 32,
              "description": "Interrupt Clear Enable Register n"
            },
            "NVICICER1": {
              "offset": "0x84",
              "size": 32,
              "description": "Interrupt Clear Enable Register n"
            },
            "NVICICER2": {
              "offset": "0x88",
              "size": 32,
              "description": "Interrupt Clear Enable Register n"
            },
            "NVICICER3": {
              "offset": "0x8C",
              "size": 32,
              "description": "Interrupt Clear Enable Register n"
            },
            "NVICISPR0": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt Set Pending Register n"
            },
            "NVICISPR1": {
              "offset": "0x104",
              "size": 32,
              "description": "Interrupt Set Pending Register n"
            },
            "NVICISPR2": {
              "offset": "0x108",
              "size": 32,
              "description": "Interrupt Set Pending Register n"
            },
            "NVICISPR3": {
              "offset": "0x10C",
              "size": 32,
              "description": "Interrupt Set Pending Register n"
            },
            "NVICICPR0": {
              "offset": "0x180",
              "size": 32,
              "description": "Interrupt Clear Pending Register n"
            },
            "NVICICPR1": {
              "offset": "0x184",
              "size": 32,
              "description": "Interrupt Clear Pending Register n"
            },
            "NVICICPR2": {
              "offset": "0x188",
              "size": 32,
              "description": "Interrupt Clear Pending Register n"
            },
            "NVICICPR3": {
              "offset": "0x18C",
              "size": 32,
              "description": "Interrupt Clear Pending Register n"
            },
            "NVICIABR0": {
              "offset": "0x200",
              "size": 32,
              "description": "Interrupt Active bit Register n"
            },
            "NVICIABR1": {
              "offset": "0x204",
              "size": 32,
              "description": "Interrupt Active bit Register n"
            },
            "NVICIABR2": {
              "offset": "0x208",
              "size": 32,
              "description": "Interrupt Active bit Register n"
            },
            "NVICIABR3": {
              "offset": "0x20C",
              "size": 32,
              "description": "Interrupt Active bit Register n"
            },
            "NVICIP0": {
              "offset": "0x300",
              "size": 8,
              "description": "Interrupt Priority Register 0"
            },
            "NVICIP1": {
              "offset": "0x301",
              "size": 8,
              "description": "Interrupt Priority Register 1"
            },
            "NVICIP2": {
              "offset": "0x302",
              "size": 8,
              "description": "Interrupt Priority Register 2"
            },
            "NVICIP3": {
              "offset": "0x303",
              "size": 8,
              "description": "Interrupt Priority Register 3"
            },
            "NVICIP4": {
              "offset": "0x304",
              "size": 8,
              "description": "Interrupt Priority Register 4"
            },
            "NVICIP5": {
              "offset": "0x305",
              "size": 8,
              "description": "Interrupt Priority Register 5"
            },
            "NVICIP6": {
              "offset": "0x306",
              "size": 8,
              "description": "Interrupt Priority Register 6"
            },
            "NVICIP7": {
              "offset": "0x307",
              "size": 8,
              "description": "Interrupt Priority Register 7"
            },
            "NVICIP8": {
              "offset": "0x308",
              "size": 8,
              "description": "Interrupt Priority Register 8"
            },
            "NVICIP9": {
              "offset": "0x309",
              "size": 8,
              "description": "Interrupt Priority Register 9"
            },
            "NVICIP10": {
              "offset": "0x30A",
              "size": 8,
              "description": "Interrupt Priority Register 10"
            },
            "NVICIP11": {
              "offset": "0x30B",
              "size": 8,
              "description": "Interrupt Priority Register 11"
            },
            "NVICIP12": {
              "offset": "0x30C",
              "size": 8,
              "description": "Interrupt Priority Register 12"
            },
            "NVICIP13": {
              "offset": "0x30D",
              "size": 8,
              "description": "Interrupt Priority Register 13"
            },
            "NVICIP14": {
              "offset": "0x30E",
              "size": 8,
              "description": "Interrupt Priority Register 14"
            },
            "NVICIP15": {
              "offset": "0x30F",
              "size": 8,
              "description": "Interrupt Priority Register 15"
            },
            "NVICIP16": {
              "offset": "0x310",
              "size": 8,
              "description": "Interrupt Priority Register 16"
            },
            "NVICIP17": {
              "offset": "0x311",
              "size": 8,
              "description": "Interrupt Priority Register 17"
            },
            "NVICIP18": {
              "offset": "0x312",
              "size": 8,
              "description": "Interrupt Priority Register 18"
            },
            "NVICIP19": {
              "offset": "0x313",
              "size": 8,
              "description": "Interrupt Priority Register 19"
            },
            "NVICIP20": {
              "offset": "0x314",
              "size": 8,
              "description": "Interrupt Priority Register 20"
            },
            "NVICIP21": {
              "offset": "0x315",
              "size": 8,
              "description": "Interrupt Priority Register 21"
            },
            "NVICIP22": {
              "offset": "0x316",
              "size": 8,
              "description": "Interrupt Priority Register 22"
            },
            "NVICIP23": {
              "offset": "0x317",
              "size": 8,
              "description": "Interrupt Priority Register 23"
            },
            "NVICIP24": {
              "offset": "0x318",
              "size": 8,
              "description": "Interrupt Priority Register 24"
            },
            "NVICIP25": {
              "offset": "0x319",
              "size": 8,
              "description": "Interrupt Priority Register 25"
            },
            "NVICIP26": {
              "offset": "0x31A",
              "size": 8,
              "description": "Interrupt Priority Register 26"
            },
            "NVICIP27": {
              "offset": "0x31B",
              "size": 8,
              "description": "Interrupt Priority Register 27"
            },
            "NVICIP28": {
              "offset": "0x31C",
              "size": 8,
              "description": "Interrupt Priority Register 28"
            },
            "NVICIP29": {
              "offset": "0x31D",
              "size": 8,
              "description": "Interrupt Priority Register 29"
            },
            "NVICIP30": {
              "offset": "0x31E",
              "size": 8,
              "description": "Interrupt Priority Register 30"
            },
            "NVICIP31": {
              "offset": "0x31F",
              "size": 8,
              "description": "Interrupt Priority Register 31"
            },
            "NVICIP32": {
              "offset": "0x320",
              "size": 8,
              "description": "Interrupt Priority Register 32"
            },
            "NVICIP33": {
              "offset": "0x321",
              "size": 8,
              "description": "Interrupt Priority Register 33"
            },
            "NVICIP34": {
              "offset": "0x322",
              "size": 8,
              "description": "Interrupt Priority Register 34"
            },
            "NVICIP35": {
              "offset": "0x323",
              "size": 8,
              "description": "Interrupt Priority Register 35"
            },
            "NVICIP36": {
              "offset": "0x324",
              "size": 8,
              "description": "Interrupt Priority Register 36"
            },
            "NVICIP37": {
              "offset": "0x325",
              "size": 8,
              "description": "Interrupt Priority Register 37"
            },
            "NVICIP38": {
              "offset": "0x326",
              "size": 8,
              "description": "Interrupt Priority Register 38"
            },
            "NVICIP39": {
              "offset": "0x327",
              "size": 8,
              "description": "Interrupt Priority Register 39"
            },
            "NVICIP40": {
              "offset": "0x328",
              "size": 8,
              "description": "Interrupt Priority Register 40"
            },
            "NVICIP41": {
              "offset": "0x329",
              "size": 8,
              "description": "Interrupt Priority Register 41"
            },
            "NVICIP42": {
              "offset": "0x32A",
              "size": 8,
              "description": "Interrupt Priority Register 42"
            },
            "NVICIP43": {
              "offset": "0x32B",
              "size": 8,
              "description": "Interrupt Priority Register 43"
            },
            "NVICIP44": {
              "offset": "0x32C",
              "size": 8,
              "description": "Interrupt Priority Register 44"
            },
            "NVICIP45": {
              "offset": "0x32D",
              "size": 8,
              "description": "Interrupt Priority Register 45"
            },
            "NVICIP46": {
              "offset": "0x32E",
              "size": 8,
              "description": "Interrupt Priority Register 46"
            },
            "NVICIP47": {
              "offset": "0x32F",
              "size": 8,
              "description": "Interrupt Priority Register 47"
            },
            "NVICIP48": {
              "offset": "0x330",
              "size": 8,
              "description": "Interrupt Priority Register 48"
            },
            "NVICIP49": {
              "offset": "0x331",
              "size": 8,
              "description": "Interrupt Priority Register 49"
            },
            "NVICIP50": {
              "offset": "0x332",
              "size": 8,
              "description": "Interrupt Priority Register 50"
            },
            "NVICIP51": {
              "offset": "0x333",
              "size": 8,
              "description": "Interrupt Priority Register 51"
            },
            "NVICIP52": {
              "offset": "0x334",
              "size": 8,
              "description": "Interrupt Priority Register 52"
            },
            "NVICIP53": {
              "offset": "0x335",
              "size": 8,
              "description": "Interrupt Priority Register 53"
            },
            "NVICIP54": {
              "offset": "0x336",
              "size": 8,
              "description": "Interrupt Priority Register 54"
            },
            "NVICIP55": {
              "offset": "0x337",
              "size": 8,
              "description": "Interrupt Priority Register 55"
            },
            "NVICIP56": {
              "offset": "0x338",
              "size": 8,
              "description": "Interrupt Priority Register 56"
            },
            "NVICIP57": {
              "offset": "0x339",
              "size": 8,
              "description": "Interrupt Priority Register 57"
            },
            "NVICIP58": {
              "offset": "0x33A",
              "size": 8,
              "description": "Interrupt Priority Register 58"
            },
            "NVICIP59": {
              "offset": "0x33B",
              "size": 8,
              "description": "Interrupt Priority Register 59"
            },
            "NVICIP60": {
              "offset": "0x33C",
              "size": 8,
              "description": "Interrupt Priority Register 60"
            },
            "NVICIP61": {
              "offset": "0x33D",
              "size": 8,
              "description": "Interrupt Priority Register 61"
            },
            "NVICIP62": {
              "offset": "0x33E",
              "size": 8,
              "description": "Interrupt Priority Register 62"
            },
            "NVICIP63": {
              "offset": "0x33F",
              "size": 8,
              "description": "Interrupt Priority Register 63"
            },
            "NVICIP64": {
              "offset": "0x340",
              "size": 8,
              "description": "Interrupt Priority Register 64"
            },
            "NVICIP65": {
              "offset": "0x341",
              "size": 8,
              "description": "Interrupt Priority Register 65"
            },
            "NVICIP66": {
              "offset": "0x342",
              "size": 8,
              "description": "Interrupt Priority Register 66"
            },
            "NVICIP67": {
              "offset": "0x343",
              "size": 8,
              "description": "Interrupt Priority Register 67"
            },
            "NVICIP68": {
              "offset": "0x344",
              "size": 8,
              "description": "Interrupt Priority Register 68"
            },
            "NVICIP69": {
              "offset": "0x345",
              "size": 8,
              "description": "Interrupt Priority Register 69"
            },
            "NVICIP70": {
              "offset": "0x346",
              "size": 8,
              "description": "Interrupt Priority Register 70"
            },
            "NVICIP71": {
              "offset": "0x347",
              "size": 8,
              "description": "Interrupt Priority Register 71"
            },
            "NVICIP72": {
              "offset": "0x348",
              "size": 8,
              "description": "Interrupt Priority Register 72"
            },
            "NVICIP73": {
              "offset": "0x349",
              "size": 8,
              "description": "Interrupt Priority Register 73"
            },
            "NVICIP74": {
              "offset": "0x34A",
              "size": 8,
              "description": "Interrupt Priority Register 74"
            },
            "NVICIP75": {
              "offset": "0x34B",
              "size": 8,
              "description": "Interrupt Priority Register 75"
            },
            "NVICIP76": {
              "offset": "0x34C",
              "size": 8,
              "description": "Interrupt Priority Register 76"
            },
            "NVICIP77": {
              "offset": "0x34D",
              "size": 8,
              "description": "Interrupt Priority Register 77"
            },
            "NVICIP78": {
              "offset": "0x34E",
              "size": 8,
              "description": "Interrupt Priority Register 78"
            },
            "NVICIP79": {
              "offset": "0x34F",
              "size": 8,
              "description": "Interrupt Priority Register 79"
            },
            "NVICIP80": {
              "offset": "0x350",
              "size": 8,
              "description": "Interrupt Priority Register 80"
            },
            "NVICIP81": {
              "offset": "0x351",
              "size": 8,
              "description": "Interrupt Priority Register 81"
            },
            "NVICIP82": {
              "offset": "0x352",
              "size": 8,
              "description": "Interrupt Priority Register 82"
            },
            "NVICIP83": {
              "offset": "0x353",
              "size": 8,
              "description": "Interrupt Priority Register 83"
            },
            "NVICIP84": {
              "offset": "0x354",
              "size": 8,
              "description": "Interrupt Priority Register 84"
            },
            "NVICIP85": {
              "offset": "0x355",
              "size": 8,
              "description": "Interrupt Priority Register 85"
            },
            "NVICIP86": {
              "offset": "0x356",
              "size": 8,
              "description": "Interrupt Priority Register 86"
            },
            "NVICIP87": {
              "offset": "0x357",
              "size": 8,
              "description": "Interrupt Priority Register 87"
            },
            "NVICIP88": {
              "offset": "0x358",
              "size": 8,
              "description": "Interrupt Priority Register 88"
            },
            "NVICIP89": {
              "offset": "0x359",
              "size": 8,
              "description": "Interrupt Priority Register 89"
            },
            "NVICIP90": {
              "offset": "0x35A",
              "size": 8,
              "description": "Interrupt Priority Register 90"
            },
            "NVICIP91": {
              "offset": "0x35B",
              "size": 8,
              "description": "Interrupt Priority Register 91"
            },
            "NVICIP92": {
              "offset": "0x35C",
              "size": 8,
              "description": "Interrupt Priority Register 92"
            },
            "NVICIP93": {
              "offset": "0x35D",
              "size": 8,
              "description": "Interrupt Priority Register 93"
            },
            "NVICIP94": {
              "offset": "0x35E",
              "size": 8,
              "description": "Interrupt Priority Register 94"
            },
            "NVICIP95": {
              "offset": "0x35F",
              "size": 8,
              "description": "Interrupt Priority Register 95"
            },
            "NVICIP96": {
              "offset": "0x360",
              "size": 8,
              "description": "Interrupt Priority Register 96"
            },
            "NVICIP97": {
              "offset": "0x361",
              "size": 8,
              "description": "Interrupt Priority Register 97"
            },
            "NVICIP98": {
              "offset": "0x362",
              "size": 8,
              "description": "Interrupt Priority Register 98"
            },
            "NVICIP99": {
              "offset": "0x363",
              "size": 8,
              "description": "Interrupt Priority Register 99"
            },
            "NVICIP100": {
              "offset": "0x364",
              "size": 8,
              "description": "Interrupt Priority Register 100"
            },
            "NVICIP101": {
              "offset": "0x365",
              "size": 8,
              "description": "Interrupt Priority Register 101"
            },
            "NVICIP102": {
              "offset": "0x366",
              "size": 8,
              "description": "Interrupt Priority Register 102"
            },
            "NVICIP103": {
              "offset": "0x367",
              "size": 8,
              "description": "Interrupt Priority Register 103"
            },
            "NVICIP104": {
              "offset": "0x368",
              "size": 8,
              "description": "Interrupt Priority Register 104"
            },
            "NVICIP105": {
              "offset": "0x369",
              "size": 8,
              "description": "Interrupt Priority Register 105"
            },
            "NVICIP106": {
              "offset": "0x36A",
              "size": 8,
              "description": "Interrupt Priority Register 106"
            },
            "NVICIP107": {
              "offset": "0x36B",
              "size": 8,
              "description": "Interrupt Priority Register 107"
            },
            "NVICIP108": {
              "offset": "0x36C",
              "size": 8,
              "description": "Interrupt Priority Register 108"
            },
            "NVICIP109": {
              "offset": "0x36D",
              "size": 8,
              "description": "Interrupt Priority Register 109"
            },
            "NVICIP110": {
              "offset": "0x36E",
              "size": 8,
              "description": "Interrupt Priority Register 110"
            },
            "NVICIP111": {
              "offset": "0x36F",
              "size": 8,
              "description": "Interrupt Priority Register 111"
            },
            "NVICIP112": {
              "offset": "0x370",
              "size": 8,
              "description": "Interrupt Priority Register 112"
            },
            "NVICIP113": {
              "offset": "0x371",
              "size": 8,
              "description": "Interrupt Priority Register 113"
            },
            "NVICIP114": {
              "offset": "0x372",
              "size": 8,
              "description": "Interrupt Priority Register 114"
            },
            "NVICSTIR": {
              "offset": "0xE00",
              "size": 32,
              "description": "Software Trigger Interrupt Register"
            }
          },
          "bits": {
            "NVICISER0": {
              "SETENA": {
                "bit": 0,
                "description": "Interrupt set enable bits",
                "width": 32
              }
            },
            "NVICISER1": {
              "SETENA": {
                "bit": 0,
                "description": "Interrupt set enable bits",
                "width": 32
              }
            },
            "NVICISER2": {
              "SETENA": {
                "bit": 0,
                "description": "Interrupt set enable bits",
                "width": 32
              }
            },
            "NVICISER3": {
              "SETENA": {
                "bit": 0,
                "description": "Interrupt set enable bits",
                "width": 32
              }
            },
            "NVICICER0": {
              "CLRENA": {
                "bit": 0,
                "description": "Interrupt clear-enable bits",
                "width": 32
              }
            },
            "NVICICER1": {
              "CLRENA": {
                "bit": 0,
                "description": "Interrupt clear-enable bits",
                "width": 32
              }
            },
            "NVICICER2": {
              "CLRENA": {
                "bit": 0,
                "description": "Interrupt clear-enable bits",
                "width": 32
              }
            },
            "NVICICER3": {
              "CLRENA": {
                "bit": 0,
                "description": "Interrupt clear-enable bits",
                "width": 32
              }
            },
            "NVICISPR0": {
              "SETPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits",
                "width": 32
              }
            },
            "NVICISPR1": {
              "SETPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits",
                "width": 32
              }
            },
            "NVICISPR2": {
              "SETPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits",
                "width": 32
              }
            },
            "NVICISPR3": {
              "SETPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits",
                "width": 32
              }
            },
            "NVICICPR0": {
              "CLRPEND": {
                "bit": 0,
                "description": "Interrupt clear-pending bits",
                "width": 32
              }
            },
            "NVICICPR1": {
              "CLRPEND": {
                "bit": 0,
                "description": "Interrupt clear-pending bits",
                "width": 32
              }
            },
            "NVICICPR2": {
              "CLRPEND": {
                "bit": 0,
                "description": "Interrupt clear-pending bits",
                "width": 32
              }
            },
            "NVICICPR3": {
              "CLRPEND": {
                "bit": 0,
                "description": "Interrupt clear-pending bits",
                "width": 32
              }
            },
            "NVICIABR0": {
              "ACTIVE": {
                "bit": 0,
                "description": "Interrupt active flags",
                "width": 32
              }
            },
            "NVICIABR1": {
              "ACTIVE": {
                "bit": 0,
                "description": "Interrupt active flags",
                "width": 32
              }
            },
            "NVICIABR2": {
              "ACTIVE": {
                "bit": 0,
                "description": "Interrupt active flags",
                "width": 32
              }
            },
            "NVICIABR3": {
              "ACTIVE": {
                "bit": 0,
                "description": "Interrupt active flags",
                "width": 32
              }
            },
            "NVICIP0": {
              "PRI0": {
                "bit": 4,
                "description": "Priority of the INT_DMA0_DMA16 interrupt 0",
                "width": 4
              }
            },
            "NVICIP1": {
              "PRI1": {
                "bit": 4,
                "description": "Priority of the INT_DMA1_DMA17 interrupt 1",
                "width": 4
              }
            },
            "NVICIP2": {
              "PRI2": {
                "bit": 4,
                "description": "Priority of the INT_DMA2_DMA18 interrupt 2",
                "width": 4
              }
            },
            "NVICIP3": {
              "PRI3": {
                "bit": 4,
                "description": "Priority of the INT_DMA3_DMA19 interrupt 3",
                "width": 4
              }
            },
            "NVICIP4": {
              "PRI4": {
                "bit": 4,
                "description": "Priority of the INT_DMA4_DMA20 interrupt 4",
                "width": 4
              }
            },
            "NVICIP5": {
              "PRI5": {
                "bit": 4,
                "description": "Priority of the INT_DMA5_DMA21 interrupt 5",
                "width": 4
              }
            },
            "NVICIP6": {
              "PRI6": {
                "bit": 4,
                "description": "Priority of the INT_DMA6_DMA22 interrupt 6",
                "width": 4
              }
            },
            "NVICIP7": {
              "PRI7": {
                "bit": 4,
                "description": "Priority of the INT_DMA7_DMA23 interrupt 7",
                "width": 4
              }
            },
            "NVICIP8": {
              "PRI8": {
                "bit": 4,
                "description": "Priority of the INT_DMA8_DMA24 interrupt 8",
                "width": 4
              }
            },
            "NVICIP9": {
              "PRI9": {
                "bit": 4,
                "description": "Priority of the INT_DMA9_DMA25 interrupt 9",
                "width": 4
              }
            },
            "NVICIP10": {
              "PRI10": {
                "bit": 4,
                "description": "Priority of the INT_DMA10_DMA26 interrupt 10",
                "width": 4
              }
            },
            "NVICIP11": {
              "PRI11": {
                "bit": 4,
                "description": "Priority of the INT_DMA11_DMA27 interrupt 11",
                "width": 4
              }
            },
            "NVICIP12": {
              "PRI12": {
                "bit": 4,
                "description": "Priority of the INT_DMA12_DMA28 interrupt 12",
                "width": 4
              }
            },
            "NVICIP13": {
              "PRI13": {
                "bit": 4,
                "description": "Priority of the INT_DMA13_DMA29 interrupt 13",
                "width": 4
              }
            },
            "NVICIP14": {
              "PRI14": {
                "bit": 4,
                "description": "Priority of the INT_DMA14_DMA30 interrupt 14",
                "width": 4
              }
            },
            "NVICIP15": {
              "PRI15": {
                "bit": 4,
                "description": "Priority of the INT_DMA15_DMA31 interrupt 15",
                "width": 4
              }
            },
            "NVICIP16": {
              "PRI16": {
                "bit": 4,
                "description": "Priority of the INT_DMA_Error interrupt 16",
                "width": 4
              }
            },
            "NVICIP17": {
              "PRI17": {
                "bit": 4,
                "description": "Priority of the INT_MCM interrupt 17",
                "width": 4
              }
            },
            "NVICIP18": {
              "PRI18": {
                "bit": 4,
                "description": "Priority of the INT_FTFE interrupt 18",
                "width": 4
              }
            },
            "NVICIP19": {
              "PRI19": {
                "bit": 4,
                "description": "Priority of the INT_Read_Collision interrupt 19",
                "width": 4
              }
            },
            "NVICIP20": {
              "PRI20": {
                "bit": 4,
                "description": "Priority of the INT_PMC interrupt 20",
                "width": 4
              }
            },
            "NVICIP21": {
              "PRI21": {
                "bit": 4,
                "description": "Priority of the INT_LLWU interrupt 21",
                "width": 4
              }
            },
            "NVICIP22": {
              "PRI22": {
                "bit": 4,
                "description": "Priority of the INT_WDOG_EWM interrupt 22",
                "width": 4
              }
            },
            "NVICIP23": {
              "PRI23": {
                "bit": 4,
                "description": "Priority of the INT_TRNG0 interrupt 23",
                "width": 4
              }
            },
            "NVICIP24": {
              "PRI24": {
                "bit": 4,
                "description": "Priority of the INT_I2C0 interrupt 24",
                "width": 4
              }
            },
            "NVICIP25": {
              "PRI25": {
                "bit": 4,
                "description": "Priority of the INT_I2C1 interrupt 25",
                "width": 4
              }
            },
            "NVICIP26": {
              "PRI26": {
                "bit": 4,
                "description": "Priority of the INT_SPI0 interrupt 26",
                "width": 4
              }
            },
            "NVICIP27": {
              "PRI27": {
                "bit": 4,
                "description": "Priority of the INT_SPI1 interrupt 27",
                "width": 4
              }
            },
            "NVICIP28": {
              "PRI28": {
                "bit": 4,
                "description": "Priority of the INT_UART5_RX_TX interrupt 28",
                "width": 4
              }
            },
            "NVICIP29": {
              "PRI29": {
                "bit": 4,
                "description": "Priority of the INT_UART5_ERR interrupt 29",
                "width": 4
              }
            },
            "NVICIP30": {
              "PRI30": {
                "bit": 4,
                "description": "Priority of interrupt 30",
                "width": 4
              }
            },
            "NVICIP31": {
              "PRI31": {
                "bit": 4,
                "description": "Priority of the INT_UART0_RX_TX interrupt 31",
                "width": 4
              }
            },
            "NVICIP32": {
              "PRI32": {
                "bit": 4,
                "description": "Priority of the INT_UART0_ERR interrupt 32",
                "width": 4
              }
            },
            "NVICIP33": {
              "PRI33": {
                "bit": 4,
                "description": "Priority of the INT_UART1_RX_TX interrupt 33",
                "width": 4
              }
            },
            "NVICIP34": {
              "PRI34": {
                "bit": 4,
                "description": "Priority of the INT_UART1_ERR interrupt 34",
                "width": 4
              }
            },
            "NVICIP35": {
              "PRI35": {
                "bit": 4,
                "description": "Priority of the INT_UART2_RX_TX interrupt 35",
                "width": 4
              }
            },
            "NVICIP36": {
              "PRI36": {
                "bit": 4,
                "description": "Priority of the INT_UART2_ERR interrupt 36",
                "width": 4
              }
            },
            "NVICIP37": {
              "PRI37": {
                "bit": 4,
                "description": "Priority of the INT_ADC0 interrupt 37",
                "width": 4
              }
            },
            "NVICIP38": {
              "PRI38": {
                "bit": 4,
                "description": "Priority of the INT_HSADC_ERR interrupt 38",
                "width": 4
              }
            },
            "NVICIP39": {
              "PRI39": {
                "bit": 4,
                "description": "Priority of the INT_HSADC0_CCA interrupt 39",
                "width": 4
              }
            },
            "NVICIP40": {
              "PRI40": {
                "bit": 4,
                "description": "Priority of the INT_CMP0 interrupt 40",
                "width": 4
              }
            },
            "NVICIP41": {
              "PRI41": {
                "bit": 4,
                "description": "Priority of the INT_CMP1 interrupt 41",
                "width": 4
              }
            },
            "NVICIP42": {
              "PRI42": {
                "bit": 4,
                "description": "Priority of the INT_FTM0 interrupt 42",
                "width": 4
              }
            },
            "NVICIP43": {
              "PRI43": {
                "bit": 4,
                "description": "Priority of the INT_FTM1 interrupt 43",
                "width": 4
              }
            },
            "NVICIP44": {
              "PRI44": {
                "bit": 4,
                "description": "Priority of the INT_UART3_RX_TX interrupt 44",
                "width": 4
              }
            },
            "NVICIP45": {
              "PRI45": {
                "bit": 4,
                "description": "Priority of the INT_UART3_ERR interrupt 45",
                "width": 4
              }
            },
            "NVICIP46": {
              "PRI46": {
                "bit": 4,
                "description": "Priority of the INT_UART4_RX_TX interrupt 46",
                "width": 4
              }
            },
            "NVICIP47": {
              "PRI47": {
                "bit": 4,
                "description": "Priority of the INT_UART4_ERR interrupt 47",
                "width": 4
              }
            },
            "NVICIP48": {
              "PRI48": {
                "bit": 4,
                "description": "Priority of the INT_PIT0 interrupt 48",
                "width": 4
              }
            },
            "NVICIP49": {
              "PRI49": {
                "bit": 4,
                "description": "Priority of the INT_PIT1 interrupt 49",
                "width": 4
              }
            },
            "NVICIP50": {
              "PRI50": {
                "bit": 4,
                "description": "Priority of the INT_PIT2 interrupt 50",
                "width": 4
              }
            },
            "NVICIP51": {
              "PRI51": {
                "bit": 4,
                "description": "Priority of the INT_PIT3 interrupt 51",
                "width": 4
              }
            },
            "NVICIP52": {
              "PRI52": {
                "bit": 4,
                "description": "Priority of the INT_PDB0 interrupt 52",
                "width": 4
              }
            },
            "NVICIP53": {
              "PRI53": {
                "bit": 4,
                "description": "Priority of the INT_FTM2 interrupt 53",
                "width": 4
              }
            },
            "NVICIP54": {
              "PRI54": {
                "bit": 4,
                "description": "Priority of the INT_XBARA interrupt 54",
                "width": 4
              }
            },
            "NVICIP55": {
              "PRI55": {
                "bit": 4,
                "description": "Priority of the INT_PDB1 interrupt 55",
                "width": 4
              }
            },
            "NVICIP56": {
              "PRI56": {
                "bit": 4,
                "description": "Priority of the INT_DAC0 interrupt 56",
                "width": 4
              }
            },
            "NVICIP57": {
              "PRI57": {
                "bit": 4,
                "description": "Priority of the INT_MCG interrupt 57",
                "width": 4
              }
            },
            "NVICIP58": {
              "PRI58": {
                "bit": 4,
                "description": "Priority of the INT_LPTMR0 interrupt 58",
                "width": 4
              }
            },
            "NVICIP59": {
              "PRI59": {
                "bit": 4,
                "description": "Priority of the INT_PORTA interrupt 59",
                "width": 4
              }
            },
            "NVICIP60": {
              "PRI60": {
                "bit": 4,
                "description": "Priority of the INT_PORTB interrupt 60",
                "width": 4
              }
            },
            "NVICIP61": {
              "PRI61": {
                "bit": 4,
                "description": "Priority of the INT_PORTC interrupt 61",
                "width": 4
              }
            },
            "NVICIP62": {
              "PRI62": {
                "bit": 4,
                "description": "Priority of the INT_PORTD interrupt 62",
                "width": 4
              }
            },
            "NVICIP63": {
              "PRI63": {
                "bit": 4,
                "description": "Priority of the INT_PORTE interrupt 63",
                "width": 4
              }
            },
            "NVICIP64": {
              "PRI64": {
                "bit": 4,
                "description": "Priority of the INT_SWI interrupt 64",
                "width": 4
              }
            },
            "NVICIP65": {
              "PRI65": {
                "bit": 4,
                "description": "Priority of the INT_SPI2 interrupt 65",
                "width": 4
              }
            },
            "NVICIP66": {
              "PRI66": {
                "bit": 4,
                "description": "Priority of the INT_ENC_COMPARE interrupt 66",
                "width": 4
              }
            },
            "NVICIP67": {
              "PRI67": {
                "bit": 4,
                "description": "Priority of the INT_ENC_HOME interrupt 67",
                "width": 4
              }
            },
            "NVICIP68": {
              "PRI68": {
                "bit": 4,
                "description": "Priority of the INT_ENC_WDOG_SAB interrupt 68",
                "width": 4
              }
            },
            "NVICIP69": {
              "PRI69": {
                "bit": 4,
                "description": "Priority of the INT_ENC_INDEX interrupt 69",
                "width": 4
              }
            },
            "NVICIP70": {
              "PRI70": {
                "bit": 4,
                "description": "Priority of the INT_CMP2 interrupt 70",
                "width": 4
              }
            },
            "NVICIP71": {
              "PRI71": {
                "bit": 4,
                "description": "Priority of the INT_FTM3 interrupt 71",
                "width": 4
              }
            },
            "NVICIP72": {
              "PRI72": {
                "bit": 4,
                "description": "Priority of interrupt 72",
                "width": 4
              }
            },
            "NVICIP73": {
              "PRI73": {
                "bit": 4,
                "description": "Priority of the INT_HSADC0_CCB interrupt 73",
                "width": 4
              }
            },
            "NVICIP74": {
              "PRI74": {
                "bit": 4,
                "description": "Priority of the INT_HSADC1_CCA interrupt 74",
                "width": 4
              }
            },
            "NVICIP75": {
              "PRI75": {
                "bit": 4,
                "description": "Priority of the INT_CAN0_ORed_Message_buffer interrupt 75",
                "width": 4
              }
            },
            "NVICIP76": {
              "PRI76": {
                "bit": 4,
                "description": "Priority of the INT_CAN0_Bus_Off interrupt 76",
                "width": 4
              }
            },
            "NVICIP77": {
              "PRI77": {
                "bit": 4,
                "description": "Priority of the INT_CAN0_Error interrupt 77",
                "width": 4
              }
            },
            "NVICIP78": {
              "PRI78": {
                "bit": 4,
                "description": "Priority of the INT_CAN0_Tx_Warning interrupt 78",
                "width": 4
              }
            },
            "NVICIP79": {
              "PRI79": {
                "bit": 4,
                "description": "Priority of the INT_CAN0_Rx_Warning interrupt 79",
                "width": 4
              }
            },
            "NVICIP80": {
              "PRI80": {
                "bit": 4,
                "description": "Priority of the INT_CAN0_Wake_Up interrupt 80",
                "width": 4
              }
            },
            "NVICIP81": {
              "PRI81": {
                "bit": 4,
                "description": "Priority of the INT_PWM0_CMP0 interrupt 81",
                "width": 4
              }
            },
            "NVICIP82": {
              "PRI82": {
                "bit": 4,
                "description": "Priority of the INT_PWM0_RELOAD0 interrupt 82",
                "width": 4
              }
            },
            "NVICIP83": {
              "PRI83": {
                "bit": 4,
                "description": "Priority of the INT_PWM0_CMP1 interrupt 83",
                "width": 4
              }
            },
            "NVICIP84": {
              "PRI84": {
                "bit": 4,
                "description": "Priority of the INT_PWM0_RELOAD1 interrupt 84",
                "width": 4
              }
            },
            "NVICIP85": {
              "PRI85": {
                "bit": 4,
                "description": "Priority of the INT_PWM0_CMP2 interrupt 85",
                "width": 4
              }
            },
            "NVICIP86": {
              "PRI86": {
                "bit": 4,
                "description": "Priority of the INT_PWM0_RELOAD2 interrupt 86",
                "width": 4
              }
            },
            "NVICIP87": {
              "PRI87": {
                "bit": 4,
                "description": "Priority of the INT_PWM0_CMP3 interrupt 87",
                "width": 4
              }
            },
            "NVICIP88": {
              "PRI88": {
                "bit": 4,
                "description": "Priority of the INT_PWM0_RELOAD3 interrupt 88",
                "width": 4
              }
            },
            "NVICIP89": {
              "PRI89": {
                "bit": 4,
                "description": "Priority of the INT_PWM0_CAP interrupt 89",
                "width": 4
              }
            },
            "NVICIP90": {
              "PRI90": {
                "bit": 4,
                "description": "Priority of the INT_PWM0_RERR interrupt 90",
                "width": 4
              }
            },
            "NVICIP91": {
              "PRI91": {
                "bit": 4,
                "description": "Priority of the INT_PWM0_FAULT interrupt 91",
                "width": 4
              }
            },
            "NVICIP92": {
              "PRI92": {
                "bit": 4,
                "description": "Priority of the INT_CMP3 interrupt 92",
                "width": 4
              }
            },
            "NVICIP93": {
              "PRI93": {
                "bit": 4,
                "description": "Priority of the INT_HSADC1_CCB interrupt 93",
                "width": 4
              }
            },
            "NVICIP94": {
              "PRI94": {
                "bit": 4,
                "description": "Priority of the INT_CAN1_ORed_Message_buffer interrupt 94",
                "width": 4
              }
            },
            "NVICIP95": {
              "PRI95": {
                "bit": 4,
                "description": "Priority of the INT_CAN1_Bus_Off interrupt 95",
                "width": 4
              }
            },
            "NVICIP96": {
              "PRI96": {
                "bit": 4,
                "description": "Priority of the INT_CAN1_Error interrupt 96",
                "width": 4
              }
            },
            "NVICIP97": {
              "PRI97": {
                "bit": 4,
                "description": "Priority of the INT_CAN1_Tx_Warning interrupt 97",
                "width": 4
              }
            },
            "NVICIP98": {
              "PRI98": {
                "bit": 4,
                "description": "Priority of the INT_CAN1_Rx_Warning interrupt 98",
                "width": 4
              }
            },
            "NVICIP99": {
              "PRI99": {
                "bit": 4,
                "description": "Priority of the INT_CAN1_Wake_Up interrupt 99",
                "width": 4
              }
            },
            "NVICIP100": {
              "PRI100": {
                "bit": 4,
                "description": "Priority of interrupt 100",
                "width": 4
              }
            },
            "NVICIP101": {
              "PRI101": {
                "bit": 4,
                "description": "Priority of interrupt 101",
                "width": 4
              }
            },
            "NVICIP102": {
              "PRI102": {
                "bit": 4,
                "description": "Priority of interrupt 102",
                "width": 4
              }
            },
            "NVICIP103": {
              "PRI103": {
                "bit": 4,
                "description": "Priority of interrupt 103",
                "width": 4
              }
            },
            "NVICIP104": {
              "PRI104": {
                "bit": 4,
                "description": "Priority of the INT_PWM1_CMP0 interrupt 104",
                "width": 4
              }
            },
            "NVICIP105": {
              "PRI105": {
                "bit": 4,
                "description": "Priority of the INT_PWM1_RELOAD0 interrupt 105",
                "width": 4
              }
            },
            "NVICIP106": {
              "PRI106": {
                "bit": 4,
                "description": "Priority of the INT_PWM1_CMP1 interrupt 106",
                "width": 4
              }
            },
            "NVICIP107": {
              "PRI107": {
                "bit": 4,
                "description": "Priority of the INT_PWM1_RELOAD1 interrupt 107",
                "width": 4
              }
            },
            "NVICIP108": {
              "PRI108": {
                "bit": 4,
                "description": "Priority of the INT_PWM1_CMP2 interrupt 108",
                "width": 4
              }
            },
            "NVICIP109": {
              "PRI109": {
                "bit": 4,
                "description": "Priority of the INT_PWM1_RELOAD2 interrupt 109",
                "width": 4
              }
            },
            "NVICIP110": {
              "PRI110": {
                "bit": 4,
                "description": "Priority of the INT_PWM1_CMP3 interrupt 110",
                "width": 4
              }
            },
            "NVICIP111": {
              "PRI111": {
                "bit": 4,
                "description": "Priority of the INT_PWM1_RELOAD3 interrupt 111",
                "width": 4
              }
            },
            "NVICIP112": {
              "PRI112": {
                "bit": 4,
                "description": "Priority of the INT_PWM1_CAP interrupt 112",
                "width": 4
              }
            },
            "NVICIP113": {
              "PRI113": {
                "bit": 4,
                "description": "Priority of the INT_PWM1_RERR interrupt 113",
                "width": 4
              }
            },
            "NVICIP114": {
              "PRI114": {
                "bit": 4,
                "description": "Priority of the INT_PWM1_FAULT interrupt 114",
                "width": 4
              }
            },
            "NVICSTIR": {
              "INTID": {
                "bit": 0,
                "description": "Interrupt ID of the interrupt to trigger, in the range 0-239. For example, a value of 0x03 specifies interrupt IRQ3.",
                "width": 9
              }
            }
          }
        },
        "MCM": {
          "instances": [
            {
              "name": "MCM",
              "base": "0xE0080000",
              "irq": 17
            }
          ],
          "registers": {
            "PCT": {
              "offset": "0x00",
              "size": 32,
              "description": "Processor core type"
            },
            "CR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Control Register"
            },
            "ISCR": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Status and Control Register"
            },
            "CPO": {
              "offset": "0x34",
              "size": 32,
              "description": "Compute Only Operation Control Register"
            },
            "LMEM%s": {
              "offset": "0x400",
              "size": 32,
              "description": "Local Memory General Descriptor Register"
            }
          },
          "bits": {
            "PCT": {
              "PLREV": {
                "bit": 0,
                "description": "Platform revision",
                "width": 16
              },
              "PCT": {
                "bit": 16,
                "description": "This MCM design supports the ARM Cortex M7 core.",
                "width": 16
              }
            },
            "CR": {
              "AHBSPRI": {
                "bit": 27,
                "description": "AHB Slave Interface Priority"
              }
            },
            "ISCR": {
              "FIOC": {
                "bit": 8,
                "description": "FPU invalid operation interrupt status"
              },
              "FDZC": {
                "bit": 9,
                "description": "FPU divide-by-zero interrupt status"
              },
              "FOFC": {
                "bit": 10,
                "description": "FPU overflow interrupt status"
              },
              "FUFC": {
                "bit": 11,
                "description": "FPU underflow interrupt status"
              },
              "FIXC": {
                "bit": 12,
                "description": "FPU inexact interrupt status"
              },
              "FIDC": {
                "bit": 15,
                "description": "FPU input denormal interrupt status"
              },
              "FIOCE": {
                "bit": 24,
                "description": "FPU invalid operation interrupt enable"
              },
              "FDZCE": {
                "bit": 25,
                "description": "FPU divide-by-zero interrupt enable"
              },
              "FOFCE": {
                "bit": 26,
                "description": "FPU overflow interrupt enable"
              },
              "FUFCE": {
                "bit": 27,
                "description": "FPU underflow interrupt enable"
              },
              "FIXCE": {
                "bit": 28,
                "description": "FPU inexact interrupt enable"
              },
              "FIDCE": {
                "bit": 31,
                "description": "FPU input denormal interrupt enable"
              }
            },
            "CPO": {
              "CPOREQ": {
                "bit": 0,
                "description": "Compute Only Operation request"
              },
              "CPOACK": {
                "bit": 1,
                "description": "Compute Only Operation acknowledge"
              }
            },
            "LMEM%s": {
              "LMEM_Type": {
                "bit": 13,
                "description": "Defines the type of local memory",
                "width": 3
              },
              "LMEM_Width": {
                "bit": 17,
                "description": "Defines the local memory bit width",
                "width": 3
              },
              "LMEM_Ways": {
                "bit": 20,
                "description": "Defines the ways of set associative",
                "width": 4
              },
              "LMEM_Size": {
                "bit": 24,
                "description": "Defines the local memory size",
                "width": 4
              },
              "LMEM_Valid": {
                "bit": 31,
                "description": "Defines whether the local memory is present"
              }
            }
          }
        },
        "CAU": {
          "instances": [
            {
              "name": "CAU",
              "base": "0xE0081000"
            }
          ],
          "registers": {
            "CAU_DIRECT0": {
              "offset": "0x00",
              "size": 32,
              "description": "Direct access register 0"
            },
            "CAU_DIRECT1": {
              "offset": "0x04",
              "size": 32,
              "description": "Direct access register 1"
            },
            "CAU_DIRECT2": {
              "offset": "0x08",
              "size": 32,
              "description": "Direct access register 2"
            },
            "CAU_DIRECT3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Direct access register 3"
            },
            "CAU_DIRECT4": {
              "offset": "0x10",
              "size": 32,
              "description": "Direct access register 4"
            },
            "CAU_DIRECT5": {
              "offset": "0x14",
              "size": 32,
              "description": "Direct access register 5"
            },
            "CAU_DIRECT6": {
              "offset": "0x18",
              "size": 32,
              "description": "Direct access register 6"
            },
            "CAU_DIRECT7": {
              "offset": "0x1C",
              "size": 32,
              "description": "Direct access register 7"
            },
            "CAU_DIRECT8": {
              "offset": "0x20",
              "size": 32,
              "description": "Direct access register 8"
            },
            "CAU_DIRECT9": {
              "offset": "0x24",
              "size": 32,
              "description": "Direct access register 9"
            },
            "CAU_DIRECT10": {
              "offset": "0x28",
              "size": 32,
              "description": "Direct access register 10"
            },
            "CAU_DIRECT11": {
              "offset": "0x2C",
              "size": 32,
              "description": "Direct access register 11"
            },
            "CAU_DIRECT12": {
              "offset": "0x30",
              "size": 32,
              "description": "Direct access register 12"
            },
            "CAU_DIRECT13": {
              "offset": "0x34",
              "size": 32,
              "description": "Direct access register 13"
            },
            "CAU_DIRECT14": {
              "offset": "0x38",
              "size": 32,
              "description": "Direct access register 14"
            },
            "CAU_DIRECT15": {
              "offset": "0x3C",
              "size": 32,
              "description": "Direct access register 15"
            },
            "CAU_LDR_CASR": {
              "offset": "0x840",
              "size": 32,
              "description": "Status register - Load Register command"
            },
            "CAU_LDR_CAA": {
              "offset": "0x844",
              "size": 32,
              "description": "Accumulator register - Load Register command"
            },
            "CAU_LDR_CA0": {
              "offset": "0x848",
              "size": 32,
              "description": "General Purpose Register 0 - Load Register command"
            },
            "CAU_LDR_CA1": {
              "offset": "0x84C",
              "size": 32,
              "description": "General Purpose Register 1 - Load Register command"
            },
            "CAU_LDR_CA2": {
              "offset": "0x850",
              "size": 32,
              "description": "General Purpose Register 2 - Load Register command"
            },
            "CAU_LDR_CA3": {
              "offset": "0x854",
              "size": 32,
              "description": "General Purpose Register 3 - Load Register command"
            },
            "CAU_LDR_CA4": {
              "offset": "0x858",
              "size": 32,
              "description": "General Purpose Register 4 - Load Register command"
            },
            "CAU_LDR_CA5": {
              "offset": "0x85C",
              "size": 32,
              "description": "General Purpose Register 5 - Load Register command"
            },
            "CAU_LDR_CA6": {
              "offset": "0x860",
              "size": 32,
              "description": "General Purpose Register 6 - Load Register command"
            },
            "CAU_LDR_CA7": {
              "offset": "0x864",
              "size": 32,
              "description": "General Purpose Register 7 - Load Register command"
            },
            "CAU_LDR_CA8": {
              "offset": "0x868",
              "size": 32,
              "description": "General Purpose Register 8 - Load Register command"
            },
            "CAU_STR_CASR": {
              "offset": "0x880",
              "size": 32,
              "description": "Status register - Store Register command"
            },
            "CAU_STR_CAA": {
              "offset": "0x884",
              "size": 32,
              "description": "Accumulator register - Store Register command"
            },
            "CAU_STR_CA0": {
              "offset": "0x888",
              "size": 32,
              "description": "General Purpose Register 0 - Store Register command"
            },
            "CAU_STR_CA1": {
              "offset": "0x88C",
              "size": 32,
              "description": "General Purpose Register 1 - Store Register command"
            },
            "CAU_STR_CA2": {
              "offset": "0x890",
              "size": 32,
              "description": "General Purpose Register 2 - Store Register command"
            },
            "CAU_STR_CA3": {
              "offset": "0x894",
              "size": 32,
              "description": "General Purpose Register 3 - Store Register command"
            },
            "CAU_STR_CA4": {
              "offset": "0x898",
              "size": 32,
              "description": "General Purpose Register 4 - Store Register command"
            },
            "CAU_STR_CA5": {
              "offset": "0x89C",
              "size": 32,
              "description": "General Purpose Register 5 - Store Register command"
            },
            "CAU_STR_CA6": {
              "offset": "0x8A0",
              "size": 32,
              "description": "General Purpose Register 6 - Store Register command"
            },
            "CAU_STR_CA7": {
              "offset": "0x8A4",
              "size": 32,
              "description": "General Purpose Register 7 - Store Register command"
            },
            "CAU_STR_CA8": {
              "offset": "0x8A8",
              "size": 32,
              "description": "General Purpose Register 8 - Store Register command"
            },
            "CAU_ADR_CASR": {
              "offset": "0x8C0",
              "size": 32,
              "description": "Status register - Add Register command"
            },
            "CAU_ADR_CAA": {
              "offset": "0x8C4",
              "size": 32,
              "description": "Accumulator register - Add to register command"
            },
            "CAU_ADR_CA0": {
              "offset": "0x8C8",
              "size": 32,
              "description": "General Purpose Register 0 - Add to register command"
            },
            "CAU_ADR_CA1": {
              "offset": "0x8CC",
              "size": 32,
              "description": "General Purpose Register 1 - Add to register command"
            },
            "CAU_ADR_CA2": {
              "offset": "0x8D0",
              "size": 32,
              "description": "General Purpose Register 2 - Add to register command"
            },
            "CAU_ADR_CA3": {
              "offset": "0x8D4",
              "size": 32,
              "description": "General Purpose Register 3 - Add to register command"
            },
            "CAU_ADR_CA4": {
              "offset": "0x8D8",
              "size": 32,
              "description": "General Purpose Register 4 - Add to register command"
            },
            "CAU_ADR_CA5": {
              "offset": "0x8DC",
              "size": 32,
              "description": "General Purpose Register 5 - Add to register command"
            },
            "CAU_ADR_CA6": {
              "offset": "0x8E0",
              "size": 32,
              "description": "General Purpose Register 6 - Add to register command"
            },
            "CAU_ADR_CA7": {
              "offset": "0x8E4",
              "size": 32,
              "description": "General Purpose Register 7 - Add to register command"
            },
            "CAU_ADR_CA8": {
              "offset": "0x8E8",
              "size": 32,
              "description": "General Purpose Register 8 - Add to register command"
            },
            "CAU_RADR_CASR": {
              "offset": "0x900",
              "size": 32,
              "description": "Status register - Reverse and Add to Register command"
            },
            "CAU_RADR_CAA": {
              "offset": "0x904",
              "size": 32,
              "description": "Accumulator register - Reverse and Add to Register command"
            },
            "CAU_RADR_CA0": {
              "offset": "0x908",
              "size": 32,
              "description": "General Purpose Register 0 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA1": {
              "offset": "0x90C",
              "size": 32,
              "description": "General Purpose Register 1 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA2": {
              "offset": "0x910",
              "size": 32,
              "description": "General Purpose Register 2 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA3": {
              "offset": "0x914",
              "size": 32,
              "description": "General Purpose Register 3 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA4": {
              "offset": "0x918",
              "size": 32,
              "description": "General Purpose Register 4 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA5": {
              "offset": "0x91C",
              "size": 32,
              "description": "General Purpose Register 5 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA6": {
              "offset": "0x920",
              "size": 32,
              "description": "General Purpose Register 6 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA7": {
              "offset": "0x924",
              "size": 32,
              "description": "General Purpose Register 7 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA8": {
              "offset": "0x928",
              "size": 32,
              "description": "General Purpose Register 8 - Reverse and Add to Register command"
            },
            "CAU_XOR_CASR": {
              "offset": "0x980",
              "size": 32,
              "description": "Status register - Exclusive Or command"
            },
            "CAU_XOR_CAA": {
              "offset": "0x984",
              "size": 32,
              "description": "Accumulator register - Exclusive Or command"
            },
            "CAU_XOR_CA0": {
              "offset": "0x988",
              "size": 32,
              "description": "General Purpose Register 0 - Exclusive Or command"
            },
            "CAU_XOR_CA1": {
              "offset": "0x98C",
              "size": 32,
              "description": "General Purpose Register 1 - Exclusive Or command"
            },
            "CAU_XOR_CA2": {
              "offset": "0x990",
              "size": 32,
              "description": "General Purpose Register 2 - Exclusive Or command"
            },
            "CAU_XOR_CA3": {
              "offset": "0x994",
              "size": 32,
              "description": "General Purpose Register 3 - Exclusive Or command"
            },
            "CAU_XOR_CA4": {
              "offset": "0x998",
              "size": 32,
              "description": "General Purpose Register 4 - Exclusive Or command"
            },
            "CAU_XOR_CA5": {
              "offset": "0x99C",
              "size": 32,
              "description": "General Purpose Register 5 - Exclusive Or command"
            },
            "CAU_XOR_CA6": {
              "offset": "0x9A0",
              "size": 32,
              "description": "General Purpose Register 6 - Exclusive Or command"
            },
            "CAU_XOR_CA7": {
              "offset": "0x9A4",
              "size": 32,
              "description": "General Purpose Register 7 - Exclusive Or command"
            },
            "CAU_XOR_CA8": {
              "offset": "0x9A8",
              "size": 32,
              "description": "General Purpose Register 8 - Exclusive Or command"
            },
            "CAU_ROTL_CASR": {
              "offset": "0x9C0",
              "size": 32,
              "description": "Status register - Rotate Left command"
            },
            "CAU_ROTL_CAA": {
              "offset": "0x9C4",
              "size": 32,
              "description": "Accumulator register - Rotate Left command"
            },
            "CAU_ROTL_CA0": {
              "offset": "0x9C8",
              "size": 32,
              "description": "General Purpose Register 0 - Rotate Left command"
            },
            "CAU_ROTL_CA1": {
              "offset": "0x9CC",
              "size": 32,
              "description": "General Purpose Register 1 - Rotate Left command"
            },
            "CAU_ROTL_CA2": {
              "offset": "0x9D0",
              "size": 32,
              "description": "General Purpose Register 2 - Rotate Left command"
            },
            "CAU_ROTL_CA3": {
              "offset": "0x9D4",
              "size": 32,
              "description": "General Purpose Register 3 - Rotate Left command"
            },
            "CAU_ROTL_CA4": {
              "offset": "0x9D8",
              "size": 32,
              "description": "General Purpose Register 4 - Rotate Left command"
            },
            "CAU_ROTL_CA5": {
              "offset": "0x9DC",
              "size": 32,
              "description": "General Purpose Register 5 - Rotate Left command"
            },
            "CAU_ROTL_CA6": {
              "offset": "0x9E0",
              "size": 32,
              "description": "General Purpose Register 6 - Rotate Left command"
            },
            "CAU_ROTL_CA7": {
              "offset": "0x9E4",
              "size": 32,
              "description": "General Purpose Register 7 - Rotate Left command"
            },
            "CAU_ROTL_CA8": {
              "offset": "0x9E8",
              "size": 32,
              "description": "General Purpose Register 8 - Rotate Left command"
            },
            "CAU_AESC_CASR": {
              "offset": "0xB00",
              "size": 32,
              "description": "Status register - AES Column Operation command"
            },
            "CAU_AESC_CAA": {
              "offset": "0xB04",
              "size": 32,
              "description": "Accumulator register - AES Column Operation command"
            },
            "CAU_AESC_CA0": {
              "offset": "0xB08",
              "size": 32,
              "description": "General Purpose Register 0 - AES Column Operation command"
            },
            "CAU_AESC_CA1": {
              "offset": "0xB0C",
              "size": 32,
              "description": "General Purpose Register 1 - AES Column Operation command"
            },
            "CAU_AESC_CA2": {
              "offset": "0xB10",
              "size": 32,
              "description": "General Purpose Register 2 - AES Column Operation command"
            },
            "CAU_AESC_CA3": {
              "offset": "0xB14",
              "size": 32,
              "description": "General Purpose Register 3 - AES Column Operation command"
            },
            "CAU_AESC_CA4": {
              "offset": "0xB18",
              "size": 32,
              "description": "General Purpose Register 4 - AES Column Operation command"
            },
            "CAU_AESC_CA5": {
              "offset": "0xB1C",
              "size": 32,
              "description": "General Purpose Register 5 - AES Column Operation command"
            },
            "CAU_AESC_CA6": {
              "offset": "0xB20",
              "size": 32,
              "description": "General Purpose Register 6 - AES Column Operation command"
            },
            "CAU_AESC_CA7": {
              "offset": "0xB24",
              "size": 32,
              "description": "General Purpose Register 7 - AES Column Operation command"
            },
            "CAU_AESC_CA8": {
              "offset": "0xB28",
              "size": 32,
              "description": "General Purpose Register 8 - AES Column Operation command"
            },
            "CAU_AESIC_CASR": {
              "offset": "0xB40",
              "size": 32,
              "description": "Status register - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CAA": {
              "offset": "0xB44",
              "size": 32,
              "description": "Accumulator register - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA0": {
              "offset": "0xB48",
              "size": 32,
              "description": "General Purpose Register 0 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA1": {
              "offset": "0xB4C",
              "size": 32,
              "description": "General Purpose Register 1 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA2": {
              "offset": "0xB50",
              "size": 32,
              "description": "General Purpose Register 2 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA3": {
              "offset": "0xB54",
              "size": 32,
              "description": "General Purpose Register 3 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA4": {
              "offset": "0xB58",
              "size": 32,
              "description": "General Purpose Register 4 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA5": {
              "offset": "0xB5C",
              "size": 32,
              "description": "General Purpose Register 5 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA6": {
              "offset": "0xB60",
              "size": 32,
              "description": "General Purpose Register 6 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA7": {
              "offset": "0xB64",
              "size": 32,
              "description": "General Purpose Register 7 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA8": {
              "offset": "0xB68",
              "size": 32,
              "description": "General Purpose Register 8 - AES Inverse Column Operation command"
            }
          },
          "bits": {
            "CAU_DIRECT0": {
              "CAU_DIRECT0": {
                "bit": 0,
                "description": "Direct register 0",
                "width": 32
              }
            },
            "CAU_DIRECT1": {
              "CAU_DIRECT1": {
                "bit": 0,
                "description": "Direct register 1",
                "width": 32
              }
            },
            "CAU_DIRECT2": {
              "CAU_DIRECT2": {
                "bit": 0,
                "description": "Direct register 2",
                "width": 32
              }
            },
            "CAU_DIRECT3": {
              "CAU_DIRECT3": {
                "bit": 0,
                "description": "Direct register 3",
                "width": 32
              }
            },
            "CAU_DIRECT4": {
              "CAU_DIRECT4": {
                "bit": 0,
                "description": "Direct register 4",
                "width": 32
              }
            },
            "CAU_DIRECT5": {
              "CAU_DIRECT5": {
                "bit": 0,
                "description": "Direct register 5",
                "width": 32
              }
            },
            "CAU_DIRECT6": {
              "CAU_DIRECT6": {
                "bit": 0,
                "description": "Direct register 6",
                "width": 32
              }
            },
            "CAU_DIRECT7": {
              "CAU_DIRECT7": {
                "bit": 0,
                "description": "Direct register 7",
                "width": 32
              }
            },
            "CAU_DIRECT8": {
              "CAU_DIRECT8": {
                "bit": 0,
                "description": "Direct register 8",
                "width": 32
              }
            },
            "CAU_DIRECT9": {
              "CAU_DIRECT9": {
                "bit": 0,
                "description": "Direct register 9",
                "width": 32
              }
            },
            "CAU_DIRECT10": {
              "CAU_DIRECT10": {
                "bit": 0,
                "description": "Direct register 10",
                "width": 32
              }
            },
            "CAU_DIRECT11": {
              "CAU_DIRECT11": {
                "bit": 0,
                "description": "Direct register 11",
                "width": 32
              }
            },
            "CAU_DIRECT12": {
              "CAU_DIRECT12": {
                "bit": 0,
                "description": "Direct register 12",
                "width": 32
              }
            },
            "CAU_DIRECT13": {
              "CAU_DIRECT13": {
                "bit": 0,
                "description": "Direct register 13",
                "width": 32
              }
            },
            "CAU_DIRECT14": {
              "CAU_DIRECT14": {
                "bit": 0,
                "description": "Direct register 14",
                "width": 32
              }
            },
            "CAU_DIRECT15": {
              "CAU_DIRECT15": {
                "bit": 0,
                "description": "Direct register 15",
                "width": 32
              }
            },
            "CAU_LDR_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_LDR_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_LDR_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_LDR_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_LDR_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_LDR_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_LDR_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_LDR_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_LDR_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_LDR_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_LDR_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_STR_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_STR_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_STR_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_STR_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_STR_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_STR_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_STR_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_STR_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_STR_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_STR_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_STR_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_ADR_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_ADR_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_ADR_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_ADR_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_ADR_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_ADR_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_ADR_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_ADR_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_ADR_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_ADR_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_ADR_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_RADR_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_RADR_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_RADR_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_RADR_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_RADR_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_RADR_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_RADR_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_RADR_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_RADR_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_RADR_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_RADR_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_XOR_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_XOR_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_XOR_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_XOR_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_XOR_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_XOR_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_XOR_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_XOR_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_XOR_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_XOR_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_XOR_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_ROTL_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_ROTL_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_ROTL_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_ROTL_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_ROTL_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_ROTL_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_ROTL_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_ROTL_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_ROTL_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_ROTL_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_ROTL_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_AESC_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_AESC_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_AESC_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_AESC_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_AESC_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_AESC_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_AESC_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_AESC_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_AESC_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_AESC_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_AESC_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_AESIC_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_AESIC_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_AESIC_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_AESIC_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_AESIC_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_AESIC_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_AESIC_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_AESIC_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_AESIC_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_AESIC_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_AESIC_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 131,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "DMA0_DMA16_IRQHandler"
          },
          {
            "number": 17,
            "name": "DMA1_DMA17_IRQHandler"
          },
          {
            "number": 18,
            "name": "DMA2_DMA18_IRQHandler"
          },
          {
            "number": 19,
            "name": "DMA3_DMA19_IRQHandler"
          },
          {
            "number": 20,
            "name": "DMA4_DMA20_IRQHandler"
          },
          {
            "number": 21,
            "name": "DMA5_DMA21_IRQHandler"
          },
          {
            "number": 22,
            "name": "DMA6_DMA22_IRQHandler"
          },
          {
            "number": 23,
            "name": "DMA7_DMA23_IRQHandler"
          },
          {
            "number": 24,
            "name": "DMA8_DMA24_IRQHandler"
          },
          {
            "number": 25,
            "name": "DMA9_DMA25_IRQHandler"
          },
          {
            "number": 26,
            "name": "DMA10_DMA26_IRQHandler"
          },
          {
            "number": 27,
            "name": "DMA11_DMA27_IRQHandler"
          },
          {
            "number": 28,
            "name": "DMA12_DMA28_IRQHandler"
          },
          {
            "number": 29,
            "name": "DMA13_DMA29_IRQHandler"
          },
          {
            "number": 30,
            "name": "DMA14_DMA30_IRQHandler"
          },
          {
            "number": 31,
            "name": "DMA15_DMA31_IRQHandler"
          },
          {
            "number": 32,
            "name": "DMA_Error_IRQHandler"
          },
          {
            "number": 33,
            "name": "MCM_IRQHandler"
          },
          {
            "number": 34,
            "name": "FTFE_IRQHandler"
          },
          {
            "number": 35,
            "name": "Read_Collision_IRQHandler"
          },
          {
            "number": 36,
            "name": "PMC_IRQHandler"
          },
          {
            "number": 37,
            "name": "LLWU_IRQHandler"
          },
          {
            "number": 38,
            "name": "WDOG_EWM_IRQHandler"
          },
          {
            "number": 39,
            "name": "TRNG0_IRQHandler"
          },
          {
            "number": 40,
            "name": "I2C0_IRQHandler"
          },
          {
            "number": 41,
            "name": "I2C1_IRQHandler"
          },
          {
            "number": 42,
            "name": "SPI0_IRQHandler"
          },
          {
            "number": 43,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 44,
            "name": "UART5_RX_TX_IRQHandler"
          },
          {
            "number": 45,
            "name": "UART5_ERR_IRQHandler"
          },
          {
            "number": 47,
            "name": "UART0_RX_TX_IRQHandler"
          },
          {
            "number": 48,
            "name": "UART0_ERR_IRQHandler"
          },
          {
            "number": 49,
            "name": "UART1_RX_TX_IRQHandler"
          },
          {
            "number": 50,
            "name": "UART1_ERR_IRQHandler"
          },
          {
            "number": 51,
            "name": "UART2_RX_TX_IRQHandler"
          },
          {
            "number": 52,
            "name": "UART2_ERR_IRQHandler"
          },
          {
            "number": 53,
            "name": "ADC0_IRQHandler"
          },
          {
            "number": 54,
            "name": "HSADC_ERR_IRQHandler"
          },
          {
            "number": 55,
            "name": "HSADC0_CCA_IRQHandler"
          },
          {
            "number": 56,
            "name": "CMP0_IRQHandler"
          },
          {
            "number": 57,
            "name": "CMP1_IRQHandler"
          },
          {
            "number": 58,
            "name": "FTM0_IRQHandler"
          },
          {
            "number": 59,
            "name": "FTM1_IRQHandler"
          },
          {
            "number": 60,
            "name": "UART3_RX_TX_IRQHandler"
          },
          {
            "number": 61,
            "name": "UART3_ERR_IRQHandler"
          },
          {
            "number": 62,
            "name": "UART4_RX_TX_IRQHandler"
          },
          {
            "number": 63,
            "name": "UART4_ERR_IRQHandler"
          },
          {
            "number": 64,
            "name": "PIT0_IRQHandler"
          },
          {
            "number": 65,
            "name": "PIT1_IRQHandler"
          },
          {
            "number": 66,
            "name": "PIT2_IRQHandler"
          },
          {
            "number": 67,
            "name": "PIT3_IRQHandler"
          },
          {
            "number": 68,
            "name": "PDB0_IRQHandler"
          },
          {
            "number": 69,
            "name": "FTM2_IRQHandler"
          },
          {
            "number": 70,
            "name": "XBARA_IRQHandler"
          },
          {
            "number": 71,
            "name": "PDB1_IRQHandler"
          },
          {
            "number": 72,
            "name": "DAC0_IRQHandler"
          },
          {
            "number": 73,
            "name": "MCG_IRQHandler"
          },
          {
            "number": 74,
            "name": "LPTMR0_IRQHandler"
          },
          {
            "number": 75,
            "name": "PORTA_IRQHandler"
          },
          {
            "number": 76,
            "name": "PORTB_IRQHandler"
          },
          {
            "number": 77,
            "name": "PORTC_IRQHandler"
          },
          {
            "number": 78,
            "name": "PORTD_IRQHandler"
          },
          {
            "number": 79,
            "name": "PORTE_IRQHandler"
          },
          {
            "number": 81,
            "name": "SPI2_IRQHandler"
          },
          {
            "number": 82,
            "name": "ENC_COMPARE_IRQHandler"
          },
          {
            "number": 83,
            "name": "ENC_HOME_IRQHandler"
          },
          {
            "number": 84,
            "name": "ENC_WDOG_SAB_IRQHandler"
          },
          {
            "number": 85,
            "name": "ENC_INDEX_IRQHandler"
          },
          {
            "number": 86,
            "name": "CMP2_IRQHandler"
          },
          {
            "number": 87,
            "name": "FTM3_IRQHandler"
          },
          {
            "number": 89,
            "name": "HSADC0_CCB_IRQHandler"
          },
          {
            "number": 90,
            "name": "HSADC1_CCA_IRQHandler"
          },
          {
            "number": 91,
            "name": "CAN0_ORed_Message_buffer_IRQHandler"
          },
          {
            "number": 92,
            "name": "CAN0_Bus_Off_IRQHandler"
          },
          {
            "number": 93,
            "name": "CAN0_Error_IRQHandler"
          },
          {
            "number": 94,
            "name": "CAN0_Tx_Warning_IRQHandler"
          },
          {
            "number": 95,
            "name": "CAN0_Rx_Warning_IRQHandler"
          },
          {
            "number": 96,
            "name": "CAN0_Wake_Up_IRQHandler"
          },
          {
            "number": 97,
            "name": "PWM0_CMP0_IRQHandler"
          },
          {
            "number": 98,
            "name": "PWM0_RELOAD0_IRQHandler"
          },
          {
            "number": 99,
            "name": "PWM0_CMP1_IRQHandler"
          },
          {
            "number": 100,
            "name": "PWM0_RELOAD1_IRQHandler"
          },
          {
            "number": 101,
            "name": "PWM0_CMP2_IRQHandler"
          },
          {
            "number": 102,
            "name": "PWM0_RELOAD2_IRQHandler"
          },
          {
            "number": 103,
            "name": "PWM0_CMP3_IRQHandler"
          },
          {
            "number": 104,
            "name": "PWM0_RELOAD3_IRQHandler"
          },
          {
            "number": 105,
            "name": "PWM0_CAP_IRQHandler"
          },
          {
            "number": 106,
            "name": "PWM0_RERR_IRQHandler"
          },
          {
            "number": 107,
            "name": "PWM0_FAULT_IRQHandler"
          },
          {
            "number": 108,
            "name": "CMP3_IRQHandler"
          },
          {
            "number": 109,
            "name": "HSADC1_CCB_IRQHandler"
          },
          {
            "number": 110,
            "name": "CAN1_ORed_Message_buffer_IRQHandler"
          },
          {
            "number": 111,
            "name": "CAN1_Bus_Off_IRQHandler"
          },
          {
            "number": 112,
            "name": "CAN1_Error_IRQHandler"
          },
          {
            "number": 113,
            "name": "CAN1_Tx_Warning_IRQHandler"
          },
          {
            "number": 114,
            "name": "CAN1_Rx_Warning_IRQHandler"
          },
          {
            "number": 115,
            "name": "CAN1_Wake_Up_IRQHandler"
          },
          {
            "number": 120,
            "name": "PWM1_CMP0_IRQHandler"
          },
          {
            "number": 121,
            "name": "PWM1_RELOAD0_IRQHandler"
          },
          {
            "number": 122,
            "name": "PWM1_CMP1_IRQHandler"
          },
          {
            "number": 123,
            "name": "PWM1_RELOAD1_IRQHandler"
          },
          {
            "number": 124,
            "name": "PWM1_CMP2_IRQHandler"
          },
          {
            "number": 125,
            "name": "PWM1_RELOAD2_IRQHandler"
          },
          {
            "number": 126,
            "name": "PWM1_CMP3_IRQHandler"
          },
          {
            "number": 127,
            "name": "PWM1_RELOAD3_IRQHandler"
          },
          {
            "number": 128,
            "name": "PWM1_CAP_IRQHandler"
          },
          {
            "number": 129,
            "name": "PWM1_RERR_IRQHandler"
          },
          {
            "number": 130,
            "name": "PWM1_FAULT_IRQHandler"
          }
        ]
      }
    }
  }
}