set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {clock2.vo clock2_v.sdo}}
	{{"Fast Model"} {clock2_fast.vo clock2_v_fast.sdo}}
}
