
---------- Begin Simulation Statistics ----------
final_tick                                27352554000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 306536                       # Simulator instruction rate (inst/s)
host_mem_usage                                 936728                       # Number of bytes of host memory used
host_op_rate                                   573120                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    16.31                       # Real time elapsed on the host
host_tick_rate                             1676892225                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5000000                       # Number of instructions simulated
sim_ops                                       9348394                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027353                       # Number of seconds simulated
sim_ticks                                 27352554000                       # Number of ticks simulated
system.cpu.Branches                           1057144                       # Number of branches fetched
system.cpu.committedInsts                     5000000                       # Number of instructions committed
system.cpu.committedOps                       9348394                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1236357                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           124                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      685202                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            89                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     6535533                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          1488                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         27352554                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   27352554                       # Number of busy cycles
system.cpu.num_cc_register_reads              5186754                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             2991793                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       765741                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 389396                       # Number of float alu accesses
system.cpu.num_fp_insts                        389396                       # number of float instructions
system.cpu.num_fp_register_reads               552091                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              323569                       # number of times the floating registers were written
system.cpu.num_func_calls                      214661                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               9112751                       # Number of integer alu accesses
system.cpu.num_int_insts                      9112751                       # number of integer instructions
system.cpu.num_int_register_reads            18192708                       # number of times the integer registers were read
system.cpu.num_int_register_writes            7429718                       # number of times the integer registers were written
system.cpu.num_load_insts                     1235064                       # Number of load instructions
system.cpu.num_mem_refs                       1919881                       # number of memory refs
system.cpu.num_store_insts                     684817                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 32844      0.35%      0.35% # Class of executed instruction
system.cpu.op_class::IntAlu                   7125650     76.22%     76.57% # Class of executed instruction
system.cpu.op_class::IntMult                    17345      0.19%     76.76% # Class of executed instruction
system.cpu.op_class::IntDiv                     82249      0.88%     77.64% # Class of executed instruction
system.cpu.op_class::FloatAdd                    2244      0.02%     77.66% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.66% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.66% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.66% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.66% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.66% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.66% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.66% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1262      0.01%     77.68% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.68% # Class of executed instruction
system.cpu.op_class::SimdAlu                    22344      0.24%     77.92% # Class of executed instruction
system.cpu.op_class::SimdCmp                      378      0.00%     77.92% # Class of executed instruction
system.cpu.op_class::SimdCvt                    11550      0.12%     78.04% # Class of executed instruction
system.cpu.op_class::SimdMisc                   20641      0.22%     78.26% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               43801      0.47%     78.73% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     78.73% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                  90      0.00%     78.73% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               10560      0.11%     78.85% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 374      0.00%     78.85% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.85% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              57164      0.61%     79.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                 54      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::MemRead                  1098082     11.75%     91.21% # Class of executed instruction
system.cpu.op_class::MemWrite                  636869      6.81%     98.02% # Class of executed instruction
system.cpu.op_class::FloatMemRead              136982      1.47%     99.49% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              47948      0.51%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    9348431                       # Class of executed instruction
system.cpu.workload.numSyscalls                   316                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests        73784                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops        14887                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         148363                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops            14887                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1362                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11406                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               7268                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           80                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1282                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2776                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2776                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7268                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        21450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        21450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  21450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave       647936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total       647936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  647936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10044                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10044    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10044                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11726000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           53638750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  27352554000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          6481366                       # number of demand (read+write) hits
system.icache.demand_hits::total              6481366                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         6481366                       # number of overall hits
system.icache.overall_hits::total             6481366                       # number of overall hits
system.icache.demand_misses::.cpu.inst          54167                       # number of demand (read+write) misses
system.icache.demand_misses::total              54167                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         54167                       # number of overall misses
system.icache.overall_misses::total             54167                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst   7529766000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total   7529766000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst   7529766000                       # number of overall miss cycles
system.icache.overall_miss_latency::total   7529766000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      6535533                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          6535533                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      6535533                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         6535533                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.008288                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.008288                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.008288                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.008288                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 139010.209168                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 139010.209168                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 139010.209168                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 139010.209168                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        54167                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         54167                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        54167                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        54167                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst   7421432000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total   7421432000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst   7421432000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total   7421432000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.008288                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.008288                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.008288                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.008288                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 137010.209168                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 137010.209168                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 137010.209168                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 137010.209168                       # average overall mshr miss latency
system.icache.replacements                      53655                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         6481366                       # number of ReadReq hits
system.icache.ReadReq_hits::total             6481366                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         54167                       # number of ReadReq misses
system.icache.ReadReq_misses::total             54167                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst   7529766000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total   7529766000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      6535533                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         6535533                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.008288                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.008288                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 139010.209168                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 139010.209168                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        54167                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        54167                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst   7421432000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total   7421432000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008288                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.008288                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 137010.209168                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 137010.209168                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  27352554000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               498.474534                       # Cycle average of tags in use
system.icache.tags.total_refs                 6535533                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 54167                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                120.655251                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   498.474534                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.973583                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.973583                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2          360                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               6589700                       # Number of tag accesses
system.icache.tags.data_accesses              6589700                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27352554000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  27352554000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          423168                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          219648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              642816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       423168                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         423168                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         5120                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             5120                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             6612                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             3432                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                10044                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            80                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  80                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           15470877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            8030256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               23501133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      15470877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          15470877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          187185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                187185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          187185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          15470877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           8030256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              23688318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        77.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      6612.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      3412.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.026441174500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             3                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             3                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                27152                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  51                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        10044                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          80                       # Number of write requests accepted
system.mem_ctrl.readBursts                      10044                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        80                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                520                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                707                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                782                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                747                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                668                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                625                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                621                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                593                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                563                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                456                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               338                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               648                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               645                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               770                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               713                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               628                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 16                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  6                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                 17                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 4                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       14.68                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     104033250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    50120000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                291983250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      10378.42                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 29128.42                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      6329                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       43                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  63.14                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 55.84                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  10044                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    80                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    10021                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3706                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     174.039935                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    131.436323                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    145.472604                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          1525     41.15%     41.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1246     33.62%     74.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          503     13.57%     88.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          196      5.29%     93.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          155      4.18%     97.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           79      2.13%     99.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            1      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            1      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3706                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     3169.666667                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     855.445961                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    4196.431857                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255              1     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1280-1535            1     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::7936-8191            1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              3                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              3                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  641536                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1280                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     3456                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   642816                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  5120                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         23.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      23.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.18                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.18                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    27337075000                       # Total gap between requests
system.mem_ctrl.avgGap                     2700224.71                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       423168                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       218368                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         3456                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 15470877.052285499871                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 7983459.241137042642                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 126350.175563130222                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         6612                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         3432                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           80                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    193278500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     98704750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 305937887000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     29231.47                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28760.13                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 3824223587.50                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     63.08                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              12102300                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6432525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             33993540                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy               20880                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      2158615680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        3165386130                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        7837792800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         13214343855                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         483.111883                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  20347494250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    913120000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   6091939750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14358540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7631745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             37577820                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy              261000                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      2158615680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        3639155310                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        7438829280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         13296429375                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         486.112901                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  19304863250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    913120000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7134570750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  27352554000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           38774                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           15908                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               54682                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          38774                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          15908                       # number of overall hits
system.l2cache.overall_hits::total              54682                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         15393                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          4504                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             19897                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        15393                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         4504                       # number of overall misses
system.l2cache.overall_misses::total            19897                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   6444519000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   2614507000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   9059026000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   6444519000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   2614507000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   9059026000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        54167                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        20412                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           74579                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        54167                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        20412                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          74579                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.284177                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.220655                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.266791                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.284177                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.220655                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.266791                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 418665.562269                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 580485.568384                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 455296.074785                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 418665.562269                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 580485.568384                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 455296.074785                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           2517                       # number of writebacks
system.l2cache.writebacks::total                 2517                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        15393                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         4504                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        19897                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        15393                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         4504                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        19897                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   6136659000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   2524427000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   8661086000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   6136659000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   2524427000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   8661086000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.284177                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.220655                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.266791                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.284177                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.220655                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.266791                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 398665.562269                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 560485.568384                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 435296.074785                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 398665.562269                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 560485.568384                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 435296.074785                       # average overall mshr miss latency
system.l2cache.replacements                     17146                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        16865                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        16865                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        16865                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        16865                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         6779                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         6779                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data          178                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total             178                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data           51                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total            51                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data      2760000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total      2760000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data          229                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          229                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.222707                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.222707                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 54117.647059                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 54117.647059                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data           51                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total           51                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data      4758000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total      4758000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.222707                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.222707                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 93294.117647                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 93294.117647                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         3779                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3779                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         3110                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           3110                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   2036163000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   2036163000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         6889                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         6889                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.451444                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.451444                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 654714.790997                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 654714.790997                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         3110                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         3110                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   1973963000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1973963000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.451444                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.451444                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 634714.790997                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 634714.790997                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        38774                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        12129                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        50903                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        15393                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         1394                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        16787                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   6444519000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    578344000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   7022863000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        54167                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        13523                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        67690                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.284177                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.103084                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.247998                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 418665.562269                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 414880.918221                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 418351.283731                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        15393                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         1394                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        16787                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   6136659000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    550464000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   6687123000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.284177                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.103084                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.247998                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 398665.562269                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 394880.918221                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 398351.283731                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  27352554000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3263.274926                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 141562                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                21088                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 6.712917                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   218.999657                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1721.443869                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1322.831400                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.053467                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.420274                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.322957                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.796698                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3942                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1532                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         1905                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.962402                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               169450                       # Number of tag accesses
system.l2cache.tags.data_accesses              169450                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27352554000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst             4035                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data              862                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                 4897                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst            4035                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data             862                       # number of overall hits
system.l3Dram.overall_hits::total                4897                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst          11358                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data           3641                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              14999                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst         11358                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data          3641                       # number of overall misses
system.l3Dram.overall_misses::total             14999                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst   5607621000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data   2385830000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total   7993451000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst   5607621000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data   2385830000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total   7993451000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst        15393                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data         4503                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            19896                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst        15393                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data         4503                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           19896                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.737868                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.808572                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.753870                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.737868                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.808572                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.753870                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 493715.530903                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 655267.783576                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 532932.262151                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 493715.530903                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 655267.783576                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 532932.262151                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks             646                       # number of writebacks
system.l3Dram.writebacks::total                   646                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst        11358                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data         3641                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         14999                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst        11358                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data         3641                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        14999                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst   5028363000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data   2200139000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total   7228502000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst   5028363000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data   2200139000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total   7228502000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.737868                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.808572                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.753870                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.737868                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.808572                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.753870                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 442715.530903                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 604267.783576                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 481932.262151                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 442715.530903                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 604267.783576                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 481932.262151                       # average overall mshr miss latency
system.l3Dram.replacements                      11505                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks         2517                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total         2517                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks         2517                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total         2517                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks         7102                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total         7102                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data           46                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total               46                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data            6                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total              6                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total           52                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.115385                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.115385                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data            6                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total            6                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data      1086000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total      1086000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.115385                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.115385                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data       181000                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total       181000                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data           311                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total               311                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data         2798                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total            2798                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   1892741000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   1892741000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data         3109                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total          3109                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.899968                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.899968                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 676462.115797                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 676462.115797                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data         2798                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total         2798                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   1750043000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   1750043000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.899968                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.899968                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 625462.115797                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 625462.115797                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst         4035                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data          551                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total          4586                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst        11358                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data          843                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total        12201                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst   5607621000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data    493089000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total   6100710000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst        15393                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data         1394                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        16787                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.737868                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.604735                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.726812                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 493715.530903                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 584921.708185                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 500017.211704                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst        11358                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data          843                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total        12201                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst   5028363000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data    450096000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total   5478459000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.737868                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.604735                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.726812                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 442715.530903                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 533921.708185                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 449017.211704                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  27352554000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              4130.570978                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                   28595                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 16939                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.688116                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   482.894775                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst  2087.294591                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  1560.381612                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.058947                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.254797                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.190476                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.504220                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         5434                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          199                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         1823                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         3321                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024     0.663330                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                 52642                       # Number of tag accesses
system.l3Dram.tags.data_accesses                52642                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27352554000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          1899819                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1899819                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1900796                       # number of overall hits
system.dcache.overall_hits::total             1900796                       # number of overall hits
system.dcache.demand_misses::.cpu.data          20450                       # number of demand (read+write) misses
system.dcache.demand_misses::total              20450                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         20726                       # number of overall misses
system.dcache.overall_misses::total             20726                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   3061442000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   3061442000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   3061442000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   3061442000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      1920269                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          1920269                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      1921522                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         1921522                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010650                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010650                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010786                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010786                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 149703.765281                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 149703.765281                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 147710.219049                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 147710.219049                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           16865                       # number of writebacks
system.dcache.writebacks::total                 16865                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total               1                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total              1                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data        20449                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         20449                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        20641                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        20641                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   3020361000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   3020361000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   3033968000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   3033968000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010649                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010649                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010742                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010742                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 147702.137024                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 147702.137024                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 146987.452158                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 146987.452158                       # average overall mshr miss latency
system.dcache.replacements                      19900                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1221773                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1221773                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         13331                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             13331                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    893510000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    893510000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1235104                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1235104                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.010793                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.010793                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 67024.979371                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 67024.979371                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        13331                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        13331                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    866848000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    866848000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010793                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.010793                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65024.979371                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 65024.979371                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         678046                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             678046                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         7119                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             7119                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   2167932000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   2167932000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       685165                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         685165                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.010390                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.010390                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 304527.602191                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 304527.602191                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_hits::total             1                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_misses::.cpu.data         7118                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         7118                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   2153513000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   2153513000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010389                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.010389                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 302544.675471                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 302544.675471                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data           977                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total               977                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data          276                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total             276                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data         1253                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total          1253                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.220271                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.220271                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data          192                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total          192                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     13607000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total     13607000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.153232                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.153232                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 70869.791667                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 70869.791667                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  27352554000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               493.352172                       # Cycle average of tags in use
system.dcache.tags.total_refs                 1921437                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 20412                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 94.132716                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   493.352172                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.963578                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.963578                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          248                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::4          125                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               1941934                       # Number of tag accesses
system.dcache.tags.data_accesses              1941934                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27352554000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst         4746                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data          209                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total           4955                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst         4746                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data          209                       # number of overall hits
system.DynamicCache.overall_hits::total          4955                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst         6612                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data         3432                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        10044                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst         6612                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data         3432                       # number of overall misses
system.DynamicCache.overall_misses::total        10044                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst   3832125000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data   1987278000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total   5819403000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst   3832125000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data   1987278000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total   5819403000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst        11358                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data         3641                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        14999                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst        11358                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data         3641                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        14999                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.582145                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.942598                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.669645                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.582145                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.942598                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.669645                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 579571.234120                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 579043.706294                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 579390.979689                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 579571.234120                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 579043.706294                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 579390.979689                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks           80                       # number of writebacks
system.DynamicCache.writebacks::total              80                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst         6612                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data         3432                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        10044                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst         6612                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data         3432                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        10044                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst   2972565000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data   1541118000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total   4513683000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst   2972565000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data   1541118000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total   4513683000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.582145                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.942598                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.669645                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.582145                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.942598                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.669645                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 449571.234120                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 449043.706294                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 449390.979689                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 449571.234120                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 449043.706294                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 449390.979689                       # average overall mshr miss latency
system.DynamicCache.replacements                 2145                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks          646                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total          646                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks          646                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total          646                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks          954                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total          954                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data            6                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total            6                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_accesses::.cpu.data            6                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.ReadExReq_hits::.cpu.data           22                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total           22                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data         2776                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total         2776                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   1604485000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   1604485000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data         2798                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total         2798                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.992137                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.992137                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 577984.510086                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 577984.510086                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data         2776                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total         2776                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   1243605000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   1243605000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.992137                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.992137                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 447984.510086                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 447984.510086                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst         4746                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data          187                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total         4933                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst         6612                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data          656                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total         7268                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst   3832125000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data    382793000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total   4214918000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst        11358                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data          843                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total        12201                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.582145                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.778173                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.595689                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 579571.234120                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 583525.914634                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 579928.178316                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst         6612                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data          656                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total         7268                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst   2972565000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data    297513000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total   3270078000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.582145                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.778173                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.595689                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 449571.234120                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 453525.914634                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 449928.178316                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  27352554000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        5803.618518                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             22587                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           10428                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            2.165995                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks   104.605439                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst  3398.140796                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  2300.872284                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.012769                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.414812                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.280868                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.708450                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         8283                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         2100                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         6080                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     1.011108                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses           33969                       # Number of tag accesses
system.DynamicCache.tags.data_accesses          33969                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27352554000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               67690                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         20108                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             84243                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq               229                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp              229                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               6889                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              6889                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          67690                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        61182                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       161989                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  223171                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      2385728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      3466688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  5852416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                             30796                       # Total snoops (count)
system.l2bar.snoopTraffic                      207552                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             105604                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.140980                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.348002                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                    90716     85.90%     85.90% # Request fanout histogram
system.l2bar.snoop_fanout::1                    14888     14.10%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total               105604                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            182093000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           162501000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy            61465000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  27352554000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  27352554000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  27352554000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  27352554000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
