{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621214124866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621214124866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 21:15:24 2021 " "Processing started: Sun May 16 21:15:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621214124866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1621214124866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ML21_processor_8bits_AOC -c ML21_processor_8bits_AOC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ML21_processor_8bits_AOC -c ML21_processor_8bits_AOC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1621214124867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1621214125311 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1621214125311 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \";\" ML21_processor_8bits_AOC.vhd(255) " "VHDL syntax error at ML21_processor_8bits_AOC.vhd(255) near text \"end\";  expecting \";\"" {  } { { "ML21_processor_8bits_AOC.vhd" "" { Text "C:/intelFPGA_lite/Projeto/ML21_processor_8bits_AOC.vhd" 255 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1621214135607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ml21_processor_8bits_aoc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ml21_processor_8bits_aoc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621214135607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-ciclos_pc " "Found design unit 1: pc-ciclos_pc" {  } { { "componentes/pc.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/pc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135609 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "componentes/pc.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/pc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621214135609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-ciclo_somador " "Found design unit 1: somador-ciclo_somador" {  } { { "componentes/somador.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/somador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135611 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "componentes/somador.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621214135611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-ciclo_rom " "Found design unit 1: rom-ciclo_rom" {  } { { "componentes/rom.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/rom.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135612 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "componentes/rom.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621214135612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/banco_regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/banco_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_regs-ciclo_reg " "Found design unit 1: banco_regs-ciclo_reg" {  } { { "componentes/banco_regs.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/banco_regs.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135613 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_regs " "Found entity 1: banco_regs" {  } { { "componentes/banco_regs.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/banco_regs.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621214135613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/div_intru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/div_intru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_intru-ciclo_instru " "Found design unit 1: div_intru-ciclo_instru" {  } { { "componentes/div_intru.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/div_intru.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135614 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_intru " "Found entity 1: div_intru" {  } { { "componentes/div_intru.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/div_intru.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621214135614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/u_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/u_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_control-ciclo_contole " "Found design unit 1: u_control-ciclo_contole" {  } { { "componentes/u_control.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/u_control.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135616 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_control " "Found entity 1: u_control" {  } { { "componentes/u_control.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/u_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621214135616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-ciclo_ram " "Found design unit 1: ram-ciclo_ram" {  } { { "componentes/ram.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135617 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "componentes/ram.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621214135617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ciclos_ula " "Found design unit 1: ULA-ciclos_ula" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135618 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "componentes/ULA.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/ULA.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621214135618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult-ciclos_mult " "Found design unit 1: mult-ciclos_mult" {  } { { "componentes/mult.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/mult.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135619 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "componentes/mult.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/mult.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621214135619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/multiplex_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/multiplex_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplex_2x1-ciclos_2x1 " "Found design unit 1: multiplex_2x1-ciclos_2x1" {  } { { "componentes/multiplex_2x1.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/multiplex_2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135620 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplex_2x1 " "Found entity 1: multiplex_2x1" {  } { { "componentes/multiplex_2x1.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/multiplex_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621214135620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/port_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/port_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 port_and-ciclos_port " "Found design unit 1: port_and-ciclos_port" {  } { { "componentes/port_and.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/port_and.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135621 ""} { "Info" "ISGN_ENTITY_NAME" "1 port_and " "Found entity 1: port_and" {  } { { "componentes/port_and.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/port_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621214135621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/extensor_2x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/extensor_2x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor_2x8-ciclo_2x8 " "Found design unit 1: extensor_2x8-ciclo_2x8" {  } { { "componentes/extensor_2x8.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/extensor_2x8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135623 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor_2x8 " "Found entity 1: extensor_2x8" {  } { { "componentes/extensor_2x8.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/extensor_2x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621214135623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/op_soma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/op_soma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-behavior " "Found design unit 1: half_adder-behavior" {  } { { "componentes/op_soma.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/op_soma.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135624 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "componentes/op_soma.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/op_soma.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621214135624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/extensor_4x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/extensor_4x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor_4x8-ciclo_4x8 " "Found design unit 1: extensor_4x8-ciclo_4x8" {  } { { "componentes/extensor_4x8.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/extensor_4x8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135625 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor_4x8 " "Found entity 1: extensor_4x8" {  } { { "componentes/extensor_4x8.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/extensor_4x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621214135625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/tempoprary.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/tempoprary.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tempoprary-ciclos_tempo " "Found design unit 1: tempoprary-ciclos_tempo" {  } { { "componentes/tempoprary.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/tempoprary.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135626 ""} { "Info" "ISGN_ENTITY_NAME" "1 tempoprary " "Found entity 1: tempoprary" {  } { { "componentes/tempoprary.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/tempoprary.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621214135626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/adder_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/adder_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_8-ciclos_add " "Found design unit 1: adder_8-ciclos_add" {  } { { "componentes/adder_8.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/adder_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135627 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_8 " "Found entity 1: adder_8" {  } { { "componentes/adder_8.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/adder_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621214135627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/sub_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/sub_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_8-ciclos_sub " "Found design unit 1: sub_8-ciclos_sub" {  } { { "componentes/sub_8.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/sub_8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135628 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_8 " "Found entity 1: sub_8" {  } { { "componentes/sub_8.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/sub_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621214135628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/adder_part_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/adder_part_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_part_1-ciclos_add1 " "Found design unit 1: adder_part_1-ciclos_add1" {  } { { "componentes/adder_part_1.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/adder_part_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135629 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_part_1 " "Found entity 1: adder_part_1" {  } { { "componentes/adder_part_1.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/adder_part_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621214135629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/adder_part_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/adder_part_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_part_2-ciclos_add2 " "Found design unit 1: adder_part_2-ciclos_add2" {  } { { "componentes/adder_part_2.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/adder_part_2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135630 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_part_2 " "Found entity 1: adder_part_2" {  } { { "componentes/adder_part_2.vhd" "" { Text "C:/intelFPGA_lite/Projeto/componentes/adder_part_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621214135630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1621214135630 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621214135708 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 16 21:15:35 2021 " "Processing ended: Sun May 16 21:15:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621214135708 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621214135708 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621214135708 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1621214135708 ""}
