{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704351096322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704351096322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 22:51:36 2024 " "Processing started: Wed Jan 03 22:51:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704351096322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704351096322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sync_fifo -c sync_fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off sync_fifo -c sync_fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704351096322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704351096849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704351096849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_fifo.v 2 2 " "Found 2 design units, including 2 entities, in source file sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "sync_fifo.v" "" { Text "E:/Projects/Sync_FIFO/SELF/sync_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704351108630 ""} { "Info" "ISGN_ENTITY_NAME" "2 sram " "Found entity 2: sram" {  } { { "sync_fifo.v" "" { Text "E:/Projects/Sync_FIFO/SELF/sync_fifo.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704351108630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704351108630 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wrap sync_fifo.v(29) " "Verilog HDL Implicit Net warning at sync_fifo.v(29): created implicit net for \"wrap\"" {  } { { "sync_fifo.v" "" { Text "E:/Projects/Sync_FIFO/SELF/sync_fifo.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704351108630 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sync_fifo " "Elaborating entity \"sync_fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704351108646 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sync_fifo.v(22) " "Verilog HDL assignment warning at sync_fifo.v(22): truncated value with size 32 to match size of target (5)" {  } { { "sync_fifo.v" "" { Text "E:/Projects/Sync_FIFO/SELF/sync_fifo.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704351108647 "|sync_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sync_fifo.v(25) " "Verilog HDL assignment warning at sync_fifo.v(25): truncated value with size 32 to match size of target (5)" {  } { { "sync_fifo.v" "" { Text "E:/Projects/Sync_FIFO/SELF/sync_fifo.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704351108647 "|sync_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:sync_fifo_sram " "Elaborating entity \"sram\" for hierarchy \"sram:sync_fifo_sram\"" {  } { { "sync_fifo.v" "sync_fifo_sram" { Text "E:/Projects/Sync_FIFO/SELF/sync_fifo.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704351108666 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sync_fifo.v(54) " "Verilog HDL assignment warning at sync_fifo.v(54): truncated value with size 8 to match size of target (4)" {  } { { "sync_fifo.v" "" { Text "E:/Projects/Sync_FIFO/SELF/sync_fifo.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704351108667 "|sync_fifo|sram:sync_fifo_sram"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sram:sync_fifo_sram\|fifo " "RAM logic \"sram:sync_fifo_sram\|fifo\" is uninferred due to inappropriate RAM size" {  } { { "sync_fifo.v" "fifo" { Text "E:/Projects/Sync_FIFO/SELF/sync_fifo.v" 41 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1704351108942 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1704351108942 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[4\] GND " "Pin \"read_data\[4\]\" is stuck at GND" {  } { { "sync_fifo.v" "" { Text "E:/Projects/Sync_FIFO/SELF/sync_fifo.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704351109050 "|sync_fifo|read_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[5\] GND " "Pin \"read_data\[5\]\" is stuck at GND" {  } { { "sync_fifo.v" "" { Text "E:/Projects/Sync_FIFO/SELF/sync_fifo.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704351109050 "|sync_fifo|read_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[6\] GND " "Pin \"read_data\[6\]\" is stuck at GND" {  } { { "sync_fifo.v" "" { Text "E:/Projects/Sync_FIFO/SELF/sync_fifo.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704351109050 "|sync_fifo|read_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[7\] GND " "Pin \"read_data\[7\]\" is stuck at GND" {  } { { "sync_fifo.v" "" { Text "E:/Projects/Sync_FIFO/SELF/sync_fifo.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704351109050 "|sync_fifo|read_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1704351109050 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704351109099 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704351109390 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704351109390 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[4\] " "No output dependent on input pin \"write_data\[4\]\"" {  } { { "sync_fifo.v" "" { Text "E:/Projects/Sync_FIFO/SELF/sync_fifo.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704351109544 "|sync_fifo|write_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[5\] " "No output dependent on input pin \"write_data\[5\]\"" {  } { { "sync_fifo.v" "" { Text "E:/Projects/Sync_FIFO/SELF/sync_fifo.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704351109544 "|sync_fifo|write_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[6\] " "No output dependent on input pin \"write_data\[6\]\"" {  } { { "sync_fifo.v" "" { Text "E:/Projects/Sync_FIFO/SELF/sync_fifo.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704351109544 "|sync_fifo|write_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[7\] " "No output dependent on input pin \"write_data\[7\]\"" {  } { { "sync_fifo.v" "" { Text "E:/Projects/Sync_FIFO/SELF/sync_fifo.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704351109544 "|sync_fifo|write_data[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1704351109544 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704351109545 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704351109545 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704351109545 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704351109545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704351109568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 22:51:49 2024 " "Processing ended: Wed Jan 03 22:51:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704351109568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704351109568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704351109568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704351109568 ""}
