$date
	Sun Oct 23 00:23:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#295108
b1001 !
1"
#295110
b1001 &
b1001 %
1$
#295111
0"
#295114
b11100 &
b11100 %
#295118
b1110 &
b1110 %
#295122
b111 &
b111 %
#295126
b10110 &
b10110 %
#295130
b1011 &
b1011 %
#295134
b100010 &
b100010 %
#295138
b10001 &
b10001 %
#295142
b110100 &
b110100 %
#295146
b11010 &
b11010 %
#295150
b1101 &
b1101 %
#295154
b101000 &
b101000 %
#295158
b10100 &
b10100 %
#295162
b1010 &
b1010 %
#295166
b101 &
b101 %
#295170
b10000 &
b10000 %
#295174
b1000 &
b1000 %
#295178
b100 &
b100 %
#295182
b10 &
b10 %
#295186
b1 &
b1 %
1#
#295190
b0 &
0#
b0 %
0$
#1292166
b1000 &
b1000 %
1$
b1000 !
1"
#1292167
0"
#1292170
b100 &
b100 %
#1292174
b10 &
b10 %
#1292178
b1 &
b1 %
1#
#1292182
b0 &
0#
b0 %
0$
#2349899
b1 !
1"
#2349902
b1 &
b1 %
1$
#2349903
0"
#2349906
1#
#2349910
b0 &
0#
b0 %
0$
#4500012
