// Seed: 855405977
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1;
  id_1(
      1, id_2, 1
  );
  tri0 id_3, id_4, id_5 = 1, id_6;
  wire id_7, id_8;
  assign id_5 = 1 == 1;
  always_latch #1 begin
    $display(1);
  end
  module_0(
      id_5
  );
endmodule
module module_2;
  always $display(id_1);
endmodule
module module_3 (
    input tri0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input tri id_4,
    output tri id_5,
    output uwire id_6,
    output uwire id_7,
    input tri1 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input tri0 id_11,
    input wire id_12,
    input wire id_13
);
  module_2();
endmodule
