INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/fully_connected.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fully_connected
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/operation_controller/new/tb_fully_connected.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fully_connected
