cocci_test_suite() {
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dccg.c 80 */;
	unsigned int *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dccg.c 77 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dccg.c 76 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dccg.c 75 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dccg.c 47 */;
	struct dcn_dccg cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dccg.c 33 */;
	struct dccg **cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dccg.c 132 */;
	struct dcn_dccg *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dccg.c 113 */;
	const struct dccg_mask *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dccg.c 111 */;
	const struct dccg_shift *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dccg.c 110 */;
	const struct dccg_registers *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dccg.c 109 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dccg.c 108 */;
	struct dccg *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dccg.c 107 */;
	const struct dccg_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dccg.c 101 */;
}
