{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508188314564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508188314565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 15:11:54 2017 " "Processing started: Mon Oct 16 15:11:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508188314565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508188314565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proc -c proc " "Command: quartus_map --read_settings_files=on --write_settings_files=off proc -c proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508188314565 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1508188314933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterBanc.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterBanc.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBanc " "Found entity 1: RegisterBanc" {  } { { "RegisterBanc.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/RegisterBanc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508188332599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508188332599 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Opcode OPCODE ID_Ex.v(5) " "Verilog HDL Declaration information at ID_Ex.v(5): object \"Opcode\" differs only in case from object \"OPCODE\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/ID_Ex.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508188332600 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RegWrite REGWRITE ID_Ex.v(10) " "Verilog HDL Declaration information at ID_Ex.v(10): object \"RegWrite\" differs only in case from object \"REGWRITE\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/ID_Ex.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508188332600 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memWD MEMWD ID_Ex.v(10) " "Verilog HDL Declaration information at ID_Ex.v(10): object \"memWD\" differs only in case from object \"MEMWD\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/ID_Ex.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508188332600 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemRD MEMRD ID_Ex.v(10) " "Verilog HDL Declaration information at ID_Ex.v(10): object \"MemRD\" differs only in case from object \"MEMRD\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/ID_Ex.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508188332600 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BSelector BSELECTOR ID_Ex.v(6) " "Verilog HDL Declaration information at ID_Ex.v(6): object \"BSelector\" differs only in case from object \"BSELECTOR\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/ID_Ex.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508188332600 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd RD ID_Ex.v(7) " "Verilog HDL Declaration information at ID_Ex.v(7): object \"Rd\" differs only in case from object \"RD\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/ID_Ex.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508188332601 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RValue1 RVALUE1 ID_Ex.v(8) " "Verilog HDL Declaration information at ID_Ex.v(8): object \"RValue1\" differs only in case from object \"RVALUE1\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/ID_Ex.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508188332601 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RValue2 RVALUE2 ID_Ex.v(8) " "Verilog HDL Declaration information at ID_Ex.v(8): object \"RValue2\" differs only in case from object \"RVALUE2\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/ID_Ex.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508188332601 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ImmValue IMMVALUE ID_Ex.v(9) " "Verilog HDL Declaration information at ID_Ex.v(9): object \"ImmValue\" differs only in case from object \"IMMVALUE\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/ID_Ex.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508188332601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ID_Ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ID_Ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Ex " "Found entity 1: ID_Ex" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/ID_Ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508188332601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508188332601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/DataMemory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508188332602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508188332602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RegWrite REGWRITE MEM_WB.v(5) " "Verilog HDL Declaration information at MEM_WB.v(5): object \"RegWrite\" differs only in case from object \"REGWRITE\" in the same scope" {  } { { "MEM_WB.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/MEM_WB.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508188332602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WriteAddress WRITEADDRESS MEM_WB.v(6) " "Verilog HDL Declaration information at MEM_WB.v(6): object \"WriteAddress\" differs only in case from object \"WRITEADDRESS\" in the same scope" {  } { { "MEM_WB.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/MEM_WB.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508188332602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WriteData WRITEDATA MEM_WB.v(7) " "Verilog HDL Declaration information at MEM_WB.v(7): object \"WriteData\" differs only in case from object \"WRITEDATA\" in the same scope" {  } { { "MEM_WB.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/MEM_WB.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508188332602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM_WB.v 1 1 " "Found 1 design units, including 1 entities, in source file MEM_WB.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/MEM_WB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508188332603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508188332603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenSeg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenSeg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "sevenSeg.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/sevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508188332603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508188332603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor.v 1 1 " "Found 1 design units, including 1 entities, in source file Processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508188332605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508188332605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxData.v 1 1 " "Found 1 design units, including 1 entities, in source file MuxData.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxData " "Found entity 1: MuxData" {  } { { "MuxData.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/MuxData.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508188332605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508188332605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxReg.v 1 1 " "Found 1 design units, including 1 entities, in source file MuxReg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxReg " "Found entity 1: MuxReg" {  } { { "MuxReg.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/MuxReg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508188332606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508188332606 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "InstructionMem.v(47) " "Verilog HDL information at InstructionMem.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/InstructionMem.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1508188332607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMem.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMem " "Found entity 1: InstructionMem" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/InstructionMem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508188332607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508188332607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemoryAddress MEMORYADDRESS EX_MEM.v(9) " "Verilog HDL Declaration information at EX_MEM.v(9): object \"MemoryAddress\" differs only in case from object \"MEMORYADDRESS\" in the same scope" {  } { { "EX_MEM.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/EX_MEM.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508188332608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WriteAddress WRITEADDRESS EX_MEM.v(6) " "Verilog HDL Declaration information at EX_MEM.v(6): object \"WriteAddress\" differs only in case from object \"WRITEADDRESS\" in the same scope" {  } { { "EX_MEM.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/EX_MEM.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508188332608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DataIn DATAIN EX_MEM.v(8) " "Verilog HDL Declaration information at EX_MEM.v(8): object \"DataIn\" differs only in case from object \"DATAIN\" in the same scope" {  } { { "EX_MEM.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/EX_MEM.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508188332608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RegWrite REGWRITE EX_MEM.v(10) " "Verilog HDL Declaration information at EX_MEM.v(10): object \"RegWrite\" differs only in case from object \"REGWRITE\" in the same scope" {  } { { "EX_MEM.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/EX_MEM.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508188332608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemWD MEMWD EX_MEM.v(7) " "Verilog HDL Declaration information at EX_MEM.v(7): object \"MemWD\" differs only in case from object \"MEMWD\" in the same scope" {  } { { "EX_MEM.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/EX_MEM.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508188332608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemRD MEMRD EX_MEM.v(7) " "Verilog HDL Declaration information at EX_MEM.v(7): object \"MemRD\" differs only in case from object \"MEMRD\" in the same scope" {  } { { "EX_MEM.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/EX_MEM.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508188332608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EX_MEM.v 1 1 " "Found 1 design units, including 1 entities, in source file EX_MEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "EX_MEM.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/EX_MEM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508188332608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508188332608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/ControlUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508188332609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508188332609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508188332611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508188332611 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SignExt.v(9) " "Verilog HDL information at SignExt.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "SignExt.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/SignExt.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1508188332611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExt.v 1 1 " "Found 1 design units, including 1 entities, in source file SignExt.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExt " "Found entity 1: SignExt" {  } { { "SignExt.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/SignExt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508188332612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508188332612 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd RD IF_ID.v(5) " "Verilog HDL Declaration information at IF_ID.v(5): object \"Rd\" differs only in case from object \"RD\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/IF_ID.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508188332613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rs RS IF_ID.v(5) " "Verilog HDL Declaration information at IF_ID.v(5): object \"Rs\" differs only in case from object \"RS\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/IF_ID.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508188332613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rt RT IF_ID.v(5) " "Verilog HDL Declaration information at IF_ID.v(5): object \"Rt\" differs only in case from object \"RT\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/IF_ID.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508188332613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Opcode OPCODE IF_ID.v(6) " "Verilog HDL Declaration information at IF_ID.v(6): object \"Opcode\" differs only in case from object \"OPCODE\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/IF_ID.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508188332613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Pc PC IF_ID.v(9) " "Verilog HDL Declaration information at IF_ID.v(9): object \"Pc\" differs only in case from object \"PC\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/IF_ID.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508188332613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Jaddr JADDR IF_ID.v(7) " "Verilog HDL Declaration information at IF_ID.v(7): object \"Jaddr\" differs only in case from object \"JADDR\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/IF_ID.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508188332613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Imm IMM IF_ID.v(8) " "Verilog HDL Declaration information at IF_ID.v(8): object \"Imm\" differs only in case from object \"IMM\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/IF_ID.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508188332613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IF_ID.v 1 1 " "Found 1 design units, including 1 entities, in source file IF_ID.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/IF_ID.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508188332613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508188332613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SimpleReg.v 1 1 " "Found 1 design units, including 1 entities, in source file SimpleReg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimpleReg " "Found entity 1: SimpleReg" {  } { { "SimpleReg.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/SimpleReg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508188332615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508188332615 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508188332693 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "newClock Processor.v(18) " "Verilog HDL or VHDL warning at Processor.v(18): object \"newClock\" assigned a value but never read" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1508188332697 "|Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxData MuxData:pcselectmux " "Elaborating entity \"MuxData\" for hierarchy \"MuxData:pcselectmux\"" {  } { { "Processor.v" "pcselectmux" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508188332699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SimpleReg SimpleReg:pcreg " "Elaborating entity \"SimpleReg\" for hierarchy \"SimpleReg:pcreg\"" {  } { { "Processor.v" "pcreg" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508188332701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMem InstructionMem:insmem " "Elaborating entity \"InstructionMem\" for hierarchy \"InstructionMem:insmem\"" {  } { { "Processor.v" "insmem" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508188332702 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "129 0 127 InstructionMem.v(20) " "Verilog HDL warning at InstructionMem.v(20): number of words (129) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/InstructionMem.v" 20 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1508188332703 "|Processor|InstructionMem:insmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 InstructionMem.v(15) " "Net \"mem.data_a\" at InstructionMem.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/InstructionMem.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1508188332703 "|Processor|InstructionMem:insmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 InstructionMem.v(15) " "Net \"mem.waddr_a\" at InstructionMem.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/InstructionMem.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1508188332703 "|Processor|InstructionMem:insmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 InstructionMem.v(15) " "Net \"mem.we_a\" at InstructionMem.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/InstructionMem.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1508188332703 "|Processor|InstructionMem:insmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:ifid " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:ifid\"" {  } { { "Processor.v" "ifid" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508188332704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExt SignExt:signext " "Elaborating entity \"SignExt\" for hierarchy \"SignExt:signext\"" {  } { { "Processor.v" "signext" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508188332706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ctrlunit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ctrlunit\"" {  } { { "Processor.v" "ctrlunit" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508188332707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxReg MuxReg:reg1 " "Elaborating entity \"MuxReg\" for hierarchy \"MuxReg:reg1\"" {  } { { "Processor.v" "reg1" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508188332709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBanc RegisterBanc:regbank " "Elaborating entity \"RegisterBanc\" for hierarchy \"RegisterBanc:regbank\"" {  } { { "Processor.v" "regbank" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508188332711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Ex ID_Ex:idex " "Elaborating entity \"ID_Ex\" for hierarchy \"ID_Ex:idex\"" {  } { { "Processor.v" "idex" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508188332721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "Processor.v" "alu" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508188332724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EX_MEM:exmen " "Elaborating entity \"EX_MEM\" for hierarchy \"EX_MEM:exmen\"" {  } { { "Processor.v" "exmen" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508188332726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:datamen " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:datamen\"" {  } { { "Processor.v" "datamen" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508188332728 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "60348 0 60348 DataMemory.v(16) " "Verilog HDL warning at DataMemory.v(16): number of words (60348) in memory file does not match the number of elements in the address range \[0:60348\]" {  } { { "DataMemory.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/DataMemory.v" 16 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1508188332730 "|Processor|DataMemory:datamen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 DataMemory.v(27) " "Verilog HDL assignment warning at DataMemory.v(27): truncated value with size 32 to match size of target (7)" {  } { { "DataMemory.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/DataMemory.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508188332730 "|Processor|DataMemory:datamen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:menwb " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:menwb\"" {  } { { "Processor.v" "menwb" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508188332731 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DataMemory:datamen\|Memory_rtl_0 " "Inferred dual-clock RAM node \"DataMemory:datamen\|Memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1508188333738 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "InstructionMem:insmem\|mem " "RAM logic \"InstructionMem:insmem\|mem\" is uninferred due to inappropriate RAM size" {  } { { "InstructionMem.v" "mem" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/InstructionMem.v" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1508188333739 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1508188333739 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:datamen\|Memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:datamen\|Memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508188334894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508188334894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508188334894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 60349 " "Parameter NUMWORDS_A set to 60349" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508188334894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508188334894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508188334894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 60349 " "Parameter NUMWORDS_B set to 60349" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508188334894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508188334894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508188334894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508188334894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508188334894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508188334894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508188334894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508188334894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/proc.ram0_DataMemory_5d7c1658.hdl.mif " "Parameter INIT_FILE set to db/proc.ram0_DataMemory_5d7c1658.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508188334894 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1508188334894 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1508188334894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:datamen\|altsyncram:Memory_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:datamen\|altsyncram:Memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508188334995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:datamen\|altsyncram:Memory_rtl_0 " "Instantiated megafunction \"DataMemory:datamen\|altsyncram:Memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508188334996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508188334996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508188334996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 60349 " "Parameter \"NUMWORDS_A\" = \"60349\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508188334996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508188334996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508188334996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 60349 " "Parameter \"NUMWORDS_B\" = \"60349\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508188334996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508188334996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508188334996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508188334996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508188334996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508188334996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508188334996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508188334996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/proc.ram0_DataMemory_5d7c1658.hdl.mif " "Parameter \"INIT_FILE\" = \"db/proc.ram0_DataMemory_5d7c1658.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508188334996 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508188334996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h3o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h3o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h3o1 " "Found entity 1: altsyncram_h3o1" {  } { { "db/altsyncram_h3o1.tdf" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/db/altsyncram_h3o1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508188335072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508188335072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508188335131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508188335131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508188335183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508188335183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_sfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sfb " "Found entity 1: mux_sfb" {  } { { "db/mux_sfb.tdf" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/db/mux_sfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508188335238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508188335238 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[2\] GND " "Pin \"inst\[2\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|inst[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[3\] GND " "Pin \"inst\[3\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|inst[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[4\] GND " "Pin \"inst\[4\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|inst[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[5\] GND " "Pin \"inst\[5\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|inst[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[6\] GND " "Pin \"inst\[6\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|inst[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[7\] GND " "Pin \"inst\[7\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|inst[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[8\] GND " "Pin \"inst\[8\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|inst[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[9\] GND " "Pin \"inst\[9\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|inst[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[10\] GND " "Pin \"inst\[10\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|inst[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[11\] GND " "Pin \"inst\[11\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|inst[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[14\] GND " "Pin \"inst\[14\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|inst[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[15\] GND " "Pin \"inst\[15\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|inst[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[16\] GND " "Pin \"inst\[16\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|inst[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[19\] GND " "Pin \"inst\[19\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|inst[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[20\] GND " "Pin \"inst\[20\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|inst[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[21\] GND " "Pin \"inst\[21\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|inst[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[25\] GND " "Pin \"inst\[25\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|inst[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[26\] GND " "Pin \"inst\[26\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|inst[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[1\] GND " "Pin \"pss\[1\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[2\] GND " "Pin \"pss\[2\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[3\] GND " "Pin \"pss\[3\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[4\] GND " "Pin \"pss\[4\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[5\] GND " "Pin \"pss\[5\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[6\] GND " "Pin \"pss\[6\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[7\] GND " "Pin \"pss\[7\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[8\] GND " "Pin \"pss\[8\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[9\] GND " "Pin \"pss\[9\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[10\] GND " "Pin \"pss\[10\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[11\] GND " "Pin \"pss\[11\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[12\] GND " "Pin \"pss\[12\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[13\] GND " "Pin \"pss\[13\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[14\] GND " "Pin \"pss\[14\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[15\] GND " "Pin \"pss\[15\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[16\] GND " "Pin \"pss\[16\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[17\] GND " "Pin \"pss\[17\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[18\] GND " "Pin \"pss\[18\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[19\] GND " "Pin \"pss\[19\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[20\] GND " "Pin \"pss\[20\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[21\] GND " "Pin \"pss\[21\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[22\] GND " "Pin \"pss\[22\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[23\] GND " "Pin \"pss\[23\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[24\] GND " "Pin \"pss\[24\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[25\] GND " "Pin \"pss\[25\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[26\] GND " "Pin \"pss\[26\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[27\] GND " "Pin \"pss\[27\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[28\] GND " "Pin \"pss\[28\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[29\] GND " "Pin \"pss\[29\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[30\] GND " "Pin \"pss\[30\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pss\[31\] GND " "Pin \"pss\[31\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|pss[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wa\[3\] GND " "Pin \"wa\[3\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|wa[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wa\[4\] GND " "Pin \"wa\[4\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|wa[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[2\] GND " "Pin \"imme\[2\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[3\] GND " "Pin \"imme\[3\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[4\] GND " "Pin \"imme\[4\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[5\] GND " "Pin \"imme\[5\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[6\] GND " "Pin \"imme\[6\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[7\] GND " "Pin \"imme\[7\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[8\] GND " "Pin \"imme\[8\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[9\] GND " "Pin \"imme\[9\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[10\] GND " "Pin \"imme\[10\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[11\] GND " "Pin \"imme\[11\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[14\] GND " "Pin \"imme\[14\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[15\] GND " "Pin \"imme\[15\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[16\] GND " "Pin \"imme\[16\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[17\] GND " "Pin \"imme\[17\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[18\] GND " "Pin \"imme\[18\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[19\] GND " "Pin \"imme\[19\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[20\] GND " "Pin \"imme\[20\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[21\] GND " "Pin \"imme\[21\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[22\] GND " "Pin \"imme\[22\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[23\] GND " "Pin \"imme\[23\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[24\] GND " "Pin \"imme\[24\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[25\] GND " "Pin \"imme\[25\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[26\] GND " "Pin \"imme\[26\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[27\] GND " "Pin \"imme\[27\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[28\] GND " "Pin \"imme\[28\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[29\] GND " "Pin \"imme\[29\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[30\] GND " "Pin \"imme\[30\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imme\[31\] GND " "Pin \"imme\[31\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|imme[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "add\[3\] GND " "Pin \"add\[3\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|add[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "add\[4\] GND " "Pin \"add\[4\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/Processor.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508188336215 "|Processor|add[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1508188336215 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1508188336415 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1508188337696 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ferllini13/Desktop/CE-4301-Arqui1/proce/output_files/proc.map.smsg " "Generated suppressed messages file /home/ferllini13/Desktop/CE-4301-Arqui1/proce/output_files/proc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508188337874 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1508188338181 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508188338181 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1476 " "Implemented 1476 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1508188338537 ""} { "Info" "ICUT_CUT_TM_OPINS" "267 " "Implemented 267 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1508188338537 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1149 " "Implemented 1149 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1508188338537 ""} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Implemented 56 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1508188338537 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1508188338537 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1508188338537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1068 " "Peak virtual memory: 1068 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508188338568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 15:12:18 2017 " "Processing ended: Mon Oct 16 15:12:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508188338568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508188338568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508188338568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508188338568 ""}
