---
title: 9-补充-触发器
updated: 2020-12-22T10:33:17.0000000+08:00
created: 2020-11-14T10:11:44.0000000+08:00
---

一，触发器
需要使用具有记忆功能的逻辑单元保存运算结果/信息--》触发器
**触发器：能够存储1位二值信号的基本单元电路**
基本特点：具有两个能自行保持的稳定状态【输入端去除后，还可以保持】
根据不同的输入信号可以置成0和1
按照逻辑分类：
| RS  |
|-----|
| JK  |
| T   |
| D   |

用NAND
2，The Asynchronous SR Flipflop
the previous design will react to changes in the input at any instant of time,

![image-20240129111007011](assets\image-20240129111007011.png)

1 电路
2 state table
3 symbol
4 requirement table
5 next state
6 state diagram

二，
1，A synchronousSR Flipflop【CLK=1，当CLK=0；输出=输入】

1 电路![image3]( assets\e9b37d567eb04b88bb4b2231c4661ef4.png)2 state table![image4]( assets\64e05ab4c7ea4d4386db1e99ac2005b9.png)3 symbol![image5]( assets\858aa31b397847c082f723218e3036c6.png)4 requirement table![image6]( assets\06d6a227861e4f6eac36ba84d6058224.png)5 next state![image7]( assets\35f21f2375f94dbd9e55ed3a61f1aed6.png)![image8]( assets\abcaf54e3f4c4a84bf25e4cd67427612.png)6 state diagram![image9]( assets\9ea2c3896f514a93a90fc8191a2c5c72-1706497867999-16.png)

2，D Flipflop【保存值，输入=输出】

1 电路
![image10]( assets\9408a66732ef4bc6afaf42808cbac6d6.png)

![image11]( assets\b7101b266c4241bfba14b803c2527c8b.png)
2 state table
![image12]( assets\fe7ee82d2e354204808c406b8220efcc.png)


3 symbol
4 requirement table
![image13]( assets\741d055b94044f178052426b6b83f1ac.png)

5 next state
6 state diagram



3,JK

1 电路
![image14]( assets\bea5f5b18f824d6a98371830cd485c2b.png)
2 state table
![image15]( assets\ac89cc5d12a54858877ea7aa699708df.png)
3 symbol
4 requirement table
![image16]( assets\14b271dfd48e48ce922dbf5d42310f62.png)
5 next state
![image17]( assets\222769f057954eafb9cff9f8235c1ae7.png)
6 state diagram





4,T

1 电路
![image18]( assets\8d86cd0d94424750a3e8058b344b6573.png)


2 state table
![image19]( assets\8869962015df473990656b7fc8483cfa.png)
3 symbol
4 requirement table
![image20]( assets\ccde4797f9ee46fd99bf279e40699060.png)
5 next state

6 state diagram



三、
flip-flop：如果是正的，0--》1负的，1--》0
latches：在enable=1的时候，随着input变
![image21](../../assets/a6b8a952e4aa4033a77ef8ee202810f8.png)

![image22](../../assets/ed894b79487b4645aece3f964ecf674f.png)

五，主从JK触发器
![image23](../../assets/5c84d181148d4dfcb9bce828d8e8f794.png)
When clock is **HIGH**, the inputs to the Master flipflop can affect its outputs. The Slave
device is disabled and, as such, its outputs remain unchanged.

When clock goes **LOW**, the Slave is now enabled and the outputs of the Master flipflop
and, hence, the inputs to the Slave flipflop, now affect the outputs of the latter. The
Master flipflop is now disabled so its outputs are unchanged during this LOW clock
cycle.

