// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module correlator (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        phaseClass_V,
        cor_phaseClass15i_V_15,
        cor_phaseClass15q_V_15,
        cor_phaseClass15i_V_14,
        cor_phaseClass15q_V_14,
        cor_phaseClass15i_V_13,
        cor_phaseClass15q_V_13,
        cor_phaseClass15i_V_12,
        cor_phaseClass15q_V_12,
        cor_phaseClass15i_V_11,
        cor_phaseClass15q_V_11,
        cor_phaseClass15i_V_10,
        cor_phaseClass15q_V_10,
        cor_phaseClass15i_V_9,
        cor_phaseClass15q_V_9,
        cor_phaseClass15i_V_8,
        cor_phaseClass15q_V_8,
        cor_phaseClass15i_V_7,
        cor_phaseClass15q_V_7,
        cor_phaseClass15i_V_6,
        cor_phaseClass15q_V_6,
        cor_phaseClass15i_V_5,
        cor_phaseClass15q_V_5,
        cor_phaseClass15i_V_4,
        cor_phaseClass15q_V_4,
        cor_phaseClass15i_V_3,
        cor_phaseClass15q_V_3,
        cor_phaseClass15i_V_2,
        cor_phaseClass15q_V_2,
        cor_phaseClass15i_V_1,
        cor_phaseClass15q_V_1,
        cor_phaseClass15i_V_s,
        cor_phaseClass15q_V_s,
        cor_phaseClass14i_V_15,
        cor_phaseClass14q_V_15,
        cor_phaseClass14i_V_14,
        cor_phaseClass14q_V_14,
        cor_phaseClass14i_V_13,
        cor_phaseClass14q_V_13,
        cor_phaseClass14i_V_12,
        cor_phaseClass14q_V_12,
        cor_phaseClass14i_V_11,
        cor_phaseClass14q_V_11,
        cor_phaseClass14i_V_10,
        cor_phaseClass14q_V_10,
        cor_phaseClass14i_V_9,
        cor_phaseClass14q_V_9,
        cor_phaseClass14i_V_8,
        cor_phaseClass14q_V_8,
        cor_phaseClass14i_V_7,
        cor_phaseClass14q_V_7,
        cor_phaseClass14i_V_6,
        cor_phaseClass14q_V_6,
        cor_phaseClass14i_V_5,
        cor_phaseClass14q_V_5,
        cor_phaseClass14i_V_4,
        cor_phaseClass14q_V_4,
        cor_phaseClass14i_V_3,
        cor_phaseClass14q_V_3,
        cor_phaseClass14i_V_2,
        cor_phaseClass14q_V_2,
        cor_phaseClass14i_V_1,
        cor_phaseClass14q_V_1,
        cor_phaseClass14i_V_s,
        cor_phaseClass14q_V_s,
        cor_phaseClass13i_V_15,
        cor_phaseClass13q_V_15,
        cor_phaseClass13i_V_14,
        cor_phaseClass13q_V_14,
        cor_phaseClass13i_V_13,
        cor_phaseClass13q_V_13,
        cor_phaseClass13i_V_12,
        cor_phaseClass13q_V_12,
        cor_phaseClass13i_V_11,
        cor_phaseClass13q_V_11,
        cor_phaseClass13i_V_10,
        cor_phaseClass13q_V_10,
        cor_phaseClass13i_V_9,
        cor_phaseClass13q_V_9,
        cor_phaseClass13i_V_8,
        cor_phaseClass13q_V_8,
        cor_phaseClass13i_V_7,
        cor_phaseClass13q_V_7,
        cor_phaseClass13i_V_6,
        cor_phaseClass13q_V_6,
        cor_phaseClass13i_V_5,
        cor_phaseClass13q_V_5,
        cor_phaseClass13i_V_4,
        cor_phaseClass13q_V_4,
        cor_phaseClass13i_V_3,
        cor_phaseClass13q_V_3,
        cor_phaseClass13i_V_2,
        cor_phaseClass13q_V_2,
        cor_phaseClass13i_V_1,
        cor_phaseClass13q_V_1,
        cor_phaseClass13i_V_s,
        cor_phaseClass13q_V_s,
        cor_phaseClass12i_V_15,
        cor_phaseClass12q_V_15,
        cor_phaseClass12i_V_14,
        cor_phaseClass12q_V_14,
        cor_phaseClass12i_V_13,
        cor_phaseClass12q_V_13,
        cor_phaseClass12i_V_12,
        cor_phaseClass12q_V_12,
        cor_phaseClass12i_V_11,
        cor_phaseClass12q_V_11,
        cor_phaseClass12i_V_10,
        cor_phaseClass12q_V_10,
        cor_phaseClass12i_V_9,
        cor_phaseClass12q_V_9,
        cor_phaseClass12i_V_8,
        cor_phaseClass12q_V_8,
        cor_phaseClass12i_V_7,
        cor_phaseClass12q_V_7,
        cor_phaseClass12i_V_6,
        cor_phaseClass12q_V_6,
        cor_phaseClass12i_V_5,
        cor_phaseClass12q_V_5,
        cor_phaseClass12i_V_4,
        cor_phaseClass12q_V_4,
        cor_phaseClass12i_V_3,
        cor_phaseClass12q_V_3,
        cor_phaseClass12i_V_2,
        cor_phaseClass12q_V_2,
        cor_phaseClass12i_V_1,
        cor_phaseClass12q_V_1,
        cor_phaseClass12i_V_s,
        cor_phaseClass12q_V_s,
        cor_phaseClass11i_V_15,
        cor_phaseClass11q_V_15,
        cor_phaseClass11i_V_14,
        cor_phaseClass11q_V_14,
        cor_phaseClass11i_V_13,
        cor_phaseClass11q_V_13,
        cor_phaseClass11i_V_12,
        cor_phaseClass11q_V_12,
        cor_phaseClass11i_V_11,
        cor_phaseClass11q_V_11,
        cor_phaseClass11i_V_10,
        cor_phaseClass11q_V_10,
        cor_phaseClass11i_V_9,
        cor_phaseClass11q_V_9,
        cor_phaseClass11i_V_8,
        cor_phaseClass11q_V_8,
        cor_phaseClass11i_V_7,
        cor_phaseClass11q_V_7,
        cor_phaseClass11i_V_6,
        cor_phaseClass11q_V_6,
        cor_phaseClass11i_V_5,
        cor_phaseClass11q_V_5,
        cor_phaseClass11i_V_4,
        cor_phaseClass11q_V_4,
        cor_phaseClass11i_V_3,
        cor_phaseClass11q_V_3,
        cor_phaseClass11i_V_2,
        cor_phaseClass11q_V_2,
        cor_phaseClass11i_V_1,
        cor_phaseClass11q_V_1,
        cor_phaseClass11i_V_s,
        cor_phaseClass11q_V_s,
        cor_phaseClass10i_V_15,
        cor_phaseClass10q_V_15,
        cor_phaseClass10i_V_14,
        cor_phaseClass10q_V_14,
        cor_phaseClass10i_V_13,
        cor_phaseClass10q_V_13,
        cor_phaseClass10i_V_12,
        cor_phaseClass10q_V_12,
        cor_phaseClass10i_V_11,
        cor_phaseClass10q_V_11,
        cor_phaseClass10i_V_10,
        cor_phaseClass10q_V_10,
        cor_phaseClass10i_V_9,
        cor_phaseClass10q_V_9,
        cor_phaseClass10i_V_8,
        cor_phaseClass10q_V_8,
        cor_phaseClass10i_V_7,
        cor_phaseClass10q_V_7,
        cor_phaseClass10i_V_6,
        cor_phaseClass10q_V_6,
        cor_phaseClass10i_V_5,
        cor_phaseClass10q_V_5,
        cor_phaseClass10i_V_4,
        cor_phaseClass10q_V_4,
        cor_phaseClass10i_V_3,
        cor_phaseClass10q_V_3,
        cor_phaseClass10i_V_2,
        cor_phaseClass10q_V_2,
        cor_phaseClass10i_V_1,
        cor_phaseClass10q_V_1,
        cor_phaseClass10i_V_s,
        cor_phaseClass10q_V_s,
        cor_phaseClass9i_V_15,
        cor_phaseClass9q_V_15,
        cor_phaseClass9i_V_14,
        cor_phaseClass9q_V_14,
        cor_phaseClass9i_V_13,
        cor_phaseClass9q_V_13,
        cor_phaseClass9i_V_12,
        cor_phaseClass9q_V_12,
        cor_phaseClass9i_V_11,
        cor_phaseClass9q_V_11,
        cor_phaseClass9i_V_10,
        cor_phaseClass9q_V_10,
        cor_phaseClass9i_V_9,
        cor_phaseClass9q_V_9,
        cor_phaseClass9i_V_8,
        cor_phaseClass9q_V_8,
        cor_phaseClass9i_V_7,
        cor_phaseClass9q_V_7,
        cor_phaseClass9i_V_6,
        cor_phaseClass9q_V_6,
        cor_phaseClass9i_V_5,
        cor_phaseClass9q_V_5,
        cor_phaseClass9i_V_4,
        cor_phaseClass9q_V_4,
        cor_phaseClass9i_V_3,
        cor_phaseClass9q_V_3,
        cor_phaseClass9i_V_2,
        cor_phaseClass9q_V_2,
        cor_phaseClass9i_V_1,
        cor_phaseClass9q_V_1,
        cor_phaseClass9i_V_0,
        cor_phaseClass9q_V_0,
        cor_phaseClass8i_V_15,
        cor_phaseClass8q_V_15,
        cor_phaseClass8i_V_14,
        cor_phaseClass8q_V_14,
        cor_phaseClass8i_V_13,
        cor_phaseClass8q_V_13,
        cor_phaseClass8i_V_12,
        cor_phaseClass8q_V_12,
        cor_phaseClass8i_V_11,
        cor_phaseClass8q_V_11,
        cor_phaseClass8i_V_10,
        cor_phaseClass8q_V_10,
        cor_phaseClass8i_V_9,
        cor_phaseClass8q_V_9,
        cor_phaseClass8i_V_8,
        cor_phaseClass8q_V_8,
        cor_phaseClass8i_V_7,
        cor_phaseClass8q_V_7,
        cor_phaseClass8i_V_6,
        cor_phaseClass8q_V_6,
        cor_phaseClass8i_V_5,
        cor_phaseClass8q_V_5,
        cor_phaseClass8i_V_4,
        cor_phaseClass8q_V_4,
        cor_phaseClass8i_V_3,
        cor_phaseClass8q_V_3,
        cor_phaseClass8i_V_2,
        cor_phaseClass8q_V_2,
        cor_phaseClass8i_V_1,
        cor_phaseClass8q_V_1,
        cor_phaseClass8i_V_0,
        cor_phaseClass8q_V_0,
        cor_phaseClass7i_V_15,
        cor_phaseClass7q_V_15,
        cor_phaseClass7i_V_14,
        cor_phaseClass7q_V_14,
        cor_phaseClass7i_V_13,
        cor_phaseClass7q_V_13,
        cor_phaseClass7i_V_12,
        cor_phaseClass7q_V_12,
        cor_phaseClass7i_V_11,
        cor_phaseClass7q_V_11,
        cor_phaseClass7i_V_10,
        cor_phaseClass7q_V_10,
        cor_phaseClass7i_V_9,
        cor_phaseClass7q_V_9,
        cor_phaseClass7i_V_8,
        cor_phaseClass7q_V_8,
        cor_phaseClass7i_V_7,
        cor_phaseClass7q_V_7,
        cor_phaseClass7i_V_6,
        cor_phaseClass7q_V_6,
        cor_phaseClass7i_V_5,
        cor_phaseClass7q_V_5,
        cor_phaseClass7i_V_4,
        cor_phaseClass7q_V_4,
        cor_phaseClass7i_V_3,
        cor_phaseClass7q_V_3,
        cor_phaseClass7i_V_2,
        cor_phaseClass7q_V_2,
        cor_phaseClass7i_V_1,
        cor_phaseClass7q_V_1,
        cor_phaseClass7i_V_0,
        cor_phaseClass7q_V_0,
        cor_phaseClass6i_V_15,
        cor_phaseClass6q_V_15,
        cor_phaseClass6i_V_14,
        cor_phaseClass6q_V_14,
        cor_phaseClass6i_V_13,
        cor_phaseClass6q_V_13,
        cor_phaseClass6i_V_12,
        cor_phaseClass6q_V_12,
        cor_phaseClass6i_V_11,
        cor_phaseClass6q_V_11,
        cor_phaseClass6i_V_10,
        cor_phaseClass6q_V_10,
        cor_phaseClass6i_V_9,
        cor_phaseClass6q_V_9,
        cor_phaseClass6i_V_8,
        cor_phaseClass6q_V_8,
        cor_phaseClass6i_V_7,
        cor_phaseClass6q_V_7,
        cor_phaseClass6i_V_6,
        cor_phaseClass6q_V_6,
        cor_phaseClass6i_V_5,
        cor_phaseClass6q_V_5,
        cor_phaseClass6i_V_4,
        cor_phaseClass6q_V_4,
        cor_phaseClass6i_V_3,
        cor_phaseClass6q_V_3,
        cor_phaseClass6i_V_2,
        cor_phaseClass6q_V_2,
        cor_phaseClass6i_V_1,
        cor_phaseClass6q_V_1,
        cor_phaseClass6i_V_0,
        cor_phaseClass6q_V_0,
        cor_phaseClass5i_V_15,
        cor_phaseClass5q_V_15,
        cor_phaseClass5i_V_14,
        cor_phaseClass5q_V_14,
        cor_phaseClass5i_V_13,
        cor_phaseClass5q_V_13,
        cor_phaseClass5i_V_12,
        cor_phaseClass5q_V_12,
        cor_phaseClass5i_V_11,
        cor_phaseClass5q_V_11,
        cor_phaseClass5i_V_10,
        cor_phaseClass5q_V_10,
        cor_phaseClass5i_V_9,
        cor_phaseClass5q_V_9,
        cor_phaseClass5i_V_8,
        cor_phaseClass5q_V_8,
        cor_phaseClass5i_V_7,
        cor_phaseClass5q_V_7,
        cor_phaseClass5i_V_6,
        cor_phaseClass5q_V_6,
        cor_phaseClass5i_V_5,
        cor_phaseClass5q_V_5,
        cor_phaseClass5i_V_4,
        cor_phaseClass5q_V_4,
        cor_phaseClass5i_V_3,
        cor_phaseClass5q_V_3,
        cor_phaseClass5i_V_2,
        cor_phaseClass5q_V_2,
        cor_phaseClass5i_V_1,
        cor_phaseClass5q_V_1,
        cor_phaseClass5i_V_0,
        cor_phaseClass5q_V_0,
        cor_phaseClass4i_V_15,
        cor_phaseClass4q_V_15,
        cor_phaseClass4i_V_14,
        cor_phaseClass4q_V_14,
        cor_phaseClass4i_V_13,
        cor_phaseClass4q_V_13,
        cor_phaseClass4i_V_12,
        cor_phaseClass4q_V_12,
        cor_phaseClass4i_V_11,
        cor_phaseClass4q_V_11,
        cor_phaseClass4i_V_10,
        cor_phaseClass4q_V_10,
        cor_phaseClass4i_V_9,
        cor_phaseClass4q_V_9,
        cor_phaseClass4i_V_8,
        cor_phaseClass4q_V_8,
        cor_phaseClass4i_V_7,
        cor_phaseClass4q_V_7,
        cor_phaseClass4i_V_6,
        cor_phaseClass4q_V_6,
        cor_phaseClass4i_V_5,
        cor_phaseClass4q_V_5,
        cor_phaseClass4i_V_4,
        cor_phaseClass4q_V_4,
        cor_phaseClass4i_V_3,
        cor_phaseClass4q_V_3,
        cor_phaseClass4i_V_2,
        cor_phaseClass4q_V_2,
        cor_phaseClass4i_V_1,
        cor_phaseClass4q_V_1,
        cor_phaseClass4i_V_0,
        cor_phaseClass4q_V_0,
        cor_phaseClass3i_V_15,
        cor_phaseClass3q_V_15,
        cor_phaseClass3i_V_14,
        cor_phaseClass3q_V_14,
        cor_phaseClass3i_V_13,
        cor_phaseClass3q_V_13,
        cor_phaseClass3i_V_12,
        cor_phaseClass3q_V_12,
        cor_phaseClass3i_V_11,
        cor_phaseClass3q_V_11,
        cor_phaseClass3i_V_10,
        cor_phaseClass3q_V_10,
        cor_phaseClass3i_V_9,
        cor_phaseClass3q_V_9,
        cor_phaseClass3i_V_8,
        cor_phaseClass3q_V_8,
        cor_phaseClass3i_V_7,
        cor_phaseClass3q_V_7,
        cor_phaseClass3i_V_6,
        cor_phaseClass3q_V_6,
        cor_phaseClass3i_V_5,
        cor_phaseClass3q_V_5,
        cor_phaseClass3i_V_4,
        cor_phaseClass3q_V_4,
        cor_phaseClass3i_V_3,
        cor_phaseClass3q_V_3,
        cor_phaseClass3i_V_2,
        cor_phaseClass3q_V_2,
        cor_phaseClass3i_V_1,
        cor_phaseClass3q_V_1,
        cor_phaseClass3i_V_0,
        cor_phaseClass3q_V_0,
        cor_phaseClass2i_V_15,
        cor_phaseClass2q_V_15,
        cor_phaseClass2i_V_14,
        cor_phaseClass2q_V_14,
        cor_phaseClass2i_V_13,
        cor_phaseClass2q_V_13,
        cor_phaseClass2i_V_12,
        cor_phaseClass2q_V_12,
        cor_phaseClass2i_V_11,
        cor_phaseClass2q_V_11,
        cor_phaseClass2i_V_10,
        cor_phaseClass2q_V_10,
        cor_phaseClass2i_V_9,
        cor_phaseClass2q_V_9,
        cor_phaseClass2i_V_8,
        cor_phaseClass2q_V_8,
        cor_phaseClass2i_V_7,
        cor_phaseClass2q_V_7,
        cor_phaseClass2i_V_6,
        cor_phaseClass2q_V_6,
        cor_phaseClass2i_V_5,
        cor_phaseClass2q_V_5,
        cor_phaseClass2i_V_4,
        cor_phaseClass2q_V_4,
        cor_phaseClass2i_V_3,
        cor_phaseClass2q_V_3,
        cor_phaseClass2i_V_2,
        cor_phaseClass2q_V_2,
        cor_phaseClass2i_V_1,
        cor_phaseClass2q_V_1,
        cor_phaseClass2i_V_0,
        cor_phaseClass2q_V_0,
        cor_phaseClass1i_V_15,
        cor_phaseClass1q_V_15,
        cor_phaseClass1i_V_14,
        cor_phaseClass1q_V_14,
        cor_phaseClass1i_V_13,
        cor_phaseClass1q_V_13,
        cor_phaseClass1i_V_12,
        cor_phaseClass1q_V_12,
        cor_phaseClass1i_V_11,
        cor_phaseClass1q_V_11,
        cor_phaseClass1i_V_10,
        cor_phaseClass1q_V_10,
        cor_phaseClass1i_V_9,
        cor_phaseClass1q_V_9,
        cor_phaseClass1i_V_8,
        cor_phaseClass1q_V_8,
        cor_phaseClass1i_V_7,
        cor_phaseClass1q_V_7,
        cor_phaseClass1i_V_6,
        cor_phaseClass1q_V_6,
        cor_phaseClass1i_V_5,
        cor_phaseClass1q_V_5,
        cor_phaseClass1i_V_4,
        cor_phaseClass1q_V_4,
        cor_phaseClass1i_V_3,
        cor_phaseClass1q_V_3,
        cor_phaseClass1i_V_2,
        cor_phaseClass1q_V_2,
        cor_phaseClass1i_V_1,
        cor_phaseClass1q_V_1,
        cor_phaseClass1i_V_0,
        cor_phaseClass1q_V_0,
        cor_phaseClass0i_V_15,
        cor_phaseClass0q_V_15,
        cor_phaseClass0i_V_14,
        cor_phaseClass0q_V_14,
        cor_phaseClass0i_V_13,
        cor_phaseClass0q_V_13,
        cor_phaseClass0i_V_12,
        cor_phaseClass0q_V_12,
        cor_phaseClass0i_V_11,
        cor_phaseClass0q_V_11,
        cor_phaseClass0i_V_10,
        cor_phaseClass0q_V_10,
        cor_phaseClass0i_V_9,
        cor_phaseClass0q_V_9,
        cor_phaseClass0i_V_8,
        cor_phaseClass0q_V_8,
        cor_phaseClass0i_V_7,
        cor_phaseClass0q_V_7,
        cor_phaseClass0i_V_6,
        cor_phaseClass0q_V_6,
        cor_phaseClass0i_V_5,
        cor_phaseClass0q_V_5,
        cor_phaseClass0i_V_4,
        cor_phaseClass0q_V_4,
        cor_phaseClass0i_V_3,
        cor_phaseClass0q_V_3,
        cor_phaseClass0i_V_2,
        cor_phaseClass0q_V_2,
        cor_phaseClass0i_V_1,
        cor_phaseClass0q_V_1,
        cor_phaseClass0i_V_0,
        cor_phaseClass0q_V_0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [3:0] phaseClass_V;
input  [15:0] cor_phaseClass15i_V_15;
input  [15:0] cor_phaseClass15q_V_15;
input  [15:0] cor_phaseClass15i_V_14;
input  [15:0] cor_phaseClass15q_V_14;
input  [15:0] cor_phaseClass15i_V_13;
input  [15:0] cor_phaseClass15q_V_13;
input  [15:0] cor_phaseClass15i_V_12;
input  [15:0] cor_phaseClass15q_V_12;
input  [15:0] cor_phaseClass15i_V_11;
input  [15:0] cor_phaseClass15q_V_11;
input  [15:0] cor_phaseClass15i_V_10;
input  [15:0] cor_phaseClass15q_V_10;
input  [15:0] cor_phaseClass15i_V_9;
input  [15:0] cor_phaseClass15q_V_9;
input  [15:0] cor_phaseClass15i_V_8;
input  [15:0] cor_phaseClass15q_V_8;
input  [15:0] cor_phaseClass15i_V_7;
input  [15:0] cor_phaseClass15q_V_7;
input  [15:0] cor_phaseClass15i_V_6;
input  [15:0] cor_phaseClass15q_V_6;
input  [15:0] cor_phaseClass15i_V_5;
input  [15:0] cor_phaseClass15q_V_5;
input  [15:0] cor_phaseClass15i_V_4;
input  [15:0] cor_phaseClass15q_V_4;
input  [15:0] cor_phaseClass15i_V_3;
input  [15:0] cor_phaseClass15q_V_3;
input  [15:0] cor_phaseClass15i_V_2;
input  [15:0] cor_phaseClass15q_V_2;
input  [15:0] cor_phaseClass15i_V_1;
input  [15:0] cor_phaseClass15q_V_1;
input  [15:0] cor_phaseClass15i_V_s;
input  [15:0] cor_phaseClass15q_V_s;
input  [15:0] cor_phaseClass14i_V_15;
input  [15:0] cor_phaseClass14q_V_15;
input  [15:0] cor_phaseClass14i_V_14;
input  [15:0] cor_phaseClass14q_V_14;
input  [15:0] cor_phaseClass14i_V_13;
input  [15:0] cor_phaseClass14q_V_13;
input  [15:0] cor_phaseClass14i_V_12;
input  [15:0] cor_phaseClass14q_V_12;
input  [15:0] cor_phaseClass14i_V_11;
input  [15:0] cor_phaseClass14q_V_11;
input  [15:0] cor_phaseClass14i_V_10;
input  [15:0] cor_phaseClass14q_V_10;
input  [15:0] cor_phaseClass14i_V_9;
input  [15:0] cor_phaseClass14q_V_9;
input  [15:0] cor_phaseClass14i_V_8;
input  [15:0] cor_phaseClass14q_V_8;
input  [15:0] cor_phaseClass14i_V_7;
input  [15:0] cor_phaseClass14q_V_7;
input  [15:0] cor_phaseClass14i_V_6;
input  [15:0] cor_phaseClass14q_V_6;
input  [15:0] cor_phaseClass14i_V_5;
input  [15:0] cor_phaseClass14q_V_5;
input  [15:0] cor_phaseClass14i_V_4;
input  [15:0] cor_phaseClass14q_V_4;
input  [15:0] cor_phaseClass14i_V_3;
input  [15:0] cor_phaseClass14q_V_3;
input  [15:0] cor_phaseClass14i_V_2;
input  [15:0] cor_phaseClass14q_V_2;
input  [15:0] cor_phaseClass14i_V_1;
input  [15:0] cor_phaseClass14q_V_1;
input  [15:0] cor_phaseClass14i_V_s;
input  [15:0] cor_phaseClass14q_V_s;
input  [15:0] cor_phaseClass13i_V_15;
input  [15:0] cor_phaseClass13q_V_15;
input  [15:0] cor_phaseClass13i_V_14;
input  [15:0] cor_phaseClass13q_V_14;
input  [15:0] cor_phaseClass13i_V_13;
input  [15:0] cor_phaseClass13q_V_13;
input  [15:0] cor_phaseClass13i_V_12;
input  [15:0] cor_phaseClass13q_V_12;
input  [15:0] cor_phaseClass13i_V_11;
input  [15:0] cor_phaseClass13q_V_11;
input  [15:0] cor_phaseClass13i_V_10;
input  [15:0] cor_phaseClass13q_V_10;
input  [15:0] cor_phaseClass13i_V_9;
input  [15:0] cor_phaseClass13q_V_9;
input  [15:0] cor_phaseClass13i_V_8;
input  [15:0] cor_phaseClass13q_V_8;
input  [15:0] cor_phaseClass13i_V_7;
input  [15:0] cor_phaseClass13q_V_7;
input  [15:0] cor_phaseClass13i_V_6;
input  [15:0] cor_phaseClass13q_V_6;
input  [15:0] cor_phaseClass13i_V_5;
input  [15:0] cor_phaseClass13q_V_5;
input  [15:0] cor_phaseClass13i_V_4;
input  [15:0] cor_phaseClass13q_V_4;
input  [15:0] cor_phaseClass13i_V_3;
input  [15:0] cor_phaseClass13q_V_3;
input  [15:0] cor_phaseClass13i_V_2;
input  [15:0] cor_phaseClass13q_V_2;
input  [15:0] cor_phaseClass13i_V_1;
input  [15:0] cor_phaseClass13q_V_1;
input  [15:0] cor_phaseClass13i_V_s;
input  [15:0] cor_phaseClass13q_V_s;
input  [15:0] cor_phaseClass12i_V_15;
input  [15:0] cor_phaseClass12q_V_15;
input  [15:0] cor_phaseClass12i_V_14;
input  [15:0] cor_phaseClass12q_V_14;
input  [15:0] cor_phaseClass12i_V_13;
input  [15:0] cor_phaseClass12q_V_13;
input  [15:0] cor_phaseClass12i_V_12;
input  [15:0] cor_phaseClass12q_V_12;
input  [15:0] cor_phaseClass12i_V_11;
input  [15:0] cor_phaseClass12q_V_11;
input  [15:0] cor_phaseClass12i_V_10;
input  [15:0] cor_phaseClass12q_V_10;
input  [15:0] cor_phaseClass12i_V_9;
input  [15:0] cor_phaseClass12q_V_9;
input  [15:0] cor_phaseClass12i_V_8;
input  [15:0] cor_phaseClass12q_V_8;
input  [15:0] cor_phaseClass12i_V_7;
input  [15:0] cor_phaseClass12q_V_7;
input  [15:0] cor_phaseClass12i_V_6;
input  [15:0] cor_phaseClass12q_V_6;
input  [15:0] cor_phaseClass12i_V_5;
input  [15:0] cor_phaseClass12q_V_5;
input  [15:0] cor_phaseClass12i_V_4;
input  [15:0] cor_phaseClass12q_V_4;
input  [15:0] cor_phaseClass12i_V_3;
input  [15:0] cor_phaseClass12q_V_3;
input  [15:0] cor_phaseClass12i_V_2;
input  [15:0] cor_phaseClass12q_V_2;
input  [15:0] cor_phaseClass12i_V_1;
input  [15:0] cor_phaseClass12q_V_1;
input  [15:0] cor_phaseClass12i_V_s;
input  [15:0] cor_phaseClass12q_V_s;
input  [15:0] cor_phaseClass11i_V_15;
input  [15:0] cor_phaseClass11q_V_15;
input  [15:0] cor_phaseClass11i_V_14;
input  [15:0] cor_phaseClass11q_V_14;
input  [15:0] cor_phaseClass11i_V_13;
input  [15:0] cor_phaseClass11q_V_13;
input  [15:0] cor_phaseClass11i_V_12;
input  [15:0] cor_phaseClass11q_V_12;
input  [15:0] cor_phaseClass11i_V_11;
input  [15:0] cor_phaseClass11q_V_11;
input  [15:0] cor_phaseClass11i_V_10;
input  [15:0] cor_phaseClass11q_V_10;
input  [15:0] cor_phaseClass11i_V_9;
input  [15:0] cor_phaseClass11q_V_9;
input  [15:0] cor_phaseClass11i_V_8;
input  [15:0] cor_phaseClass11q_V_8;
input  [15:0] cor_phaseClass11i_V_7;
input  [15:0] cor_phaseClass11q_V_7;
input  [15:0] cor_phaseClass11i_V_6;
input  [15:0] cor_phaseClass11q_V_6;
input  [15:0] cor_phaseClass11i_V_5;
input  [15:0] cor_phaseClass11q_V_5;
input  [15:0] cor_phaseClass11i_V_4;
input  [15:0] cor_phaseClass11q_V_4;
input  [15:0] cor_phaseClass11i_V_3;
input  [15:0] cor_phaseClass11q_V_3;
input  [15:0] cor_phaseClass11i_V_2;
input  [15:0] cor_phaseClass11q_V_2;
input  [15:0] cor_phaseClass11i_V_1;
input  [15:0] cor_phaseClass11q_V_1;
input  [15:0] cor_phaseClass11i_V_s;
input  [15:0] cor_phaseClass11q_V_s;
input  [15:0] cor_phaseClass10i_V_15;
input  [15:0] cor_phaseClass10q_V_15;
input  [15:0] cor_phaseClass10i_V_14;
input  [15:0] cor_phaseClass10q_V_14;
input  [15:0] cor_phaseClass10i_V_13;
input  [15:0] cor_phaseClass10q_V_13;
input  [15:0] cor_phaseClass10i_V_12;
input  [15:0] cor_phaseClass10q_V_12;
input  [15:0] cor_phaseClass10i_V_11;
input  [15:0] cor_phaseClass10q_V_11;
input  [15:0] cor_phaseClass10i_V_10;
input  [15:0] cor_phaseClass10q_V_10;
input  [15:0] cor_phaseClass10i_V_9;
input  [15:0] cor_phaseClass10q_V_9;
input  [15:0] cor_phaseClass10i_V_8;
input  [15:0] cor_phaseClass10q_V_8;
input  [15:0] cor_phaseClass10i_V_7;
input  [15:0] cor_phaseClass10q_V_7;
input  [15:0] cor_phaseClass10i_V_6;
input  [15:0] cor_phaseClass10q_V_6;
input  [15:0] cor_phaseClass10i_V_5;
input  [15:0] cor_phaseClass10q_V_5;
input  [15:0] cor_phaseClass10i_V_4;
input  [15:0] cor_phaseClass10q_V_4;
input  [15:0] cor_phaseClass10i_V_3;
input  [15:0] cor_phaseClass10q_V_3;
input  [15:0] cor_phaseClass10i_V_2;
input  [15:0] cor_phaseClass10q_V_2;
input  [15:0] cor_phaseClass10i_V_1;
input  [15:0] cor_phaseClass10q_V_1;
input  [15:0] cor_phaseClass10i_V_s;
input  [15:0] cor_phaseClass10q_V_s;
input  [15:0] cor_phaseClass9i_V_15;
input  [15:0] cor_phaseClass9q_V_15;
input  [15:0] cor_phaseClass9i_V_14;
input  [15:0] cor_phaseClass9q_V_14;
input  [15:0] cor_phaseClass9i_V_13;
input  [15:0] cor_phaseClass9q_V_13;
input  [15:0] cor_phaseClass9i_V_12;
input  [15:0] cor_phaseClass9q_V_12;
input  [15:0] cor_phaseClass9i_V_11;
input  [15:0] cor_phaseClass9q_V_11;
input  [15:0] cor_phaseClass9i_V_10;
input  [15:0] cor_phaseClass9q_V_10;
input  [15:0] cor_phaseClass9i_V_9;
input  [15:0] cor_phaseClass9q_V_9;
input  [15:0] cor_phaseClass9i_V_8;
input  [15:0] cor_phaseClass9q_V_8;
input  [15:0] cor_phaseClass9i_V_7;
input  [15:0] cor_phaseClass9q_V_7;
input  [15:0] cor_phaseClass9i_V_6;
input  [15:0] cor_phaseClass9q_V_6;
input  [15:0] cor_phaseClass9i_V_5;
input  [15:0] cor_phaseClass9q_V_5;
input  [15:0] cor_phaseClass9i_V_4;
input  [15:0] cor_phaseClass9q_V_4;
input  [15:0] cor_phaseClass9i_V_3;
input  [15:0] cor_phaseClass9q_V_3;
input  [15:0] cor_phaseClass9i_V_2;
input  [15:0] cor_phaseClass9q_V_2;
input  [15:0] cor_phaseClass9i_V_1;
input  [15:0] cor_phaseClass9q_V_1;
input  [15:0] cor_phaseClass9i_V_0;
input  [15:0] cor_phaseClass9q_V_0;
input  [15:0] cor_phaseClass8i_V_15;
input  [15:0] cor_phaseClass8q_V_15;
input  [15:0] cor_phaseClass8i_V_14;
input  [15:0] cor_phaseClass8q_V_14;
input  [15:0] cor_phaseClass8i_V_13;
input  [15:0] cor_phaseClass8q_V_13;
input  [15:0] cor_phaseClass8i_V_12;
input  [15:0] cor_phaseClass8q_V_12;
input  [15:0] cor_phaseClass8i_V_11;
input  [15:0] cor_phaseClass8q_V_11;
input  [15:0] cor_phaseClass8i_V_10;
input  [15:0] cor_phaseClass8q_V_10;
input  [15:0] cor_phaseClass8i_V_9;
input  [15:0] cor_phaseClass8q_V_9;
input  [15:0] cor_phaseClass8i_V_8;
input  [15:0] cor_phaseClass8q_V_8;
input  [15:0] cor_phaseClass8i_V_7;
input  [15:0] cor_phaseClass8q_V_7;
input  [15:0] cor_phaseClass8i_V_6;
input  [15:0] cor_phaseClass8q_V_6;
input  [15:0] cor_phaseClass8i_V_5;
input  [15:0] cor_phaseClass8q_V_5;
input  [15:0] cor_phaseClass8i_V_4;
input  [15:0] cor_phaseClass8q_V_4;
input  [15:0] cor_phaseClass8i_V_3;
input  [15:0] cor_phaseClass8q_V_3;
input  [15:0] cor_phaseClass8i_V_2;
input  [15:0] cor_phaseClass8q_V_2;
input  [15:0] cor_phaseClass8i_V_1;
input  [15:0] cor_phaseClass8q_V_1;
input  [15:0] cor_phaseClass8i_V_0;
input  [15:0] cor_phaseClass8q_V_0;
input  [15:0] cor_phaseClass7i_V_15;
input  [15:0] cor_phaseClass7q_V_15;
input  [15:0] cor_phaseClass7i_V_14;
input  [15:0] cor_phaseClass7q_V_14;
input  [15:0] cor_phaseClass7i_V_13;
input  [15:0] cor_phaseClass7q_V_13;
input  [15:0] cor_phaseClass7i_V_12;
input  [15:0] cor_phaseClass7q_V_12;
input  [15:0] cor_phaseClass7i_V_11;
input  [15:0] cor_phaseClass7q_V_11;
input  [15:0] cor_phaseClass7i_V_10;
input  [15:0] cor_phaseClass7q_V_10;
input  [15:0] cor_phaseClass7i_V_9;
input  [15:0] cor_phaseClass7q_V_9;
input  [15:0] cor_phaseClass7i_V_8;
input  [15:0] cor_phaseClass7q_V_8;
input  [15:0] cor_phaseClass7i_V_7;
input  [15:0] cor_phaseClass7q_V_7;
input  [15:0] cor_phaseClass7i_V_6;
input  [15:0] cor_phaseClass7q_V_6;
input  [15:0] cor_phaseClass7i_V_5;
input  [15:0] cor_phaseClass7q_V_5;
input  [15:0] cor_phaseClass7i_V_4;
input  [15:0] cor_phaseClass7q_V_4;
input  [15:0] cor_phaseClass7i_V_3;
input  [15:0] cor_phaseClass7q_V_3;
input  [15:0] cor_phaseClass7i_V_2;
input  [15:0] cor_phaseClass7q_V_2;
input  [15:0] cor_phaseClass7i_V_1;
input  [15:0] cor_phaseClass7q_V_1;
input  [15:0] cor_phaseClass7i_V_0;
input  [15:0] cor_phaseClass7q_V_0;
input  [15:0] cor_phaseClass6i_V_15;
input  [15:0] cor_phaseClass6q_V_15;
input  [15:0] cor_phaseClass6i_V_14;
input  [15:0] cor_phaseClass6q_V_14;
input  [15:0] cor_phaseClass6i_V_13;
input  [15:0] cor_phaseClass6q_V_13;
input  [15:0] cor_phaseClass6i_V_12;
input  [15:0] cor_phaseClass6q_V_12;
input  [15:0] cor_phaseClass6i_V_11;
input  [15:0] cor_phaseClass6q_V_11;
input  [15:0] cor_phaseClass6i_V_10;
input  [15:0] cor_phaseClass6q_V_10;
input  [15:0] cor_phaseClass6i_V_9;
input  [15:0] cor_phaseClass6q_V_9;
input  [15:0] cor_phaseClass6i_V_8;
input  [15:0] cor_phaseClass6q_V_8;
input  [15:0] cor_phaseClass6i_V_7;
input  [15:0] cor_phaseClass6q_V_7;
input  [15:0] cor_phaseClass6i_V_6;
input  [15:0] cor_phaseClass6q_V_6;
input  [15:0] cor_phaseClass6i_V_5;
input  [15:0] cor_phaseClass6q_V_5;
input  [15:0] cor_phaseClass6i_V_4;
input  [15:0] cor_phaseClass6q_V_4;
input  [15:0] cor_phaseClass6i_V_3;
input  [15:0] cor_phaseClass6q_V_3;
input  [15:0] cor_phaseClass6i_V_2;
input  [15:0] cor_phaseClass6q_V_2;
input  [15:0] cor_phaseClass6i_V_1;
input  [15:0] cor_phaseClass6q_V_1;
input  [15:0] cor_phaseClass6i_V_0;
input  [15:0] cor_phaseClass6q_V_0;
input  [15:0] cor_phaseClass5i_V_15;
input  [15:0] cor_phaseClass5q_V_15;
input  [15:0] cor_phaseClass5i_V_14;
input  [15:0] cor_phaseClass5q_V_14;
input  [15:0] cor_phaseClass5i_V_13;
input  [15:0] cor_phaseClass5q_V_13;
input  [15:0] cor_phaseClass5i_V_12;
input  [15:0] cor_phaseClass5q_V_12;
input  [15:0] cor_phaseClass5i_V_11;
input  [15:0] cor_phaseClass5q_V_11;
input  [15:0] cor_phaseClass5i_V_10;
input  [15:0] cor_phaseClass5q_V_10;
input  [15:0] cor_phaseClass5i_V_9;
input  [15:0] cor_phaseClass5q_V_9;
input  [15:0] cor_phaseClass5i_V_8;
input  [15:0] cor_phaseClass5q_V_8;
input  [15:0] cor_phaseClass5i_V_7;
input  [15:0] cor_phaseClass5q_V_7;
input  [15:0] cor_phaseClass5i_V_6;
input  [15:0] cor_phaseClass5q_V_6;
input  [15:0] cor_phaseClass5i_V_5;
input  [15:0] cor_phaseClass5q_V_5;
input  [15:0] cor_phaseClass5i_V_4;
input  [15:0] cor_phaseClass5q_V_4;
input  [15:0] cor_phaseClass5i_V_3;
input  [15:0] cor_phaseClass5q_V_3;
input  [15:0] cor_phaseClass5i_V_2;
input  [15:0] cor_phaseClass5q_V_2;
input  [15:0] cor_phaseClass5i_V_1;
input  [15:0] cor_phaseClass5q_V_1;
input  [15:0] cor_phaseClass5i_V_0;
input  [15:0] cor_phaseClass5q_V_0;
input  [15:0] cor_phaseClass4i_V_15;
input  [15:0] cor_phaseClass4q_V_15;
input  [15:0] cor_phaseClass4i_V_14;
input  [15:0] cor_phaseClass4q_V_14;
input  [15:0] cor_phaseClass4i_V_13;
input  [15:0] cor_phaseClass4q_V_13;
input  [15:0] cor_phaseClass4i_V_12;
input  [15:0] cor_phaseClass4q_V_12;
input  [15:0] cor_phaseClass4i_V_11;
input  [15:0] cor_phaseClass4q_V_11;
input  [15:0] cor_phaseClass4i_V_10;
input  [15:0] cor_phaseClass4q_V_10;
input  [15:0] cor_phaseClass4i_V_9;
input  [15:0] cor_phaseClass4q_V_9;
input  [15:0] cor_phaseClass4i_V_8;
input  [15:0] cor_phaseClass4q_V_8;
input  [15:0] cor_phaseClass4i_V_7;
input  [15:0] cor_phaseClass4q_V_7;
input  [15:0] cor_phaseClass4i_V_6;
input  [15:0] cor_phaseClass4q_V_6;
input  [15:0] cor_phaseClass4i_V_5;
input  [15:0] cor_phaseClass4q_V_5;
input  [15:0] cor_phaseClass4i_V_4;
input  [15:0] cor_phaseClass4q_V_4;
input  [15:0] cor_phaseClass4i_V_3;
input  [15:0] cor_phaseClass4q_V_3;
input  [15:0] cor_phaseClass4i_V_2;
input  [15:0] cor_phaseClass4q_V_2;
input  [15:0] cor_phaseClass4i_V_1;
input  [15:0] cor_phaseClass4q_V_1;
input  [15:0] cor_phaseClass4i_V_0;
input  [15:0] cor_phaseClass4q_V_0;
input  [15:0] cor_phaseClass3i_V_15;
input  [15:0] cor_phaseClass3q_V_15;
input  [15:0] cor_phaseClass3i_V_14;
input  [15:0] cor_phaseClass3q_V_14;
input  [15:0] cor_phaseClass3i_V_13;
input  [15:0] cor_phaseClass3q_V_13;
input  [15:0] cor_phaseClass3i_V_12;
input  [15:0] cor_phaseClass3q_V_12;
input  [15:0] cor_phaseClass3i_V_11;
input  [15:0] cor_phaseClass3q_V_11;
input  [15:0] cor_phaseClass3i_V_10;
input  [15:0] cor_phaseClass3q_V_10;
input  [15:0] cor_phaseClass3i_V_9;
input  [15:0] cor_phaseClass3q_V_9;
input  [15:0] cor_phaseClass3i_V_8;
input  [15:0] cor_phaseClass3q_V_8;
input  [15:0] cor_phaseClass3i_V_7;
input  [15:0] cor_phaseClass3q_V_7;
input  [15:0] cor_phaseClass3i_V_6;
input  [15:0] cor_phaseClass3q_V_6;
input  [15:0] cor_phaseClass3i_V_5;
input  [15:0] cor_phaseClass3q_V_5;
input  [15:0] cor_phaseClass3i_V_4;
input  [15:0] cor_phaseClass3q_V_4;
input  [15:0] cor_phaseClass3i_V_3;
input  [15:0] cor_phaseClass3q_V_3;
input  [15:0] cor_phaseClass3i_V_2;
input  [15:0] cor_phaseClass3q_V_2;
input  [15:0] cor_phaseClass3i_V_1;
input  [15:0] cor_phaseClass3q_V_1;
input  [15:0] cor_phaseClass3i_V_0;
input  [15:0] cor_phaseClass3q_V_0;
input  [15:0] cor_phaseClass2i_V_15;
input  [15:0] cor_phaseClass2q_V_15;
input  [15:0] cor_phaseClass2i_V_14;
input  [15:0] cor_phaseClass2q_V_14;
input  [15:0] cor_phaseClass2i_V_13;
input  [15:0] cor_phaseClass2q_V_13;
input  [15:0] cor_phaseClass2i_V_12;
input  [15:0] cor_phaseClass2q_V_12;
input  [15:0] cor_phaseClass2i_V_11;
input  [15:0] cor_phaseClass2q_V_11;
input  [15:0] cor_phaseClass2i_V_10;
input  [15:0] cor_phaseClass2q_V_10;
input  [15:0] cor_phaseClass2i_V_9;
input  [15:0] cor_phaseClass2q_V_9;
input  [15:0] cor_phaseClass2i_V_8;
input  [15:0] cor_phaseClass2q_V_8;
input  [15:0] cor_phaseClass2i_V_7;
input  [15:0] cor_phaseClass2q_V_7;
input  [15:0] cor_phaseClass2i_V_6;
input  [15:0] cor_phaseClass2q_V_6;
input  [15:0] cor_phaseClass2i_V_5;
input  [15:0] cor_phaseClass2q_V_5;
input  [15:0] cor_phaseClass2i_V_4;
input  [15:0] cor_phaseClass2q_V_4;
input  [15:0] cor_phaseClass2i_V_3;
input  [15:0] cor_phaseClass2q_V_3;
input  [15:0] cor_phaseClass2i_V_2;
input  [15:0] cor_phaseClass2q_V_2;
input  [15:0] cor_phaseClass2i_V_1;
input  [15:0] cor_phaseClass2q_V_1;
input  [15:0] cor_phaseClass2i_V_0;
input  [15:0] cor_phaseClass2q_V_0;
input  [15:0] cor_phaseClass1i_V_15;
input  [15:0] cor_phaseClass1q_V_15;
input  [15:0] cor_phaseClass1i_V_14;
input  [15:0] cor_phaseClass1q_V_14;
input  [15:0] cor_phaseClass1i_V_13;
input  [15:0] cor_phaseClass1q_V_13;
input  [15:0] cor_phaseClass1i_V_12;
input  [15:0] cor_phaseClass1q_V_12;
input  [15:0] cor_phaseClass1i_V_11;
input  [15:0] cor_phaseClass1q_V_11;
input  [15:0] cor_phaseClass1i_V_10;
input  [15:0] cor_phaseClass1q_V_10;
input  [15:0] cor_phaseClass1i_V_9;
input  [15:0] cor_phaseClass1q_V_9;
input  [15:0] cor_phaseClass1i_V_8;
input  [15:0] cor_phaseClass1q_V_8;
input  [15:0] cor_phaseClass1i_V_7;
input  [15:0] cor_phaseClass1q_V_7;
input  [15:0] cor_phaseClass1i_V_6;
input  [15:0] cor_phaseClass1q_V_6;
input  [15:0] cor_phaseClass1i_V_5;
input  [15:0] cor_phaseClass1q_V_5;
input  [15:0] cor_phaseClass1i_V_4;
input  [15:0] cor_phaseClass1q_V_4;
input  [15:0] cor_phaseClass1i_V_3;
input  [15:0] cor_phaseClass1q_V_3;
input  [15:0] cor_phaseClass1i_V_2;
input  [15:0] cor_phaseClass1q_V_2;
input  [15:0] cor_phaseClass1i_V_1;
input  [15:0] cor_phaseClass1q_V_1;
input  [15:0] cor_phaseClass1i_V_0;
input  [15:0] cor_phaseClass1q_V_0;
input  [15:0] cor_phaseClass0i_V_15;
input  [15:0] cor_phaseClass0q_V_15;
input  [15:0] cor_phaseClass0i_V_14;
input  [15:0] cor_phaseClass0q_V_14;
input  [15:0] cor_phaseClass0i_V_13;
input  [15:0] cor_phaseClass0q_V_13;
input  [15:0] cor_phaseClass0i_V_12;
input  [15:0] cor_phaseClass0q_V_12;
input  [15:0] cor_phaseClass0i_V_11;
input  [15:0] cor_phaseClass0q_V_11;
input  [15:0] cor_phaseClass0i_V_10;
input  [15:0] cor_phaseClass0q_V_10;
input  [15:0] cor_phaseClass0i_V_9;
input  [15:0] cor_phaseClass0q_V_9;
input  [15:0] cor_phaseClass0i_V_8;
input  [15:0] cor_phaseClass0q_V_8;
input  [15:0] cor_phaseClass0i_V_7;
input  [15:0] cor_phaseClass0q_V_7;
input  [15:0] cor_phaseClass0i_V_6;
input  [15:0] cor_phaseClass0q_V_6;
input  [15:0] cor_phaseClass0i_V_5;
input  [15:0] cor_phaseClass0q_V_5;
input  [15:0] cor_phaseClass0i_V_4;
input  [15:0] cor_phaseClass0q_V_4;
input  [15:0] cor_phaseClass0i_V_3;
input  [15:0] cor_phaseClass0q_V_3;
input  [15:0] cor_phaseClass0i_V_2;
input  [15:0] cor_phaseClass0q_V_2;
input  [15:0] cor_phaseClass0i_V_1;
input  [15:0] cor_phaseClass0q_V_1;
input  [15:0] cor_phaseClass0i_V_0;
input  [15:0] cor_phaseClass0q_V_0;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] phaseClass_V_read_read_fu_1070_p2;
wire   [15:0] tmp1_fu_1356_p2;
reg   [15:0] tmp1_reg_5850;
wire   [15:0] tmp2_fu_1362_p2;
reg   [15:0] tmp2_reg_5855;
wire   [15:0] tmp3_fu_1380_p2;
reg   [15:0] tmp3_reg_5860;
wire   [15:0] tmp7_fu_1390_p2;
reg   [15:0] tmp7_reg_5865;
wire   [15:0] tmp8_fu_1396_p2;
reg   [15:0] tmp8_reg_5870;
wire   [15:0] tmp9_fu_1414_p2;
reg   [15:0] tmp9_reg_5875;
wire   [15:0] tmp13_fu_1424_p2;
reg   [15:0] tmp13_reg_5880;
wire   [15:0] tmp14_fu_1430_p2;
reg   [15:0] tmp14_reg_5885;
wire   [15:0] tmp15_fu_1448_p2;
reg   [15:0] tmp15_reg_5890;
wire   [15:0] tmp19_fu_1458_p2;
reg   [15:0] tmp19_reg_5895;
wire   [15:0] tmp20_fu_1464_p2;
reg   [15:0] tmp20_reg_5900;
wire   [15:0] tmp21_fu_1482_p2;
reg   [15:0] tmp21_reg_5905;
wire   [15:0] tmp25_fu_1604_p2;
reg   [15:0] tmp25_reg_5910;
wire   [15:0] tmp26_fu_1610_p2;
reg   [15:0] tmp26_reg_5915;
wire   [15:0] tmp27_fu_1628_p2;
reg   [15:0] tmp27_reg_5920;
wire   [15:0] tmp31_fu_1638_p2;
reg   [15:0] tmp31_reg_5925;
wire   [15:0] tmp32_fu_1644_p2;
reg   [15:0] tmp32_reg_5930;
wire   [15:0] tmp33_fu_1662_p2;
reg   [15:0] tmp33_reg_5935;
wire   [15:0] tmp37_fu_1672_p2;
reg   [15:0] tmp37_reg_5940;
wire   [15:0] tmp38_fu_1678_p2;
reg   [15:0] tmp38_reg_5945;
wire   [15:0] tmp39_fu_1696_p2;
reg   [15:0] tmp39_reg_5950;
wire   [15:0] tmp43_fu_1706_p2;
reg   [15:0] tmp43_reg_5955;
wire   [15:0] tmp44_fu_1712_p2;
reg   [15:0] tmp44_reg_5960;
wire   [15:0] tmp45_fu_1730_p2;
reg   [15:0] tmp45_reg_5965;
wire   [15:0] tmp49_fu_1852_p2;
reg   [15:0] tmp49_reg_5970;
wire   [15:0] tmp50_fu_1858_p2;
reg   [15:0] tmp50_reg_5975;
wire   [15:0] tmp51_fu_1876_p2;
reg   [15:0] tmp51_reg_5980;
wire   [15:0] tmp55_fu_1886_p2;
reg   [15:0] tmp55_reg_5985;
wire   [15:0] tmp56_fu_1892_p2;
reg   [15:0] tmp56_reg_5990;
wire   [15:0] tmp57_fu_1910_p2;
reg   [15:0] tmp57_reg_5995;
wire   [15:0] tmp61_fu_1920_p2;
reg   [15:0] tmp61_reg_6000;
wire   [15:0] tmp62_fu_1926_p2;
reg   [15:0] tmp62_reg_6005;
wire   [15:0] tmp63_fu_1944_p2;
reg   [15:0] tmp63_reg_6010;
wire   [15:0] tmp67_fu_1954_p2;
reg   [15:0] tmp67_reg_6015;
wire   [15:0] tmp68_fu_1960_p2;
reg   [15:0] tmp68_reg_6020;
wire   [15:0] tmp69_fu_1978_p2;
reg   [15:0] tmp69_reg_6025;
wire   [15:0] tmp73_fu_2100_p2;
reg   [15:0] tmp73_reg_6030;
wire   [15:0] tmp74_fu_2106_p2;
reg   [15:0] tmp74_reg_6035;
wire   [15:0] tmp75_fu_2124_p2;
reg   [15:0] tmp75_reg_6040;
wire   [15:0] tmp79_fu_2134_p2;
reg   [15:0] tmp79_reg_6045;
wire   [15:0] tmp80_fu_2140_p2;
reg   [15:0] tmp80_reg_6050;
wire   [15:0] tmp81_fu_2158_p2;
reg   [15:0] tmp81_reg_6055;
wire   [15:0] tmp85_fu_2168_p2;
reg   [15:0] tmp85_reg_6060;
wire   [15:0] tmp86_fu_2174_p2;
reg   [15:0] tmp86_reg_6065;
wire   [15:0] tmp87_fu_2192_p2;
reg   [15:0] tmp87_reg_6070;
wire   [15:0] tmp91_fu_2202_p2;
reg   [15:0] tmp91_reg_6075;
wire   [15:0] tmp92_fu_2208_p2;
reg   [15:0] tmp92_reg_6080;
wire   [15:0] tmp93_fu_2226_p2;
reg   [15:0] tmp93_reg_6085;
wire   [15:0] tmp97_fu_2348_p2;
reg   [15:0] tmp97_reg_6090;
wire   [15:0] tmp98_fu_2354_p2;
reg   [15:0] tmp98_reg_6095;
wire   [15:0] tmp99_fu_2372_p2;
reg   [15:0] tmp99_reg_6100;
wire   [15:0] tmp103_fu_2382_p2;
reg   [15:0] tmp103_reg_6105;
wire   [15:0] tmp104_fu_2388_p2;
reg   [15:0] tmp104_reg_6110;
wire   [15:0] tmp105_fu_2406_p2;
reg   [15:0] tmp105_reg_6115;
wire   [15:0] tmp109_fu_2416_p2;
reg   [15:0] tmp109_reg_6120;
wire   [15:0] tmp110_fu_2422_p2;
reg   [15:0] tmp110_reg_6125;
wire   [15:0] tmp111_fu_2440_p2;
reg   [15:0] tmp111_reg_6130;
wire   [15:0] tmp115_fu_2450_p2;
reg   [15:0] tmp115_reg_6135;
wire   [15:0] tmp116_fu_2456_p2;
reg   [15:0] tmp116_reg_6140;
wire   [15:0] tmp117_fu_2474_p2;
reg   [15:0] tmp117_reg_6145;
wire   [15:0] tmp121_fu_2596_p2;
reg   [15:0] tmp121_reg_6150;
wire   [15:0] tmp122_fu_2602_p2;
reg   [15:0] tmp122_reg_6155;
wire   [15:0] tmp123_fu_2620_p2;
reg   [15:0] tmp123_reg_6160;
wire   [15:0] tmp127_fu_2630_p2;
reg   [15:0] tmp127_reg_6165;
wire   [15:0] tmp128_fu_2636_p2;
reg   [15:0] tmp128_reg_6170;
wire   [15:0] tmp129_fu_2654_p2;
reg   [15:0] tmp129_reg_6175;
wire   [15:0] tmp133_fu_2664_p2;
reg   [15:0] tmp133_reg_6180;
wire   [15:0] tmp134_fu_2670_p2;
reg   [15:0] tmp134_reg_6185;
wire   [15:0] tmp135_fu_2688_p2;
reg   [15:0] tmp135_reg_6190;
wire   [15:0] tmp139_fu_2698_p2;
reg   [15:0] tmp139_reg_6195;
wire   [15:0] tmp140_fu_2704_p2;
reg   [15:0] tmp140_reg_6200;
wire   [15:0] tmp141_fu_2722_p2;
reg   [15:0] tmp141_reg_6205;
wire   [15:0] tmp145_fu_2844_p2;
reg   [15:0] tmp145_reg_6210;
wire   [15:0] tmp146_fu_2850_p2;
reg   [15:0] tmp146_reg_6215;
wire   [15:0] tmp147_fu_2868_p2;
reg   [15:0] tmp147_reg_6220;
wire   [15:0] tmp151_fu_2878_p2;
reg   [15:0] tmp151_reg_6225;
wire   [15:0] tmp152_fu_2884_p2;
reg   [15:0] tmp152_reg_6230;
wire   [15:0] tmp153_fu_2902_p2;
reg   [15:0] tmp153_reg_6235;
wire   [15:0] tmp157_fu_2912_p2;
reg   [15:0] tmp157_reg_6240;
wire   [15:0] tmp158_fu_2918_p2;
reg   [15:0] tmp158_reg_6245;
wire   [15:0] tmp159_fu_2936_p2;
reg   [15:0] tmp159_reg_6250;
wire   [15:0] tmp163_fu_2946_p2;
reg   [15:0] tmp163_reg_6255;
wire   [15:0] tmp164_fu_2952_p2;
reg   [15:0] tmp164_reg_6260;
wire   [15:0] tmp165_fu_2970_p2;
reg   [15:0] tmp165_reg_6265;
wire   [15:0] tmp169_fu_3092_p2;
reg   [15:0] tmp169_reg_6270;
wire   [15:0] tmp170_fu_3098_p2;
reg   [15:0] tmp170_reg_6275;
wire   [15:0] tmp171_fu_3116_p2;
reg   [15:0] tmp171_reg_6280;
wire   [15:0] tmp175_fu_3126_p2;
reg   [15:0] tmp175_reg_6285;
wire   [15:0] tmp176_fu_3132_p2;
reg   [15:0] tmp176_reg_6290;
wire   [15:0] tmp177_fu_3150_p2;
reg   [15:0] tmp177_reg_6295;
wire   [15:0] tmp181_fu_3160_p2;
reg   [15:0] tmp181_reg_6300;
wire   [15:0] tmp182_fu_3166_p2;
reg   [15:0] tmp182_reg_6305;
wire   [15:0] tmp183_fu_3184_p2;
reg   [15:0] tmp183_reg_6310;
wire   [15:0] tmp187_fu_3194_p2;
reg   [15:0] tmp187_reg_6315;
wire   [15:0] tmp188_fu_3200_p2;
reg   [15:0] tmp188_reg_6320;
wire   [15:0] tmp189_fu_3218_p2;
reg   [15:0] tmp189_reg_6325;
wire   [15:0] tmp193_fu_3340_p2;
reg   [15:0] tmp193_reg_6330;
wire   [15:0] tmp194_fu_3346_p2;
reg   [15:0] tmp194_reg_6335;
wire   [15:0] tmp195_fu_3364_p2;
reg   [15:0] tmp195_reg_6340;
wire   [15:0] tmp199_fu_3374_p2;
reg   [15:0] tmp199_reg_6345;
wire   [15:0] tmp200_fu_3380_p2;
reg   [15:0] tmp200_reg_6350;
wire   [15:0] tmp201_fu_3398_p2;
reg   [15:0] tmp201_reg_6355;
wire   [15:0] tmp205_fu_3408_p2;
reg   [15:0] tmp205_reg_6360;
wire   [15:0] tmp206_fu_3414_p2;
reg   [15:0] tmp206_reg_6365;
wire   [15:0] tmp207_fu_3432_p2;
reg   [15:0] tmp207_reg_6370;
wire   [15:0] tmp211_fu_3442_p2;
reg   [15:0] tmp211_reg_6375;
wire   [15:0] tmp212_fu_3448_p2;
reg   [15:0] tmp212_reg_6380;
wire   [15:0] tmp213_fu_3466_p2;
reg   [15:0] tmp213_reg_6385;
wire   [15:0] tmp217_fu_3588_p2;
reg   [15:0] tmp217_reg_6390;
wire   [15:0] tmp218_fu_3594_p2;
reg   [15:0] tmp218_reg_6395;
wire   [15:0] tmp219_fu_3612_p2;
reg   [15:0] tmp219_reg_6400;
wire   [15:0] tmp223_fu_3622_p2;
reg   [15:0] tmp223_reg_6405;
wire   [15:0] tmp224_fu_3628_p2;
reg   [15:0] tmp224_reg_6410;
wire   [15:0] tmp225_fu_3646_p2;
reg   [15:0] tmp225_reg_6415;
wire   [15:0] tmp229_fu_3656_p2;
reg   [15:0] tmp229_reg_6420;
wire   [15:0] tmp230_fu_3662_p2;
reg   [15:0] tmp230_reg_6425;
wire   [15:0] tmp231_fu_3680_p2;
reg   [15:0] tmp231_reg_6430;
wire   [15:0] tmp235_fu_3690_p2;
reg   [15:0] tmp235_reg_6435;
wire   [15:0] tmp236_fu_3696_p2;
reg   [15:0] tmp236_reg_6440;
wire   [15:0] tmp237_fu_3714_p2;
reg   [15:0] tmp237_reg_6445;
wire   [15:0] tmp241_fu_3836_p2;
reg   [15:0] tmp241_reg_6450;
wire   [15:0] tmp242_fu_3842_p2;
reg   [15:0] tmp242_reg_6455;
wire   [15:0] tmp243_fu_3860_p2;
reg   [15:0] tmp243_reg_6460;
wire   [15:0] tmp247_fu_3870_p2;
reg   [15:0] tmp247_reg_6465;
wire   [15:0] tmp248_fu_3876_p2;
reg   [15:0] tmp248_reg_6470;
wire   [15:0] tmp249_fu_3894_p2;
reg   [15:0] tmp249_reg_6475;
wire   [15:0] tmp253_fu_3904_p2;
reg   [15:0] tmp253_reg_6480;
wire   [15:0] tmp254_fu_3910_p2;
reg   [15:0] tmp254_reg_6485;
wire   [15:0] tmp255_fu_3928_p2;
reg   [15:0] tmp255_reg_6490;
wire   [15:0] tmp259_fu_3938_p2;
reg   [15:0] tmp259_reg_6495;
wire   [15:0] tmp260_fu_3944_p2;
reg   [15:0] tmp260_reg_6500;
wire   [15:0] tmp261_fu_3962_p2;
reg   [15:0] tmp261_reg_6505;
wire   [15:0] tmp265_fu_4084_p2;
reg   [15:0] tmp265_reg_6510;
wire   [15:0] tmp266_fu_4090_p2;
reg   [15:0] tmp266_reg_6515;
wire   [15:0] tmp267_fu_4108_p2;
reg   [15:0] tmp267_reg_6520;
wire   [15:0] tmp271_fu_4118_p2;
reg   [15:0] tmp271_reg_6525;
wire   [15:0] tmp272_fu_4124_p2;
reg   [15:0] tmp272_reg_6530;
wire   [15:0] tmp273_fu_4142_p2;
reg   [15:0] tmp273_reg_6535;
wire   [15:0] tmp277_fu_4152_p2;
reg   [15:0] tmp277_reg_6540;
wire   [15:0] tmp278_fu_4158_p2;
reg   [15:0] tmp278_reg_6545;
wire   [15:0] tmp279_fu_4176_p2;
reg   [15:0] tmp279_reg_6550;
wire   [15:0] tmp283_fu_4186_p2;
reg   [15:0] tmp283_reg_6555;
wire   [15:0] tmp284_fu_4192_p2;
reg   [15:0] tmp284_reg_6560;
wire   [15:0] tmp285_fu_4210_p2;
reg   [15:0] tmp285_reg_6565;
wire   [15:0] tmp289_fu_4332_p2;
reg   [15:0] tmp289_reg_6570;
wire   [15:0] tmp290_fu_4338_p2;
reg   [15:0] tmp290_reg_6575;
wire   [15:0] tmp291_fu_4356_p2;
reg   [15:0] tmp291_reg_6580;
wire   [15:0] tmp295_fu_4366_p2;
reg   [15:0] tmp295_reg_6585;
wire   [15:0] tmp296_fu_4372_p2;
reg   [15:0] tmp296_reg_6590;
wire   [15:0] tmp297_fu_4390_p2;
reg   [15:0] tmp297_reg_6595;
wire   [15:0] tmp301_fu_4400_p2;
reg   [15:0] tmp301_reg_6600;
wire   [15:0] tmp302_fu_4406_p2;
reg   [15:0] tmp302_reg_6605;
wire   [15:0] tmp303_fu_4424_p2;
reg   [15:0] tmp303_reg_6610;
wire   [15:0] tmp307_fu_4434_p2;
reg   [15:0] tmp307_reg_6615;
wire   [15:0] tmp308_fu_4440_p2;
reg   [15:0] tmp308_reg_6620;
wire   [15:0] tmp309_fu_4458_p2;
reg   [15:0] tmp309_reg_6625;
wire   [15:0] tmp313_fu_4580_p2;
reg   [15:0] tmp313_reg_6630;
wire   [15:0] tmp314_fu_4586_p2;
reg   [15:0] tmp314_reg_6635;
wire   [15:0] tmp315_fu_4604_p2;
reg   [15:0] tmp315_reg_6640;
wire   [15:0] tmp319_fu_4614_p2;
reg   [15:0] tmp319_reg_6645;
wire   [15:0] tmp320_fu_4620_p2;
reg   [15:0] tmp320_reg_6650;
wire   [15:0] tmp321_fu_4638_p2;
reg   [15:0] tmp321_reg_6655;
wire   [15:0] tmp325_fu_4648_p2;
reg   [15:0] tmp325_reg_6660;
wire   [15:0] tmp326_fu_4654_p2;
reg   [15:0] tmp326_reg_6665;
wire   [15:0] tmp327_fu_4672_p2;
reg   [15:0] tmp327_reg_6670;
wire   [15:0] tmp331_fu_4682_p2;
reg   [15:0] tmp331_reg_6675;
wire   [15:0] tmp332_fu_4688_p2;
reg   [15:0] tmp332_reg_6680;
wire   [15:0] tmp333_fu_4706_p2;
reg   [15:0] tmp333_reg_6685;
wire   [15:0] tmp337_fu_4828_p2;
reg   [15:0] tmp337_reg_6690;
wire   [15:0] tmp338_fu_4834_p2;
reg   [15:0] tmp338_reg_6695;
wire   [15:0] tmp339_fu_4852_p2;
reg   [15:0] tmp339_reg_6700;
wire   [15:0] tmp343_fu_4862_p2;
reg   [15:0] tmp343_reg_6705;
wire   [15:0] tmp344_fu_4868_p2;
reg   [15:0] tmp344_reg_6710;
wire   [15:0] tmp345_fu_4886_p2;
reg   [15:0] tmp345_reg_6715;
wire   [15:0] tmp349_fu_4896_p2;
reg   [15:0] tmp349_reg_6720;
wire   [15:0] tmp350_fu_4902_p2;
reg   [15:0] tmp350_reg_6725;
wire   [15:0] tmp351_fu_4920_p2;
reg   [15:0] tmp351_reg_6730;
wire   [15:0] tmp355_fu_4930_p2;
reg   [15:0] tmp355_reg_6735;
wire   [15:0] tmp356_fu_4936_p2;
reg   [15:0] tmp356_reg_6740;
wire   [15:0] tmp357_fu_4954_p2;
reg   [15:0] tmp357_reg_6745;
wire   [15:0] tmp361_fu_5076_p2;
reg   [15:0] tmp361_reg_6750;
wire   [15:0] tmp362_fu_5082_p2;
reg   [15:0] tmp362_reg_6755;
wire   [15:0] tmp363_fu_5100_p2;
reg   [15:0] tmp363_reg_6760;
wire   [15:0] tmp367_fu_5110_p2;
reg   [15:0] tmp367_reg_6765;
wire   [15:0] tmp368_fu_5116_p2;
reg   [15:0] tmp368_reg_6770;
wire   [15:0] tmp369_fu_5134_p2;
reg   [15:0] tmp369_reg_6775;
wire   [15:0] tmp373_fu_5144_p2;
reg   [15:0] tmp373_reg_6780;
wire   [15:0] tmp374_fu_5150_p2;
reg   [15:0] tmp374_reg_6785;
wire   [15:0] tmp375_fu_5168_p2;
reg   [15:0] tmp375_reg_6790;
wire   [15:0] tmp379_fu_5178_p2;
reg   [15:0] tmp379_reg_6795;
wire   [15:0] tmp380_fu_5184_p2;
reg   [15:0] tmp380_reg_6800;
wire   [15:0] tmp381_fu_5202_p2;
reg   [15:0] tmp381_reg_6805;
wire   [15:0] corHelperIPos_V_15_2_fu_5212_p2;
wire    ap_CS_fsm_state2;
wire   [15:0] corHelperQPos_V_15_2_fu_5221_p2;
wire   [15:0] corHelperINeg_V_15_5_fu_5230_p2;
wire   [15:0] corHelperQNeg_V_15_5_fu_5239_p2;
wire   [15:0] corHelperIPos_V_14_2_fu_5248_p2;
wire   [15:0] corHelperQPos_V_14_2_fu_5257_p2;
wire   [15:0] corHelperINeg_V_14_5_fu_5266_p2;
wire   [15:0] corHelperQNeg_V_14_5_fu_5275_p2;
wire   [15:0] corHelperIPos_V_13_2_fu_5284_p2;
wire   [15:0] corHelperQPos_V_13_2_fu_5293_p2;
wire   [15:0] corHelperINeg_V_13_5_fu_5302_p2;
wire   [15:0] corHelperQNeg_V_13_5_fu_5311_p2;
wire   [15:0] corHelperIPos_V_12_2_fu_5320_p2;
wire   [15:0] corHelperQPos_V_12_2_fu_5329_p2;
wire   [15:0] corHelperINeg_V_12_5_fu_5338_p2;
wire   [15:0] corHelperQNeg_V_12_5_fu_5347_p2;
wire   [15:0] corHelperIPos_V_11_2_fu_5356_p2;
wire   [15:0] corHelperQPos_V_11_2_fu_5365_p2;
wire   [15:0] corHelperINeg_V_11_5_fu_5374_p2;
wire   [15:0] corHelperQNeg_V_11_5_fu_5383_p2;
wire   [15:0] corHelperIPos_V_10_2_fu_5392_p2;
wire   [15:0] corHelperQPos_V_10_2_fu_5401_p2;
wire   [15:0] corHelperINeg_V_10_5_fu_5410_p2;
wire   [15:0] corHelperQNeg_V_10_5_fu_5419_p2;
wire   [15:0] corHelperIPos_V_9_2_fu_5428_p2;
wire   [15:0] corHelperQPos_V_9_2_fu_5437_p2;
wire   [15:0] corHelperINeg_V_9_5_fu_5446_p2;
wire   [15:0] corHelperQNeg_V_9_5_fu_5455_p2;
wire   [15:0] corHelperIPos_V_8_2_fu_5464_p2;
wire   [15:0] corHelperQPos_V_8_2_fu_5473_p2;
wire   [15:0] corHelperINeg_V_8_5_fu_5482_p2;
wire   [15:0] corHelperQNeg_V_8_5_fu_5491_p2;
wire   [15:0] corHelperIPos_V_7_2_fu_5500_p2;
wire   [15:0] corHelperQPos_V_7_2_fu_5509_p2;
wire   [15:0] corHelperINeg_V_7_5_fu_5518_p2;
wire   [15:0] corHelperQNeg_V_7_5_fu_5527_p2;
wire   [15:0] corHelperIPos_V_6_2_fu_5536_p2;
wire   [15:0] corHelperQPos_V_6_2_fu_5545_p2;
wire   [15:0] corHelperINeg_V_6_5_fu_5554_p2;
wire   [15:0] corHelperQNeg_V_6_5_fu_5563_p2;
wire   [15:0] corHelperIPos_V_5_2_fu_5572_p2;
wire   [15:0] corHelperQPos_V_5_2_fu_5581_p2;
wire   [15:0] corHelperINeg_V_5_5_fu_5590_p2;
wire   [15:0] corHelperQNeg_V_5_5_fu_5599_p2;
wire   [15:0] corHelperIPos_V_4_2_fu_5608_p2;
wire   [15:0] corHelperQPos_V_4_2_fu_5617_p2;
wire   [15:0] corHelperINeg_V_4_5_fu_5626_p2;
wire   [15:0] corHelperQNeg_V_4_5_fu_5635_p2;
wire   [15:0] corHelperIPos_V_3_2_fu_5644_p2;
wire   [15:0] corHelperQPos_V_3_2_fu_5653_p2;
wire   [15:0] corHelperINeg_V_3_5_fu_5662_p2;
wire   [15:0] corHelperQNeg_V_3_5_fu_5671_p2;
wire   [15:0] corHelperIPos_V_2_2_fu_5680_p2;
wire   [15:0] corHelperQPos_V_2_2_fu_5689_p2;
wire   [15:0] corHelperINeg_V_2_5_fu_5698_p2;
wire   [15:0] corHelperQNeg_V_2_5_fu_5707_p2;
wire   [15:0] corHelperIPos_V_1_2_fu_5716_p2;
wire   [15:0] corHelperQPos_V_1_2_fu_5725_p2;
wire   [15:0] corHelperINeg_V_1_5_fu_5734_p2;
wire   [15:0] corHelperQNeg_V_1_5_fu_5743_p2;
wire   [15:0] corHelperIPos_V_6_fu_5752_p2;
wire   [15:0] corHelperQPos_V_6_fu_5761_p2;
wire   [15:0] corHelperINeg_V_6_fu_5770_p2;
wire   [15:0] corHelperQNeg_V_6_fu_5779_p2;
wire  signed [15:0] resi_V_2_fu_5802_p3;
reg  signed [15:0] resi_V_2_reg_7130;
wire    ap_CS_fsm_state3;
wire  signed [15:0] resq_V_2_fu_5822_p3;
reg  signed [15:0] resq_V_2_reg_7136;
reg   [15:0] p_01915_s_reg_1076;
reg   [15:0] p_01909_s_reg_1117;
reg   [15:0] p_01903_s_reg_1158;
reg   [15:0] p_01925_s_reg_1199;
wire   [15:0] tmp5_fu_1374_p2;
wire   [15:0] tmp4_fu_1368_p2;
wire   [15:0] tmp11_fu_1408_p2;
wire   [15:0] tmp10_fu_1402_p2;
wire   [15:0] tmp17_fu_1442_p2;
wire   [15:0] tmp16_fu_1436_p2;
wire   [15:0] tmp23_fu_1476_p2;
wire   [15:0] tmp22_fu_1470_p2;
wire   [15:0] tmp29_fu_1622_p2;
wire   [15:0] tmp28_fu_1616_p2;
wire   [15:0] tmp35_fu_1656_p2;
wire   [15:0] tmp34_fu_1650_p2;
wire   [15:0] tmp41_fu_1690_p2;
wire   [15:0] tmp40_fu_1684_p2;
wire   [15:0] tmp47_fu_1724_p2;
wire   [15:0] tmp46_fu_1718_p2;
wire   [15:0] tmp53_fu_1870_p2;
wire   [15:0] tmp52_fu_1864_p2;
wire   [15:0] tmp59_fu_1904_p2;
wire   [15:0] tmp58_fu_1898_p2;
wire   [15:0] tmp65_fu_1938_p2;
wire   [15:0] tmp64_fu_1932_p2;
wire   [15:0] tmp71_fu_1972_p2;
wire   [15:0] tmp70_fu_1966_p2;
wire   [15:0] tmp77_fu_2118_p2;
wire   [15:0] tmp76_fu_2112_p2;
wire   [15:0] tmp83_fu_2152_p2;
wire   [15:0] tmp82_fu_2146_p2;
wire   [15:0] tmp89_fu_2186_p2;
wire   [15:0] tmp88_fu_2180_p2;
wire   [15:0] tmp95_fu_2220_p2;
wire   [15:0] tmp94_fu_2214_p2;
wire   [15:0] tmp101_fu_2366_p2;
wire   [15:0] tmp100_fu_2360_p2;
wire   [15:0] tmp107_fu_2400_p2;
wire   [15:0] tmp106_fu_2394_p2;
wire   [15:0] tmp113_fu_2434_p2;
wire   [15:0] tmp112_fu_2428_p2;
wire   [15:0] tmp119_fu_2468_p2;
wire   [15:0] tmp118_fu_2462_p2;
wire   [15:0] tmp125_fu_2614_p2;
wire   [15:0] tmp124_fu_2608_p2;
wire   [15:0] tmp131_fu_2648_p2;
wire   [15:0] tmp130_fu_2642_p2;
wire   [15:0] tmp137_fu_2682_p2;
wire   [15:0] tmp136_fu_2676_p2;
wire   [15:0] tmp143_fu_2716_p2;
wire   [15:0] tmp142_fu_2710_p2;
wire   [15:0] tmp149_fu_2862_p2;
wire   [15:0] tmp148_fu_2856_p2;
wire   [15:0] tmp155_fu_2896_p2;
wire   [15:0] tmp154_fu_2890_p2;
wire   [15:0] tmp161_fu_2930_p2;
wire   [15:0] tmp160_fu_2924_p2;
wire   [15:0] tmp167_fu_2964_p2;
wire   [15:0] tmp166_fu_2958_p2;
wire   [15:0] tmp173_fu_3110_p2;
wire   [15:0] tmp172_fu_3104_p2;
wire   [15:0] tmp179_fu_3144_p2;
wire   [15:0] tmp178_fu_3138_p2;
wire   [15:0] tmp185_fu_3178_p2;
wire   [15:0] tmp184_fu_3172_p2;
wire   [15:0] tmp191_fu_3212_p2;
wire   [15:0] tmp190_fu_3206_p2;
wire   [15:0] tmp197_fu_3358_p2;
wire   [15:0] tmp196_fu_3352_p2;
wire   [15:0] tmp203_fu_3392_p2;
wire   [15:0] tmp202_fu_3386_p2;
wire   [15:0] tmp209_fu_3426_p2;
wire   [15:0] tmp208_fu_3420_p2;
wire   [15:0] tmp215_fu_3460_p2;
wire   [15:0] tmp214_fu_3454_p2;
wire   [15:0] tmp221_fu_3606_p2;
wire   [15:0] tmp220_fu_3600_p2;
wire   [15:0] tmp227_fu_3640_p2;
wire   [15:0] tmp226_fu_3634_p2;
wire   [15:0] tmp233_fu_3674_p2;
wire   [15:0] tmp232_fu_3668_p2;
wire   [15:0] tmp239_fu_3708_p2;
wire   [15:0] tmp238_fu_3702_p2;
wire   [15:0] tmp245_fu_3854_p2;
wire   [15:0] tmp244_fu_3848_p2;
wire   [15:0] tmp251_fu_3888_p2;
wire   [15:0] tmp250_fu_3882_p2;
wire   [15:0] tmp257_fu_3922_p2;
wire   [15:0] tmp256_fu_3916_p2;
wire   [15:0] tmp263_fu_3956_p2;
wire   [15:0] tmp262_fu_3950_p2;
wire   [15:0] tmp269_fu_4102_p2;
wire   [15:0] tmp268_fu_4096_p2;
wire   [15:0] tmp275_fu_4136_p2;
wire   [15:0] tmp274_fu_4130_p2;
wire   [15:0] tmp281_fu_4170_p2;
wire   [15:0] tmp280_fu_4164_p2;
wire   [15:0] tmp287_fu_4204_p2;
wire   [15:0] tmp286_fu_4198_p2;
wire   [15:0] tmp293_fu_4350_p2;
wire   [15:0] tmp292_fu_4344_p2;
wire   [15:0] tmp299_fu_4384_p2;
wire   [15:0] tmp298_fu_4378_p2;
wire   [15:0] tmp305_fu_4418_p2;
wire   [15:0] tmp304_fu_4412_p2;
wire   [15:0] tmp311_fu_4452_p2;
wire   [15:0] tmp310_fu_4446_p2;
wire   [15:0] tmp317_fu_4598_p2;
wire   [15:0] tmp316_fu_4592_p2;
wire   [15:0] tmp323_fu_4632_p2;
wire   [15:0] tmp322_fu_4626_p2;
wire   [15:0] tmp329_fu_4666_p2;
wire   [15:0] tmp328_fu_4660_p2;
wire   [15:0] tmp335_fu_4700_p2;
wire   [15:0] tmp334_fu_4694_p2;
wire   [15:0] tmp341_fu_4846_p2;
wire   [15:0] tmp340_fu_4840_p2;
wire   [15:0] tmp347_fu_4880_p2;
wire   [15:0] tmp346_fu_4874_p2;
wire   [15:0] tmp353_fu_4914_p2;
wire   [15:0] tmp352_fu_4908_p2;
wire   [15:0] tmp359_fu_4948_p2;
wire   [15:0] tmp358_fu_4942_p2;
wire   [15:0] tmp365_fu_5094_p2;
wire   [15:0] tmp364_fu_5088_p2;
wire   [15:0] tmp371_fu_5128_p2;
wire   [15:0] tmp370_fu_5122_p2;
wire   [15:0] tmp377_fu_5162_p2;
wire   [15:0] tmp376_fu_5156_p2;
wire   [15:0] tmp383_fu_5196_p2;
wire   [15:0] tmp382_fu_5190_p2;
wire   [15:0] tmp_fu_5208_p2;
wire   [15:0] tmp6_fu_5217_p2;
wire   [15:0] tmp12_fu_5226_p2;
wire   [15:0] tmp18_fu_5235_p2;
wire   [15:0] tmp24_fu_5244_p2;
wire   [15:0] tmp30_fu_5253_p2;
wire   [15:0] tmp36_fu_5262_p2;
wire   [15:0] tmp42_fu_5271_p2;
wire   [15:0] tmp48_fu_5280_p2;
wire   [15:0] tmp54_fu_5289_p2;
wire   [15:0] tmp60_fu_5298_p2;
wire   [15:0] tmp66_fu_5307_p2;
wire   [15:0] tmp72_fu_5316_p2;
wire   [15:0] tmp78_fu_5325_p2;
wire   [15:0] tmp84_fu_5334_p2;
wire   [15:0] tmp90_fu_5343_p2;
wire   [15:0] tmp96_fu_5352_p2;
wire   [15:0] tmp102_fu_5361_p2;
wire   [15:0] tmp108_fu_5370_p2;
wire   [15:0] tmp114_fu_5379_p2;
wire   [15:0] tmp120_fu_5388_p2;
wire   [15:0] tmp126_fu_5397_p2;
wire   [15:0] tmp132_fu_5406_p2;
wire   [15:0] tmp138_fu_5415_p2;
wire   [15:0] tmp144_fu_5424_p2;
wire   [15:0] tmp150_fu_5433_p2;
wire   [15:0] tmp156_fu_5442_p2;
wire   [15:0] tmp162_fu_5451_p2;
wire   [15:0] tmp168_fu_5460_p2;
wire   [15:0] tmp174_fu_5469_p2;
wire   [15:0] tmp180_fu_5478_p2;
wire   [15:0] tmp186_fu_5487_p2;
wire   [15:0] tmp192_fu_5496_p2;
wire   [15:0] tmp198_fu_5505_p2;
wire   [15:0] tmp204_fu_5514_p2;
wire   [15:0] tmp210_fu_5523_p2;
wire   [15:0] tmp216_fu_5532_p2;
wire   [15:0] tmp222_fu_5541_p2;
wire   [15:0] tmp228_fu_5550_p2;
wire   [15:0] tmp234_fu_5559_p2;
wire   [15:0] tmp240_fu_5568_p2;
wire   [15:0] tmp246_fu_5577_p2;
wire   [15:0] tmp252_fu_5586_p2;
wire   [15:0] tmp258_fu_5595_p2;
wire   [15:0] tmp264_fu_5604_p2;
wire   [15:0] tmp270_fu_5613_p2;
wire   [15:0] tmp276_fu_5622_p2;
wire   [15:0] tmp282_fu_5631_p2;
wire   [15:0] tmp288_fu_5640_p2;
wire   [15:0] tmp294_fu_5649_p2;
wire   [15:0] tmp300_fu_5658_p2;
wire   [15:0] tmp306_fu_5667_p2;
wire   [15:0] tmp312_fu_5676_p2;
wire   [15:0] tmp318_fu_5685_p2;
wire   [15:0] tmp324_fu_5694_p2;
wire   [15:0] tmp330_fu_5703_p2;
wire   [15:0] tmp336_fu_5712_p2;
wire   [15:0] tmp342_fu_5721_p2;
wire   [15:0] tmp348_fu_5730_p2;
wire   [15:0] tmp354_fu_5739_p2;
wire   [15:0] tmp360_fu_5748_p2;
wire   [15:0] tmp366_fu_5757_p2;
wire   [15:0] tmp372_fu_5766_p2;
wire   [15:0] tmp378_fu_5775_p2;
wire   [0:0] tmp_s_fu_5784_p2;
wire   [15:0] resi_V_fu_5790_p2;
wire   [15:0] resi_V_1_fu_5796_p2;
wire   [15:0] resq_V_fu_5810_p2;
wire   [15:0] resq_V_1_fu_5816_p2;
wire  signed [15:0] grp_fu_5841_p2;
wire  signed [15:0] grp_fu_5836_p2;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state4;
wire   [31:0] p_Result_s_fu_5830_p3;
reg   [31:0] ap_return_preg;
reg   [5:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_return_preg = 32'd0;
end

correlateTop_mul_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
correlateTop_mul_bkb_U516(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(resi_V_2_reg_7130),
    .din1(resi_V_2_reg_7130),
    .ce(1'b1),
    .dout(grp_fu_5836_p2)
);

correlateTop_mul_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
correlateTop_mul_bkb_U517(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(resq_V_2_reg_7136),
    .din1(resq_V_2_reg_7136),
    .ce(1'b1),
    .dout(grp_fu_5841_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_return_preg <= p_Result_s_fu_5830_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_6_fu_5779_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_1_5_fu_5743_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_2_5_fu_5707_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_3_5_fu_5671_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_4_5_fu_5635_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_5_5_fu_5599_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_6_5_fu_5563_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_7_5_fu_5527_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_8_5_fu_5491_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_9_5_fu_5455_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_10_5_fu_5419_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_11_5_fu_5383_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd12) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_12_5_fu_5347_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd13) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_13_5_fu_5311_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd14) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_14_5_fu_5275_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd15) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_15_5_fu_5239_p2;
    end else if (~(1'b1 == 1'b1)) begin
        p_01903_s_reg_1158 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_6_fu_5752_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_1_2_fu_5716_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_2_2_fu_5680_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_3_2_fu_5644_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_4_2_fu_5608_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_5_2_fu_5572_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_6_2_fu_5536_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_7_2_fu_5500_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_8_2_fu_5464_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_9_2_fu_5428_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_10_2_fu_5392_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_11_2_fu_5356_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd12) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_12_2_fu_5320_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd13) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_13_2_fu_5284_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd14) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_14_2_fu_5248_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd15) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_15_2_fu_5212_p2;
    end else if (~(1'b1 == 1'b1)) begin
        p_01909_s_reg_1117 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_6_fu_5770_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_1_5_fu_5734_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_2_5_fu_5698_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_3_5_fu_5662_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_4_5_fu_5626_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_5_5_fu_5590_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_6_5_fu_5554_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_7_5_fu_5518_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_8_5_fu_5482_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_9_5_fu_5446_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_10_5_fu_5410_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_11_5_fu_5374_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd12) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_12_5_fu_5338_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd13) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_13_5_fu_5302_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd14) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_14_5_fu_5266_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd15) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_15_5_fu_5230_p2;
    end else if (~(1'b1 == 1'b1)) begin
        p_01915_s_reg_1076 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_6_fu_5761_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_1_2_fu_5725_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_2_2_fu_5689_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_3_2_fu_5653_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_4_2_fu_5617_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_5_2_fu_5581_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_6_2_fu_5545_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_7_2_fu_5509_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_8_2_fu_5473_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_9_2_fu_5437_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_10_2_fu_5401_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_11_2_fu_5365_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd12) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_12_2_fu_5329_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd13) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_13_2_fu_5293_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd14) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_14_2_fu_5257_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd15) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_15_2_fu_5221_p2;
    end else if (~(1'b1 == 1'b1)) begin
        p_01925_s_reg_1199 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        resi_V_2_reg_7130 <= resi_V_2_fu_5802_p3;
        resq_V_2_reg_7136 <= resq_V_2_fu_5822_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp103_reg_6105 <= tmp103_fu_2382_p2;
        tmp104_reg_6110 <= tmp104_fu_2388_p2;
        tmp105_reg_6115 <= tmp105_fu_2406_p2;
        tmp109_reg_6120 <= tmp109_fu_2416_p2;
        tmp110_reg_6125 <= tmp110_fu_2422_p2;
        tmp111_reg_6130 <= tmp111_fu_2440_p2;
        tmp115_reg_6135 <= tmp115_fu_2450_p2;
        tmp116_reg_6140 <= tmp116_fu_2456_p2;
        tmp117_reg_6145 <= tmp117_fu_2474_p2;
        tmp97_reg_6090 <= tmp97_fu_2348_p2;
        tmp98_reg_6095 <= tmp98_fu_2354_p2;
        tmp99_reg_6100 <= tmp99_fu_2372_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp121_reg_6150 <= tmp121_fu_2596_p2;
        tmp122_reg_6155 <= tmp122_fu_2602_p2;
        tmp123_reg_6160 <= tmp123_fu_2620_p2;
        tmp127_reg_6165 <= tmp127_fu_2630_p2;
        tmp128_reg_6170 <= tmp128_fu_2636_p2;
        tmp129_reg_6175 <= tmp129_fu_2654_p2;
        tmp133_reg_6180 <= tmp133_fu_2664_p2;
        tmp134_reg_6185 <= tmp134_fu_2670_p2;
        tmp135_reg_6190 <= tmp135_fu_2688_p2;
        tmp139_reg_6195 <= tmp139_fu_2698_p2;
        tmp140_reg_6200 <= tmp140_fu_2704_p2;
        tmp141_reg_6205 <= tmp141_fu_2722_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd15) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp13_reg_5880 <= tmp13_fu_1424_p2;
        tmp14_reg_5885 <= tmp14_fu_1430_p2;
        tmp15_reg_5890 <= tmp15_fu_1448_p2;
        tmp19_reg_5895 <= tmp19_fu_1458_p2;
        tmp1_reg_5850 <= tmp1_fu_1356_p2;
        tmp20_reg_5900 <= tmp20_fu_1464_p2;
        tmp21_reg_5905 <= tmp21_fu_1482_p2;
        tmp2_reg_5855 <= tmp2_fu_1362_p2;
        tmp3_reg_5860 <= tmp3_fu_1380_p2;
        tmp7_reg_5865 <= tmp7_fu_1390_p2;
        tmp8_reg_5870 <= tmp8_fu_1396_p2;
        tmp9_reg_5875 <= tmp9_fu_1414_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp145_reg_6210 <= tmp145_fu_2844_p2;
        tmp146_reg_6215 <= tmp146_fu_2850_p2;
        tmp147_reg_6220 <= tmp147_fu_2868_p2;
        tmp151_reg_6225 <= tmp151_fu_2878_p2;
        tmp152_reg_6230 <= tmp152_fu_2884_p2;
        tmp153_reg_6235 <= tmp153_fu_2902_p2;
        tmp157_reg_6240 <= tmp157_fu_2912_p2;
        tmp158_reg_6245 <= tmp158_fu_2918_p2;
        tmp159_reg_6250 <= tmp159_fu_2936_p2;
        tmp163_reg_6255 <= tmp163_fu_2946_p2;
        tmp164_reg_6260 <= tmp164_fu_2952_p2;
        tmp165_reg_6265 <= tmp165_fu_2970_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp169_reg_6270 <= tmp169_fu_3092_p2;
        tmp170_reg_6275 <= tmp170_fu_3098_p2;
        tmp171_reg_6280 <= tmp171_fu_3116_p2;
        tmp175_reg_6285 <= tmp175_fu_3126_p2;
        tmp176_reg_6290 <= tmp176_fu_3132_p2;
        tmp177_reg_6295 <= tmp177_fu_3150_p2;
        tmp181_reg_6300 <= tmp181_fu_3160_p2;
        tmp182_reg_6305 <= tmp182_fu_3166_p2;
        tmp183_reg_6310 <= tmp183_fu_3184_p2;
        tmp187_reg_6315 <= tmp187_fu_3194_p2;
        tmp188_reg_6320 <= tmp188_fu_3200_p2;
        tmp189_reg_6325 <= tmp189_fu_3218_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp193_reg_6330 <= tmp193_fu_3340_p2;
        tmp194_reg_6335 <= tmp194_fu_3346_p2;
        tmp195_reg_6340 <= tmp195_fu_3364_p2;
        tmp199_reg_6345 <= tmp199_fu_3374_p2;
        tmp200_reg_6350 <= tmp200_fu_3380_p2;
        tmp201_reg_6355 <= tmp201_fu_3398_p2;
        tmp205_reg_6360 <= tmp205_fu_3408_p2;
        tmp206_reg_6365 <= tmp206_fu_3414_p2;
        tmp207_reg_6370 <= tmp207_fu_3432_p2;
        tmp211_reg_6375 <= tmp211_fu_3442_p2;
        tmp212_reg_6380 <= tmp212_fu_3448_p2;
        tmp213_reg_6385 <= tmp213_fu_3466_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp217_reg_6390 <= tmp217_fu_3588_p2;
        tmp218_reg_6395 <= tmp218_fu_3594_p2;
        tmp219_reg_6400 <= tmp219_fu_3612_p2;
        tmp223_reg_6405 <= tmp223_fu_3622_p2;
        tmp224_reg_6410 <= tmp224_fu_3628_p2;
        tmp225_reg_6415 <= tmp225_fu_3646_p2;
        tmp229_reg_6420 <= tmp229_fu_3656_p2;
        tmp230_reg_6425 <= tmp230_fu_3662_p2;
        tmp231_reg_6430 <= tmp231_fu_3680_p2;
        tmp235_reg_6435 <= tmp235_fu_3690_p2;
        tmp236_reg_6440 <= tmp236_fu_3696_p2;
        tmp237_reg_6445 <= tmp237_fu_3714_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp241_reg_6450 <= tmp241_fu_3836_p2;
        tmp242_reg_6455 <= tmp242_fu_3842_p2;
        tmp243_reg_6460 <= tmp243_fu_3860_p2;
        tmp247_reg_6465 <= tmp247_fu_3870_p2;
        tmp248_reg_6470 <= tmp248_fu_3876_p2;
        tmp249_reg_6475 <= tmp249_fu_3894_p2;
        tmp253_reg_6480 <= tmp253_fu_3904_p2;
        tmp254_reg_6485 <= tmp254_fu_3910_p2;
        tmp255_reg_6490 <= tmp255_fu_3928_p2;
        tmp259_reg_6495 <= tmp259_fu_3938_p2;
        tmp260_reg_6500 <= tmp260_fu_3944_p2;
        tmp261_reg_6505 <= tmp261_fu_3962_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd14) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp25_reg_5910 <= tmp25_fu_1604_p2;
        tmp26_reg_5915 <= tmp26_fu_1610_p2;
        tmp27_reg_5920 <= tmp27_fu_1628_p2;
        tmp31_reg_5925 <= tmp31_fu_1638_p2;
        tmp32_reg_5930 <= tmp32_fu_1644_p2;
        tmp33_reg_5935 <= tmp33_fu_1662_p2;
        tmp37_reg_5940 <= tmp37_fu_1672_p2;
        tmp38_reg_5945 <= tmp38_fu_1678_p2;
        tmp39_reg_5950 <= tmp39_fu_1696_p2;
        tmp43_reg_5955 <= tmp43_fu_1706_p2;
        tmp44_reg_5960 <= tmp44_fu_1712_p2;
        tmp45_reg_5965 <= tmp45_fu_1730_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp265_reg_6510 <= tmp265_fu_4084_p2;
        tmp266_reg_6515 <= tmp266_fu_4090_p2;
        tmp267_reg_6520 <= tmp267_fu_4108_p2;
        tmp271_reg_6525 <= tmp271_fu_4118_p2;
        tmp272_reg_6530 <= tmp272_fu_4124_p2;
        tmp273_reg_6535 <= tmp273_fu_4142_p2;
        tmp277_reg_6540 <= tmp277_fu_4152_p2;
        tmp278_reg_6545 <= tmp278_fu_4158_p2;
        tmp279_reg_6550 <= tmp279_fu_4176_p2;
        tmp283_reg_6555 <= tmp283_fu_4186_p2;
        tmp284_reg_6560 <= tmp284_fu_4192_p2;
        tmp285_reg_6565 <= tmp285_fu_4210_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp289_reg_6570 <= tmp289_fu_4332_p2;
        tmp290_reg_6575 <= tmp290_fu_4338_p2;
        tmp291_reg_6580 <= tmp291_fu_4356_p2;
        tmp295_reg_6585 <= tmp295_fu_4366_p2;
        tmp296_reg_6590 <= tmp296_fu_4372_p2;
        tmp297_reg_6595 <= tmp297_fu_4390_p2;
        tmp301_reg_6600 <= tmp301_fu_4400_p2;
        tmp302_reg_6605 <= tmp302_fu_4406_p2;
        tmp303_reg_6610 <= tmp303_fu_4424_p2;
        tmp307_reg_6615 <= tmp307_fu_4434_p2;
        tmp308_reg_6620 <= tmp308_fu_4440_p2;
        tmp309_reg_6625 <= tmp309_fu_4458_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp313_reg_6630 <= tmp313_fu_4580_p2;
        tmp314_reg_6635 <= tmp314_fu_4586_p2;
        tmp315_reg_6640 <= tmp315_fu_4604_p2;
        tmp319_reg_6645 <= tmp319_fu_4614_p2;
        tmp320_reg_6650 <= tmp320_fu_4620_p2;
        tmp321_reg_6655 <= tmp321_fu_4638_p2;
        tmp325_reg_6660 <= tmp325_fu_4648_p2;
        tmp326_reg_6665 <= tmp326_fu_4654_p2;
        tmp327_reg_6670 <= tmp327_fu_4672_p2;
        tmp331_reg_6675 <= tmp331_fu_4682_p2;
        tmp332_reg_6680 <= tmp332_fu_4688_p2;
        tmp333_reg_6685 <= tmp333_fu_4706_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp337_reg_6690 <= tmp337_fu_4828_p2;
        tmp338_reg_6695 <= tmp338_fu_4834_p2;
        tmp339_reg_6700 <= tmp339_fu_4852_p2;
        tmp343_reg_6705 <= tmp343_fu_4862_p2;
        tmp344_reg_6710 <= tmp344_fu_4868_p2;
        tmp345_reg_6715 <= tmp345_fu_4886_p2;
        tmp349_reg_6720 <= tmp349_fu_4896_p2;
        tmp350_reg_6725 <= tmp350_fu_4902_p2;
        tmp351_reg_6730 <= tmp351_fu_4920_p2;
        tmp355_reg_6735 <= tmp355_fu_4930_p2;
        tmp356_reg_6740 <= tmp356_fu_4936_p2;
        tmp357_reg_6745 <= tmp357_fu_4954_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp361_reg_6750 <= tmp361_fu_5076_p2;
        tmp362_reg_6755 <= tmp362_fu_5082_p2;
        tmp363_reg_6760 <= tmp363_fu_5100_p2;
        tmp367_reg_6765 <= tmp367_fu_5110_p2;
        tmp368_reg_6770 <= tmp368_fu_5116_p2;
        tmp369_reg_6775 <= tmp369_fu_5134_p2;
        tmp373_reg_6780 <= tmp373_fu_5144_p2;
        tmp374_reg_6785 <= tmp374_fu_5150_p2;
        tmp375_reg_6790 <= tmp375_fu_5168_p2;
        tmp379_reg_6795 <= tmp379_fu_5178_p2;
        tmp380_reg_6800 <= tmp380_fu_5184_p2;
        tmp381_reg_6805 <= tmp381_fu_5202_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd13) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp49_reg_5970 <= tmp49_fu_1852_p2;
        tmp50_reg_5975 <= tmp50_fu_1858_p2;
        tmp51_reg_5980 <= tmp51_fu_1876_p2;
        tmp55_reg_5985 <= tmp55_fu_1886_p2;
        tmp56_reg_5990 <= tmp56_fu_1892_p2;
        tmp57_reg_5995 <= tmp57_fu_1910_p2;
        tmp61_reg_6000 <= tmp61_fu_1920_p2;
        tmp62_reg_6005 <= tmp62_fu_1926_p2;
        tmp63_reg_6010 <= tmp63_fu_1944_p2;
        tmp67_reg_6015 <= tmp67_fu_1954_p2;
        tmp68_reg_6020 <= tmp68_fu_1960_p2;
        tmp69_reg_6025 <= tmp69_fu_1978_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd12) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp73_reg_6030 <= tmp73_fu_2100_p2;
        tmp74_reg_6035 <= tmp74_fu_2106_p2;
        tmp75_reg_6040 <= tmp75_fu_2124_p2;
        tmp79_reg_6045 <= tmp79_fu_2134_p2;
        tmp80_reg_6050 <= tmp80_fu_2140_p2;
        tmp81_reg_6055 <= tmp81_fu_2158_p2;
        tmp85_reg_6060 <= tmp85_fu_2168_p2;
        tmp86_reg_6065 <= tmp86_fu_2174_p2;
        tmp87_reg_6070 <= tmp87_fu_2192_p2;
        tmp91_reg_6075 <= tmp91_fu_2202_p2;
        tmp92_reg_6080 <= tmp92_fu_2208_p2;
        tmp93_reg_6085 <= tmp93_fu_2226_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_return = p_Result_s_fu_5830_p3;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(1'b1 == 1'b1)) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign corHelperINeg_V_10_5_fu_5410_p2 = (tmp135_reg_6190 + tmp132_fu_5406_p2);

assign corHelperINeg_V_11_5_fu_5374_p2 = (tmp111_reg_6130 + tmp108_fu_5370_p2);

assign corHelperINeg_V_12_5_fu_5338_p2 = (tmp87_reg_6070 + tmp84_fu_5334_p2);

assign corHelperINeg_V_13_5_fu_5302_p2 = (tmp63_reg_6010 + tmp60_fu_5298_p2);

assign corHelperINeg_V_14_5_fu_5266_p2 = (tmp39_reg_5950 + tmp36_fu_5262_p2);

assign corHelperINeg_V_15_5_fu_5230_p2 = (tmp15_reg_5890 + tmp12_fu_5226_p2);

assign corHelperINeg_V_1_5_fu_5734_p2 = (tmp351_reg_6730 + tmp348_fu_5730_p2);

assign corHelperINeg_V_2_5_fu_5698_p2 = (tmp327_reg_6670 + tmp324_fu_5694_p2);

assign corHelperINeg_V_3_5_fu_5662_p2 = (tmp303_reg_6610 + tmp300_fu_5658_p2);

assign corHelperINeg_V_4_5_fu_5626_p2 = (tmp279_reg_6550 + tmp276_fu_5622_p2);

assign corHelperINeg_V_5_5_fu_5590_p2 = (tmp255_reg_6490 + tmp252_fu_5586_p2);

assign corHelperINeg_V_6_5_fu_5554_p2 = (tmp231_reg_6430 + tmp228_fu_5550_p2);

assign corHelperINeg_V_6_fu_5770_p2 = (tmp375_reg_6790 + tmp372_fu_5766_p2);

assign corHelperINeg_V_7_5_fu_5518_p2 = (tmp207_reg_6370 + tmp204_fu_5514_p2);

assign corHelperINeg_V_8_5_fu_5482_p2 = (tmp183_reg_6310 + tmp180_fu_5478_p2);

assign corHelperINeg_V_9_5_fu_5446_p2 = (tmp159_reg_6250 + tmp156_fu_5442_p2);

assign corHelperIPos_V_10_2_fu_5392_p2 = (tmp123_reg_6160 + tmp120_fu_5388_p2);

assign corHelperIPos_V_11_2_fu_5356_p2 = (tmp99_reg_6100 + tmp96_fu_5352_p2);

assign corHelperIPos_V_12_2_fu_5320_p2 = (tmp75_reg_6040 + tmp72_fu_5316_p2);

assign corHelperIPos_V_13_2_fu_5284_p2 = (tmp51_reg_5980 + tmp48_fu_5280_p2);

assign corHelperIPos_V_14_2_fu_5248_p2 = (tmp27_reg_5920 + tmp24_fu_5244_p2);

assign corHelperIPos_V_15_2_fu_5212_p2 = (tmp3_reg_5860 + tmp_fu_5208_p2);

assign corHelperIPos_V_1_2_fu_5716_p2 = (tmp339_reg_6700 + tmp336_fu_5712_p2);

assign corHelperIPos_V_2_2_fu_5680_p2 = (tmp315_reg_6640 + tmp312_fu_5676_p2);

assign corHelperIPos_V_3_2_fu_5644_p2 = (tmp291_reg_6580 + tmp288_fu_5640_p2);

assign corHelperIPos_V_4_2_fu_5608_p2 = (tmp267_reg_6520 + tmp264_fu_5604_p2);

assign corHelperIPos_V_5_2_fu_5572_p2 = (tmp243_reg_6460 + tmp240_fu_5568_p2);

assign corHelperIPos_V_6_2_fu_5536_p2 = (tmp219_reg_6400 + tmp216_fu_5532_p2);

assign corHelperIPos_V_6_fu_5752_p2 = (tmp363_reg_6760 + tmp360_fu_5748_p2);

assign corHelperIPos_V_7_2_fu_5500_p2 = (tmp195_reg_6340 + tmp192_fu_5496_p2);

assign corHelperIPos_V_8_2_fu_5464_p2 = (tmp171_reg_6280 + tmp168_fu_5460_p2);

assign corHelperIPos_V_9_2_fu_5428_p2 = (tmp147_reg_6220 + tmp144_fu_5424_p2);

assign corHelperQNeg_V_10_5_fu_5419_p2 = (tmp141_reg_6205 + tmp138_fu_5415_p2);

assign corHelperQNeg_V_11_5_fu_5383_p2 = (tmp117_reg_6145 + tmp114_fu_5379_p2);

assign corHelperQNeg_V_12_5_fu_5347_p2 = (tmp93_reg_6085 + tmp90_fu_5343_p2);

assign corHelperQNeg_V_13_5_fu_5311_p2 = (tmp69_reg_6025 + tmp66_fu_5307_p2);

assign corHelperQNeg_V_14_5_fu_5275_p2 = (tmp45_reg_5965 + tmp42_fu_5271_p2);

assign corHelperQNeg_V_15_5_fu_5239_p2 = (tmp21_reg_5905 + tmp18_fu_5235_p2);

assign corHelperQNeg_V_1_5_fu_5743_p2 = (tmp357_reg_6745 + tmp354_fu_5739_p2);

assign corHelperQNeg_V_2_5_fu_5707_p2 = (tmp333_reg_6685 + tmp330_fu_5703_p2);

assign corHelperQNeg_V_3_5_fu_5671_p2 = (tmp309_reg_6625 + tmp306_fu_5667_p2);

assign corHelperQNeg_V_4_5_fu_5635_p2 = (tmp285_reg_6565 + tmp282_fu_5631_p2);

assign corHelperQNeg_V_5_5_fu_5599_p2 = (tmp261_reg_6505 + tmp258_fu_5595_p2);

assign corHelperQNeg_V_6_5_fu_5563_p2 = (tmp237_reg_6445 + tmp234_fu_5559_p2);

assign corHelperQNeg_V_6_fu_5779_p2 = (tmp381_reg_6805 + tmp378_fu_5775_p2);

assign corHelperQNeg_V_7_5_fu_5527_p2 = (tmp213_reg_6385 + tmp210_fu_5523_p2);

assign corHelperQNeg_V_8_5_fu_5491_p2 = (tmp189_reg_6325 + tmp186_fu_5487_p2);

assign corHelperQNeg_V_9_5_fu_5455_p2 = (tmp165_reg_6265 + tmp162_fu_5451_p2);

assign corHelperQPos_V_10_2_fu_5401_p2 = (tmp129_reg_6175 + tmp126_fu_5397_p2);

assign corHelperQPos_V_11_2_fu_5365_p2 = (tmp105_reg_6115 + tmp102_fu_5361_p2);

assign corHelperQPos_V_12_2_fu_5329_p2 = (tmp81_reg_6055 + tmp78_fu_5325_p2);

assign corHelperQPos_V_13_2_fu_5293_p2 = (tmp57_reg_5995 + tmp54_fu_5289_p2);

assign corHelperQPos_V_14_2_fu_5257_p2 = (tmp33_reg_5935 + tmp30_fu_5253_p2);

assign corHelperQPos_V_15_2_fu_5221_p2 = (tmp9_reg_5875 + tmp6_fu_5217_p2);

assign corHelperQPos_V_1_2_fu_5725_p2 = (tmp345_reg_6715 + tmp342_fu_5721_p2);

assign corHelperQPos_V_2_2_fu_5689_p2 = (tmp321_reg_6655 + tmp318_fu_5685_p2);

assign corHelperQPos_V_3_2_fu_5653_p2 = (tmp297_reg_6595 + tmp294_fu_5649_p2);

assign corHelperQPos_V_4_2_fu_5617_p2 = (tmp273_reg_6535 + tmp270_fu_5613_p2);

assign corHelperQPos_V_5_2_fu_5581_p2 = (tmp249_reg_6475 + tmp246_fu_5577_p2);

assign corHelperQPos_V_6_2_fu_5545_p2 = (tmp225_reg_6415 + tmp222_fu_5541_p2);

assign corHelperQPos_V_6_fu_5761_p2 = (tmp369_reg_6775 + tmp366_fu_5757_p2);

assign corHelperQPos_V_7_2_fu_5509_p2 = (tmp201_reg_6355 + tmp198_fu_5505_p2);

assign corHelperQPos_V_8_2_fu_5473_p2 = (tmp177_reg_6295 + tmp174_fu_5469_p2);

assign corHelperQPos_V_9_2_fu_5437_p2 = (tmp153_reg_6235 + tmp150_fu_5433_p2);

assign p_Result_s_fu_5830_p3 = {{grp_fu_5841_p2}, {grp_fu_5836_p2}};

assign phaseClass_V_read_read_fu_1070_p2 = phaseClass_V;

assign resi_V_1_fu_5796_p2 = (p_01915_s_reg_1076 - p_01909_s_reg_1117);

assign resi_V_2_fu_5802_p3 = ((tmp_s_fu_5784_p2[0:0] === 1'b1) ? resi_V_fu_5790_p2 : resi_V_1_fu_5796_p2);

assign resi_V_fu_5790_p2 = (p_01909_s_reg_1117 - p_01915_s_reg_1076);

assign resq_V_1_fu_5816_p2 = (p_01903_s_reg_1158 - p_01925_s_reg_1199);

assign resq_V_2_fu_5822_p3 = ((tmp_s_fu_5784_p2[0:0] === 1'b1) ? resq_V_fu_5810_p2 : resq_V_1_fu_5816_p2);

assign resq_V_fu_5810_p2 = (p_01925_s_reg_1199 - p_01903_s_reg_1158);

assign tmp100_fu_2360_p2 = (cor_phaseClass11i_V_6 + cor_phaseClass11i_V_4);

assign tmp101_fu_2366_p2 = (cor_phaseClass11i_V_3 + cor_phaseClass11i_V_1);

assign tmp102_fu_5361_p2 = (tmp104_reg_6110 + tmp103_reg_6105);

assign tmp103_fu_2382_p2 = (cor_phaseClass11q_V_10 + cor_phaseClass11q_V_11);

assign tmp104_fu_2388_p2 = (cor_phaseClass11q_V_9 + cor_phaseClass11q_V_8);

assign tmp105_fu_2406_p2 = (tmp107_fu_2400_p2 + tmp106_fu_2394_p2);

assign tmp106_fu_2394_p2 = (cor_phaseClass11q_V_6 + cor_phaseClass11q_V_4);

assign tmp107_fu_2400_p2 = (cor_phaseClass11q_V_3 + cor_phaseClass11q_V_1);

assign tmp108_fu_5370_p2 = (tmp110_reg_6125 + tmp109_reg_6120);

assign tmp109_fu_2416_p2 = (cor_phaseClass11i_V_14 + cor_phaseClass11i_V_15);

assign tmp10_fu_1402_p2 = (cor_phaseClass15q_V_6 + cor_phaseClass15q_V_4);

assign tmp110_fu_2422_p2 = (cor_phaseClass11i_V_13 + cor_phaseClass11i_V_12);

assign tmp111_fu_2440_p2 = (tmp113_fu_2434_p2 + tmp112_fu_2428_p2);

assign tmp112_fu_2428_p2 = (cor_phaseClass11i_V_7 + cor_phaseClass11i_V_5);

assign tmp113_fu_2434_p2 = (cor_phaseClass11i_V_2 + cor_phaseClass11i_V_s);

assign tmp114_fu_5379_p2 = (tmp116_reg_6140 + tmp115_reg_6135);

assign tmp115_fu_2450_p2 = (cor_phaseClass11q_V_14 + cor_phaseClass11q_V_15);

assign tmp116_fu_2456_p2 = (cor_phaseClass11q_V_13 + cor_phaseClass11q_V_12);

assign tmp117_fu_2474_p2 = (tmp119_fu_2468_p2 + tmp118_fu_2462_p2);

assign tmp118_fu_2462_p2 = (cor_phaseClass11q_V_7 + cor_phaseClass11q_V_5);

assign tmp119_fu_2468_p2 = (cor_phaseClass11q_V_2 + cor_phaseClass11q_V_s);

assign tmp11_fu_1408_p2 = (cor_phaseClass15q_V_3 + cor_phaseClass15q_V_1);

assign tmp120_fu_5388_p2 = (tmp122_reg_6155 + tmp121_reg_6150);

assign tmp121_fu_2596_p2 = (cor_phaseClass10i_V_10 + cor_phaseClass10i_V_11);

assign tmp122_fu_2602_p2 = (cor_phaseClass10i_V_9 + cor_phaseClass10i_V_8);

assign tmp123_fu_2620_p2 = (tmp125_fu_2614_p2 + tmp124_fu_2608_p2);

assign tmp124_fu_2608_p2 = (cor_phaseClass10i_V_6 + cor_phaseClass10i_V_4);

assign tmp125_fu_2614_p2 = (cor_phaseClass10i_V_3 + cor_phaseClass10i_V_1);

assign tmp126_fu_5397_p2 = (tmp128_reg_6170 + tmp127_reg_6165);

assign tmp127_fu_2630_p2 = (cor_phaseClass10q_V_10 + cor_phaseClass10q_V_11);

assign tmp128_fu_2636_p2 = (cor_phaseClass10q_V_9 + cor_phaseClass10q_V_8);

assign tmp129_fu_2654_p2 = (tmp131_fu_2648_p2 + tmp130_fu_2642_p2);

assign tmp12_fu_5226_p2 = (tmp14_reg_5885 + tmp13_reg_5880);

assign tmp130_fu_2642_p2 = (cor_phaseClass10q_V_6 + cor_phaseClass10q_V_4);

assign tmp131_fu_2648_p2 = (cor_phaseClass10q_V_3 + cor_phaseClass10q_V_1);

assign tmp132_fu_5406_p2 = (tmp134_reg_6185 + tmp133_reg_6180);

assign tmp133_fu_2664_p2 = (cor_phaseClass10i_V_14 + cor_phaseClass10i_V_15);

assign tmp134_fu_2670_p2 = (cor_phaseClass10i_V_13 + cor_phaseClass10i_V_12);

assign tmp135_fu_2688_p2 = (tmp137_fu_2682_p2 + tmp136_fu_2676_p2);

assign tmp136_fu_2676_p2 = (cor_phaseClass10i_V_7 + cor_phaseClass10i_V_5);

assign tmp137_fu_2682_p2 = (cor_phaseClass10i_V_2 + cor_phaseClass10i_V_s);

assign tmp138_fu_5415_p2 = (tmp140_reg_6200 + tmp139_reg_6195);

assign tmp139_fu_2698_p2 = (cor_phaseClass10q_V_14 + cor_phaseClass10q_V_15);

assign tmp13_fu_1424_p2 = (cor_phaseClass15i_V_14 + cor_phaseClass15i_V_15);

assign tmp140_fu_2704_p2 = (cor_phaseClass10q_V_13 + cor_phaseClass10q_V_12);

assign tmp141_fu_2722_p2 = (tmp143_fu_2716_p2 + tmp142_fu_2710_p2);

assign tmp142_fu_2710_p2 = (cor_phaseClass10q_V_7 + cor_phaseClass10q_V_5);

assign tmp143_fu_2716_p2 = (cor_phaseClass10q_V_2 + cor_phaseClass10q_V_s);

assign tmp144_fu_5424_p2 = (tmp146_reg_6215 + tmp145_reg_6210);

assign tmp145_fu_2844_p2 = (cor_phaseClass9i_V_10 + cor_phaseClass9i_V_11);

assign tmp146_fu_2850_p2 = (cor_phaseClass9i_V_9 + cor_phaseClass9i_V_8);

assign tmp147_fu_2868_p2 = (tmp149_fu_2862_p2 + tmp148_fu_2856_p2);

assign tmp148_fu_2856_p2 = (cor_phaseClass9i_V_6 + cor_phaseClass9i_V_4);

assign tmp149_fu_2862_p2 = (cor_phaseClass9i_V_3 + cor_phaseClass9i_V_1);

assign tmp14_fu_1430_p2 = (cor_phaseClass15i_V_13 + cor_phaseClass15i_V_12);

assign tmp150_fu_5433_p2 = (tmp152_reg_6230 + tmp151_reg_6225);

assign tmp151_fu_2878_p2 = (cor_phaseClass9q_V_10 + cor_phaseClass9q_V_11);

assign tmp152_fu_2884_p2 = (cor_phaseClass9q_V_9 + cor_phaseClass9q_V_8);

assign tmp153_fu_2902_p2 = (tmp155_fu_2896_p2 + tmp154_fu_2890_p2);

assign tmp154_fu_2890_p2 = (cor_phaseClass9q_V_6 + cor_phaseClass9q_V_4);

assign tmp155_fu_2896_p2 = (cor_phaseClass9q_V_3 + cor_phaseClass9q_V_1);

assign tmp156_fu_5442_p2 = (tmp158_reg_6245 + tmp157_reg_6240);

assign tmp157_fu_2912_p2 = (cor_phaseClass9i_V_14 + cor_phaseClass9i_V_15);

assign tmp158_fu_2918_p2 = (cor_phaseClass9i_V_13 + cor_phaseClass9i_V_12);

assign tmp159_fu_2936_p2 = (tmp161_fu_2930_p2 + tmp160_fu_2924_p2);

assign tmp15_fu_1448_p2 = (tmp17_fu_1442_p2 + tmp16_fu_1436_p2);

assign tmp160_fu_2924_p2 = (cor_phaseClass9i_V_7 + cor_phaseClass9i_V_5);

assign tmp161_fu_2930_p2 = (cor_phaseClass9i_V_2 + cor_phaseClass9i_V_0);

assign tmp162_fu_5451_p2 = (tmp164_reg_6260 + tmp163_reg_6255);

assign tmp163_fu_2946_p2 = (cor_phaseClass9q_V_14 + cor_phaseClass9q_V_15);

assign tmp164_fu_2952_p2 = (cor_phaseClass9q_V_13 + cor_phaseClass9q_V_12);

assign tmp165_fu_2970_p2 = (tmp167_fu_2964_p2 + tmp166_fu_2958_p2);

assign tmp166_fu_2958_p2 = (cor_phaseClass9q_V_7 + cor_phaseClass9q_V_5);

assign tmp167_fu_2964_p2 = (cor_phaseClass9q_V_2 + cor_phaseClass9q_V_0);

assign tmp168_fu_5460_p2 = (tmp170_reg_6275 + tmp169_reg_6270);

assign tmp169_fu_3092_p2 = (cor_phaseClass8i_V_10 + cor_phaseClass8i_V_11);

assign tmp16_fu_1436_p2 = (cor_phaseClass15i_V_7 + cor_phaseClass15i_V_5);

assign tmp170_fu_3098_p2 = (cor_phaseClass8i_V_9 + cor_phaseClass8i_V_8);

assign tmp171_fu_3116_p2 = (tmp173_fu_3110_p2 + tmp172_fu_3104_p2);

assign tmp172_fu_3104_p2 = (cor_phaseClass8i_V_6 + cor_phaseClass8i_V_4);

assign tmp173_fu_3110_p2 = (cor_phaseClass8i_V_3 + cor_phaseClass8i_V_1);

assign tmp174_fu_5469_p2 = (tmp176_reg_6290 + tmp175_reg_6285);

assign tmp175_fu_3126_p2 = (cor_phaseClass8q_V_10 + cor_phaseClass8q_V_11);

assign tmp176_fu_3132_p2 = (cor_phaseClass8q_V_9 + cor_phaseClass8q_V_8);

assign tmp177_fu_3150_p2 = (tmp179_fu_3144_p2 + tmp178_fu_3138_p2);

assign tmp178_fu_3138_p2 = (cor_phaseClass8q_V_6 + cor_phaseClass8q_V_4);

assign tmp179_fu_3144_p2 = (cor_phaseClass8q_V_3 + cor_phaseClass8q_V_1);

assign tmp17_fu_1442_p2 = (cor_phaseClass15i_V_2 + cor_phaseClass15i_V_s);

assign tmp180_fu_5478_p2 = (tmp182_reg_6305 + tmp181_reg_6300);

assign tmp181_fu_3160_p2 = (cor_phaseClass8i_V_14 + cor_phaseClass8i_V_15);

assign tmp182_fu_3166_p2 = (cor_phaseClass8i_V_13 + cor_phaseClass8i_V_12);

assign tmp183_fu_3184_p2 = (tmp185_fu_3178_p2 + tmp184_fu_3172_p2);

assign tmp184_fu_3172_p2 = (cor_phaseClass8i_V_7 + cor_phaseClass8i_V_5);

assign tmp185_fu_3178_p2 = (cor_phaseClass8i_V_2 + cor_phaseClass8i_V_0);

assign tmp186_fu_5487_p2 = (tmp188_reg_6320 + tmp187_reg_6315);

assign tmp187_fu_3194_p2 = (cor_phaseClass8q_V_14 + cor_phaseClass8q_V_15);

assign tmp188_fu_3200_p2 = (cor_phaseClass8q_V_13 + cor_phaseClass8q_V_12);

assign tmp189_fu_3218_p2 = (tmp191_fu_3212_p2 + tmp190_fu_3206_p2);

assign tmp18_fu_5235_p2 = (tmp20_reg_5900 + tmp19_reg_5895);

assign tmp190_fu_3206_p2 = (cor_phaseClass8q_V_7 + cor_phaseClass8q_V_5);

assign tmp191_fu_3212_p2 = (cor_phaseClass8q_V_2 + cor_phaseClass8q_V_0);

assign tmp192_fu_5496_p2 = (tmp194_reg_6335 + tmp193_reg_6330);

assign tmp193_fu_3340_p2 = (cor_phaseClass7i_V_10 + cor_phaseClass7i_V_11);

assign tmp194_fu_3346_p2 = (cor_phaseClass7i_V_9 + cor_phaseClass7i_V_8);

assign tmp195_fu_3364_p2 = (tmp197_fu_3358_p2 + tmp196_fu_3352_p2);

assign tmp196_fu_3352_p2 = (cor_phaseClass7i_V_6 + cor_phaseClass7i_V_4);

assign tmp197_fu_3358_p2 = (cor_phaseClass7i_V_3 + cor_phaseClass7i_V_1);

assign tmp198_fu_5505_p2 = (tmp200_reg_6350 + tmp199_reg_6345);

assign tmp199_fu_3374_p2 = (cor_phaseClass7q_V_10 + cor_phaseClass7q_V_11);

assign tmp19_fu_1458_p2 = (cor_phaseClass15q_V_14 + cor_phaseClass15q_V_15);

assign tmp1_fu_1356_p2 = (cor_phaseClass15i_V_10 + cor_phaseClass15i_V_11);

assign tmp200_fu_3380_p2 = (cor_phaseClass7q_V_9 + cor_phaseClass7q_V_8);

assign tmp201_fu_3398_p2 = (tmp203_fu_3392_p2 + tmp202_fu_3386_p2);

assign tmp202_fu_3386_p2 = (cor_phaseClass7q_V_6 + cor_phaseClass7q_V_4);

assign tmp203_fu_3392_p2 = (cor_phaseClass7q_V_3 + cor_phaseClass7q_V_1);

assign tmp204_fu_5514_p2 = (tmp206_reg_6365 + tmp205_reg_6360);

assign tmp205_fu_3408_p2 = (cor_phaseClass7i_V_14 + cor_phaseClass7i_V_15);

assign tmp206_fu_3414_p2 = (cor_phaseClass7i_V_13 + cor_phaseClass7i_V_12);

assign tmp207_fu_3432_p2 = (tmp209_fu_3426_p2 + tmp208_fu_3420_p2);

assign tmp208_fu_3420_p2 = (cor_phaseClass7i_V_7 + cor_phaseClass7i_V_5);

assign tmp209_fu_3426_p2 = (cor_phaseClass7i_V_2 + cor_phaseClass7i_V_0);

assign tmp20_fu_1464_p2 = (cor_phaseClass15q_V_13 + cor_phaseClass15q_V_12);

assign tmp210_fu_5523_p2 = (tmp212_reg_6380 + tmp211_reg_6375);

assign tmp211_fu_3442_p2 = (cor_phaseClass7q_V_14 + cor_phaseClass7q_V_15);

assign tmp212_fu_3448_p2 = (cor_phaseClass7q_V_13 + cor_phaseClass7q_V_12);

assign tmp213_fu_3466_p2 = (tmp215_fu_3460_p2 + tmp214_fu_3454_p2);

assign tmp214_fu_3454_p2 = (cor_phaseClass7q_V_7 + cor_phaseClass7q_V_5);

assign tmp215_fu_3460_p2 = (cor_phaseClass7q_V_2 + cor_phaseClass7q_V_0);

assign tmp216_fu_5532_p2 = (tmp218_reg_6395 + tmp217_reg_6390);

assign tmp217_fu_3588_p2 = (cor_phaseClass6i_V_10 + cor_phaseClass6i_V_11);

assign tmp218_fu_3594_p2 = (cor_phaseClass6i_V_9 + cor_phaseClass6i_V_8);

assign tmp219_fu_3612_p2 = (tmp221_fu_3606_p2 + tmp220_fu_3600_p2);

assign tmp21_fu_1482_p2 = (tmp23_fu_1476_p2 + tmp22_fu_1470_p2);

assign tmp220_fu_3600_p2 = (cor_phaseClass6i_V_6 + cor_phaseClass6i_V_4);

assign tmp221_fu_3606_p2 = (cor_phaseClass6i_V_3 + cor_phaseClass6i_V_1);

assign tmp222_fu_5541_p2 = (tmp224_reg_6410 + tmp223_reg_6405);

assign tmp223_fu_3622_p2 = (cor_phaseClass6q_V_10 + cor_phaseClass6q_V_11);

assign tmp224_fu_3628_p2 = (cor_phaseClass6q_V_9 + cor_phaseClass6q_V_8);

assign tmp225_fu_3646_p2 = (tmp227_fu_3640_p2 + tmp226_fu_3634_p2);

assign tmp226_fu_3634_p2 = (cor_phaseClass6q_V_6 + cor_phaseClass6q_V_4);

assign tmp227_fu_3640_p2 = (cor_phaseClass6q_V_3 + cor_phaseClass6q_V_1);

assign tmp228_fu_5550_p2 = (tmp230_reg_6425 + tmp229_reg_6420);

assign tmp229_fu_3656_p2 = (cor_phaseClass6i_V_14 + cor_phaseClass6i_V_15);

assign tmp22_fu_1470_p2 = (cor_phaseClass15q_V_7 + cor_phaseClass15q_V_5);

assign tmp230_fu_3662_p2 = (cor_phaseClass6i_V_13 + cor_phaseClass6i_V_12);

assign tmp231_fu_3680_p2 = (tmp233_fu_3674_p2 + tmp232_fu_3668_p2);

assign tmp232_fu_3668_p2 = (cor_phaseClass6i_V_7 + cor_phaseClass6i_V_5);

assign tmp233_fu_3674_p2 = (cor_phaseClass6i_V_2 + cor_phaseClass6i_V_0);

assign tmp234_fu_5559_p2 = (tmp236_reg_6440 + tmp235_reg_6435);

assign tmp235_fu_3690_p2 = (cor_phaseClass6q_V_14 + cor_phaseClass6q_V_15);

assign tmp236_fu_3696_p2 = (cor_phaseClass6q_V_13 + cor_phaseClass6q_V_12);

assign tmp237_fu_3714_p2 = (tmp239_fu_3708_p2 + tmp238_fu_3702_p2);

assign tmp238_fu_3702_p2 = (cor_phaseClass6q_V_7 + cor_phaseClass6q_V_5);

assign tmp239_fu_3708_p2 = (cor_phaseClass6q_V_2 + cor_phaseClass6q_V_0);

assign tmp23_fu_1476_p2 = (cor_phaseClass15q_V_2 + cor_phaseClass15q_V_s);

assign tmp240_fu_5568_p2 = (tmp242_reg_6455 + tmp241_reg_6450);

assign tmp241_fu_3836_p2 = (cor_phaseClass5i_V_10 + cor_phaseClass5i_V_11);

assign tmp242_fu_3842_p2 = (cor_phaseClass5i_V_9 + cor_phaseClass5i_V_8);

assign tmp243_fu_3860_p2 = (tmp245_fu_3854_p2 + tmp244_fu_3848_p2);

assign tmp244_fu_3848_p2 = (cor_phaseClass5i_V_6 + cor_phaseClass5i_V_4);

assign tmp245_fu_3854_p2 = (cor_phaseClass5i_V_3 + cor_phaseClass5i_V_1);

assign tmp246_fu_5577_p2 = (tmp248_reg_6470 + tmp247_reg_6465);

assign tmp247_fu_3870_p2 = (cor_phaseClass5q_V_10 + cor_phaseClass5q_V_11);

assign tmp248_fu_3876_p2 = (cor_phaseClass5q_V_9 + cor_phaseClass5q_V_8);

assign tmp249_fu_3894_p2 = (tmp251_fu_3888_p2 + tmp250_fu_3882_p2);

assign tmp24_fu_5244_p2 = (tmp26_reg_5915 + tmp25_reg_5910);

assign tmp250_fu_3882_p2 = (cor_phaseClass5q_V_6 + cor_phaseClass5q_V_4);

assign tmp251_fu_3888_p2 = (cor_phaseClass5q_V_3 + cor_phaseClass5q_V_1);

assign tmp252_fu_5586_p2 = (tmp254_reg_6485 + tmp253_reg_6480);

assign tmp253_fu_3904_p2 = (cor_phaseClass5i_V_14 + cor_phaseClass5i_V_15);

assign tmp254_fu_3910_p2 = (cor_phaseClass5i_V_13 + cor_phaseClass5i_V_12);

assign tmp255_fu_3928_p2 = (tmp257_fu_3922_p2 + tmp256_fu_3916_p2);

assign tmp256_fu_3916_p2 = (cor_phaseClass5i_V_7 + cor_phaseClass5i_V_5);

assign tmp257_fu_3922_p2 = (cor_phaseClass5i_V_2 + cor_phaseClass5i_V_0);

assign tmp258_fu_5595_p2 = (tmp260_reg_6500 + tmp259_reg_6495);

assign tmp259_fu_3938_p2 = (cor_phaseClass5q_V_14 + cor_phaseClass5q_V_15);

assign tmp25_fu_1604_p2 = (cor_phaseClass14i_V_10 + cor_phaseClass14i_V_11);

assign tmp260_fu_3944_p2 = (cor_phaseClass5q_V_13 + cor_phaseClass5q_V_12);

assign tmp261_fu_3962_p2 = (tmp263_fu_3956_p2 + tmp262_fu_3950_p2);

assign tmp262_fu_3950_p2 = (cor_phaseClass5q_V_7 + cor_phaseClass5q_V_5);

assign tmp263_fu_3956_p2 = (cor_phaseClass5q_V_2 + cor_phaseClass5q_V_0);

assign tmp264_fu_5604_p2 = (tmp266_reg_6515 + tmp265_reg_6510);

assign tmp265_fu_4084_p2 = (cor_phaseClass4i_V_10 + cor_phaseClass4i_V_11);

assign tmp266_fu_4090_p2 = (cor_phaseClass4i_V_9 + cor_phaseClass4i_V_8);

assign tmp267_fu_4108_p2 = (tmp269_fu_4102_p2 + tmp268_fu_4096_p2);

assign tmp268_fu_4096_p2 = (cor_phaseClass4i_V_6 + cor_phaseClass4i_V_4);

assign tmp269_fu_4102_p2 = (cor_phaseClass4i_V_3 + cor_phaseClass4i_V_1);

assign tmp26_fu_1610_p2 = (cor_phaseClass14i_V_9 + cor_phaseClass14i_V_8);

assign tmp270_fu_5613_p2 = (tmp272_reg_6530 + tmp271_reg_6525);

assign tmp271_fu_4118_p2 = (cor_phaseClass4q_V_10 + cor_phaseClass4q_V_11);

assign tmp272_fu_4124_p2 = (cor_phaseClass4q_V_9 + cor_phaseClass4q_V_8);

assign tmp273_fu_4142_p2 = (tmp275_fu_4136_p2 + tmp274_fu_4130_p2);

assign tmp274_fu_4130_p2 = (cor_phaseClass4q_V_6 + cor_phaseClass4q_V_4);

assign tmp275_fu_4136_p2 = (cor_phaseClass4q_V_3 + cor_phaseClass4q_V_1);

assign tmp276_fu_5622_p2 = (tmp278_reg_6545 + tmp277_reg_6540);

assign tmp277_fu_4152_p2 = (cor_phaseClass4i_V_14 + cor_phaseClass4i_V_15);

assign tmp278_fu_4158_p2 = (cor_phaseClass4i_V_13 + cor_phaseClass4i_V_12);

assign tmp279_fu_4176_p2 = (tmp281_fu_4170_p2 + tmp280_fu_4164_p2);

assign tmp27_fu_1628_p2 = (tmp29_fu_1622_p2 + tmp28_fu_1616_p2);

assign tmp280_fu_4164_p2 = (cor_phaseClass4i_V_7 + cor_phaseClass4i_V_5);

assign tmp281_fu_4170_p2 = (cor_phaseClass4i_V_2 + cor_phaseClass4i_V_0);

assign tmp282_fu_5631_p2 = (tmp284_reg_6560 + tmp283_reg_6555);

assign tmp283_fu_4186_p2 = (cor_phaseClass4q_V_14 + cor_phaseClass4q_V_15);

assign tmp284_fu_4192_p2 = (cor_phaseClass4q_V_13 + cor_phaseClass4q_V_12);

assign tmp285_fu_4210_p2 = (tmp287_fu_4204_p2 + tmp286_fu_4198_p2);

assign tmp286_fu_4198_p2 = (cor_phaseClass4q_V_7 + cor_phaseClass4q_V_5);

assign tmp287_fu_4204_p2 = (cor_phaseClass4q_V_2 + cor_phaseClass4q_V_0);

assign tmp288_fu_5640_p2 = (tmp290_reg_6575 + tmp289_reg_6570);

assign tmp289_fu_4332_p2 = (cor_phaseClass3i_V_10 + cor_phaseClass3i_V_11);

assign tmp28_fu_1616_p2 = (cor_phaseClass14i_V_6 + cor_phaseClass14i_V_4);

assign tmp290_fu_4338_p2 = (cor_phaseClass3i_V_9 + cor_phaseClass3i_V_8);

assign tmp291_fu_4356_p2 = (tmp293_fu_4350_p2 + tmp292_fu_4344_p2);

assign tmp292_fu_4344_p2 = (cor_phaseClass3i_V_6 + cor_phaseClass3i_V_4);

assign tmp293_fu_4350_p2 = (cor_phaseClass3i_V_3 + cor_phaseClass3i_V_1);

assign tmp294_fu_5649_p2 = (tmp296_reg_6590 + tmp295_reg_6585);

assign tmp295_fu_4366_p2 = (cor_phaseClass3q_V_10 + cor_phaseClass3q_V_11);

assign tmp296_fu_4372_p2 = (cor_phaseClass3q_V_9 + cor_phaseClass3q_V_8);

assign tmp297_fu_4390_p2 = (tmp299_fu_4384_p2 + tmp298_fu_4378_p2);

assign tmp298_fu_4378_p2 = (cor_phaseClass3q_V_6 + cor_phaseClass3q_V_4);

assign tmp299_fu_4384_p2 = (cor_phaseClass3q_V_3 + cor_phaseClass3q_V_1);

assign tmp29_fu_1622_p2 = (cor_phaseClass14i_V_3 + cor_phaseClass14i_V_1);

assign tmp2_fu_1362_p2 = (cor_phaseClass15i_V_9 + cor_phaseClass15i_V_8);

assign tmp300_fu_5658_p2 = (tmp302_reg_6605 + tmp301_reg_6600);

assign tmp301_fu_4400_p2 = (cor_phaseClass3i_V_14 + cor_phaseClass3i_V_15);

assign tmp302_fu_4406_p2 = (cor_phaseClass3i_V_13 + cor_phaseClass3i_V_12);

assign tmp303_fu_4424_p2 = (tmp305_fu_4418_p2 + tmp304_fu_4412_p2);

assign tmp304_fu_4412_p2 = (cor_phaseClass3i_V_7 + cor_phaseClass3i_V_5);

assign tmp305_fu_4418_p2 = (cor_phaseClass3i_V_2 + cor_phaseClass3i_V_0);

assign tmp306_fu_5667_p2 = (tmp308_reg_6620 + tmp307_reg_6615);

assign tmp307_fu_4434_p2 = (cor_phaseClass3q_V_14 + cor_phaseClass3q_V_15);

assign tmp308_fu_4440_p2 = (cor_phaseClass3q_V_13 + cor_phaseClass3q_V_12);

assign tmp309_fu_4458_p2 = (tmp311_fu_4452_p2 + tmp310_fu_4446_p2);

assign tmp30_fu_5253_p2 = (tmp32_reg_5930 + tmp31_reg_5925);

assign tmp310_fu_4446_p2 = (cor_phaseClass3q_V_7 + cor_phaseClass3q_V_5);

assign tmp311_fu_4452_p2 = (cor_phaseClass3q_V_2 + cor_phaseClass3q_V_0);

assign tmp312_fu_5676_p2 = (tmp314_reg_6635 + tmp313_reg_6630);

assign tmp313_fu_4580_p2 = (cor_phaseClass2i_V_10 + cor_phaseClass2i_V_11);

assign tmp314_fu_4586_p2 = (cor_phaseClass2i_V_9 + cor_phaseClass2i_V_8);

assign tmp315_fu_4604_p2 = (tmp317_fu_4598_p2 + tmp316_fu_4592_p2);

assign tmp316_fu_4592_p2 = (cor_phaseClass2i_V_6 + cor_phaseClass2i_V_4);

assign tmp317_fu_4598_p2 = (cor_phaseClass2i_V_3 + cor_phaseClass2i_V_1);

assign tmp318_fu_5685_p2 = (tmp320_reg_6650 + tmp319_reg_6645);

assign tmp319_fu_4614_p2 = (cor_phaseClass2q_V_10 + cor_phaseClass2q_V_11);

assign tmp31_fu_1638_p2 = (cor_phaseClass14q_V_10 + cor_phaseClass14q_V_11);

assign tmp320_fu_4620_p2 = (cor_phaseClass2q_V_9 + cor_phaseClass2q_V_8);

assign tmp321_fu_4638_p2 = (tmp323_fu_4632_p2 + tmp322_fu_4626_p2);

assign tmp322_fu_4626_p2 = (cor_phaseClass2q_V_6 + cor_phaseClass2q_V_4);

assign tmp323_fu_4632_p2 = (cor_phaseClass2q_V_3 + cor_phaseClass2q_V_1);

assign tmp324_fu_5694_p2 = (tmp326_reg_6665 + tmp325_reg_6660);

assign tmp325_fu_4648_p2 = (cor_phaseClass2i_V_14 + cor_phaseClass2i_V_15);

assign tmp326_fu_4654_p2 = (cor_phaseClass2i_V_13 + cor_phaseClass2i_V_12);

assign tmp327_fu_4672_p2 = (tmp329_fu_4666_p2 + tmp328_fu_4660_p2);

assign tmp328_fu_4660_p2 = (cor_phaseClass2i_V_7 + cor_phaseClass2i_V_5);

assign tmp329_fu_4666_p2 = (cor_phaseClass2i_V_2 + cor_phaseClass2i_V_0);

assign tmp32_fu_1644_p2 = (cor_phaseClass14q_V_9 + cor_phaseClass14q_V_8);

assign tmp330_fu_5703_p2 = (tmp332_reg_6680 + tmp331_reg_6675);

assign tmp331_fu_4682_p2 = (cor_phaseClass2q_V_14 + cor_phaseClass2q_V_15);

assign tmp332_fu_4688_p2 = (cor_phaseClass2q_V_13 + cor_phaseClass2q_V_12);

assign tmp333_fu_4706_p2 = (tmp335_fu_4700_p2 + tmp334_fu_4694_p2);

assign tmp334_fu_4694_p2 = (cor_phaseClass2q_V_7 + cor_phaseClass2q_V_5);

assign tmp335_fu_4700_p2 = (cor_phaseClass2q_V_2 + cor_phaseClass2q_V_0);

assign tmp336_fu_5712_p2 = (tmp338_reg_6695 + tmp337_reg_6690);

assign tmp337_fu_4828_p2 = (cor_phaseClass1i_V_10 + cor_phaseClass1i_V_11);

assign tmp338_fu_4834_p2 = (cor_phaseClass1i_V_9 + cor_phaseClass1i_V_8);

assign tmp339_fu_4852_p2 = (tmp341_fu_4846_p2 + tmp340_fu_4840_p2);

assign tmp33_fu_1662_p2 = (tmp35_fu_1656_p2 + tmp34_fu_1650_p2);

assign tmp340_fu_4840_p2 = (cor_phaseClass1i_V_6 + cor_phaseClass1i_V_4);

assign tmp341_fu_4846_p2 = (cor_phaseClass1i_V_3 + cor_phaseClass1i_V_1);

assign tmp342_fu_5721_p2 = (tmp344_reg_6710 + tmp343_reg_6705);

assign tmp343_fu_4862_p2 = (cor_phaseClass1q_V_10 + cor_phaseClass1q_V_11);

assign tmp344_fu_4868_p2 = (cor_phaseClass1q_V_9 + cor_phaseClass1q_V_8);

assign tmp345_fu_4886_p2 = (tmp347_fu_4880_p2 + tmp346_fu_4874_p2);

assign tmp346_fu_4874_p2 = (cor_phaseClass1q_V_6 + cor_phaseClass1q_V_4);

assign tmp347_fu_4880_p2 = (cor_phaseClass1q_V_3 + cor_phaseClass1q_V_1);

assign tmp348_fu_5730_p2 = (tmp350_reg_6725 + tmp349_reg_6720);

assign tmp349_fu_4896_p2 = (cor_phaseClass1i_V_14 + cor_phaseClass1i_V_15);

assign tmp34_fu_1650_p2 = (cor_phaseClass14q_V_6 + cor_phaseClass14q_V_4);

assign tmp350_fu_4902_p2 = (cor_phaseClass1i_V_13 + cor_phaseClass1i_V_12);

assign tmp351_fu_4920_p2 = (tmp353_fu_4914_p2 + tmp352_fu_4908_p2);

assign tmp352_fu_4908_p2 = (cor_phaseClass1i_V_7 + cor_phaseClass1i_V_5);

assign tmp353_fu_4914_p2 = (cor_phaseClass1i_V_2 + cor_phaseClass1i_V_0);

assign tmp354_fu_5739_p2 = (tmp356_reg_6740 + tmp355_reg_6735);

assign tmp355_fu_4930_p2 = (cor_phaseClass1q_V_14 + cor_phaseClass1q_V_15);

assign tmp356_fu_4936_p2 = (cor_phaseClass1q_V_13 + cor_phaseClass1q_V_12);

assign tmp357_fu_4954_p2 = (tmp359_fu_4948_p2 + tmp358_fu_4942_p2);

assign tmp358_fu_4942_p2 = (cor_phaseClass1q_V_7 + cor_phaseClass1q_V_5);

assign tmp359_fu_4948_p2 = (cor_phaseClass1q_V_2 + cor_phaseClass1q_V_0);

assign tmp35_fu_1656_p2 = (cor_phaseClass14q_V_3 + cor_phaseClass14q_V_1);

assign tmp360_fu_5748_p2 = (tmp362_reg_6755 + tmp361_reg_6750);

assign tmp361_fu_5076_p2 = (cor_phaseClass0i_V_10 + cor_phaseClass0i_V_11);

assign tmp362_fu_5082_p2 = (cor_phaseClass0i_V_9 + cor_phaseClass0i_V_8);

assign tmp363_fu_5100_p2 = (tmp365_fu_5094_p2 + tmp364_fu_5088_p2);

assign tmp364_fu_5088_p2 = (cor_phaseClass0i_V_6 + cor_phaseClass0i_V_4);

assign tmp365_fu_5094_p2 = (cor_phaseClass0i_V_3 + cor_phaseClass0i_V_1);

assign tmp366_fu_5757_p2 = (tmp368_reg_6770 + tmp367_reg_6765);

assign tmp367_fu_5110_p2 = (cor_phaseClass0q_V_10 + cor_phaseClass0q_V_11);

assign tmp368_fu_5116_p2 = (cor_phaseClass0q_V_9 + cor_phaseClass0q_V_8);

assign tmp369_fu_5134_p2 = (tmp371_fu_5128_p2 + tmp370_fu_5122_p2);

assign tmp36_fu_5262_p2 = (tmp38_reg_5945 + tmp37_reg_5940);

assign tmp370_fu_5122_p2 = (cor_phaseClass0q_V_6 + cor_phaseClass0q_V_4);

assign tmp371_fu_5128_p2 = (cor_phaseClass0q_V_3 + cor_phaseClass0q_V_1);

assign tmp372_fu_5766_p2 = (tmp374_reg_6785 + tmp373_reg_6780);

assign tmp373_fu_5144_p2 = (cor_phaseClass0i_V_14 + cor_phaseClass0i_V_15);

assign tmp374_fu_5150_p2 = (cor_phaseClass0i_V_13 + cor_phaseClass0i_V_12);

assign tmp375_fu_5168_p2 = (tmp377_fu_5162_p2 + tmp376_fu_5156_p2);

assign tmp376_fu_5156_p2 = (cor_phaseClass0i_V_7 + cor_phaseClass0i_V_5);

assign tmp377_fu_5162_p2 = (cor_phaseClass0i_V_2 + cor_phaseClass0i_V_0);

assign tmp378_fu_5775_p2 = (tmp380_reg_6800 + tmp379_reg_6795);

assign tmp379_fu_5178_p2 = (cor_phaseClass0q_V_14 + cor_phaseClass0q_V_15);

assign tmp37_fu_1672_p2 = (cor_phaseClass14i_V_14 + cor_phaseClass14i_V_15);

assign tmp380_fu_5184_p2 = (cor_phaseClass0q_V_13 + cor_phaseClass0q_V_12);

assign tmp381_fu_5202_p2 = (tmp383_fu_5196_p2 + tmp382_fu_5190_p2);

assign tmp382_fu_5190_p2 = (cor_phaseClass0q_V_7 + cor_phaseClass0q_V_5);

assign tmp383_fu_5196_p2 = (cor_phaseClass0q_V_2 + cor_phaseClass0q_V_0);

assign tmp38_fu_1678_p2 = (cor_phaseClass14i_V_13 + cor_phaseClass14i_V_12);

assign tmp39_fu_1696_p2 = (tmp41_fu_1690_p2 + tmp40_fu_1684_p2);

assign tmp3_fu_1380_p2 = (tmp5_fu_1374_p2 + tmp4_fu_1368_p2);

assign tmp40_fu_1684_p2 = (cor_phaseClass14i_V_7 + cor_phaseClass14i_V_5);

assign tmp41_fu_1690_p2 = (cor_phaseClass14i_V_2 + cor_phaseClass14i_V_s);

assign tmp42_fu_5271_p2 = (tmp44_reg_5960 + tmp43_reg_5955);

assign tmp43_fu_1706_p2 = (cor_phaseClass14q_V_14 + cor_phaseClass14q_V_15);

assign tmp44_fu_1712_p2 = (cor_phaseClass14q_V_13 + cor_phaseClass14q_V_12);

assign tmp45_fu_1730_p2 = (tmp47_fu_1724_p2 + tmp46_fu_1718_p2);

assign tmp46_fu_1718_p2 = (cor_phaseClass14q_V_7 + cor_phaseClass14q_V_5);

assign tmp47_fu_1724_p2 = (cor_phaseClass14q_V_2 + cor_phaseClass14q_V_s);

assign tmp48_fu_5280_p2 = (tmp50_reg_5975 + tmp49_reg_5970);

assign tmp49_fu_1852_p2 = (cor_phaseClass13i_V_10 + cor_phaseClass13i_V_11);

assign tmp4_fu_1368_p2 = (cor_phaseClass15i_V_6 + cor_phaseClass15i_V_4);

assign tmp50_fu_1858_p2 = (cor_phaseClass13i_V_9 + cor_phaseClass13i_V_8);

assign tmp51_fu_1876_p2 = (tmp53_fu_1870_p2 + tmp52_fu_1864_p2);

assign tmp52_fu_1864_p2 = (cor_phaseClass13i_V_6 + cor_phaseClass13i_V_4);

assign tmp53_fu_1870_p2 = (cor_phaseClass13i_V_3 + cor_phaseClass13i_V_1);

assign tmp54_fu_5289_p2 = (tmp56_reg_5990 + tmp55_reg_5985);

assign tmp55_fu_1886_p2 = (cor_phaseClass13q_V_10 + cor_phaseClass13q_V_11);

assign tmp56_fu_1892_p2 = (cor_phaseClass13q_V_9 + cor_phaseClass13q_V_8);

assign tmp57_fu_1910_p2 = (tmp59_fu_1904_p2 + tmp58_fu_1898_p2);

assign tmp58_fu_1898_p2 = (cor_phaseClass13q_V_6 + cor_phaseClass13q_V_4);

assign tmp59_fu_1904_p2 = (cor_phaseClass13q_V_3 + cor_phaseClass13q_V_1);

assign tmp5_fu_1374_p2 = (cor_phaseClass15i_V_3 + cor_phaseClass15i_V_1);

assign tmp60_fu_5298_p2 = (tmp62_reg_6005 + tmp61_reg_6000);

assign tmp61_fu_1920_p2 = (cor_phaseClass13i_V_14 + cor_phaseClass13i_V_15);

assign tmp62_fu_1926_p2 = (cor_phaseClass13i_V_13 + cor_phaseClass13i_V_12);

assign tmp63_fu_1944_p2 = (tmp65_fu_1938_p2 + tmp64_fu_1932_p2);

assign tmp64_fu_1932_p2 = (cor_phaseClass13i_V_7 + cor_phaseClass13i_V_5);

assign tmp65_fu_1938_p2 = (cor_phaseClass13i_V_2 + cor_phaseClass13i_V_s);

assign tmp66_fu_5307_p2 = (tmp68_reg_6020 + tmp67_reg_6015);

assign tmp67_fu_1954_p2 = (cor_phaseClass13q_V_14 + cor_phaseClass13q_V_15);

assign tmp68_fu_1960_p2 = (cor_phaseClass13q_V_13 + cor_phaseClass13q_V_12);

assign tmp69_fu_1978_p2 = (tmp71_fu_1972_p2 + tmp70_fu_1966_p2);

assign tmp6_fu_5217_p2 = (tmp8_reg_5870 + tmp7_reg_5865);

assign tmp70_fu_1966_p2 = (cor_phaseClass13q_V_7 + cor_phaseClass13q_V_5);

assign tmp71_fu_1972_p2 = (cor_phaseClass13q_V_2 + cor_phaseClass13q_V_s);

assign tmp72_fu_5316_p2 = (tmp74_reg_6035 + tmp73_reg_6030);

assign tmp73_fu_2100_p2 = (cor_phaseClass12i_V_10 + cor_phaseClass12i_V_11);

assign tmp74_fu_2106_p2 = (cor_phaseClass12i_V_9 + cor_phaseClass12i_V_8);

assign tmp75_fu_2124_p2 = (tmp77_fu_2118_p2 + tmp76_fu_2112_p2);

assign tmp76_fu_2112_p2 = (cor_phaseClass12i_V_6 + cor_phaseClass12i_V_4);

assign tmp77_fu_2118_p2 = (cor_phaseClass12i_V_3 + cor_phaseClass12i_V_1);

assign tmp78_fu_5325_p2 = (tmp80_reg_6050 + tmp79_reg_6045);

assign tmp79_fu_2134_p2 = (cor_phaseClass12q_V_10 + cor_phaseClass12q_V_11);

assign tmp7_fu_1390_p2 = (cor_phaseClass15q_V_10 + cor_phaseClass15q_V_11);

assign tmp80_fu_2140_p2 = (cor_phaseClass12q_V_9 + cor_phaseClass12q_V_8);

assign tmp81_fu_2158_p2 = (tmp83_fu_2152_p2 + tmp82_fu_2146_p2);

assign tmp82_fu_2146_p2 = (cor_phaseClass12q_V_6 + cor_phaseClass12q_V_4);

assign tmp83_fu_2152_p2 = (cor_phaseClass12q_V_3 + cor_phaseClass12q_V_1);

assign tmp84_fu_5334_p2 = (tmp86_reg_6065 + tmp85_reg_6060);

assign tmp85_fu_2168_p2 = (cor_phaseClass12i_V_14 + cor_phaseClass12i_V_15);

assign tmp86_fu_2174_p2 = (cor_phaseClass12i_V_13 + cor_phaseClass12i_V_12);

assign tmp87_fu_2192_p2 = (tmp89_fu_2186_p2 + tmp88_fu_2180_p2);

assign tmp88_fu_2180_p2 = (cor_phaseClass12i_V_7 + cor_phaseClass12i_V_5);

assign tmp89_fu_2186_p2 = (cor_phaseClass12i_V_2 + cor_phaseClass12i_V_s);

assign tmp8_fu_1396_p2 = (cor_phaseClass15q_V_9 + cor_phaseClass15q_V_8);

assign tmp90_fu_5343_p2 = (tmp92_reg_6080 + tmp91_reg_6075);

assign tmp91_fu_2202_p2 = (cor_phaseClass12q_V_14 + cor_phaseClass12q_V_15);

assign tmp92_fu_2208_p2 = (cor_phaseClass12q_V_13 + cor_phaseClass12q_V_12);

assign tmp93_fu_2226_p2 = (tmp95_fu_2220_p2 + tmp94_fu_2214_p2);

assign tmp94_fu_2214_p2 = (cor_phaseClass12q_V_7 + cor_phaseClass12q_V_5);

assign tmp95_fu_2220_p2 = (cor_phaseClass12q_V_2 + cor_phaseClass12q_V_s);

assign tmp96_fu_5352_p2 = (tmp98_reg_6095 + tmp97_reg_6090);

assign tmp97_fu_2348_p2 = (cor_phaseClass11i_V_10 + cor_phaseClass11i_V_11);

assign tmp98_fu_2354_p2 = (cor_phaseClass11i_V_9 + cor_phaseClass11i_V_8);

assign tmp99_fu_2372_p2 = (tmp101_fu_2366_p2 + tmp100_fu_2360_p2);

assign tmp9_fu_1414_p2 = (tmp11_fu_1408_p2 + tmp10_fu_1402_p2);

assign tmp_fu_5208_p2 = (tmp2_reg_5855 + tmp1_reg_5850);

assign tmp_s_fu_5784_p2 = (($signed(p_01909_s_reg_1117) > $signed(p_01915_s_reg_1076)) ? 1'b1 : 1'b0);

endmodule //correlator
