From b86bc6c6f3f2d4ba7c49d8694d81fbbd5253ee80 Mon Sep 17 00:00:00 2001
From: Bharat Kumar Gogada <bharat.kumar.gogada@xilinx.com>
Date: Mon, 15 Feb 2016 21:18:57 +0530
Subject: [PATCH 674/793] PCI: Xilinx NWL PCIe Bridge: Modifying Kconfig

Modifying Kconfig to support legacy interrupts.

Signed-off-by: Bharat Kumar Gogada <bharatku@xilinx.com>
Signed-off-by: Ravi Kiran Gummaluri <rgummal@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
---
 drivers/pci/host/Kconfig |    2 +-
 1 files changed, 1 insertions(+), 1 deletions(-)

diff --git a/drivers/pci/host/Kconfig b/drivers/pci/host/Kconfig
index 03faea0..405257b 100644
--- a/drivers/pci/host/Kconfig
+++ b/drivers/pci/host/Kconfig
@@ -19,7 +19,7 @@ config PCI_MVEBU
 
 config PCI_XILINX_NWL
 	bool "NWL PCIe Core"
-	depends on ARCH_ZYNQMP && PCI_MSI
+	depends on ARCH_ZYNQMP
 	help
 	 Say 'Y' here if you want kernel to support for Xilinx
 	 NWL PCIe controller.The controller can act as Root Port
-- 
1.7.5.4

