// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module xFSobel3x3_1_1_0_3_s (
        ap_ready,
        p_read2,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        ap_return_0,
        ap_return_1
);


output   ap_ready;
input  [7:0] p_read2;
input  [7:0] p_read5;
input  [7:0] p_read6;
input  [7:0] p_read7;
input  [7:0] p_read8;
input  [7:0] p_read9;
input  [7:0] p_read10;
input  [7:0] p_read11;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;

wire    tmp_xFGradientX3x3_0_3_s_fu_72_ap_ready;
wire   [10:0] tmp_xFGradientX3x3_0_3_s_fu_72_ap_return;
wire    tmp_3_xFGradientY3x3_0_3_s_fu_88_ap_ready;
wire   [10:0] tmp_3_xFGradientY3x3_0_3_s_fu_88_ap_return;
wire  signed [15:0] sext_ln413_fu_104_p1;
wire  signed [15:0] sext_ln413_2_fu_108_p1;

xFGradientX3x3_0_3_s tmp_xFGradientX3x3_0_3_s_fu_72(
    .ap_ready(tmp_xFGradientX3x3_0_3_s_fu_72_ap_ready),
    .t0(p_read2),
    .t2(p_read6),
    .m0(p_read7),
    .m2(p_read8),
    .b0(p_read9),
    .b2(p_read11),
    .ap_return(tmp_xFGradientX3x3_0_3_s_fu_72_ap_return)
);

xFGradientY3x3_0_3_s tmp_3_xFGradientY3x3_0_3_s_fu_88(
    .ap_ready(tmp_3_xFGradientY3x3_0_3_s_fu_88_ap_ready),
    .t0(p_read2),
    .t1(p_read5),
    .t2(p_read6),
    .b0(p_read9),
    .b1(p_read10),
    .b2(p_read11),
    .ap_return(tmp_3_xFGradientY3x3_0_3_s_fu_88_ap_return)
);

assign ap_ready = 1'b1;

assign ap_return_0 = sext_ln413_fu_104_p1;

assign ap_return_1 = sext_ln413_2_fu_108_p1;

assign sext_ln413_2_fu_108_p1 = $signed(tmp_3_xFGradientY3x3_0_3_s_fu_88_ap_return);

assign sext_ln413_fu_104_p1 = $signed(tmp_xFGradientX3x3_0_3_s_fu_72_ap_return);

endmodule //xFSobel3x3_1_1_0_3_s
