<style type="text/css">/*<![CDATA[*/
div.rbtoc1759724823686 {padding: 0px;}
div.rbtoc1759724823686 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759724823686 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class="toc-macro rbtoc1759724823686"><style>[data-colorid=d2volcbqbi]{color:#0747a6} html[data-color-mode=dark] [data-colorid=d2volcbqbi]{color:#5999f8}[data-colorid=q6vanvwxgn]{color:#0747a6} html[data-color-mode=dark] [data-colorid=q6vanvwxgn]{color:#5999f8}[data-colorid=kc1l6slgje]{color:#ffc400} html[data-color-mode=dark] [data-colorid=kc1l6slgje]{color:#ffc400}</style>
<ul class="toc-indentation">
<li><a href="#CoherencybasedonGPRs-Overview">Overview</a></li>
<li><a href="#CoherencybasedonGPRs-StimulusDescriptions">Stimulus Descriptions</a></li>
<li><a href="#CoherencybasedonGPRs-FunctionalcheckandCoverage">Functional check and Coverage</a>
<ul class="toc-indentation">
<li><a href="#CoherencybasedonGPRs-CoherentTransactions">Coherent Transactions</a></li>
<li><a href="#CoherencybasedonGPRs-Non-coherentTransactions">Non-coherent Transactions</a></li>
</ul>
</li>
<li><a href="#CoherencybasedonGPRs-DirectedTestcase">Directed Testcase</a></li>
<li><a href="#CoherencybasedonGPRs-Configs/Testcases">Configs/Testcases</a></li>
</ul>
</div><h1 id="CoherencybasedonGPRs-Overview">Overview</h1><p>On AXI4 nativeInterface, coherency of a transaction is determined by the NC bit setting of the GPRAR the addresses maps to. </p><p>If NC=1, it is considered a non-coherent transaction.</p><p>If NC=0, it is considered a coherent transaction. </p><p>Boot-region: When boot-region access are made most likely the cache is disabled. So there is no allocation.</p><p>CSR region: CSR accesses are device, non-cacheable, non-bufferable accesses, so no cache allocation. </p><p>PCTCR.lookup/alloc_en should be default set as 0. </p><p><strong>Reference Docs/Links:</strong><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs" data-linked-resource-id="16160456" data-linked-resource-version="110" data-linked-resource-type="page">Arch Ncore 3.4 Docs</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/146538670/Ncore%20Proxy%20Cache%20update%20Architecture%20Specification_0.87.pdf" rel="nofollow">Ncore Proxy Cache update Architecture Specification_0.87.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164545/Ncore+3.4_IOAIU+Micro-Architecture+Specification" data-linked-resource-id="16164545" data-linked-resource-version="8" data-linked-resource-type="page">IOAIU U-Arch spec [3.4 release]</a></p><h1 id="CoherencybasedonGPRs-StimulusDescriptions">Stimulus Descriptions</h1><p>Refer to <a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59638204/nativeInterface+-+AXI4#Stimulus-Description" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59638204/nativeInterface+-+AXI4#Stimulus-Description</a> for stimulus.</p><h1 id="CoherencybasedonGPRs-FunctionalcheckandCoverage">Functional check and Coverage</h1><div class="table-wrap"><table data-layout="full-width" data-local-id="7f1dd097-eaac-4cc5-92f6-a87e2ea33314" class="confluenceTable"><colgroup><col style="width: 176.0px;" /><col style="width: 147.0px;" /><col style="width: 152.0px;" /><col style="width: 120.0px;" /><col style="width: 63.0px;" /><col style="width: 71.0px;" /><col style="width: 96.0px;" /><col style="width: 125.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash-Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority</strong></p></th><th class="confluenceTh"><p><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that a read transaction from address mapped to DII target and GPRAR.NC=0 returns a DECERR on rresp channel</p></td><td rowspan="2" class="confluenceTd"><p>NCore 3.4 IOAIU Micro-Architecture Specification</p><p>Version 1.0, September 23, 2022</p><p>9.5&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Non-Coherent Configuration with AXI-4</p></td><td class="confluenceTd"><p>#Check.IOAIU.CoherentDIIAccess_Read</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that a write transaction from address mapped to DII target and GPRAR.NC=0. returns DECERR on bresp channel</p></td><td class="confluenceTd"><p>#Check.IOAIU.CoherentDIIAccess_Write</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>When DECERR is returned for coherentDIIAccess, xUESR(uncorrectable error status register) is checked.</p><p>Poll For UESR.ErrVld=1</p><p>When UESR.ErrVld==1 check for the following-</p><p>UESR.ErrType=0x7 (DECERR)</p><p>UESR.ErrInfo.Type=4&rsquo;b0011 (Illegal DII Access Type)</p><p>UESR.ErrInfo.CommandType=Error transaction 1&rsquo;b0(Read)/1&rsquo;b1(Write)</p><p>UESR.ErrInfo.AXID = Error transaction AXID</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs" data-linked-resource-id="16160456" data-linked-resource-version="110" data-linked-resource-type="page">Arch Ncore 3.4 Docs</a> </p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%20Error%20Architecture%20Specification.pdf?version=6&amp;modificationDate=1662656236772&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore Error Architecture Specification</a></p></td><td class="confluenceTd"><p>#Check.IOAIU.CoherentDIIAccess_ErrorLogging</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pas</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="CoherencybasedonGPRs-CoherentTransactions">Coherent Transactions</h2><p>Coherent transactions are reads and writes from coherent address space (<a class="external-link" href="http://GPRAR.NC" rel="nofollow">GPRAR.NC</a>=0)</p><p><strong>Reference Doc:</strong> (applies to entire table below)</p><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16178259/Ncore%20Proxy%20Cache%20update%20Architecture%20Specification.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16178259/Ncore%20Proxy%20Cache%20update%20Architecture%20Specification.pdf</a> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/146538670/Ncore%20Proxy%20Cache%20update%20Architecture%20Specification_0.87.pdf" rel="nofollow">Ncore Proxy Cache update Architecture Specification_0.87.pdf</a> </p><p>Ncore Proxy Cache update Architecture Specification Rev:0.87.1, February 6, 2023</p><p>1.2 Proxy cache allocation and visibility policies</p><p>TABLE 2 CACHE ALLOCATION &amp; VISIBILITY</p><p>1.3 Transactions native to concerto</p><p>TABLE 3 CACHE LOOKUP ACTIONS</p><p /><div class="table-wrap"><table data-layout="full-width" data-local-id="4b85f5e2-d805-4c63-a842-874e53d4c61c" class="confluenceTable"><colgroup><col style="width: 181.0px;" /><col style="width: 82.0px;" /><col style="width: 48.0px;" /><col style="width: 48.0px;" /><col style="width: 95.0px;" /><col style="width: 141.0px;" /><col style="width: 201.0px;" /><col style="width: 196.0px;" /><col style="width: 211.0px;" /><col style="width: 172.0px;" /><col style="width: 102.0px;" /><col style="width: 126.0px;" /><col style="width: 207.0px;" /><col style="width: 48.0px;" /></colgroup><tbody><tr><th colspan="6" class="confluenceTh"><p style="text-align: center;"><strong>Scenario</strong></p></th><th class="confluenceTh"><p /></th><th class="confluenceTh"><p><strong>Coverage/Checks</strong></p></th><th class="confluenceTh"><p><strong>Hash-Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority</strong></p></th><th class="confluenceTh"><p><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>req_type </strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>axcache</strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>AP</strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>CS</strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>NS</strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>ConcMsg</strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>Description</strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p /></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p /></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p /></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p /></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p /></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p /></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p /></td></tr><tr><td rowspan="3" class="confluenceTd"><p>Partial Read/Full Read</p></td><td class="confluenceTd"><p>0000</p><p>0001</p><p>0010</p><p>0011</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>IX</p></td><td class="confluenceTd"><p>IX</p></td><td class="confluenceTd"><p>CmdRdNITC</p></td><td class="confluenceTd"><p>miss no allocate (no cache case)</p></td><td rowspan="13" class="confluenceTd"><p>Check NS (next_state)</p><p>Check AP(CCP_lookup.alloc)</p><p>Check CMDReq.smi_msg_type</p><p>cross req_type x axcache x CS x NS x SMICmdReq</p></td><td rowspan="3" class="confluenceTd"><p>#Check.IOAIU.NS</p><p>#Check.IOAIU.Alloc</p><p>#Check.IOAIU.CMDreq_type</p><p>#Cover.IOAIU.CohReadPtl</p><p>#Cover.IOAIU.CohReadFull</p></td><td rowspan="13" class="confluenceTd"><p>ioaiu_scoreboard.svh</p><p>ioaiu_scb_txn.svh</p><p>ioaiu_coverage.svh</p><p /></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Checks Done</p><p>Coverage Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>0110</p><p>0111</p><p>1110</p><p>1111</p></td><td class="confluenceTd"><p>AL</p></td><td class="confluenceTd"><p>IX</p></td><td class="confluenceTd"><p>SC/SD/UC/UD</p></td><td class="confluenceTd"><p>CmdRdVld</p></td><td class="confluenceTd"><p>miss allocate</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Checks Done</p><p>Coverage Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>All axcache values</p></td><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>SC/SD/UC/UD</p></td><td class="confluenceTd"><p>Retain CS</p></td><td class="confluenceTd"><p>No Msg</p></td><td class="confluenceTd"><p>cache hit</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Checks Done</p><p>Coverage Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="6" class="confluenceTd"><p>Partial Write</p></td><td class="confluenceTd"><p>0000</p><p>0001</p><p>0010</p><p>0011</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>IX</p></td><td class="confluenceTd"><p>IX</p></td><td class="confluenceTd"><p>CmdWrUnqPtl</p></td><td class="confluenceTd"><p>miss no allocate (no cache case)</p></td><td rowspan="6" class="confluenceTd"><p>#Cover.IOAIU.CohWritePtl</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Checks Done</p><p>Coverage Done</p><p /></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>0110</p><p>0111</p><p>1110</p><p>1111</p></td><td class="confluenceTd"><p>AL</p></td><td class="confluenceTd"><p>IX</p></td><td class="confluenceTd"><p>UD</p></td><td class="confluenceTd"><p>CmdRdUnq</p></td><td class="confluenceTd"><p>miss allocate</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Checks Done</p><p>Coverage Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="4" class="confluenceTd"><p>All axcache values</p></td><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>SC</p></td><td class="confluenceTd"><p>UD</p></td><td class="confluenceTd"><p>CmdRdUnq</p></td><td class="confluenceTd"><p>cache hit upgrade</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Checks Done</p><p>Coverage Done</p></td><td class="confluenceTd"><p><span data-colorid="q6vanvwxgn">Pass</span></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>SD</p></td><td class="confluenceTd"><p>SD-&gt;UD</p></td><td class="confluenceTd"><p>CmdRdUnq</p></td><td class="confluenceTd"><p>Cache hit upgrade, drop data if SD is not lost<br />in the interim and just upgrade to UD. (Data<br />could be from memory and thus stale). </p><p>merge of cache-hit data and interface wrdata (need to open uArch Jira)</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Checks Done</p><p>Coverage Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>SD</p></td><td class="confluenceTd"><p>SC &rarr; UD (check if that scenario happens)</p><p>IX &rarr; UD</p></td><td class="confluenceTd"><p>CmdRdUnq</p></td><td class="confluenceTd"><p>merge DTR with WrData, and do a Fill, all bytes enabled.</p><p>(may be write a directed test)</p><p>SD &rarr; SD(interim)-&gt;UD</p><p>SD &rarr; SC(interim)-&gt;UD</p><p>SD &rarr; IX(interim)-&gt;UD</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Checks Done</p><p>Coverage Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /><p /></td></tr><tr><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>UC/UD</p></td><td class="confluenceTd"><p>UD</p></td><td class="confluenceTd"><p>No Msg</p></td><td class="confluenceTd"><p>cache hit </p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Checks Done</p><p>Coverage Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="4" class="confluenceTd"><p>Full Write</p></td><td class="confluenceTd"><p>0000</p><p>0001</p><p>0010</p><p>0011</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>IX</p></td><td class="confluenceTd"><p>IX</p></td><td class="confluenceTd"><p>CmdWrUnqFull</p></td><td class="confluenceTd"><p>miss no allocate(no cache case)</p></td><td rowspan="4" class="confluenceTd"><p>#Cover.IOAIU.CohWriteFull</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Checks Done</p><p>Coverage Done</p></td><td class="confluenceTd"><p>Pass<span data-colorid="kc1l6slgje">)</span></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>1010</p><p>1011</p><p>1110</p><p>1111</p></td><td class="confluenceTd"><p>AL</p></td><td class="confluenceTd"><p>IX</p></td><td class="confluenceTd"><p>UD</p></td><td class="confluenceTd"><p>CmdMkUnq</p></td><td class="confluenceTd"><p>miss allocate </p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Checks Done</p><p>Coverage Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="2" class="confluenceTd"><p>all axcache values</p></td><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>SC/SD</p></td><td class="confluenceTd"><p>UD</p></td><td class="confluenceTd"><p>CmdMkUnq</p></td><td class="confluenceTd"><p>cache hit upgrade</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Checks Done</p><p>Coverage Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>UC/UD</p></td><td class="confluenceTd"><p>UD</p></td><td class="confluenceTd"><p>No Msg</p></td><td class="confluenceTd"><p>cache hit </p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Checks Done</p><p>Coverage Done</p></td><td class="confluenceTd"><p><span data-colorid="d2volcbqbi">Pass</span></p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h2 id="CoherencybasedonGPRs-Non-coherentTransactions">Non-coherent Transactions</h2><p><strong>Reference Doc:</strong> (applies to entire table below)</p><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16178259/Ncore%20Proxy%20Cache%20update%20Architecture%20Specification.pdf" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/16178259/Ncore%20Proxy%20Cache%20update%20Architecture%20Specification.pdf</a></p><p>​​​<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs?preview=/16160456/146538670/Ncore%20Proxy%20Cache%20update%20Architecture%20Specification_0.87.pdf" rel="nofollow">Ncore Proxy Cache update Architecture Specification_0.87.pdf</a></p><p>Ncore Proxy Cache update Architecture Specification Rev:0.87.1, February 6, 2023</p><p>1.2 Proxy cache allocation and visibility policies</p><p>TABLE 2 CACHE ALLOCATION &amp; VISIBILITY</p><p>1.3.1 Non Coherent transactions</p><p>TABLE 4 NON-COHERENT CACHE LOOKUP ACTIONS</p><div class="table-wrap"><table data-layout="full-width" data-local-id="87ed864b-ccf4-4748-a799-244f883f5d22" class="confluenceTable"><colgroup><col style="width: 101.0px;" /><col style="width: 96.0px;" /><col style="width: 48.0px;" /><col style="width: 48.0px;" /><col style="width: 71.0px;" /><col style="width: 115.0px;" /><col style="width: 142.0px;" /><col style="width: 226.0px;" /><col style="width: 237.0px;" /><col style="width: 201.0px;" /><col style="width: 237.0px;" /><col style="width: 237.0px;" /><col style="width: 118.0px;" /><col style="width: 123.0px;" /></colgroup><tbody><tr><th colspan="7" class="confluenceTh"><p style="text-align: center;"><strong>Scenario</strong></p></th><th rowspan="2" class="confluenceTh"><p><strong>Cover/Checks</strong></p></th><th rowspan="2" class="confluenceTh"><p><strong>Hash-Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority</strong></p></th><th class="confluenceTh"><p><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><th class="confluenceTh"><p><strong>req_type</strong></p></th><th class="confluenceTh"><p><strong>axcache</strong></p></th><th class="confluenceTh"><p><strong>AP</strong></p></th><th class="confluenceTh"><p><strong>CS</strong></p></th><th class="confluenceTh"><p><strong>NS</strong></p></th><th class="confluenceTh"><p><strong>ConcMsg</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p /></th><th class="confluenceTh"><p /></th><th class="confluenceTh"><p /></th><th class="confluenceTh"><p /></th><th class="confluenceTh"><p /></th></tr><tr><td rowspan="3" class="confluenceTd"><p>Partial Read</p></td><td class="confluenceTd"><p>0000</p><p>0001</p><p>0010</p><p>0011</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>IX</p></td><td class="confluenceTd"><p>IX</p></td><td class="confluenceTd"><p>CmdRdNC</p></td><td class="confluenceTd"><p>Miss no allocate (no cache case)</p></td><td rowspan="12" class="confluenceTd"><p>Check NS (next_state)</p><p>Check AP(CCP_lookup.alloc)</p><p>Check CMDReq.smi_msg_type</p><p>cross req_type x axcache x tgt_type x CS x NS x SMICmdReq</p></td><td rowspan="3" class="confluenceTd"><p>#Check.IOAIU.NS</p><p>#Check.IOAIU.Alloc</p><p>#Check.IOAIU.CMDreq_type</p><p>#Check.IOAIU.NonCohPtlRead</p><p>#Cover.IOAIU.NonCohPtlRead</p></td><td rowspan="12" class="confluenceTd"><p>ioaiu_scb_txn.svh</p><p>ioaiu_scoreboard.svh</p><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>0110</p><p>0111</p><p>1110</p><p>1111</p></td><td class="confluenceTd"><p>AL</p></td><td class="confluenceTd"><p>IX</p></td><td class="confluenceTd"><p>IX</p></td><td class="confluenceTd"><p>CmdRdNC</p></td><td class="confluenceTd"><p>Partial allocate converted to no allocate on miss</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>All AxCache values.</p></td><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>SC/SD/UC/UD</p></td><td class="confluenceTd"><p>retain CS</p></td><td class="confluenceTd"><p>No Msg</p></td><td class="confluenceTd"><p>cache hit</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="3" class="confluenceTd"><p>Partial write</p></td><td class="confluenceTd"><p>0000</p><p>0001</p><p>0010</p><p>0011</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>IX</p></td><td class="confluenceTd"><p>IX</p></td><td class="confluenceTd"><p>CmdWrNC</p></td><td class="confluenceTd"><p>Miss no allocate</p></td><td rowspan="3" class="confluenceTd"><p>#Check.IOAIU.NS</p><p>#Check.IOAIU.Alloc</p><p>#Check.IOAIU.CMDreq_type</p><p>#Check.IOAIU.NonCohPtlWrite</p><p>#Cover.IOAIU.NonCohPtlWrite</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>1010</p><p>1011</p><p>1110</p><p>1111</p></td><td class="confluenceTd"><p>AL</p></td><td class="confluenceTd"><p>IX</p></td><td class="confluenceTd"><p>IX</p></td><td class="confluenceTd"><p>CmdWrNC</p></td><td class="confluenceTd"><p>Partial allocate converted to no allocate on miss</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>All AxCache values.</p></td><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>SC/SD/UC/UD</p></td><td class="confluenceTd"><p>UD</p></td><td class="confluenceTd"><p>NoMsg</p></td><td class="confluenceTd"><p>cache hit</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="3" class="confluenceTd"><p>Full Read</p></td><td class="confluenceTd"><p>0000</p><p>0001</p><p>0010</p><p>0011</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>IX</p></td><td class="confluenceTd"><p>IX</p></td><td class="confluenceTd"><p>CmdRdNC</p></td><td class="confluenceTd"><p>Miss no allocate</p></td><td rowspan="3" class="confluenceTd"><p>#Check.IOAIU.NS</p><p>#Check.IOAIU.Alloc</p><p>#Check.IOAIU.CMDreq_type</p><p>#Check.IOAIU.NonCohFullRead</p><p>#Cover.IOAIU.NonCohFullRead</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>0110</p><p>0111</p><p>1110</p><p>1111</p></td><td class="confluenceTd"><p>AL</p></td><td class="confluenceTd"><p>IX</p></td><td class="confluenceTd"><p>UC</p></td><td class="confluenceTd"><p>CmdRdNC</p></td><td class="confluenceTd"><p>Miss allocate</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>All AxCache values.</p></td><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>SC/SD/UC/UD</p></td><td class="confluenceTd"><p>retain CS</p></td><td class="confluenceTd"><p>No Msg</p></td><td class="confluenceTd"><p>cache hit</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="3" class="confluenceTd"><p>Full Write</p></td><td class="confluenceTd"><p>0000</p><p>0001</p><p>0010</p><p>0011</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>IX</p></td><td class="confluenceTd"><p>IX</p></td><td class="confluenceTd"><p>CmdWrNC</p></td><td class="confluenceTd"><p>Miss no allocate</p></td><td rowspan="3" class="confluenceTd"><p>#Check.IOAIU.NS</p><p>#Check.IOAIU.Alloc</p><p>#Check.IOAIU.CMDreq_type</p><p>#Check.IOAIU.NonCohFullWrite</p><p>#Cover.IOAIU.NonCohFullWrite</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>1010</p><p>1011</p><p>1110</p><p>1111</p></td><td class="confluenceTd"><p>AL</p></td><td class="confluenceTd"><p>IX</p></td><td class="confluenceTd"><p>UD</p></td><td class="confluenceTd"><p>No Msg</p></td><td class="confluenceTd"><p>Miss allocate</p><p /></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>All AxCache values.</p></td><td class="confluenceTd"><p>X</p></td><td class="confluenceTd"><p>SC/SD/UC/UD</p></td><td class="confluenceTd"><p>UD</p></td><td class="confluenceTd"><p>No Msg</p></td><td class="confluenceTd"><p>cache hit</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="CoherencybasedonGPRs-DirectedTestcase">Directed Testcase</h1><p>This section will be updated as we discover coverage holes and corner case scenarios</p><h1 id="CoherencybasedonGPRs-Configs/Testcases">Configs/Testcases</h1><p>Below are the configs and testcases this feature will be exercised, and coverage collected/analyzed and closed.</p><div class="table-wrap"><table data-layout="full-width" data-local-id="45363cd7-f550-43be-aeec-53136c19fc9c" class="confluenceTable"><colgroup><col style="width: 989.0px;" /><col style="width: 811.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Configs Name/Description</strong></p></th><th class="confluenceTh"><p><strong>Testcases Name/Description</strong></p></th></tr><tr><td class="confluenceTd"><p>hw_cfg_02_ioc_1c &rarr; 1-core AXI4 w/ proxyCache </p><p>hw_cfg_2_ioc_64b</p></td><td rowspan="3" class="confluenceTd"><p>coh_noncoh_rd &rarr; random coh and noncoh read transactions</p><p>coh_noncoh_wr &rarr; random coh and noncoh write transactions</p><p>coh_noncoh_rd_wr&rarr; random coh and noncoh read and write transactions</p><p>coh_noncoh_rd_wr_snp&rarr; random coh and noncoh read, write and snoop transactions</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_meye_q7_ioc_4c &rarr; 4-core Multi-port AXI4 w/proxyCache</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_meye_q7_aux1_axi4_1c &rarr; Single-port AXI4 w/o proxyCache</p></td></tr></tbody></table></div><p>&nbsp;</p><p />