
---------- Begin Simulation Statistics ----------
final_tick                                   59342500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  43123                       # Simulator instruction rate (inst/s)
host_mem_usage                                 865964                       # Number of bytes of host memory used
host_op_rate                                    51983                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.55                       # Real time elapsed on the host
host_tick_rate                              108413330                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       23532                       # Number of instructions simulated
sim_ops                                         28450                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000059                       # Number of seconds simulated
sim_ticks                                    59342500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.599341                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    4063                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 9110                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1414                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              9331                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 51                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             424                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              373                       # Number of indirect misses.
system.cpu.branchPred.lookups                   12610                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     940                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      8799                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     9126                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               963                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5605                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1000                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              54                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           17877                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                23588                       # Number of instructions committed
system.cpu.commit.committedOps                  28506                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        43114                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.661177                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.663645                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        33612     77.96%     77.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3619      8.39%     86.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2010      4.66%     91.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          919      2.13%     93.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          599      1.39%     94.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          643      1.49%     96.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          485      1.12%     97.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          227      0.53%     97.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1000      2.32%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        43114                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  490                       # Number of function calls committed.
system.cpu.commit.int_insts                     25886                       # Number of committed integer instructions.
system.cpu.commit.loads                          4020                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            19666     68.99%     69.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              42      0.15%     69.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.01%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.09%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              26      0.09%     69.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              28      0.10%     69.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             30      0.11%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4020     14.10%     83.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4658     16.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             28506                       # Class of committed instruction
system.cpu.commit.refs                           8678                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       413                       # Number of committed Vector instructions.
system.cpu.committedInsts                       23532                       # Number of Instructions Simulated
system.cpu.committedOps                         28450                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.043600                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.043600                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 13359                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   463                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                 4102                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  53259                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    22019                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      8753                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1001                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1492                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   778                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       12610                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      7056                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         18105                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   862                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          53778                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    2904                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.106247                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              26224                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               5054                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.453112                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              45910                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.360444                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.692498                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    34504     75.16%     75.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1205      2.62%     77.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1163      2.53%     80.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      777      1.69%     82.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1021      2.22%     84.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      717      1.56%     85.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1031      2.25%     88.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     1195      2.60%     90.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     4297      9.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                45910                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           72776                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1134                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     7031                       # Number of branches executed
system.cpu.iew.exec_nop                           139                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.331042                       # Inst execution rate
system.cpu.iew.exec_refs                        12047                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       5879                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2617                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  6935                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                100                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               321                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 6770                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               46391                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  6168                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1303                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 39290                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1100                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1001                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1112                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            83                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               76                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          107                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2915                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2112                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             22                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          844                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            290                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     32630                       # num instructions consuming a value
system.cpu.iew.wb_count                         37936                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.572357                       # average fanout of values written-back
system.cpu.iew.wb_producers                     18676                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.319633                       # insts written-back per cycle
system.cpu.iew.wb_sent                          38500                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    43803                       # number of integer regfile reads
system.cpu.int_regfile_writes                   27125                       # number of integer regfile writes
system.cpu.ipc                               0.198271                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.198271                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 8      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 27763     68.39%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   46      0.11%     68.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     4      0.01%     68.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   28      0.07%     68.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.07%     68.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   32      0.08%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  32      0.08%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6499     16.01%     84.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                6153     15.16%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  40593                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         484                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011923                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     112     23.14%     23.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     23.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     23.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     23.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     23.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     23.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     23.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     23.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     23.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     23.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     23.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     23.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     23.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.21%     23.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.41%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    144     29.75%     53.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   225     46.49%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  40589                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             126747                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        37497                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             63454                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      46152                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     40593                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 100                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           17801                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               129                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             46                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        12820                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         45910                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.884186                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.712677                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               32675     71.17%     71.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3333      7.26%     78.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2896      6.31%     84.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2211      4.82%     89.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1848      4.03%     93.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1289      2.81%     96.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 912      1.99%     98.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 442      0.96%     99.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 304      0.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           45910                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.342020                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    480                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                962                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          439                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               621                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                31                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               22                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 6935                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                6770                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   30126                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                           118686                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    3952                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 26781                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    196                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    22930                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    123                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     9                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 72747                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  50285                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               48887                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      8567                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    841                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1001                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1545                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    22106                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            56353                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           7915                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                296                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3612                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            100                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              606                       # Number of vector rename lookups
system.cpu.rob.rob_reads                        88211                       # The number of ROB reads
system.cpu.rob.rob_writes                       95572                       # The number of ROB writes
system.cpu.timesIdled                             726                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      490                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     136                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    17                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1255                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          823                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2269                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1033                       # Transaction distribution
system.membus.trans_dist::ReadExReq               165                       # Transaction distribution
system.membus.trans_dist::ReadExResp              165                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1034                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            56                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2453                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2453                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        76672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   76672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1255                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1255    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1255                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1540500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6335000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     59342500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1225                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          819                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              165                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             165                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1076                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          150                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           56                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           56                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       121216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        20160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 141376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1447                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002073                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045502                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1444     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1447                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1953500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            500999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1612500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     59342500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  190                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    2                       # number of demand (read+write) hits
system.l2.demand_hits::total                      192                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 190                       # number of overall hits
system.l2.overall_hits::.cpu.data                   2                       # number of overall hits
system.l2.overall_hits::total                     192                       # number of overall hits
system.l2.demand_misses::.cpu.inst                886                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                313                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1199                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               886                       # number of overall misses
system.l2.overall_misses::.cpu.data               313                       # number of overall misses
system.l2.overall_misses::total                  1199                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     69201500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     25919500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         95121000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69201500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     25919500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        95121000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1076                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              315                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1391                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1076                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             315                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1391                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.823420                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.993651                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.861970                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.823420                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.993651                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.861970                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78105.530474                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82809.904153                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79333.611343                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78105.530474                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82809.904153                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79333.611343                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1199                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1199                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     60351500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     22789500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     83141000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     60351500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     22789500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     83141000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.823420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.993651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.861970                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.823420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.993651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.861970                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68116.817156                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72809.904153                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69341.951626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68116.817156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72809.904153                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69341.951626                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks          817                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              817                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          817                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          817                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             165                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 165                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     13493000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13493000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81775.757576                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81775.757576                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          165                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            165                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     11843000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11843000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71775.757576                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71775.757576                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            190                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                190                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          886                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              886                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69201500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69201500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1076                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1076                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.823420                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.823420                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78105.530474                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78105.530474                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          886                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          886                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     60351500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60351500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.823420                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.823420                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68116.817156                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68116.817156                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12426500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12426500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.986667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.986667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83962.837838                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83962.837838                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10946500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10946500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.986667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.986667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73962.837838                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73962.837838                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           56                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              56                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           56                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            56                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           56                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           56                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1065500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1065500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19026.785714                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19026.785714                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     59342500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   646.814215                       # Cycle average of tags in use
system.l2.tags.total_refs                        2210                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1198                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.844741                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       441.507603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       205.306612                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.013474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.006265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.019739                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1036                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.036560                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     19334                       # Number of tag accesses
system.l2.tags.data_accesses                    19334                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     59342500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          56640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          20032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              76672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        56640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56640                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1198                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         954459283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         337565826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1292025108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    954459283                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        954459283                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        954459283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        337565826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1292025108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000555000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2367                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1199                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1199                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     11387250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                33868500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9497.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28247.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      959                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1199                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    328.347826                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.707223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.742630                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           64     27.83%     27.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           60     26.09%     53.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           28     12.17%     66.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           20      8.70%     74.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      4.78%     79.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      6.52%     86.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      3.04%     89.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      4.35%     93.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           15      6.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          230                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  76736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   76736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1293.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1293.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      59320000                       # Total gap between requests
system.mem_ctrls.avgGap                      49474.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        56704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        20032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 955537768.041454195976                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 337565825.504486620426                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          886                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24002250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9866250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27090.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31521.57                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    79.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               871080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               451605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4419660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         26416080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           542400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           37003305                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        623.554872                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      1218750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     56303750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               835380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               421245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4134060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         26966700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy            78720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           36738585                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        619.093988                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE        11500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     57511000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     59342500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         5735                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5735                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5735                       # number of overall hits
system.cpu.icache.overall_hits::total            5735                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1320                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1320                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1320                       # number of overall misses
system.cpu.icache.overall_misses::total          1320                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     88740497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     88740497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     88740497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     88740497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         7055                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         7055                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         7055                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         7055                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.187101                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.187101                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.187101                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.187101                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67227.649242                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67227.649242                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67227.649242                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67227.649242                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          853                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.176471                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          819                       # number of writebacks
system.cpu.icache.writebacks::total               819                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          244                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          244                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          244                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          244                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1076                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1076                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1076                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1076                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     72930997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     72930997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     72930997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     72930997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.152516                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.152516                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.152516                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.152516                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 67779.736989                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67779.736989                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 67779.736989                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67779.736989                       # average overall mshr miss latency
system.cpu.icache.replacements                    819                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5735                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5735                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1320                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1320                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     88740497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     88740497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         7055                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         7055                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.187101                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.187101                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67227.649242                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67227.649242                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          244                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          244                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1076                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1076                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     72930997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     72930997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.152516                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.152516                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 67779.736989                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67779.736989                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     59342500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           205.013844                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                6810                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1075                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.334884                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   205.013844                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.800835                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.800835                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             15185                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            15185                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     59342500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     59342500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     59342500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     59342500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     59342500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         9130                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9130                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9151                       # number of overall hits
system.cpu.dcache.overall_hits::total            9151                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1243                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1243                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1247                       # number of overall misses
system.cpu.dcache.overall_misses::total          1247                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     83124430                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     83124430                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     83124430                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     83124430                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10373                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10373                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10398                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10398                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.119830                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.119830                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.119927                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.119927                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66874.038616                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66874.038616                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66659.526864                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66659.526864                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3358                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                97                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.618557                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          877                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          877                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          877                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          877                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          370                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27455467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27455467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27857967                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27857967                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035284                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035284                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035584                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035584                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75014.937158                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75014.937158                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75291.802703                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75291.802703                       # average overall mshr miss latency
system.cpu.dcache.replacements                      3                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         5387                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5387                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          356                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25092500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25092500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         5743                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         5743                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061989                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061989                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70484.550562                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70484.550562                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          211                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          211                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          145                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          145                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11981500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11981500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025248                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025248                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82631.034483                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82631.034483                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3743                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3743                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     56406956                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     56406956                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.182573                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.182573                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67472.435407                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67472.435407                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          666                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          666                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          170                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          170                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13899993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13899993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.037126                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037126                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81764.664706                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81764.664706                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.160000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.160000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       402500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       402500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.160000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.160000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       100625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       100625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           51                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           51                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1624974                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1624974                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           51                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           51                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31862.235294                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31862.235294                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           51                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           51                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1573974                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1573974                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30862.235294                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30862.235294                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           51                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       293500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       293500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.019231                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.019231                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       293500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       293500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       292500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       292500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.019231                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.019231                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       292500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       292500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     59342500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           239.852224                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9609                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               371                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.900270                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   239.852224                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.234231                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.234231                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          368                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          341                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             21343                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            21343                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     59342500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     59342500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
