-- VHDL for IBM SMS ALD page 37.09.04.1
-- Title: INH GATING DRIVE CHAR 2 + 3
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/19/2020 12:43:00 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_37_09_04_1_INH_GATING_DRIVE_CHAR_2_3 is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PY_Z_GATE_FOR_0_4TH_B:	 in STD_LOGIC;
		PY_Z_GATE_FOR_5_9TH_B:	 in STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_9:	 out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_9:	 out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_10:	 out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_10:	 out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_11:	 out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_11:	 out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_12:	 out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_12:	 out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_13:	 out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_13:	 out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_14:	 out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_14:	 out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_15:	 out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_15:	 out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_16:	 out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_16:	 out STD_LOGIC);
end ALD_37_09_04_1_INH_GATING_DRIVE_CHAR_2_3;

architecture behavioral of ALD_37_09_04_1_INH_GATING_DRIVE_CHAR_2_3 is 

	signal OUT_4A_G: STD_LOGIC;
	signal OUT_2A_G: STD_LOGIC;
	signal OUT_4B_C: STD_LOGIC;
	signal OUT_2B_C: STD_LOGIC;
	signal OUT_4C_F: STD_LOGIC;
	signal OUT_2C_F: STD_LOGIC;
	signal OUT_4D_R: STD_LOGIC;
	signal OUT_2D_R: STD_LOGIC;
	signal OUT_4E_G: STD_LOGIC;
	signal OUT_2E_G: STD_LOGIC;
	signal OUT_4F_C: STD_LOGIC;
	signal OUT_2F_C: STD_LOGIC;
	signal OUT_4G_F: STD_LOGIC;
	signal OUT_2G_F: STD_LOGIC;
	signal OUT_4H_R: STD_LOGIC;
	signal OUT_2H_R: STD_LOGIC;

begin

	OUT_4A_G <= NOT(PY_Z_GATE_FOR_0_4TH_B );
	OUT_2A_G <= NOT(PY_Z_GATE_FOR_5_9TH_B );
	OUT_4B_C <= NOT(PY_Z_GATE_FOR_0_4TH_B );
	OUT_2B_C <= NOT(PY_Z_GATE_FOR_5_9TH_B );
	OUT_4C_F <= NOT(PY_Z_GATE_FOR_0_4TH_B );
	OUT_2C_F <= NOT(PY_Z_GATE_FOR_5_9TH_B );
	OUT_4D_R <= NOT(PY_Z_GATE_FOR_0_4TH_B );
	OUT_2D_R <= NOT(PY_Z_GATE_FOR_5_9TH_B );
	OUT_4E_G <= NOT(PY_Z_GATE_FOR_0_4TH_B );
	OUT_2E_G <= NOT(PY_Z_GATE_FOR_5_9TH_B );
	OUT_4F_C <= NOT(PY_Z_GATE_FOR_0_4TH_B );
	OUT_2F_C <= NOT(PY_Z_GATE_FOR_5_9TH_B );
	OUT_4G_F <= NOT(PY_Z_GATE_FOR_0_4TH_B );
	OUT_2G_F <= NOT(PY_Z_GATE_FOR_5_9TH_B );
	OUT_4H_R <= NOT(PY_Z_GATE_FOR_0_4TH_B );
	OUT_2H_R <= NOT(PY_Z_GATE_FOR_5_9TH_B );

	MY_Z_GATE_FOR_0_4TH_9 <= OUT_4A_G;
	MY_Z_GATE_FOR_5_9TH_9 <= OUT_2A_G;
	MY_Z_GATE_FOR_0_4TH_10 <= OUT_4B_C;
	MY_Z_GATE_FOR_5_9TH_10 <= OUT_2B_C;
	MY_Z_GATE_FOR_0_4TH_11 <= OUT_4C_F;
	MY_Z_GATE_FOR_5_9TH_11 <= OUT_2C_F;
	MY_Z_GATE_FOR_0_4TH_12 <= OUT_4D_R;
	MY_Z_GATE_FOR_5_9TH_12 <= OUT_2D_R;
	MY_Z_GATE_FOR_0_4TH_13 <= OUT_4E_G;
	MY_Z_GATE_FOR_5_9TH_13 <= OUT_2E_G;
	MY_Z_GATE_FOR_0_4TH_14 <= OUT_4F_C;
	MY_Z_GATE_FOR_5_9TH_14 <= OUT_2F_C;
	MY_Z_GATE_FOR_0_4TH_15 <= OUT_4G_F;
	MY_Z_GATE_FOR_5_9TH_15 <= OUT_2G_F;
	MY_Z_GATE_FOR_0_4TH_16 <= OUT_4H_R;
	MY_Z_GATE_FOR_5_9TH_16 <= OUT_2H_R;


end;
