
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003576                       # Number of seconds simulated
sim_ticks                                  3576423018                       # Number of ticks simulated
final_tick                               533147767272                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 339031                       # Simulator instruction rate (inst/s)
host_op_rate                                   439275                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 306300                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918728                       # Number of bytes of host memory used
host_seconds                                 11676.22                       # Real time elapsed on the host
sim_insts                                  3958604426                       # Number of instructions simulated
sim_ops                                    5129078757                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       282240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       228736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       144768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       181248                       # Number of bytes read from this memory
system.physmem.bytes_read::total               858880                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       295936                       # Number of bytes written to this memory
system.physmem.bytes_written::total            295936                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2205                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1787                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1131                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1416                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6710                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2312                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2312                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1467388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     78916839                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1574758                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     63956640                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1538968                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     40478433                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1538968                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     50678569                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               240150563                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1467388                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1574758                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1538968                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1538968                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6120081                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          82746364                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               82746364                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          82746364                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1467388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     78916839                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1574758                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     63956640                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1538968                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     40478433                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1538968                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     50678569                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              322896926                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8576555                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3087140                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2533039                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206726                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1260985                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194909                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300522                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8808                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3320042                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16798103                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3087140                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1495431                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3597435                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1038618                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        707518                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634148                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92596                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8453736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.437900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.321783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4856301     57.45%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355255      4.20%     61.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335931      3.97%     65.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315798      3.74%     69.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          259758      3.07%     72.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189768      2.24%     74.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134890      1.60%     76.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210644      2.49%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1795391     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8453736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359951                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.958607                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3476398                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       673616                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437626                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41214                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824879                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       497581                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3880                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19966119                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10417                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824879                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3658337                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         323178                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        70834                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3290360                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286145                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19371000                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           40                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        155071                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81155                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26862678                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90235048                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90235048                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795129                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10067532                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3571                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1858                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           697188                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1897570                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015861                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23256                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       423447                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18051318                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3469                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14614020                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23117                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5719796                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17458210                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          218                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8453736                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.728706                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841328                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2972919     35.17%     35.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1708936     20.22%     55.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1356854     16.05%     71.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       818325      9.68%     81.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835411      9.88%     90.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380182      4.50%     95.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243809      2.88%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67407      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69893      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8453736                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63939     58.41%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21228     19.39%     77.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24290     22.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12019254     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200572      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1544910     10.57%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847690      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14614020                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.703950                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109457                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007490                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37814349                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23774807                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14240459                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14723477                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45391                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       665210                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          368                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233893                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           78                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824879                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         237179                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14267                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18054788                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        82538                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1897570                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015861                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1848                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9799                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1387                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122202                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116288                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238490                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14371053                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1466646                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242966                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300889                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019831                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834243                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.675621                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14251217                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14240459                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9201118                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24888809                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.660394                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369689                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239192                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5816329                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205862                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7628857                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.604328                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.116253                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3038304     39.83%     39.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049656     26.87%     66.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850508     11.15%     77.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430102      5.64%     83.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450931      5.91%     89.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226680      2.97%     92.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155368      2.04%     94.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89582      1.17%     95.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337726      4.43%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7628857                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239192                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232357                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009337                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337726                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25346496                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36936475                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 122819                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857655                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857655                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.165969                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.165969                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64959356                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19487807                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18735442                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3242                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8576555                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3074823                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2677769                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201916                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1543991                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1483569                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          218131                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6235                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3747435                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17054003                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3074823                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1701700                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3615638                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         937863                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        367640                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1843045                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96769                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8465417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.325246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4849779     57.29%     57.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          644689      7.62%     64.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          319740      3.78%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          236394      2.79%     71.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          196471      2.32%     73.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          170124      2.01%     75.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59148      0.70%     76.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          213138      2.52%     79.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1775934     20.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8465417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358515                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.988444                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3880831                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       341953                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3493398                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17577                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        731654                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       340832                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3066                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19093949                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4628                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        731654                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4041673                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         146008                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        43176                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3348771                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       154131                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18494604                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76877                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        63721                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24523511                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84250019                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84250019                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16127006                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8396374                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2348                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1257                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           393472                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2810414                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       646455                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         7998                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       229610                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17402279                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2355                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14838685                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19396                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4990465                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13652122                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          136                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8465417                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.752859                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.858210                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3008276     35.54%     35.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1805715     21.33%     56.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       928673     10.97%     67.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1072519     12.67%     80.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       798859      9.44%     89.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       513780      6.07%     96.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       220387      2.60%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66255      0.78%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        50953      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8465417                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63375     73.24%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13367     15.45%     88.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9791     11.31%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11660340     78.58%     78.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119035      0.80%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1086      0.01%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2523535     17.01%     96.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       534689      3.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14838685                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.730145                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86533                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005832                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38248715                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22395209                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14329766                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14925218                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24217                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       781850                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       168728                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        731654                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          80645                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7553                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17404634                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        68622                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2810414                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       646455                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1249                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4120                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           41                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          114                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       102792                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118356                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221148                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14520317                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2414968                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       318367                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2935652                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2175190                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            520684                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.693024                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14356528                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14329766                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8637348                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21347040                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.670807                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404616                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10798614                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12291533                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5113151                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2219                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200026                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7733763                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.589334                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.295064                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3586661     46.38%     46.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1661253     21.48%     67.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       899597     11.63%     79.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       329715      4.26%     83.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       284177      3.67%     87.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       126548      1.64%     89.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       306003      3.96%     93.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81997      1.06%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       457812      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7733763                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10798614                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12291533                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2506291                       # Number of memory references committed
system.switch_cpus1.commit.loads              2028564                       # Number of loads committed
system.switch_cpus1.commit.membars               1104                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1921444                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10737265                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       167998                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       457812                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24680531                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35542058                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3689                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 111138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10798614                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12291533                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10798614                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.794227                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.794227                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.259085                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.259085                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67200370                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18830059                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19656771                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2214                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8576555                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3229125                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2631348                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       214364                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1357220                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1258836                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          345820                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9530                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3331900                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17646980                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3229125                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1604656                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3698808                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1153496                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        491766                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1634871                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        92403                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8458556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.584548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.372033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4759748     56.27%     56.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          256343      3.03%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          270411      3.20%     62.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          424765      5.02%     67.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          201874      2.39%     69.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          284974      3.37%     73.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          192425      2.27%     75.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          140964      1.67%     77.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1927052     22.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8458556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376506                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.057584                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3507627                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       446433                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3539906                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        29543                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        935046                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       547688                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1036                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21088557                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3964                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        935046                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3683878                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         103937                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       113987                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3391497                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       230203                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20332776                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        133387                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        67526                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28466054                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     94814758                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     94814758                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17371954                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11094008                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3494                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1782                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           599484                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1893712                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       977523                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10641                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       362854                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19056423                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3510                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15136908                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27142                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6562704                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20273783                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8458556                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.789538                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.928158                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2921610     34.54%     34.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1827919     21.61%     56.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1218178     14.40%     70.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       809271      9.57%     80.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       735169      8.69%     88.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       413449      4.89%     93.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       372259      4.40%     98.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        82263      0.97%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        78438      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8458556                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         114048     78.13%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16045     10.99%     89.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15887     10.88%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12633930     83.46%     83.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201228      1.33%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1709      0.01%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1503989      9.94%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       796052      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15136908                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.764917                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             145980                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009644                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38905490                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25622755                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14705499                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15282888                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        21353                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       756512                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       257574                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        935046                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          62670                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12780                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19059936                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        49530                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1893712                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       977523                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1776                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10325                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       129515                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120147                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249662                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14864033                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1402223                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       272871                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2171167                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2112084                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            768944                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.733101                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14716714                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14705499                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9653915                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27454631                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.714616                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351632                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10123598                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12464994                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6594917                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3481                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216322                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7523510                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.656806                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173356                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2871315     38.16%     38.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2132659     28.35%     66.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       848903     11.28%     77.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       425313      5.65%     83.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       393397      5.23%     88.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       180350      2.40%     91.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       194660      2.59%     93.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       100012      1.33%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       376901      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7523510                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10123598                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12464994                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1857143                       # Number of memory references committed
system.switch_cpus2.commit.loads              1137194                       # Number of loads committed
system.switch_cpus2.commit.membars               1734                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1799852                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11229207                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       257036                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       376901                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26206351                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39055973                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3852                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 117999                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10123598                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12464994                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10123598                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.847184                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.847184                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.180380                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.180380                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66745704                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20394217                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19409597                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3468                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8576555                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3122472                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2541953                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209719                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1287014                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1209584                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          330246                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9313                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3118081                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17243117                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3122472                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1539830                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3796626                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1125081                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        624502                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1526729                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        88789                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8450691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.524662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.308881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4654065     55.07%     55.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          333266      3.94%     59.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          270043      3.20%     62.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          652530      7.72%     69.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          173483      2.05%     71.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          235920      2.79%     74.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          162820      1.93%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           94771      1.12%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1873793     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8450691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.364071                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.010495                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3255392                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       610067                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3651175                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        22892                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        911163                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       531890                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          327                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20653555                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1646                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        911163                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3492855                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         105705                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       162335                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3431791                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       346837                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19920363                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          209                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        138792                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       112848                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           39                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27856299                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93002798                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93002798                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17108327                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10747843                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4208                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2537                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           969318                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1873009                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       971623                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19751                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       376152                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18813448                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4225                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14928286                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30733                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6466334                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19922049                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          819                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8450691                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.766517                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.893359                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2937993     34.77%     34.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1802760     21.33%     56.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1202736     14.23%     70.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       877072     10.38%     80.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       754612      8.93%     89.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       396843      4.70%     94.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       338057      4.00%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67111      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73507      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8450691                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88426     69.80%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19387     15.30%     85.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        18878     14.90%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12409670     83.13%     83.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208390      1.40%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1667      0.01%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1492696     10.00%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       815863      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14928286                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.740592                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             126692                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008487                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38464687                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25284191                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14546822                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15054978                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        57084                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       739671                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          389                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          187                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       244949                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           19                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        911163                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          58322                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8030                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18817675                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        44179                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1873009                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       971623                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2526                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6450                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          187                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       126952                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119401                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246353                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14693272                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1397977                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       235013                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2194405                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2070951                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            796428                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.713190                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14556732                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14546822                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9459721                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26878236                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.696115                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351947                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10025759                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12322757                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6494933                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3406                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       213150                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7539528                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.634420                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.145295                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2915089     38.66%     38.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2092733     27.76%     66.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       843447     11.19%     77.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       486351      6.45%     84.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       389166      5.16%     89.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       164054      2.18%     91.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       193683      2.57%     93.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94995      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       360010      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7539528                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10025759                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12322757                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1860012                       # Number of memory references committed
system.switch_cpus3.commit.loads              1133338                       # Number of loads committed
system.switch_cpus3.commit.membars               1694                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1767602                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11106677                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251255                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       360010                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25997039                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38547232                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 125864                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10025759                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12322757                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10025759                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.855452                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.855452                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.168973                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.168973                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66103298                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20091320                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19046003                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3398                       # number of misc regfile writes
system.l2.replacements                           6711                       # number of replacements
system.l2.tagsinuse                      16378.874729                       # Cycle average of tags in use
system.l2.total_refs                           853235                       # Total number of references to valid blocks.
system.l2.sampled_refs                          23090                       # Sample count of references to valid blocks.
system.l2.avg_refs                          36.952577                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           188.464751                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     37.506377                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1111.453695                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     39.242144                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    931.055442                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     37.560346                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    571.425356                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     37.663605                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    735.385081                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3962.256447                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3512.971256                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2290.573658                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2923.316571                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011503                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002289                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.067838                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002395                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.056827                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002293                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.034877                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002299                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.044884                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.241837                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.214415                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.139806                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.178425                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999687                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8162                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3905                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3378                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4125                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   19577                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5930                       # number of Writeback hits
system.l2.Writeback_hits::total                  5930                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   176                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8210                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3929                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3430                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4177                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19753                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8210                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3929                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3430                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4177                       # number of overall hits
system.l2.overall_hits::total                   19753                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2205                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1787                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1131                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1416                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6710                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2205                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1787                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1131                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1416                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6710                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2205                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1787                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1131                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1416                       # number of overall misses
system.l2.overall_misses::total                  6710                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1957217                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    106277831                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2126742                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     82713698                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1949465                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     53182538                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2007067                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     63174223                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       313388781                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1957217                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    106277831                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2126742                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     82713698                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1949465                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     53182538                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2007067                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     63174223                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        313388781                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1957217                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    106277831                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2126742                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     82713698                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1949465                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     53182538                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2007067                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     63174223                       # number of overall miss cycles
system.l2.overall_miss_latency::total       313388781                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10367                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5692                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4509                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5541                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               26287                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5930                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5930                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               176                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10415                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5716                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4561                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5593                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26463                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10415                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5716                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4561                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5593                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26463                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.212694                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.313949                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.250832                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.255550                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.255259                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.211714                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.312631                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.247972                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.253174                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.253562                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.211714                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.312631                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.247972                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.253174                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.253562                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        47737                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48198.562812                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 48335.045455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46286.344712                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45336.395349                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 47022.580018                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 46675.976744                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 44614.564266                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46704.736364                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        47737                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48198.562812                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 48335.045455                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46286.344712                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45336.395349                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 47022.580018                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 46675.976744                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 44614.564266                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46704.736364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        47737                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48198.562812                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 48335.045455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46286.344712                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45336.395349                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 47022.580018                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 46675.976744                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 44614.564266                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46704.736364                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2312                       # number of writebacks
system.l2.writebacks::total                      2312                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2205                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1787                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1131                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1416                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6710                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2205                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6710                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6710                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1721798                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     93664052                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1877433                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     72366525                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1702227                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     46649022                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1760603                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     54942979                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    274684639                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1721798                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     93664052                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1877433                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     72366525                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1702227                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     46649022                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1760603                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     54942979                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    274684639                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1721798                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     93664052                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1877433                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     72366525                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1702227                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     46649022                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1760603                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     54942979                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    274684639                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.212694                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.313949                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.250832                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.255550                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.255259                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.211714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.312631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.247972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.253174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.253562                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.211714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.312631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.247972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.253174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.253562                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41995.073171                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42478.028118                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42668.931818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40496.096810                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39586.674419                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 41245.819629                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 40944.255814                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 38801.538842                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40936.607899                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41995.073171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42478.028118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42668.931818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40496.096810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39586.674419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 41245.819629                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 40944.255814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 38801.538842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40936.607899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41995.073171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42478.028118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42668.931818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40496.096810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39586.674419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 41245.819629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 40944.255814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 38801.538842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40936.607899                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               577.266679                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001642789                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1718083.686106                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.445571                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.821108                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061611                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.863495                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.925107                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634095                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634095                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634095                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634095                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634095                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634095                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           53                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           53                       # number of overall misses
system.cpu0.icache.overall_misses::total           53                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3016699                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3016699                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3016699                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3016699                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3016699                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3016699                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634148                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634148                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634148                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634148                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634148                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634148                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 56918.849057                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56918.849057                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 56918.849057                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56918.849057                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 56918.849057                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56918.849057                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2412196                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2412196                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2412196                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2412196                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2412196                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2412196                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57433.238095                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57433.238095                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57433.238095                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57433.238095                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57433.238095                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57433.238095                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10415                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174375448                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10671                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16341.059694                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.208984                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.791016                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899254                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100746                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1130690                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1130690                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778491                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778491                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1740                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1740                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1621                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1909181                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1909181                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1909181                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1909181                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36989                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36989                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          154                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          154                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37143                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37143                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37143                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37143                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1151681262                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1151681262                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4413683                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4413683                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1156094945                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1156094945                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1156094945                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1156094945                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1167679                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1167679                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1946324                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1946324                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1946324                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1946324                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031677                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031677                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019084                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019084                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019084                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019084                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31135.777177                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31135.777177                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 28660.279221                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28660.279221                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31125.513421                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31125.513421                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31125.513421                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31125.513421                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1671                       # number of writebacks
system.cpu0.dcache.writebacks::total             1671                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26622                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26622                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26728                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26728                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26728                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26728                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10367                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10367                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10415                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10415                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10415                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10415                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    195686590                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    195686590                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       922978                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       922978                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    196609568                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    196609568                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    196609568                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    196609568                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008878                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008878                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005351                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005351                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005351                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005351                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18875.912993                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18875.912993                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19228.708333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19228.708333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18877.538934                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18877.538934                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18877.538934                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18877.538934                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     4                       # number of replacements
system.cpu1.icache.tagsinuse               557.294769                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913284299                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1616432.387611                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.287490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.007278                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067768                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825332                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.893101                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1842990                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1842990                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1842990                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1842990                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1842990                       # number of overall hits
system.cpu1.icache.overall_hits::total        1842990                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2994439                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2994439                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2994439                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2994439                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2994439                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2994439                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1843045                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1843045                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1843045                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1843045                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1843045                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1843045                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 54444.345455                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54444.345455                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 54444.345455                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54444.345455                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 54444.345455                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54444.345455                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2626426                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2626426                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2626426                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2626426                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2626426                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2626426                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 55881.404255                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55881.404255                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 55881.404255                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55881.404255                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 55881.404255                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55881.404255                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5716                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206882887                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5972                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34642.144508                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   205.393449                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    50.606551                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.802318                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.197682                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2196716                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2196716                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       475374                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        475374                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1224                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1224                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1107                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1107                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2672090                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2672090                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2672090                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2672090                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18216                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18216                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18288                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18288                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18288                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18288                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    698208777                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    698208777                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2451797                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2451797                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    700660574                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    700660574                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    700660574                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    700660574                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2214932                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2214932                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       475446                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       475446                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1107                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1107                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2690378                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2690378                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2690378                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2690378                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008224                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008224                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006798                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006798                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006798                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006798                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 38329.423419                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38329.423419                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 34052.736111                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34052.736111                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38312.586067                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38312.586067                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38312.586067                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38312.586067                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          999                       # number of writebacks
system.cpu1.dcache.writebacks::total              999                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12524                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12524                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12572                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12572                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12572                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12572                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5692                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5692                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5716                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5716                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5716                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5716                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    121932221                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    121932221                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       558031                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       558031                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    122490252                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    122490252                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    122490252                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    122490252                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002570                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002570                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002125                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002125                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002125                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002125                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21421.683240                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21421.683240                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23251.291667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23251.291667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21429.365290                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21429.365290                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21429.365290                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21429.365290                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               501.877907                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004683376                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1981624.015779                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.877907                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.063907                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.804292                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1634813                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1634813                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1634813                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1634813                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1634813                       # number of overall hits
system.cpu2.icache.overall_hits::total        1634813                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           58                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           58                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           58                       # number of overall misses
system.cpu2.icache.overall_misses::total           58                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2984739                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2984739                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2984739                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2984739                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2984739                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2984739                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1634871                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1634871                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1634871                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1634871                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1634871                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1634871                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 51461.017241                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51461.017241                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 51461.017241                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51461.017241                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 51461.017241                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51461.017241                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2258801                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2258801                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2258801                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2258801                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2258801                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2258801                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50195.577778                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50195.577778                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 50195.577778                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50195.577778                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 50195.577778                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50195.577778                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4561                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153824072                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4817                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              31933.583558                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.231117                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.768883                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.883715                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.116285                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1097911                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1097911                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       716298                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        716298                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1735                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1735                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1734                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1734                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1814209                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1814209                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1814209                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1814209                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11402                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11402                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11568                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11568                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11568                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11568                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    391970572                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    391970572                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5836766                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5836766                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    397807338                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    397807338                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    397807338                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    397807338                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1109313                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1109313                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       716464                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       716464                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1825777                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1825777                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1825777                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1825777                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010278                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010278                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000232                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000232                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006336                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006336                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006336                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006336                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 34377.352394                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34377.352394                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 35161.240964                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 35161.240964                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 34388.601141                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 34388.601141                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 34388.601141                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 34388.601141                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          970                       # number of writebacks
system.cpu2.dcache.writebacks::total              970                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6893                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6893                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7007                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7007                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7007                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7007                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4509                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4509                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4561                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4561                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4561                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4561                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     88015390                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     88015390                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1318725                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1318725                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     89334115                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     89334115                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     89334115                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     89334115                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004065                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004065                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002498                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002498                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002498                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002498                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19519.935684                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19519.935684                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 25360.096154                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 25360.096154                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19586.519404                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19586.519404                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19586.519404                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19586.519404                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.645593                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004743337                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1939658.951737                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.645593                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063535                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.823150                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1526673                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1526673                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1526673                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1526673                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1526673                       # number of overall hits
system.cpu3.icache.overall_hits::total        1526673                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           56                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2922036                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2922036                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2922036                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2922036                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2922036                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2922036                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1526729                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1526729                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1526729                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1526729                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1526729                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1526729                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 52179.214286                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 52179.214286                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 52179.214286                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 52179.214286                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 52179.214286                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 52179.214286                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2370183                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2370183                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2370183                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2370183                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2370183                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2370183                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 53867.795455                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 53867.795455                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 53867.795455                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 53867.795455                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 53867.795455                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 53867.795455                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5593                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158201168                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5849                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27047.558215                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.685432                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.314568                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881584                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118416                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1061405                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1061405                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       722639                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        722639                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1824                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1824                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1699                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1699                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1784044                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1784044                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1784044                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1784044                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14248                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14248                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          461                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          461                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14709                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14709                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14709                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14709                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    513853862                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    513853862                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     23494797                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     23494797                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    537348659                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    537348659                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    537348659                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    537348659                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1075653                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1075653                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       723100                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       723100                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1824                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1824                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1699                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1699                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1798753                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1798753                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1798753                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1798753                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013246                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013246                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000638                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000638                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008177                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008177                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008177                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008177                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 36064.981892                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 36064.981892                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 50964.852495                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 50964.852495                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 36531.964036                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 36531.964036                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 36531.964036                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 36531.964036                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        68664                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        34332                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2290                       # number of writebacks
system.cpu3.dcache.writebacks::total             2290                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8707                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8707                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          409                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          409                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9116                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9116                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9116                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9116                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5541                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5541                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5593                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5593                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5593                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5593                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    107357321                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    107357321                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1240807                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1240807                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    108598128                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    108598128                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    108598128                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    108598128                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005151                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005151                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003109                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003109                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003109                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003109                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 19375.080491                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19375.080491                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 23861.673077                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23861.673077                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 19416.793849                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19416.793849                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 19416.793849                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 19416.793849                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
