{ "Info" "0" "" "Successfully restored 'D:/repos/verilog/lab2/lab2_1/lab2_1.qar' into the 'D:/repos/verilog/lab2/lab2_1/' directory" {  } {  } 0 0 "Successfully restored 'D:/repos/verilog/lab2/lab2_1/lab2_1.qar' into the 'D:/repos/verilog/lab2/lab2_1/' directory" 0 0 "Shell" 0 0 1726612929240 ""}
{ "Info" "0" "" "Generated report 'lab2_1.restore.rpt'" {  } {  } 0 0 "Generated report 'lab2_1.restore.rpt'" 0 0 "Shell" 0 0 1726612929241 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/apps/qpm/qar.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/apps/qpm/qar.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1726612929250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726612929251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 18 01:42:09 2024 " "Processing ended: Wed Sep 18 01:42:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726612929251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726612929251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726612929251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1726612929251 ""}
