DSCH 2.7a
VERSION 7/11/2023 3:15:55 PM
BB(-170,-120,90,168)
SYM  #nmos
BB(25,145,45,165)
TITLE 40 160  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                       
REC(25,146,15,19,r)
VIS 2
PIN(25,165,0.000,0.000)s
PIN(35,145,0.000,0.000)g
PIN(45,165,0.030,0.280)d
LIG(35,155,35,145)
LIG(29,155,41,155)
LIG(29,157,41,157)
LIG(41,165,41,157)
LIG(45,165,41,165)
LIG(29,165,29,157)
LIG(25,165,29,165)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #pmos
BB(25,-70,45,-50)
TITLE 30 -65  #pmos
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                       
REC(30,-70,15,19,r)
VIS 2
PIN(25,-70,0.000,0.000)s
PIN(35,-50,0.000,0.000)g
PIN(45,-70,0.030,0.280)d
LIG(35,-50,35,-56)
LIG(35,-58,35,-58)
LIG(41,-60,29,-60)
LIG(41,-62,29,-62)
LIG(29,-70,29,-62)
LIG(25,-70,29,-70)
LIG(41,-70,41,-62)
LIG(45,-70,41,-70)
VLG  pmos pmos(drain,source,gate);
FSYM
SYM  #pmos
BB(-105,-70,-85,-50)
TITLE -100 -65  #pmos
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                       
REC(-100,-70,15,19,r)
VIS 2
PIN(-105,-70,0.000,0.000)s
PIN(-95,-50,0.000,0.000)g
PIN(-85,-70,0.030,0.070)d
LIG(-95,-50,-95,-56)
LIG(-95,-58,-95,-58)
LIG(-89,-60,-101,-60)
LIG(-89,-62,-101,-62)
LIG(-101,-70,-101,-62)
LIG(-105,-70,-101,-70)
LIG(-89,-70,-89,-62)
LIG(-85,-70,-89,-70)
VLG  pmos pmos(drain,source,gate);
FSYM
SYM  #pmos
BB(25,95,45,115)
TITLE 30 100  #pmos
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                       
REC(30,95,15,19,r)
VIS 2
PIN(25,95,0.000,0.000)s
PIN(35,115,0.000,0.000)g
PIN(45,95,0.030,0.280)d
LIG(35,115,35,109)
LIG(35,107,35,107)
LIG(41,105,29,105)
LIG(41,103,29,103)
LIG(29,95,29,103)
LIG(25,95,29,95)
LIG(41,95,41,103)
LIG(45,95,41,95)
VLG  pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(25,-5,45,15)
TITLE 40 10  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                       
REC(25,-4,15,19,r)
VIS 2
PIN(25,15,0.000,0.000)s
PIN(35,-5,0.000,0.000)g
PIN(45,15,0.030,0.280)d
LIG(35,5,35,-5)
LIG(29,5,41,5)
LIG(29,7,41,7)
LIG(41,15,41,7)
LIG(45,15,41,15)
LIG(29,15,29,7)
LIG(25,15,29,15)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #pmos
BB(-105,15,-85,35)
TITLE -100 20  #pmos
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                       
REC(-100,15,15,19,r)
VIS 2
PIN(-105,15,0.000,0.000)s
PIN(-95,35,0.000,0.000)g
PIN(-85,15,0.030,0.070)d
LIG(-95,35,-95,29)
LIG(-95,27,-95,27)
LIG(-89,25,-101,25)
LIG(-89,23,-101,23)
LIG(-101,15,-101,23)
LIG(-105,15,-101,15)
LIG(-89,15,-89,23)
LIG(-85,15,-89,15)
VLG  pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(-105,75,-85,95)
TITLE -90 90  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                       
REC(-105,76,15,19,r)
VIS 2
PIN(-105,95,0.000,0.000)s
PIN(-95,75,0.000,0.000)g
PIN(-85,95,0.030,0.070)d
LIG(-95,85,-95,75)
LIG(-101,85,-89,85)
LIG(-101,87,-89,87)
LIG(-89,95,-89,87)
LIG(-85,95,-89,95)
LIG(-101,95,-101,87)
LIG(-105,95,-101,95)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #vss
BB(20,-108,30,-100)
TITLE 24 -103  #vss
MODEL 0
PROP                                                                                                                                                                                                            
REC(20,-110,0,0,b)
VIS 0
PIN(25,-110,0.000,0.000)vss
LIG(25,-110,25,-105)
LIG(20,-105,30,-105)
LIG(20,-102,22,-105)
LIG(22,-102,24,-105)
LIG(24,-102,26,-105)
LIG(26,-102,28,-105)
FSYM
SYM  #nmos
BB(-105,145,-85,165)
TITLE -90 160  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                       
REC(-105,146,15,19,r)
VIS 2
PIN(-105,165,0.000,0.000)s
PIN(-95,145,0.000,0.000)g
PIN(-85,165,0.030,0.070)d
LIG(-95,155,-95,145)
LIG(-101,155,-89,155)
LIG(-101,157,-89,157)
LIG(-89,165,-89,157)
LIG(-85,165,-89,165)
LIG(-101,165,-101,157)
LIG(-105,165,-101,165)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #clock1
BB(-170,-73,-155,-67)
TITLE -165 -70  #clock
MODEL 69
PROP   10.00 10.00                                                                                                                                                                                                       
REC(-168,-72,6,4,r)
VIS 1
PIN(-155,-70,1.500,0.070)clk1
LIG(-160,-70,-155,-70)
LIG(-165,-72,-167,-72)
LIG(-161,-72,-163,-72)
LIG(-160,-73,-160,-67)
LIG(-170,-67,-170,-73)
LIG(-165,-68,-165,-72)
LIG(-163,-72,-163,-68)
LIG(-163,-68,-165,-68)
LIG(-167,-68,-169,-68)
LIG(-167,-72,-167,-68)
LIG(-160,-67,-170,-67)
LIG(-160,-73,-170,-73)
FSYM
SYM  #clock2
BB(-170,12,-155,18)
TITLE -165 15  #clock
MODEL 69
PROP   20.00 20.00                                                                                                                                                                                                       
REC(-168,13,6,4,r)
VIS 1
PIN(-155,15,1.500,0.070)clk2
LIG(-160,15,-155,15)
LIG(-165,13,-167,13)
LIG(-161,13,-163,13)
LIG(-160,12,-160,18)
LIG(-170,18,-170,12)
LIG(-165,17,-165,13)
LIG(-163,13,-163,17)
LIG(-163,17,-165,17)
LIG(-167,17,-169,17)
LIG(-167,13,-167,17)
LIG(-160,18,-170,18)
LIG(-160,12,-170,12)
FSYM
SYM  #clock3
BB(-170,92,-155,98)
TITLE -165 95  #clock
MODEL 69
PROP   40.00 40.00                                                                                                                                                                                                       
REC(-168,93,6,4,r)
VIS 1
PIN(-155,95,1.500,0.070)clk3
LIG(-160,95,-155,95)
LIG(-165,93,-167,93)
LIG(-161,93,-163,93)
LIG(-160,92,-160,98)
LIG(-170,98,-170,92)
LIG(-165,97,-165,93)
LIG(-163,93,-163,97)
LIG(-163,97,-165,97)
LIG(-167,97,-169,97)
LIG(-167,93,-167,97)
LIG(-160,98,-170,98)
LIG(-160,92,-170,92)
FSYM
SYM  #clock4
BB(-170,162,-155,168)
TITLE -165 165  #clock
MODEL 69
PROP   80.00 80.00                                                                                                                                                                                                       
REC(-168,163,6,4,r)
VIS 1
PIN(-155,165,1.500,0.070)clk4
LIG(-160,165,-155,165)
LIG(-165,163,-167,163)
LIG(-161,163,-163,163)
LIG(-160,162,-160,168)
LIG(-170,168,-170,162)
LIG(-165,167,-165,163)
LIG(-163,163,-163,167)
LIG(-163,167,-165,167)
LIG(-167,167,-169,167)
LIG(-167,163,-167,167)
LIG(-160,168,-170,168)
LIG(-160,162,-170,162)
FSYM
SYM  #light1
BB(83,-85,89,-71)
TITLE 85 -71  #light
MODEL 49
PROP                                                                                                                                                                                                           
REC(84,-84,4,4,r)
VIS 1
PIN(85,-70,0.000,0.000)out1
LIG(88,-79,88,-84)
LIG(88,-84,87,-85)
LIG(84,-84,84,-79)
LIG(87,-74,87,-77)
LIG(86,-74,89,-74)
LIG(86,-72,88,-74)
LIG(87,-72,89,-74)
LIG(83,-77,89,-77)
LIG(85,-77,85,-70)
LIG(83,-79,83,-77)
LIG(89,-79,83,-79)
LIG(89,-77,89,-79)
LIG(85,-85,84,-84)
LIG(87,-85,85,-85)
FSYM
SYM  #vdd
BB(-115,-120,-105,-110)
TITLE -112 -114  #vdd
MODEL 1
PROP                                                                                                                                                                                                           
REC(0,0,0,0,)
VIS 0
PIN(-110,-110,0.000,0.000)vdd
LIG(-110,-110,-110,-115)
LIG(-110,-115,-115,-115)
LIG(-115,-115,-110,-120)
LIG(-110,-120,-105,-115)
LIG(-105,-115,-110,-115)
FSYM
CNC(90 15)
CNC(90 95)
LIG(-85,-70,25,-70)
LIG(-95,-110,-95,150)
LIG(35,-110,35,145)
LIG(-155,165,-105,165)
LIG(-90,165,25,165)
LIG(-85,95,25,95)
LIG(-85,15,25,15)
LIG(45,-70,90,-70)
LIG(45,15,90,15)
LIG(45,95,90,95)
LIG(45,165,90,165)
LIG(90,-70,90,15)
LIG(90,15,90,95)
LIG(90,95,90,165)
LIG(-155,-70,-105,-70)
LIG(-105,15,-155,15)
LIG(-105,95,-155,95)
LIG(35,-110,25,-110)
LIG(-115,-110,-95,-110)
FFIG D:\study\RUET 4.1\Sessional\VLSI\Lab 4\cmos mux.sch
