Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/hamza/VHDL/counter8b/counter8b/counter8b_tb_isim_beh.exe -prj /home/hamza/VHDL/counter8b/counter8b/counter8b_tb_beh.prj work.counter8b_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/hamza/VHDL/counter8b/counter8b/clock_divider.vhd" into library work
Parsing VHDL file "/home/hamza/VHDL/counter8b/counter8b/counter8.vhd" into library work
Parsing VHDL file "/home/hamza/VHDL/counter8b/counter8b/counter8tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 86992 KB
Fuse CPU Usage: 770 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity clock_divider [clock_divider_default]
Compiling architecture behavioral of entity counter8b [counter8b_default]
Compiling architecture behavioral of entity counter8b_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable /home/hamza/VHDL/counter8b/counter8b/counter8b_tb_isim_beh.exe
Fuse Memory Usage: 1182860 KB
Fuse CPU Usage: 810 ms
GCC CPU Usage: 150 ms
