var searchData=
[
  ['oar1_15035',['OAR1',['../structI2C__TypeDef.html#ae8269169fcbdc2ecb580208d99c2f89f',1,'I2C_TypeDef']]],
  ['oar2_15036',['OAR2',['../structI2C__TypeDef.html#a73988a218be320999c74a641b3d6e3c1',1,'I2C_TypeDef']]],
  ['ocfastmode_15037',['OCFastMode',['../structTIM__OC__InitTypeDef.html#a4c4203c5ed779ac86fb793bb9d628e55',1,'TIM_OC_InitTypeDef']]],
  ['ocidlestate_15038',['OCIdleState',['../structTIM__OC__InitTypeDef.html#ace3e2b76ca2fca0f4961585ed9ebecf5',1,'TIM_OC_InitTypeDef::OCIdleState()'],['../structTIM__OnePulse__InitTypeDef.html#aef11bcea1dbf3e3ddf2a4bbc2846bb1e',1,'TIM_OnePulse_InitTypeDef::OCIdleState()']]],
  ['ocmode_15039',['OCMode',['../structTIM__OC__InitTypeDef.html#ae5faa1cba0b3f1ab6179cc54e1015ee8',1,'TIM_OC_InitTypeDef::OCMode()'],['../structTIM__OnePulse__InitTypeDef.html#af127f01162853e39ae616b43cc52b674',1,'TIM_OnePulse_InitTypeDef::OCMode()']]],
  ['ocnidlestate_15040',['OCNIdleState',['../structTIM__OC__InitTypeDef.html#a0d70cc51990d7433fd76cc6ed1d06237',1,'TIM_OC_InitTypeDef::OCNIdleState()'],['../structTIM__OnePulse__InitTypeDef.html#a37bc0a680d53458bf4c42ebb277b0c2c',1,'TIM_OnePulse_InitTypeDef::OCNIdleState()']]],
  ['ocnpolarity_15041',['OCNPolarity',['../structTIM__OC__InitTypeDef.html#a21922d8e2fee659d081c4be4c500d1d4',1,'TIM_OC_InitTypeDef::OCNPolarity()'],['../structTIM__OnePulse__InitTypeDef.html#a00deac6c3347b0482955d936351c6388',1,'TIM_OnePulse_InitTypeDef::OCNPolarity()']]],
  ['ocpolarity_15042',['OCPolarity',['../structTIM__OnePulse__InitTypeDef.html#a3028787ad41698072cbf70ddf1b6c984',1,'TIM_OnePulse_InitTypeDef::OCPolarity()'],['../structTIM__OC__InitTypeDef.html#a556b7137d041aceed3e45c87cbfb39cd',1,'TIM_OC_InitTypeDef::OCPolarity()']]],
  ['odisr_15043',['ODISR',['../structHRTIM__Common__TypeDef.html#afc0d5fc22ce6426498473ec63be8577c',1,'HRTIM_Common_TypeDef']]],
  ['odr_15044',['ODR',['../structGPIO__TypeDef.html#a6fb78f4a978a36032cdeac93ac3c9c8b',1,'GPIO_TypeDef']]],
  ['odsr_15045',['ODSR',['../structHRTIM__Common__TypeDef.html#abf167844da1fea363b0e0cfb2995b1f1',1,'HRTIM_Common_TypeDef']]],
  ['oenr_15046',['OENR',['../structHRTIM__Common__TypeDef.html#a948696e86ea3388cb8cd94cb924e6adb',1,'HRTIM_Common_TypeDef']]],
  ['offset_15047',['Offset',['../structADC__ChannelConfTypeDef.html#a481e92707be00870f495e8a63c6cc788',1,'ADC_ChannelConfTypeDef']]],
  ['offsetnumber_15048',['OffsetNumber',['../structADC__ChannelConfTypeDef.html#aea936c2727227a3716645957e699b26e',1,'ADC_ChannelConfTypeDef']]],
  ['offsetsaturation_15049',['OffsetSaturation',['../structADC__ChannelConfTypeDef.html#ab27c5fd2c7f4e9b1f5da7e0d589e2284',1,'ADC_ChannelConfTypeDef']]],
  ['offsetsign_15050',['OffsetSign',['../structADC__ChannelConfTypeDef.html#ac07e074be4d45a1551b44fac2cbd550d',1,'ADC_ChannelConfTypeDef']]],
  ['offstateidlemode_15051',['OffStateIDLEMode',['../structTIM__BreakDeadTimeConfigTypeDef.html#a49f39e31ac019b9b7a20751bfd01c6c4',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['offstaterunmode_15052',['OffStateRunMode',['../structTIM__BreakDeadTimeConfigTypeDef.html#a5e97751b5e397414e2a5120eb5cef7c6',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['ofr1_15053',['OFR1',['../structADC__TypeDef.html#a97988c41c381690e8a38fec8d2d24ca5',1,'ADC_TypeDef']]],
  ['ofr2_15054',['OFR2',['../structADC__TypeDef.html#ae446fdae782b6dd059e348fc877681a6',1,'ADC_TypeDef']]],
  ['ofr3_15055',['OFR3',['../structADC__TypeDef.html#a23083f97baee16e0002366547c8cb5ea',1,'ADC_TypeDef']]],
  ['ofr4_15056',['OFR4',['../structADC__TypeDef.html#a232fcdf46374a9c267c2a6533a777fac',1,'ADC_TypeDef']]],
  ['onebitsampling_15057',['OneBitSampling',['../structUART__InitTypeDef.html#a1662b82dc43d9137c3a4485794c94388',1,'UART_InitTypeDef']]],
  ['optiontype_15058',['OptionType',['../structFLASH__OBProgramInitTypeDef.html#a46bffc2a63ea02e15b9187856535d890',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr_15059',['OPTKEYR',['../structFLASH__TypeDef.html#a793cd13a4636c9785fdb99316f7fd7ab',1,'FLASH_TypeDef']]],
  ['optr_15060',['OPTR',['../structFLASH__TypeDef.html#ac52493cbf73d2f638b0c984521f9bdd8',1,'FLASH_TypeDef']]],
  ['or_15061',['OR',['../structTIM__TypeDef.html#acb0e8a4efa46dac4a2fb1aa3d45924fd',1,'TIM_TypeDef::OR()'],['../structLPTIM__TypeDef.html#a4aa9c39c3cecccb9a1a3aab50fb0fb45',1,'LPTIM_TypeDef::OR()']]],
  ['oscillatortype_15062',['OscillatorType',['../structRCC__OscInitTypeDef.html#af9e7bc89cab81c1705d94c74c7a81088',1,'RCC_OscInitTypeDef']]],
  ['ospeedr_15063',['OSPEEDR',['../structGPIO__TypeDef.html#a0d233d720f18ae2050f9131fa6faf7c6',1,'GPIO_TypeDef']]],
  ['otyper_15064',['OTYPER',['../structGPIO__TypeDef.html#a910885e4d881c3a459dd11640237107f',1,'GPIO_TypeDef']]],
  ['outxr_15065',['OUTxR',['../structHRTIM__Timerx__TypeDef.html#a9f3842853c6157e11aface4a32f35a92',1,'HRTIM_Timerx_TypeDef']]],
  ['overrun_15066',['Overrun',['../structADC__InitTypeDef.html#a63237364ceaf8692adea5dd58420086a',1,'ADC_InitTypeDef']]],
  ['overrundisable_15067',['OverrunDisable',['../structUART__AdvFeatureInitTypeDef.html#af2079d3cf82744589352950855551bbb',1,'UART_AdvFeatureInitTypeDef']]],
  ['oversampling_15068',['OverSampling',['../structUART__InitTypeDef.html#a77c2c86a2186e09cbf022e27c0c82324',1,'UART_InitTypeDef']]],
  ['oversampling_15069',['Oversampling',['../structADC__InitTypeDef.html#af2b1be3b90d94f331e3688b8f3df528d',1,'ADC_InitTypeDef']]],
  ['oversamplingmode_15070',['OversamplingMode',['../structADC__InitTypeDef.html#a693ef3079c6f2c8588beacb44fce185f',1,'ADC_InitTypeDef']]],
  ['oversamplingstopreset_15071',['OversamplingStopReset',['../structADC__OversamplingTypeDef.html#ad8611186b577567ed8e5892283fb883b',1,'ADC_OversamplingTypeDef']]]
];
