/*=======================================================================*/
/* This code was generated by the tool auto-sync-sail*/
/* (see https://github.com/rizinorg/capstone-autosync-sail)*/
/* from the sail model of RISC-V*/
/* (see https://github.com/riscv/sail-riscv) @ version
 * 8a75b297b116a1ffd8c62e98a7f43e2d93761d15.*/
/* DO NOT MODIFY THIS CODE MANUALLY. ANY MANUAL EDITS ARE OVERWRITTEN.*/
/* ------------------------------------------------------------------- */
/* Copyright Â© 2024-2025 moste00 <ubermenchun@gmail.com>*/
/* SPDX-License-Identifier: BSD-3-Clause*/
/*=======================================================================*/

#ifndef __RISCVOPERANDS_GEN_INC__
#define __RISCVOPERANDS_GEN_INC__
#include <stddef.h>
#include <stdint.h>
#include <string.h>

#include "../../include/capstone/capstone.h"
#include "RISCVAst.gen.inc"

static void fill_operands(struct ast *tree, cs_riscv_op *ops,
                          uint8_t *op_count) {
  switch (tree->ast_node_type) {
  case RISCV_DIV: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.div.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.div.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.div.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_C_SRAI_HINT: {
    break;
  }
  case RISCV_AES64ES: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes64es.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes64es.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes64es.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_FLTQ_D: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fltq_d.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fltq_d.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_fltq_d.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_C_SWSP: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_swsp.uimm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_swsp.rs2),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_FLW: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_flw.uimm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_flw.rsc),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.c_flw.rdc),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_MVXTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.mvxtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.mvxtype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.mvxtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_VICMPTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vicmptype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.vicmptype.simm,
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vicmptype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_FLEQ_H: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fleq_h.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fleq_h.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_fleq_h.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_SHA256SIG1: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha256sig1.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha256sig1.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_VCPOP_M: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vcpop_m.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vcpop_m.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_VVTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vvtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vvtype.vs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vvtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_ADDW: {
    break;
  }
  case RISCV_C_ADDI4SPN: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_addi4spn.rdc),
              .access = CS_AC_WRITE};
    ops[1] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_addi4spn.nzimm,
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_FSD: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_fsd.uimm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_fsd.rsc1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.c_fsd.rsc2),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_F_UN_TYPE_H: {
    switch (tree->ast_node.f_un_type_h.fmv_h_x) {
    case RISCV_FMV_H_X: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_type_h.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_type_h.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FMV_X_H: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_type_h.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_type_h.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCLASS_H: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_type_h.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_type_h.rd),
                .access = CS_AC_WRITE};
      break;
    }
    }
    break;
  }
  case RISCV_AES32DSMI: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.aes32dsmi.bs,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes32dsmi.rs2),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes32dsmi.rs1),
              .access = CS_AC_READ};
    ops[3] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes32dsmi.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_BREV8: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_brev8.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_brev8.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_SHA256SIG0: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha256sig0.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha256sig0.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_ILLEGAL: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.illegal,
              .access = CS_AC_READ};
    break;
  }
  case RISCV_VLSEGTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vlsegtype.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vlsegtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_VVCMPTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vvcmptype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vvcmptype.vs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vvcmptype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_SHA512SIG1L: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sig1l.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sig1l.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sig1l.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_MULW: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.mulw.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.mulw.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.mulw.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_C_ZEXT_H: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_zext_h),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_WMVVTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.wmvvtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.wmvvtype.vs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.wmvvtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_F_MADD_TYPE_D: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_DOUBLE_REG(tree->ast_node.f_madd_type_d.rs3),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_DOUBLE_REG(tree->ast_node.f_madd_type_d.rs2),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_DOUBLE_REG(tree->ast_node.f_madd_type_d.rs1),
              .access = CS_AC_READ};
    ops[3] = {.type = RISCV_OP_REG,
              .reg = AS_DOUBLE_REG(tree->ast_node.f_madd_type_d.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_RTYPEW: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.rtypew.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.rtypew.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.rtypew.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_F_UN_RM_TYPE_S: {
    switch (tree->ast_node.f_un_rm_type_s.fcvt_s_lu) {
    case RISCV_FCVT_S_LU: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_rm_type_s.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_s.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_S_L: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_rm_type_s.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_s.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_LU_S: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_s.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_rm_type_s.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_L_S: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_s.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_rm_type_s.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_S_WU: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_rm_type_s.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_s.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_S_W: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_rm_type_s.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_s.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_WU_S: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_s.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_rm_type_s.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_W_S: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_s.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_rm_type_s.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FSQRT_S: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_s.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_s.rd),
                .access = CS_AC_WRITE};
      break;
    }
    }
    break;
  }
  case RISCV_C_LBU: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_lbu.uimm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_lbu.rdc),
              .access = CS_AC_WRITE};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_lbu.rs1c),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_FMVP_D_X: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_fmvp_d_x.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_fmvp_d_x.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fmvp_d_x.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_C_LUI: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_lui.imm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_lui.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_C_SRAI: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_srai.shamt,
              .access = CS_AC_READ};
    break;
  }
  case RISCV_CSR: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.csr.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.csr.rs1,
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.csr.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_EBREAK: {
    break;
  }
  case RISCV_C_LI: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_li.imm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_li.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_VEXT2TYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vext2type.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vext2type.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_AES64DSM: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes64dsm.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes64dsm.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes64dsm.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_FVVMATYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fvvmatype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fvvmatype.vs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fvvmatype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_VVMSTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vvmstype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vvmstype.vs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vvmstype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_LOAD_FP: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.load_fp.imm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.load_fp.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.load_fp.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_WVVTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.wvvtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.wvvtype.vs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.wvvtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_AMO: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.amo.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.amo.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.amo.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_SHA512SIG0H: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sig0h.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sig0h.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sig0h.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_C_SLLI_HINT: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_slli_hint.shamt,
              .access = CS_AC_READ};
    break;
  }
  case RISCV_VSRETYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vsretype.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vsretype.vs3),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_RFVVTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.rfvvtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.rfvvtype.vs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.rfvvtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_SRLI: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_srli.shamt,
              .access = CS_AC_READ};
    break;
  }
  case RISCV_FCVTMOD_W_D: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fcvtmod_w_d.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_fcvtmod_w_d.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_ZBA_RTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zba_rtype.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zba_rtype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zba_rtype.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_FWVFTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fwvftype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.fwvftype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fwvftype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_VFUNARY1: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vfunary1.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vfunary1.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_MOVETYPEV: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.movetypev.vs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.movetypev.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_VFWUNARY0: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vfwunary0.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vfwunary0.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_VFNUNARY0: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vfnunary0.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vfnunary0.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_MV_HINT: {
    break;
  }
  case RISCV_C_FLDSP: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_fldsp.uimm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.c_fldsp.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_ZBB_RTYPEW: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zbb_rtypew.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zbb_rtypew.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zbb_rtypew.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_C_SB: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_sb.uimm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_sb.rs1c),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_sb.rs2c),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_FLI_S: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.riscv_fli_s.constantidx,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fli_s.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_AES64ESM: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes64esm.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes64esm.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes64esm.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_SHA512SIG0: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sig0.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sig0.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_FENCE_TSO: {
    break;
  }
  case RISCV_C_EBREAK: {
    break;
  }
  case RISCV_REM: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.rem.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.rem.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.rem.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_CLZW: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_clzw.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_clzw.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_RMVVTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.rmvvtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.rmvvtype.vs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.rmvvtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_JALR: {
    break;
  }
  case RISCV_STORE_FP: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.store_fp.imm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.store_fp.rs2),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.store_fp.rs1),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_AES64KS1I: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.aes64ks1i.rnum,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes64ks1i.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes64ks1i.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_FWVVMATYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fwvvmatype.vs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fwvvmatype.vs2),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fwvvmatype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_SRET: {
    break;
  }
  case RISCV_C_BNEZ: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_bnez.imm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_bnez.rs),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_FSDSP: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_fsdsp.uimm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.c_fsdsp.rs2),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_ZICOND_RTYPE: {
    switch (tree->ast_node.zicond_rtype.riscv_czero_nez) {
    case RISCV_CZERO_NEZ: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zicond_rtype.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zicond_rtype.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zicond_rtype.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_CZERO_EQZ: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zicond_rtype.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zicond_rtype.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zicond_rtype.rd),
                .access = CS_AC_WRITE};
      break;
    }
    }
    break;
  }
  case RISCV_F_BIN_TYPE_D: {
    switch (tree->ast_node.f_bin_type_d.fle_d) {
    case RISCV_FLE_D: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_bin_type_d.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_bin_type_d.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_bin_type_d.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FLT_D: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_bin_type_d.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_bin_type_d.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_bin_type_d.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FEQ_D: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_bin_type_d.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_bin_type_d.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_bin_type_d.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FMAX_D: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_bin_type_d.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_bin_type_d.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_bin_type_d.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FMIN_D: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_bin_type_d.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_bin_type_d.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_bin_type_d.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FSGNJX_D: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_bin_type_d.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_bin_type_d.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_bin_type_d.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FSGNJN_D: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_bin_type_d.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_bin_type_d.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_bin_type_d.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FSGNJ_D: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_bin_type_d.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_bin_type_d.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_bin_type_d.rd),
                .access = CS_AC_WRITE};
      break;
    }
    }
    break;
  }
  case RISCV_MOVETYPEX: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.movetypex.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.movetypex.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_SINVAL_VMA: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sinval_vma.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sinval_vma.rs2),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_VSSEGTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vssegtype.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vssegtype.vs3),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_F_BIN_RM_TYPE_S: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.f_bin_rm_type_s.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.f_bin_rm_type_s.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.f_bin_rm_type_s.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_F_BIN_TYPE_S: {
    switch (tree->ast_node.f_bin_type_s.fle_s) {
    case RISCV_FLE_S: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_s.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_s.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_bin_type_s.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FLT_S: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_s.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_s.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_bin_type_s.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FEQ_S: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_s.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_s.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_bin_type_s.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FMAX_S: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_s.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_s.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_s.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FMIN_S: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_s.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_s.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_s.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FSGNJX_S: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_s.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_s.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_s.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FSGNJN_S: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_s.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_s.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_s.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FSGNJ_S: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_s.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_s.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_s.rd),
                .access = CS_AC_WRITE};
      break;
    }
    }
    break;
  }
  case RISCV_VVMCTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vvmctype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vvmctype.vs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vvmctype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_LUI_HINT: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_lui_hint,
              .access = CS_AC_READ};
    break;
  }
  case RISCV_FMINM_H: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fminm_h.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fminm_h.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fminm_h.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_STORE: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.store.imm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.store.rs2),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.store.rs1),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_FLWSP: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_flwsp.imm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.c_flwsp.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_FENCE: {
    break;
  }
  case RISCV_VID_V: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vid_v.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_XOR: {
    break;
  }
  case RISCV_ZBS_IOP: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.zbs_iop.shamt,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zbs_iop.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zbs_iop.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_SHA256SUM0: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha256sum0.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha256sum0.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_FMAXM_H: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fmaxm_h.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fmaxm_h.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fmaxm_h.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_ITYPE: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.itype.imm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.itype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.itype.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_XPERM8: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_xperm8.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_xperm8.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_xperm8.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_CTZW: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_ctzw.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_ctzw.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_FVFMATYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fvfmatype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.fvfmatype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fvfmatype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_LD: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_ld.uimm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_ld.rsc),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_ld.rdc),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_C_ADDIW: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_addiw.imm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_addiw.rsd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_MVVTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.mvvtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.mvvtype.vs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.mvvtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_ZBB_EXTOP: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zbb_extop.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zbb_extop.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_C_NOT: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_not),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_NXTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.nxtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.nxtype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.nxtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_JR: {
    break;
  }
  case RISCV_SFENCE_W_INVAL: {
    break;
  }
  case RISCV_RORIW: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.riscv_roriw.shamt,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_roriw.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_roriw.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_SM4KS: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.sm4ks.bs,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sm4ks.rs2),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sm4ks.rs1),
              .access = CS_AC_READ};
    ops[3] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sm4ks.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_ZICBOZ: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_zicboz),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_ZBB_RTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zbb_rtype.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zbb_rtype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zbb_rtype.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_FROUNDNX_S: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_froundnx_s.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_froundnx_s.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_FWVTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fwvtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fwvtype.vs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fwvtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_VFUNARY0: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vfunary0.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vfunary0.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_SUB: {
    break;
  }
  case RISCV_FWFTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fwftype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.fwftype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fwftype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_ZBS_RTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zbs_rtype.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zbs_rtype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zbs_rtype.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_C_SW: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_sw.uimm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_sw.rsc1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_sw.rsc2),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_FSW: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_fsw.uimm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_fsw.rsc1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.c_fsw.rsc2),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_CPOP: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_cpop.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_cpop.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_F_UN_RM_TYPE_H: {
    switch (tree->ast_node.f_un_rm_type_h.fcvt_h_lu) {
    case RISCV_FCVT_H_LU: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_rm_type_h.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_h.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_H_L: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_rm_type_h.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_h.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_LU_H: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_h.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_rm_type_h.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_L_H: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_h.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_rm_type_h.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_D_H: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_h.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_un_rm_type_h.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_S_H: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_h.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_h.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_H_D: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_un_rm_type_h.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_h.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_H_S: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_h.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_h.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_H_WU: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_rm_type_h.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_h.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_H_W: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_rm_type_h.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_h.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_WU_H: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_h.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_rm_type_h.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_W_H: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_h.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_rm_type_h.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FSQRT_H: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_h.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_h.rd),
                .access = CS_AC_WRITE};
      break;
    }
    }
    break;
  }
  case RISCV_C_LDSP: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_ldsp.uimm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_ldsp.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_WMVXTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.wmvxtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.wmvxtype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.wmvxtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_SHA512SUM1: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sum1.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sum1.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_C_SEXT_H: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_sext_h),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_ZIP: {
    break;
  }
  case RISCV_VFMV: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.vfmv.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vfmv.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_REMW: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.remw.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.remw.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.remw.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_F_MADD_TYPE_S: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.f_madd_type_s.rs3),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.f_madd_type_s.rs2),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.f_madd_type_s.rs1),
              .access = CS_AC_READ};
    ops[3] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.f_madd_type_s.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_C_ADD_HINT: {
    break;
  }
  case RISCV_F_BIN_RM_TYPE_D: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_DOUBLE_REG(tree->ast_node.f_bin_rm_type_d.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_DOUBLE_REG(tree->ast_node.f_bin_rm_type_d.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_DOUBLE_REG(tree->ast_node.f_bin_rm_type_d.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_SHA512SUM0R: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sum0r.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sum0r.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sum0r.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_ZBA_RTYPEUW: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zba_rtypeuw.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zba_rtypeuw.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zba_rtypeuw.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_FMINM_S: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fminm_s.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fminm_s.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fminm_s.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_SHA512SUM0: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sum0.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sum0.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_C_BEQZ: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_beqz.imm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_beqz.rs),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_SLLIUW: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.riscv_slliuw.shamt,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_slliuw.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_slliuw.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_FMVH_X_D: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fmvh_x_d.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_fmvh_x_d.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_AES32ESI: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.aes32esi.bs,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes32esi.rs2),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes32esi.rs1),
              .access = CS_AC_READ};
    ops[3] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes32esi.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_C_J: {
    ops[0] = {
        .type = RISCV_OP_IMM, .imm = tree->ast_node.c_j, .access = CS_AC_READ};
    break;
  }
  case RISCV_CTZ: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_ctz.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_ctz.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_LOADRES: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.loadres.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.loadres.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_VFMVFS: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vfmvfs.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.vfmvfs.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_VIMTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vimtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.vimtype.simm,
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vimtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_MV: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_mv.rd),
              .access = CS_AC_WRITE};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_mv.rs2),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_ZEXT_B: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_zext_b),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_VLRETYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vlretype.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vlretype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_DIVW: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.divw.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.divw.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.divw.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_AES64IM: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes64im.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes64im.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_SHIFTIOP: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.shiftiop.shamt,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.shiftiop.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.shiftiop.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_FMINM_D: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fminm_d.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fminm_d.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fminm_d.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_SM4ED: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.sm4ed.bs,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sm4ed.rs2),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sm4ed.rs1),
              .access = CS_AC_READ};
    ops[3] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sm4ed.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_SM3P0: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sm3p0.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sm3p0.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_SHA512SIG0L: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sig0l.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sig0l.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sig0l.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_C_ADDI16SP: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_addi16sp,
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_LWSP: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_lwsp.uimm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_lwsp.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_FWVFMATYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.fwvfmatype.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fwvfmatype.vs2),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fwvfmatype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_LW: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_lw.uimm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_lw.rsc),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_lw.rdc),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_C_OR: {
    break;
  }
  case RISCV_VEXT8TYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vext8type.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vext8type.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_FLTQ_H: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fltq_h.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fltq_h.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_fltq_h.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_MOVETYPEI: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.movetypei.vd),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.movetypei.simm,
              .access = CS_AC_READ};
    break;
  }
  case RISCV_VFMVSF: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.vfmvsf.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vfmvsf.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_FROUNDNX_H: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_froundnx_h.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_froundnx_h.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_FENCEI: {
    break;
  }
  case RISCV_F_MADD_TYPE_H: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.f_madd_type_h.rs3),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.f_madd_type_h.rs2),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.f_madd_type_h.rs1),
              .access = CS_AC_READ};
    ops[3] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.f_madd_type_h.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_VXMTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vxmtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vxmtype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vxmtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_AES32ESMI: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.aes32esmi.bs,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes32esmi.rs2),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes32esmi.rs1),
              .access = CS_AC_READ};
    ops[3] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes32esmi.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_C_SLLI: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_slli.shamt,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_slli.rsd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_NISTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.nistype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.nistype.simm,
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.nistype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_FROUND_S: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fround_s.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fround_s.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_NVSTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.nvstype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.nvstype.vs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.nvstype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_AES64KS2: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes64ks2.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes64ks2.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes64ks2.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_NVTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.nvtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.nvtype.vs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.nvtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_SFENCE_VMA: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sfence_vma.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sfence_vma.rs2),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_JAL: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_jal,
              .access = CS_AC_READ};
    break;
  }
  case RISCV_FROUND_H: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fround_h.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fround_h.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_VMTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vmtype.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vmtype.vd_or_vs3),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_FWVVTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fwvvtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fwvvtype.vs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fwvvtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_F_UN_TYPE_S: {
    switch (tree->ast_node.f_un_type_s.fmv_w_x) {
    case RISCV_FMV_W_X: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_type_s.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_type_s.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FMV_X_W: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_type_s.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_type_s.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCLASS_S: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_type_s.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_type_s.rd),
                .access = CS_AC_WRITE};
      break;
    }
    }
    break;
  }
  case RISCV_MVVCOMPRESS: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.mvvcompress.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.mvvcompress.vs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.mvvcompress.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_SH: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_sh.uimm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_sh.rs1c),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_sh.rs2c),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_VSETVL: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vsetvl.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vsetvl.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vsetvl.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_VEXT4TYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vext4type.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vext4type.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_SUBW: {
    break;
  }
  case RISCV_MMTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.mmtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.mmtype.vs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.mmtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_VXMCTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vxmctype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vxmctype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vxmctype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_NOP: {
    break;
  }
  case RISCV_C_SDSP: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_sdsp.uimm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_sdsp.rs2),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_WVTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.wvtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.wvtype.vs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.wvtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_VSOXSEGTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vsoxsegtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vsoxsegtype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vsoxsegtype.vs3),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_NXSTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.nxstype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.nxstype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.nxstype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_ANDI: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_andi.imm,
              .access = CS_AC_READ};
    break;
  }
  case RISCV_VLSEGFFTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vlsegfftype.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vlsegfftype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_ILLEGAL: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_illegal,
              .access = CS_AC_READ};
    break;
  }
  case RISCV_FMAXM_S: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fmaxm_s.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fmaxm_s.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fmaxm_s.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_WVXTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.wvxtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.wvxtype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.wvxtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_MRET: {
    break;
  }
  case RISCV_FLEQ_S: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fleq_s.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fleq_s.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_fleq_s.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_ADDIW: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.addiw.imm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.addiw.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.addiw.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_CLMUL: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_clmul.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_clmul.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_clmul.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_SM3P1: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sm3p1.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sm3p1.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_FVFMTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fvfmtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.fvfmtype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fvfmtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_MUL: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_mul.rsdc),
              .access = CS_AC_WRITE};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_mul.rs2c),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_MASKTYPEV: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.masktypev.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.masktypev.vs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.masktypev.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_VIMSTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vimstype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.vimstype.simm,
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vimstype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_VIMCTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vimctype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.vimctype.simm,
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vimctype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_ORCB: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_orcb.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_orcb.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_F_UN_RM_TYPE_D: {
    switch (tree->ast_node.f_un_rm_type_d.fcvt_d_lu) {
    case RISCV_FCVT_D_LU: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_rm_type_d.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_un_rm_type_d.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_D_L: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_rm_type_d.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_un_rm_type_d.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_LU_D: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_un_rm_type_d.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_rm_type_d.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_L_D: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_un_rm_type_d.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_rm_type_d.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_D_S: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_d.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_un_rm_type_d.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_S_D: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_un_rm_type_d.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_rm_type_d.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_D_WU: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_rm_type_d.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_un_rm_type_d.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_D_W: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_rm_type_d.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_un_rm_type_d.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_WU_D: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_un_rm_type_d.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_rm_type_d.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCVT_W_D: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_un_rm_type_d.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_rm_type_d.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FSQRT_D: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_un_rm_type_d.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_un_rm_type_d.rd),
                .access = CS_AC_WRITE};
      break;
    }
    }
    break;
  }
  case RISCV_VMVSX: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vmvsx.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vmvsx.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_FVVMTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fvvmtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fvvmtype.vs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fvvmtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_ZBKB_PACKW: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zbkb_packw.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zbkb_packw.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zbkb_packw.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_VSUXSEGTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vsuxsegtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vsuxsegtype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vsuxsegtype.vs3),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_SHA256SUM1: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha256sum1.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha256sum1.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_F_BIN_TYPE_H: {
    switch (tree->ast_node.f_bin_type_h.fle_h) {
    case RISCV_FLE_H: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_h.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_h.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_bin_type_h.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FLT_H: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_h.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_h.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_bin_type_h.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FEQ_H: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_h.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_h.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_bin_type_h.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FMAX_H: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_h.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_h.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_h.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FMIN_H: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_h.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_h.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_h.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FSGNJX_H: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_h.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_h.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_h.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FSGNJN_H: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_h.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_h.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_h.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FSGNJ_H: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_h.rs2),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_h.rs1),
                .access = CS_AC_READ};
      ops[2] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_bin_type_h.rd),
                .access = CS_AC_WRITE};
      break;
    }
    }
    break;
  }
  case RISCV_C_LI_HINT: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_li_hint,
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_SD: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_sd.uimm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_sd.rsc1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_sd.rsc2),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_FMAXM_D: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fmaxm_d.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fmaxm_d.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fmaxm_d.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_CPOPW: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_cpopw.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_cpopw.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_FVVTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fvvtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fvvtype.vs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fvvtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_VSETIVLI: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.vsetivli.uimm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vsetivli.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_MASKTYPEI: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.masktypei.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.masktypei.simm,
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.masktypei.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_FENCE_RESERVED: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.fence_reserved.fm,
              .access = CS_AC_READ};
    break;
  }
  case RISCV_FROUND_D: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fround_d.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fround_d.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_FROUNDNX_D: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_froundnx_d.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_froundnx_d.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_MASKTYPEX: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.masktypex.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.masktypex.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.masktypex.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_ADDI_HINT: {
    break;
  }
  case RISCV_FLI_D: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.riscv_fli_d.constantidx,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fli_d.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_MVXMATYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.mvxmatype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.mvxmatype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.mvxmatype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_VVMTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vvmtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vvmtype.vs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vvmtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_WFI: {
    break;
  }
  case RISCV_FVFTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fvftype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.fvftype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.fvftype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_ADD: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_add.rsd),
              .access = CS_AC_WRITE};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_add.rs2),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_NITYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.nitype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.nitype.simm,
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.nitype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_SHA512SIG1: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sig1.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sig1.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_ZICBOM: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_zicbom.rs1),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_UNZIP: {
    break;
  }
  case RISCV_SHIFTIWOP: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.shiftiwop.shamt,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.shiftiwop.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.shiftiwop.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_C_FLD: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_fld.uimm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_fld.rsc),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.c_fld.rdc),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_VISG: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.visg.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.visg.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_ZBKB_RTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zbkb_rtype.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zbkb_rtype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.zbkb_rtype.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_VMVXS: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vmvxs.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vmvxs.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_VMVRTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vmvrtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vmvrtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_STORECON: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.storecon.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.storecon.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.storecon.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_VITYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vitype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.vitype.simm,
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vitype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_FSWSP: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_fswsp.uimm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.c_fswsp.rs2),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_SHA512SUM1R: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sum1r.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sum1r.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sum1r.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_VLUXSEGTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vluxsegtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vluxsegtype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vluxsegtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_ECALL: {
    break;
  }
  case RISCV_C_SEXT_B: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_sext_b),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_JAL: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.riscv_jal.imm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_jal.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_C_LHU: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_lhu.uimm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_lhu.rdc),
              .access = CS_AC_WRITE};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_lhu.rs1c),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_VSETVLI: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vsetvli.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vsetvli.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_F_BIN_RM_TYPE_H: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.f_bin_rm_type_h.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.f_bin_rm_type_h.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.f_bin_rm_type_h.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_VXCMPTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vxcmptype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vxcmptype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vxcmptype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_FLI_H: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.riscv_fli_h.constantidx,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fli_h.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_CLMULH: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_clmulh.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_clmulh.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_clmulh.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_UTYPE: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.utype.imm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.utype.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_VXSG: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vxsg.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vxsg.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vxsg.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_CLZ: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_clz.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_clz.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_VXMSTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vxmstype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vxmstype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vxmstype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_FLTQ_S: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fltq_s.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fltq_s.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_fltq_s.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_CLMULR: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_clmulr.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_clmulr.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_clmulr.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_SHA512SIG1H: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sig1h.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sig1h.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.sha512sig1h.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_VIOTA_M: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.viota_m.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.viota_m.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_VLSSEGTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vlssegtype.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vlssegtype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vlssegtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_LOAD: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.load.imm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.load.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.load.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_VMSIF_M: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vmsif_m.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vmsif_m.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_BTYPE: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.btype.imm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.btype.rs2),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.btype.rs1),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_VXTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vxtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vxtype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vxtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_VSSSEGTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vsssegtype.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vsssegtype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vsssegtype.vs3),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_RORI: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.riscv_rori.shamt,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_rori.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_rori.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_JALR: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.riscv_jalr.imm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_jalr.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_jalr.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_FLEQ_D: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fleq_d.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.riscv_fleq_d.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_fleq_d.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_AES32DSI: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.aes32dsi.bs,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes32dsi.rs2),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes32dsi.rs1),
              .access = CS_AC_READ};
    ops[3] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes32dsi.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_C_AND: {
    break;
  }
  case RISCV_VMSOF_M: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vmsof_m.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vmsof_m.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_XPERM4: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_xperm4.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_xperm4.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_xperm4.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_SFENCE_INVAL_IR: {
    break;
  }
  case RISCV_C_ZEXT_W: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_zext_w),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_MUL: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.mul.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.mul.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.mul.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_RIVVTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.rivvtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.rivvtype.vs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.rivvtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_VFMERGE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vfmerge.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_FLOAT_REG(tree->ast_node.vfmerge.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vfmerge.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_RTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.rtype.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.rtype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.rtype.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_VLOXSEGTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vloxsegtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vloxsegtype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vloxsegtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_VMSBF_M: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vmsbf_m.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vmsbf_m.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_ADDI: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_addi.nzi,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_addi.rsd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_FENCEI_RESERVED: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.fencei_reserved.imm,
              .access = CS_AC_READ};
    break;
  }
  case RISCV_AES64DS: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes64ds.rs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes64ds.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.aes64ds.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_MVVMATYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.mvvmatype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.mvvmatype.vs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.mvvmatype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_SRLI_HINT: {
    break;
  }
  case RISCV_VFIRST_M: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.vfirst_m.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.vfirst_m.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_WXTYPE: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.wxtype.vs2),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.wxtype.rs1),
              .access = CS_AC_READ};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_VECTOR_REG(tree->ast_node.wxtype.vd),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_C_NOP_HINT: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_nop_hint,
              .access = CS_AC_READ};
    break;
  }
  case RISCV_REV8: {
    ops[0] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_rev8.rs1),
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.riscv_rev8.rd),
              .access = CS_AC_WRITE};
    break;
  }
  case RISCV_C_LH: {
    ops[0] = {.type = RISCV_OP_IMM,
              .imm = tree->ast_node.c_lh.uimm,
              .access = CS_AC_READ};
    ops[1] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_lh.rdc),
              .access = CS_AC_WRITE};
    ops[2] = {.type = RISCV_OP_REG,
              .reg = AS_GEN_PURPOSE_REG(tree->ast_node.c_lh.rs1c),
              .access = CS_AC_READ};
    break;
  }
  case RISCV_F_UN_TYPE_D: {
    switch (tree->ast_node.f_un_type_d.fmv_d_x) {
    case RISCV_FMV_D_X: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_type_d.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_type_d.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FMV_X_D: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_FLOAT_REG(tree->ast_node.f_un_type_d.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_type_d.rd),
                .access = CS_AC_WRITE};
      break;
    }
    case RISCV_FCLASS_D: {
      ops[0] = {.type = RISCV_OP_REG,
                .reg = AS_DOUBLE_REG(tree->ast_node.f_un_type_d.rs1),
                .access = CS_AC_READ};
      ops[1] = {.type = RISCV_OP_REG,
                .reg = AS_GEN_PURPOSE_REG(tree->ast_node.f_un_type_d.rd),
                .access = CS_AC_WRITE};
      break;
    }
    }
    break;
  }
  }
}
#endif
