

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Tue Jul 18 15:03:08 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.950 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      257| 1.285 us | 1.285 us |  257|  257|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         8|          -|          -|    32|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tmpdata1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str43, i32 0, i32 0, [1 x i8]* @p_str44, [1 x i8]* @p_str45, [1 x i8]* @p_str46, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str47, [1 x i8]* @p_str48)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %"operator=.exit.i""   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i32 [ 0, %newFuncRoot ], [ %tmpdata_data_0_V, %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i ]"   --->   Operation 12 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %newFuncRoot ], [ %i, %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i ]"   --->   Operation 13 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.42ns)   --->   "%icmp_ln24 = icmp eq i6 %i_0_i, -32" [firmware/nnet_utils/nnet_dot_product_stream.h:24->firmware/myproject.cpp:31]   --->   Operation 14 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.82ns)   --->   "%i = add i6 %i_0_i, 1" [firmware/nnet_utils/nnet_dot_product_stream.h:24->firmware/myproject.cpp:31]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %"dot_product<array<ap_fixed<32, 16, 5, 3, 0>, 32u>, array<ap_fixed<32, 16, 5, 3, 0>, 1u>, config2>.exit.exitStub", label %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i" [firmware/nnet_utils/nnet_dot_product_stream.h:24->firmware/myproject.cpp:31]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i6 %i_0_i to i64" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 18 'zext' 'zext_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%w2_V_addr = getelementptr [32 x i15]* @w2_V, i64 0, i64 %zext_ln25" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 19 'getelementptr' 'w2_V_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%w2_V_load = load i15* %w2_V_addr, align 2" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 20 'load' 'w2_V_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret i32 %p_Val2_s" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 21 'ret' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 22 [1/1] (2.18ns)   --->   "%tmpdata1_data_V_read = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %tmpdata1_data_V)" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 22 'read' 'tmpdata1_data_V_read' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 23 [1/2] (3.25ns)   --->   "%w2_V_load = load i15* %w2_V_addr, align 2" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 23 'load' 'w2_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 32> <ROM>

State 4 <SV = 3> <Delay = 3.95>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i32 %tmpdata1_data_V_read to i47" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 24 'sext' 'sext_ln1117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i15 %w2_V_load to i47" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 25 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [5/5] (3.95ns)   --->   "%r_V = mul i47 %sext_ln1118, %sext_ln1117" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 26 'mul' 'r_V' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.95>
ST_5 : Operation 27 [4/5] (3.95ns)   --->   "%r_V = mul i47 %sext_ln1118, %sext_ln1117" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 27 'mul' 'r_V' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.95>
ST_6 : Operation 28 [3/5] (3.95ns)   --->   "%r_V = mul i47 %sext_ln1118, %sext_ln1117" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 28 'mul' 'r_V' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.95>
ST_7 : Operation 29 [2/5] (3.95ns)   --->   "%r_V = mul i47 %sext_ln1118, %sext_ln1117" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 29 'mul' 'r_V' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.95>
ST_8 : Operation 30 [1/5] (3.95ns)   --->   "%r_V = mul i47 %sext_ln1118, %sext_ln1117" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 30 'mul' 'r_V' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.10>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i47 %r_V to i48" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 31 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "%lhs_V = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_s, i16 0)" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 32 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (3.10ns)   --->   "%ret_V = add i48 %lhs_V, %sext_ln1118_1" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 33 'add' 'ret_V' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%tmpdata_data_0_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %ret_V, i32 16, i32 47)" [firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31]   --->   Operation 34 'partselect' 'tmpdata_data_0_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "br label %"operator=.exit.i"" [firmware/nnet_utils/nnet_dot_product_stream.h:24->firmware/myproject.cpp:31]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmpdata.data[0].V') with incoming values : ('tmpdata.data[0].V', firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31) [7]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_dot_product_stream.h:24->firmware/myproject.cpp:31) [8]  (0 ns)
	'getelementptr' operation ('w2_V_addr', firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31) [17]  (0 ns)
	'load' operation ('w2_V_load', firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31) on array 'w2_V' [18]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('w2_V_load', firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31) on array 'w2_V' [18]  (3.25 ns)

 <State 4>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r.V', firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31) [20]  (3.95 ns)

 <State 5>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r.V', firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31) [20]  (3.95 ns)

 <State 6>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r.V', firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31) [20]  (3.95 ns)

 <State 7>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r.V', firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31) [20]  (3.95 ns)

 <State 8>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r.V', firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31) [20]  (3.95 ns)

 <State 9>: 3.1ns
The critical path consists of the following:
	'add' operation ('ret.V', firmware/nnet_utils/nnet_dot_product_stream.h:25->firmware/myproject.cpp:31) [23]  (3.1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
