ISim log file
Running: C:\Users\Samuel\Desktop\Practicas_FPGa_nexys2\mealy\m_tb_isim_par.exe -intstyle ise -gui -sdfmax /uut/=netgen/par/MEALY_timesim.sdf -sdfroot /uut -tclbatch isim.cmd -wdb C:/Users/Samuel/Desktop/Practicas_FPGa_nexys2/mealy/m_tb_isim_par.wdb 
ISim P.58f (signature 0x7708f090)
This is a Full version of ISim.
INFO: SDF backannotation was successful with SDF file netgen/par/MEALY_timesim.sdf, for root module /uut/.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
