\hypertarget{struct_d_a_c___type_def}{\section{D\-A\-C\-\_\-\-Type\-Def Struct Reference}
\label{struct_d_a_c___type_def}\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}}
}


Digital to Analog Converter.  




{\ttfamily \#include $<$stm32f10x.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_a_c___type_def_a394324f0b573837ca15a87127b2a37ea}{C\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_a_c___type_def_a4ccb66068a1ebee1179574dda20206b6}{S\-W\-T\-R\-I\-G\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_a_c___type_def_afbfd2855cdb81939b4efc58e08aaf3e5}{D\-H\-R12\-R1}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_a_c___type_def_a5eb63912e39085e3e13d64bdb0cf38bd}{D\-H\-R12\-L1}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_a_c___type_def_a3a382d341fb608a04390bacb8c00b0f0}{D\-H\-R8\-R1}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_a_c___type_def_ab1f777540c487c26bf27e6fa37a644cc}{D\-H\-R12\-R2}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_a_c___type_def_a9f612b6b3e065e810e5a2fb254d6a40b}{D\-H\-R12\-L2}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_a_c___type_def_a3b096b71656f8fb32cd18b4c8b1d2334}{D\-H\-R8\-R2}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_a_c___type_def_affa5cc9fe0cc9eb594d703bdc9d9abd9}{D\-H\-R12\-R\-D}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_a_c___type_def_aea4d055e3697999b44cdcf2702d79d40}{D\-H\-R12\-L\-D}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_a_c___type_def_a03f8d95bbf0ce3a53cb79506d5bf995a}{D\-H\-R8\-R\-D}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_a_c___type_def_a50b4f0b0d2a376f729c8d7acf47864c3}{D\-O\-R1}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_a_c___type_def_a1bde8391647d6422b39ab5ba4f13848b}{D\-O\-R2}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_a_c___type_def_a1d3fd83d6ed8b2d90b471db4509b0e70}{S\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Digital to Analog Converter. 

Definition at line 751 of file stm32f10x.\-h.



\subsection{Field Documentation}
\hypertarget{struct_d_a_c___type_def_a394324f0b573837ca15a87127b2a37ea}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-A\-C\-\_\-\-Type\-Def\-::\-C\-R}}\label{struct_d_a_c___type_def_a394324f0b573837ca15a87127b2a37ea}
D\-A\-C control register, Address offset\-: 0x00 

Definition at line 753 of file stm32f10x.\-h.

\hypertarget{struct_d_a_c___type_def_a5eb63912e39085e3e13d64bdb0cf38bd}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R12\-L1@{D\-H\-R12\-L1}}
\index{D\-H\-R12\-L1@{D\-H\-R12\-L1}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R12\-L1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-A\-C\-\_\-\-Type\-Def\-::\-D\-H\-R12\-L1}}\label{struct_d_a_c___type_def_a5eb63912e39085e3e13d64bdb0cf38bd}
D\-A\-C channel1 12-\/bit left aligned data holding register, Address offset\-: 0x0\-C 

Definition at line 756 of file stm32f10x.\-h.

\hypertarget{struct_d_a_c___type_def_a9f612b6b3e065e810e5a2fb254d6a40b}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R12\-L2@{D\-H\-R12\-L2}}
\index{D\-H\-R12\-L2@{D\-H\-R12\-L2}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R12\-L2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-A\-C\-\_\-\-Type\-Def\-::\-D\-H\-R12\-L2}}\label{struct_d_a_c___type_def_a9f612b6b3e065e810e5a2fb254d6a40b}
D\-A\-C channel2 12-\/bit left aligned data holding register, Address offset\-: 0x18 

Definition at line 759 of file stm32f10x.\-h.

\hypertarget{struct_d_a_c___type_def_aea4d055e3697999b44cdcf2702d79d40}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R12\-L\-D@{D\-H\-R12\-L\-D}}
\index{D\-H\-R12\-L\-D@{D\-H\-R12\-L\-D}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R12\-L\-D}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-A\-C\-\_\-\-Type\-Def\-::\-D\-H\-R12\-L\-D}}\label{struct_d_a_c___type_def_aea4d055e3697999b44cdcf2702d79d40}
D\-U\-A\-L D\-A\-C 12-\/bit left aligned data holding register, Address offset\-: 0x24 

Definition at line 762 of file stm32f10x.\-h.

\hypertarget{struct_d_a_c___type_def_afbfd2855cdb81939b4efc58e08aaf3e5}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R12\-R1@{D\-H\-R12\-R1}}
\index{D\-H\-R12\-R1@{D\-H\-R12\-R1}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R12\-R1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-A\-C\-\_\-\-Type\-Def\-::\-D\-H\-R12\-R1}}\label{struct_d_a_c___type_def_afbfd2855cdb81939b4efc58e08aaf3e5}
D\-A\-C channel1 12-\/bit right-\/aligned data holding register, Address offset\-: 0x08 

Definition at line 755 of file stm32f10x.\-h.

\hypertarget{struct_d_a_c___type_def_ab1f777540c487c26bf27e6fa37a644cc}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R12\-R2@{D\-H\-R12\-R2}}
\index{D\-H\-R12\-R2@{D\-H\-R12\-R2}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R12\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-A\-C\-\_\-\-Type\-Def\-::\-D\-H\-R12\-R2}}\label{struct_d_a_c___type_def_ab1f777540c487c26bf27e6fa37a644cc}
D\-A\-C channel2 12-\/bit right aligned data holding register, Address offset\-: 0x14 

Definition at line 758 of file stm32f10x.\-h.

\hypertarget{struct_d_a_c___type_def_affa5cc9fe0cc9eb594d703bdc9d9abd9}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R12\-R\-D@{D\-H\-R12\-R\-D}}
\index{D\-H\-R12\-R\-D@{D\-H\-R12\-R\-D}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R12\-R\-D}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-A\-C\-\_\-\-Type\-Def\-::\-D\-H\-R12\-R\-D}}\label{struct_d_a_c___type_def_affa5cc9fe0cc9eb594d703bdc9d9abd9}
Dual D\-A\-C 12-\/bit right-\/aligned data holding register, Address offset\-: 0x20 

Definition at line 761 of file stm32f10x.\-h.

\hypertarget{struct_d_a_c___type_def_a3a382d341fb608a04390bacb8c00b0f0}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R8\-R1@{D\-H\-R8\-R1}}
\index{D\-H\-R8\-R1@{D\-H\-R8\-R1}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R8\-R1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-A\-C\-\_\-\-Type\-Def\-::\-D\-H\-R8\-R1}}\label{struct_d_a_c___type_def_a3a382d341fb608a04390bacb8c00b0f0}
D\-A\-C channel1 8-\/bit right aligned data holding register, Address offset\-: 0x10 

Definition at line 757 of file stm32f10x.\-h.

\hypertarget{struct_d_a_c___type_def_a3b096b71656f8fb32cd18b4c8b1d2334}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R8\-R2@{D\-H\-R8\-R2}}
\index{D\-H\-R8\-R2@{D\-H\-R8\-R2}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R8\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-A\-C\-\_\-\-Type\-Def\-::\-D\-H\-R8\-R2}}\label{struct_d_a_c___type_def_a3b096b71656f8fb32cd18b4c8b1d2334}
D\-A\-C channel2 8-\/bit right-\/aligned data holding register, Address offset\-: 0x1\-C 

Definition at line 760 of file stm32f10x.\-h.

\hypertarget{struct_d_a_c___type_def_a03f8d95bbf0ce3a53cb79506d5bf995a}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R8\-R\-D@{D\-H\-R8\-R\-D}}
\index{D\-H\-R8\-R\-D@{D\-H\-R8\-R\-D}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R8\-R\-D}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-A\-C\-\_\-\-Type\-Def\-::\-D\-H\-R8\-R\-D}}\label{struct_d_a_c___type_def_a03f8d95bbf0ce3a53cb79506d5bf995a}
D\-U\-A\-L D\-A\-C 8-\/bit right aligned data holding register, Address offset\-: 0x28 

Definition at line 763 of file stm32f10x.\-h.

\hypertarget{struct_d_a_c___type_def_a50b4f0b0d2a376f729c8d7acf47864c3}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-O\-R1@{D\-O\-R1}}
\index{D\-O\-R1@{D\-O\-R1}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-O\-R1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-A\-C\-\_\-\-Type\-Def\-::\-D\-O\-R1}}\label{struct_d_a_c___type_def_a50b4f0b0d2a376f729c8d7acf47864c3}
D\-A\-C channel1 data output register, Address offset\-: 0x2\-C 

Definition at line 764 of file stm32f10x.\-h.

\hypertarget{struct_d_a_c___type_def_a1bde8391647d6422b39ab5ba4f13848b}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-O\-R2@{D\-O\-R2}}
\index{D\-O\-R2@{D\-O\-R2}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-O\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-A\-C\-\_\-\-Type\-Def\-::\-D\-O\-R2}}\label{struct_d_a_c___type_def_a1bde8391647d6422b39ab5ba4f13848b}
D\-A\-C channel2 data output register, Address offset\-: 0x30 

Definition at line 765 of file stm32f10x.\-h.

\hypertarget{struct_d_a_c___type_def_a1d3fd83d6ed8b2d90b471db4509b0e70}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-A\-C\-\_\-\-Type\-Def\-::\-S\-R}}\label{struct_d_a_c___type_def_a1d3fd83d6ed8b2d90b471db4509b0e70}
D\-A\-C status register, Address offset\-: 0x34 

Definition at line 767 of file stm32f10x.\-h.

\hypertarget{struct_d_a_c___type_def_a4ccb66068a1ebee1179574dda20206b6}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!S\-W\-T\-R\-I\-G\-R@{S\-W\-T\-R\-I\-G\-R}}
\index{S\-W\-T\-R\-I\-G\-R@{S\-W\-T\-R\-I\-G\-R}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-W\-T\-R\-I\-G\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-A\-C\-\_\-\-Type\-Def\-::\-S\-W\-T\-R\-I\-G\-R}}\label{struct_d_a_c___type_def_a4ccb66068a1ebee1179574dda20206b6}
D\-A\-C software trigger register, Address offset\-: 0x04 

Definition at line 754 of file stm32f10x.\-h.



The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F10x/\-Libraries/\-C\-M\-S\-I\-S/\-Core/\-C\-M3/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F30x/\-Libraries/\-C\-M\-S\-I\-S3/\-Device/\-S\-T/\-S\-T\-M32\-F30x/\-Include/\hyperlink{stm32f30x_8h}{stm32f30x.\-h}\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F4xx/\-Libraries/\-C\-M\-S\-I\-S3/\-Device/\-S\-T/\-S\-T\-M32\-F4xx/\-Include/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
