
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001028                       # Number of seconds simulated
sim_ticks                                  1027603509                       # Number of ticks simulated
final_tick                               398755954764                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 203782                       # Simulator instruction rate (inst/s)
host_op_rate                                   262857                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  35357                       # Simulator tick rate (ticks/s)
host_mem_usage                               67341376                       # Number of bytes of host memory used
host_seconds                                 29063.80                       # Real time elapsed on the host
sim_insts                                  5922693146                       # Number of instructions simulated
sim_ops                                    7639617422                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data         9216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        12544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        12800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        20992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        14336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        36864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        36352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        59392                       # Number of bytes read from this memory
system.physmem.bytes_read::total               221696                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           19200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        96000                       # Number of bytes written to this memory
system.physmem.bytes_written::total             96000                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           72                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           98                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          100                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          164                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          112                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          288                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          284                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          464                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1732                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             750                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  750                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3363165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      8968440                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3363165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12207043                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3363165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12456166                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1619302                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     20428112                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1868425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     13950906                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1743863                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     35873758                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1743863                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     35375512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1619302                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     57796611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               215740797                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3363165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3363165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3363165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1619302                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1868425                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1743863                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1743863                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1619302                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           18684249                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          93421246                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               93421246                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          93421246                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3363165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      8968440                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3363165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12207043                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3363165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12456166                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1619302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     20428112                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1868425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     13950906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1743863                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     35873758                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1743863                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     35375512                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1619302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     57796611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              309162043                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2464278                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          224957                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       187229                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21853                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        84499                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79773                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           23741                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          979                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1943792                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1233709                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             224957                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       103514                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               256267                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61882                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         55041                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           122088                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        20759                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2294923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.661394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.042426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2038656     88.83%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           15554      0.68%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           19678      0.86%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31272      1.36%     91.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           12665      0.55%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           16740      0.73%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           19462      0.85%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            9177      0.40%     94.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          131719      5.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2294923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091287                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.500637                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1932456                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        67779                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           254962                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          115                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         39605                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34138                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1507132                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1283                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         39605                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1934899                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles           5284                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        56733                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           252608                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         5789                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1496912                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents           674                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4095                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2091555                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6956311                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6956311                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1718824                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          372703                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          355                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            21230                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       141713                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72470                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          794                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        16063                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1459954                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1389524                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1837                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       196252                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       417480                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2294923                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.605477                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.327916                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1707673     74.41%     74.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       266489     11.61%     86.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110227      4.80%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        61515      2.68%     93.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        82824      3.61%     97.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        26112      1.14%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        25516      1.11%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        13452      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1115      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2294923                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           9745     78.87%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1356     10.98%     89.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1254     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1170492     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        18833      1.36%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       127934      9.21%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        72095      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1389524                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.563867                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              12355                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008892                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5088163                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1656583                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1351391                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1401879                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads          971                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        30005                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1563                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         39605                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           3971                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          510                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1460313                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1103                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       141713                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72470                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           439                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12056                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12837                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        24893                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1364138                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       125318                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        25386                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              197369                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          192492                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             72051                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.553565                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1351424                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1351391                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           809418                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2174753                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.548392                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372188                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1232105                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       228200                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        21826                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2255318                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.546311                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.365742                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1733295     76.85%     76.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       264982     11.75%     88.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        95888      4.25%     92.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        47680      2.11%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        43757      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        18424      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        18223      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8731      0.39%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        24338      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2255318                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1232105                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182615                       # Number of memory references committed
system.switch_cpus0.commit.loads               111708                       # Number of loads committed
system.switch_cpus0.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            178645                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1109201                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25420                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        24338                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3691272                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2960232                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30899                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 169355                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1232105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.464266                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.464266                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.405800                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.405800                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6134595                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1890558                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1392220                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2464278                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          204384                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       167205                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        21569                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        81906                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           78018                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           20587                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          974                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1955184                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1142224                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             204384                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        98605                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               236789                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          59864                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         42680                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines           121158                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        21465                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2272700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.617095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.964984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2035911     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           10915      0.48%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           16875      0.74%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           22942      1.01%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           24523      1.08%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           20677      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           10987      0.48%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           17379      0.76%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          112491      4.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2272700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082939                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463513                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1935540                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        62757                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           236216                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          366                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         37817                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        33485                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          206                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1399349                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1262                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         37817                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1941231                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          14264                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        35948                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           230915                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        12521                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1398314                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1628                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         5510                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1952210                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6499132                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6499132                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1662043                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          290167                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          335                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          172                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            39049                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       131395                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        69992                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          845                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        33299                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1395775                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1315857                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          264                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       171849                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       416085                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2272700                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.578984                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.262571                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1703969     74.98%     74.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       243301     10.71%     85.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       121063      5.33%     91.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        82670      3.64%     94.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        65878      2.90%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        27623      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        17806      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         9163      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1227      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2272700                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            309     13.03%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           872     36.76%     49.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1191     50.21%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1107390     84.16%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        19565      1.49%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          163      0.01%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       119029      9.05%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        69710      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1315857                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533973                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2372                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001803                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4907050                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1567978                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1294141                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1318229                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2895                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        23398                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1307                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         37817                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          11430                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1174                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1396118                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       131395                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        69992                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          172                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           978                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           19                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11683                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12734                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        24417                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1296199                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       111899                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        19658                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              181590                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          183869                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             69691                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.525995                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1294220                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1294141                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           743683                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2004016                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525160                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371096                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       968680                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1191968                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       204153                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          329                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        21619                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2234883                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533347                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.361289                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1734791     77.62%     77.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       253396     11.34%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        90491      4.05%     93.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        43131      1.93%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        43807      1.96%     96.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        21436      0.96%     97.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        14281      0.64%     98.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         8297      0.37%     98.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        25253      1.13%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2234883                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       968680                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1191968                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                176682                       # Number of memory references committed
system.switch_cpus1.commit.loads               107997                       # Number of loads committed
system.switch_cpus1.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            171877                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1073938                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        24539                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        25253                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3605738                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2830065                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31375                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 191578                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             968680                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1191968                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       968680                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.543955                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.543955                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.393089                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.393089                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5830536                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1804691                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1296862                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2464278                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          203639                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       166516                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        21665                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        81573                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           77665                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           20543                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          968                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1955176                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1139174                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             203639                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        98208                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               236251                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          59792                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         42700                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines           121174                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21544                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2272007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.962980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2035756     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           10967      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           16937      0.75%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           23076      1.02%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           24210      1.07%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           20588      0.91%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           10792      0.47%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           17389      0.77%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          112292      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2272007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082636                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462275                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1935568                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        62750                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           235687                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          350                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         37648                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        33427                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1395499                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1270                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         37648                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1941191                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          13917                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        36383                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           230421                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        12443                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1394406                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1651                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         5455                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1947442                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6480879                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6480879                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1659360                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          288082                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          335                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          172                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            39136                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       131016                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        69848                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          840                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        32387                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1391958                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1313414                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          259                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       169238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       409216                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2272007                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.578085                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.261736                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1704043     75.00%     75.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       243082     10.70%     85.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       121256      5.34%     91.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        82426      3.63%     94.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        65340      2.88%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        27547      1.21%     98.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        18008      0.79%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         9041      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1264      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2272007                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            296     12.54%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           869     36.81%     49.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1196     50.66%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1105462     84.17%     84.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        19473      1.48%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          163      0.01%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       118733      9.04%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        69583      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1313414                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.532981                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2361                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001798                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4901455                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1561549                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1291604                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1315775                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2799                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        23187                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1270                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         37648                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          11142                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1122                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1392301                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       131016                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        69848                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          172                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           942                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           18                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11704                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        12834                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        24538                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1293710                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       111813                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        19704                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              181385                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          183556                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             69572                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.524985                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1291674                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1291604                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           742498                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1999508                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.524131                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371340                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       967118                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1190040                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       202266                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          329                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        21713                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2234359                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.532609                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.360446                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1735173     77.66%     77.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       252852     11.32%     88.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        90306      4.04%     93.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        43199      1.93%     94.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        43503      1.95%     96.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        21578      0.97%     97.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        14287      0.64%     98.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8333      0.37%     98.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        25128      1.12%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2234359                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       967118                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1190040                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                176407                       # Number of memory references committed
system.switch_cpus2.commit.loads               107829                       # Number of loads committed
system.switch_cpus2.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            171593                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1072216                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        24503                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        25128                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3601524                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2822266                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31454                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 192271                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             967118                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1190040                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       967118                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.548063                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.548063                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392455                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392455                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5819295                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1801578                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1293601                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2464278                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          192336                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       169118                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        17665                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       117460                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          114416                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           12606                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          560                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1967921                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1090843                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             192336                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       127022                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               240349                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          57279                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         27163                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           121205                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        17184                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2274955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.545102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.813589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2034606     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           33567      1.48%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           20124      0.88%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           33036      1.45%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           12459      0.55%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           30347      1.33%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            5493      0.24%     95.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            9953      0.44%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           95370      4.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2274955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078050                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.442662                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1953129                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        42661                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           239685                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          314                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         39162                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        20319                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          360                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1235839                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1409                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         39162                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1955127                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          22263                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        14679                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           237799                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         5921                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1233359                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1077                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4114                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1635487                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      5615301                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      5615301                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1289345                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          346132                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            16236                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       207464                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        39053                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          407                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         8787                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1224468                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1134286                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1190                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       244292                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       517767                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples      2274955                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.498597                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.124945                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1782431     78.35%     78.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       161386      7.09%     85.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       154280      6.78%     92.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        92512      4.07%     96.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        53042      2.33%     98.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        14280      0.63%     99.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        16264      0.71%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          428      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          332      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2274955                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2273     59.71%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           837     21.99%     81.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          697     18.31%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       899165     79.27%     79.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         9712      0.86%     80.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     80.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     80.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     80.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     80.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     80.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     80.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     80.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     80.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     80.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     80.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     80.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     80.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     80.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     80.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     80.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     80.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     80.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           88      0.01%     80.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     80.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       186742     16.46%     96.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        38579      3.40%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1134286                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.460291                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3807                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003356                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4548524                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1468941                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1101806                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1138093                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1087                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        47486                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1311                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         39162                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          16647                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          785                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1224640                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           62                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       207464                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        39053                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           467                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        10386                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         8429                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        18815                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1116591                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       183117                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        17695                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              221686                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          167388                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             38569                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.453111                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1102286                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1101806                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           663821                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1512140                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.447111                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.438994                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       856995                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps       977649                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       247025                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        17391                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2235793                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.437272                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.296880                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1864627     83.40%     83.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       150447      6.73%     90.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        91570      4.10%     94.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        30145      1.35%     95.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        47045      2.10%     97.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        10280      0.46%     98.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         6718      0.30%     98.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         5949      0.27%     98.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        29012      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2235793                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       856995                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        977649                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                197716                       # Number of memory references committed
system.switch_cpus3.commit.loads               159974                       # Number of loads committed
system.switch_cpus3.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            148699                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           858322                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        13423                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        29012                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3431455                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2488544                       # The number of ROB writes
system.switch_cpus3.timesIdled                  44812                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 189323                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             856995                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               977649                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       856995                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.875487                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.875487                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.347767                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.347767                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5162533                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1452861                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1283293                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2464278                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          200871                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       164549                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        21486                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        82781                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           76784                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           20418                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          948                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1927163                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1148811                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             200871                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        97202                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               251263                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          61529                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         52189                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           120319                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        21280                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2270314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.619531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.975083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2019051     88.93%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           26468      1.17%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           30971      1.36%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           17174      0.76%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           19549      0.86%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           11086      0.49%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            7596      0.33%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           19957      0.88%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          118462      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2270314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081513                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.466186                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1911533                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        68371                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           249197                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1856                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         39353                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        32603                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          346                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1402175                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1877                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         39353                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1914785                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          13791                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        45987                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           247837                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         8557                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1400614                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents          1939                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4162                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1948903                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6520652                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6520652                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1634610                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          314275                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          360                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            24846                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       134128                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        71974                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1675                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        15828                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1397322                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1312626                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1847                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       191925                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       444545                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2270314                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.578169                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270410                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1718768     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       221323      9.75%     85.45% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       118942      5.24%     90.69% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        82249      3.62%     94.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        72530      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        37218      1.64%     99.15% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6         8893      0.39%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         6024      0.27%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         4367      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2270314                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            343     11.32%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1366     45.10%     56.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1320     43.58%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1099458     83.76%     83.76% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        20496      1.56%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          159      0.01%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       121069      9.22%     94.56% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        71444      5.44%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1312626                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.532661                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3029                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002308                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4900442                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1589642                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1289027                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1315655                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         3344                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        25952                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         2000                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         39353                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           9749                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1015                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1397684                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           30                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       134128                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        71974                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          201                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           702                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        11783                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        12500                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        24283                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1291822                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       113338                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        20804                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              184761                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          179685                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             71423                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.524219                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1289101                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1289027                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           767547                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2012317                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.523085                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381424                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       959563                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1177283                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       220404                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        21462                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2230961                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.527702                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.346832                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1750238     78.45%     78.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       223025     10.00%     88.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        93458      4.19%     92.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        55762      2.50%     95.14% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        38805      1.74%     96.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        25168      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        13331      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        10382      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        20792      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2230961                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       959563                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1177283                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                178150                       # Number of memory references committed
system.switch_cpus4.commit.loads               108176                       # Number of loads committed
system.switch_cpus4.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            168413                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1061452                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        23959                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        20792                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3607856                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2834739                       # The number of ROB writes
system.switch_cpus4.timesIdled                  31511                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 193964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             959563                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1177283                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       959563                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.568125                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.568125                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.389389                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.389389                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5826106                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1792217                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1306554                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           320                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2464278                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          192805                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       173645                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        12063                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        70936                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           66803                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           10493                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          543                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2023323                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1210698                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             192805                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        77296                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               238551                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          38421                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         45817                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           118027                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        11919                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2333775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.609646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.943787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2095224     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1            8424      0.36%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           17294      0.74%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3            7038      0.30%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           38872      1.67%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           34861      1.49%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            6645      0.28%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           14348      0.61%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          111069      4.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2333775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078240                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491299                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2011989                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        57590                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           237498                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          813                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         25879                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        17002                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          206                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1419504                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1250                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         25879                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2014745                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          38701                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        11639                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           235633                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         7172                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1417600                       # Number of instructions processed by rename
system.switch_cpus5.rename.IQFullEvents          2559                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         2841                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents           64                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1673779                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6671836                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6671836                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1442911                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          230856                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          168                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           88                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            20326                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       330436                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       165726                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1625                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         8098                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1412182                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          168                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1344538                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1052                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       133440                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       327367                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2333775                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.576122                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.373568                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1855980     79.53%     79.53% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       143226      6.14%     85.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       117231      5.02%     90.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        50784      2.18%     92.86% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        64652      2.77%     95.63% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        61952      2.65%     98.29% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        35266      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         2938      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1746      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2333775                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3430     11.27%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         26210     86.10%     97.37% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          800      2.63%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       848158     63.08%     63.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        11785      0.88%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           80      0.01%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       319495     23.76%     87.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       165020     12.27%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1344538                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.545611                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              30440                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022640                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5054343                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1545844                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1330697                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1374978                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2404                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        16848                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1659                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          119                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         25879                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          35240                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1746                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1412350                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       330436                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       165726                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           88                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1205                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           54                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         6260                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7601                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        13861                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1333481                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       318250                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        11057                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              483226                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          174162                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            164976                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.541124                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1330846                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1330697                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           720826                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1428055                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.539995                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.504761                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1070398                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1258099                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       154422                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        12090                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2307896                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.545128                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.367854                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1851322     80.22%     80.22% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       166854      7.23%     87.45% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        78275      3.39%     90.84% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        77140      3.34%     94.18% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        20807      0.90%     95.08% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        89665      3.89%     98.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         7009      0.30%     99.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         4924      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        11900      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2307896                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1070398                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1258099                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                477648                       # Number of memory references committed
system.switch_cpus5.commit.loads               313581                       # Number of loads committed
system.switch_cpus5.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            166102                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1118907                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        12244                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        11900                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3708517                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2850946                       # The number of ROB writes
system.switch_cpus5.timesIdled                  45927                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 130503                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1070398                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1258099                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1070398                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.302207                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.302207                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.434366                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.434366                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6582920                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1551759                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1679114                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           160                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2464278                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          192639                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       173392                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        12005                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        71554                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           66887                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           10543                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          547                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2023483                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1210707                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             192639                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        77430                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               238728                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          38323                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         44057                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           118013                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        11872                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2332306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.610119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.944312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2093578     89.76%     89.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1            8546      0.37%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           17319      0.74%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3            7041      0.30%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           38860      1.67%     92.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           35062      1.50%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            6555      0.28%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           14163      0.61%     95.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          111182      4.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2332306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078173                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491303                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2012266                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        55712                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           237716                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          773                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         25833                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        17080                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          205                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1419740                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1258                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         25833                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2014894                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          36737                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        11999                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           235935                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         6902                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1417815                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2480                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         2716                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents           95                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1673490                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6673513                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6673513                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1442936                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          230533                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          172                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts           92                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            19726                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       330509                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       165866                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1644                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         8134                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1412444                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1344958                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued          959                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       134231                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       327238                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2332306                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.576664                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.373777                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1854325     79.51%     79.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       143076      6.13%     85.64% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       117386      5.03%     90.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        51083      2.19%     92.86% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        64581      2.77%     95.63% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        62031      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        35120      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         2970      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1734      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2332306                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3429     11.25%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         26215     86.04%     97.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          824      2.70%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       848391     63.08%     63.08% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        11786      0.88%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           80      0.01%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       319547     23.76%     87.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       165154     12.28%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1344958                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.545782                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              30468                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022653                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5053648                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1546901                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1331101                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1375426                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2272                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        16908                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1789                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          120                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         25833                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          32971                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1739                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1412616                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           18                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       330509                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       165866                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts           92                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1216                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           54                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect         6182                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         7588                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        13770                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1333820                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       318251                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        11137                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              483362                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          174262                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            165111                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.541262                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1331228                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1331101                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           720730                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1427324                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.540159                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.504952                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1070424                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1258131                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       154591                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        12038                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2306473                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.545478                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.367712                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1849627     80.19%     80.19% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       167131      7.25%     87.44% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        78234      3.39%     90.83% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        77173      3.35%     94.18% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        20854      0.90%     95.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        89638      3.89%     98.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         7104      0.31%     99.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         4913      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        11799      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2306473                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1070424                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1258131                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                477669                       # Number of memory references committed
system.switch_cpus6.commit.loads               313597                       # Number of loads committed
system.switch_cpus6.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            166105                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1118936                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        12244                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        11799                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3707396                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2851309                       # The number of ROB writes
system.switch_cpus6.timesIdled                  45942                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 131972                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1070424                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1258131                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1070424                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.302151                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.302151                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.434376                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.434376                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6584356                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1551574                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1679305                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           160                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2464278                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          194189                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       158450                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        20411                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        79009                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           73654                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           19271                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          906                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1874119                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1147324                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             194189                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        92925                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               235130                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          64015                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         60319                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           117019                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        20469                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2212437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.630500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.998749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1977307     89.37%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           12285      0.56%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           19509      0.88%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           29651      1.34%     92.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           12443      0.56%     92.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           14548      0.66%     93.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           15242      0.69%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           10895      0.49%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          120557      5.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2212437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078802                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.465582                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1851379                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        83751                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           233364                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1390                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         42552                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        31448                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          320                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1391027                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1090                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         42552                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1856088                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          40780                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        29245                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           230183                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        13586                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1387780                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          517                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2512                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         7018                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          654                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1899814                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6468399                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6468399                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1565435                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          334374                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          301                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          158                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            41449                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       140207                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        77465                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         3776                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        14946                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1382685                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          300                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1289162                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1975                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       212692                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       495519                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2212437                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582689                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.268232                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1664224     75.22%     75.22% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       221869     10.03%     85.25% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       122520      5.54%     90.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        81020      3.66%     94.45% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        73898      3.34%     97.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        23008      1.04%     98.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        16434      0.74%     99.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         5755      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         3709      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2212437                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            373     11.74%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1311     41.27%     53.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1493     46.99%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1062001     82.38%     82.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        23728      1.84%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          143      0.01%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       127364      9.88%     94.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        75926      5.89%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1289162                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.523140                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3177                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002464                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4795913                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1595746                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1265569                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1292339                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         6012                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        29453                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         4948                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         1007                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         42552                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          31136                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1639                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1382985                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           54                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       140207                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        77465                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          158                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           936                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           37                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        10953                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        12658                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        23611                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1270389                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       120590                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        18773                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              196377                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          172325                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             75787                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.515522                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1265670                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1265569                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           749341                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1902031                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.513566                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.393969                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       937738                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1143621                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       240440                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          284                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        20776                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2169885                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.527042                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.378095                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1706669     78.65%     78.65% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       220574     10.17%     88.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        91428      4.21%     93.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        46850      2.16%     95.19% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        35101      1.62%     96.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        19932      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        12346      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        10379      0.48%     98.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        26606      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2169885                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       937738                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1143621                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                183271                       # Number of memory references committed
system.switch_cpus7.commit.loads               110754                       # Number of loads committed
system.switch_cpus7.commit.membars                142                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            158822                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1033957                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        22320                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        26606                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3527340                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2810681                       # The number of ROB writes
system.switch_cpus7.timesIdled                  33288                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 251841                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             937738                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1143621                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       937738                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.627896                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.627896                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.380533                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.380533                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5765004                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1730521                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1317187                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           284                       # number of misc regfile writes
system.l2.replacements                           1731                       # number of replacements
system.l2.tagsinuse                      32758.218034                       # Cycle average of tags in use
system.l2.total_refs                          1011449                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34490                       # Sample count of references to valid blocks.
system.l2.avg_refs                          29.325863                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1421.710917                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     17.283425                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     36.226094                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     26.426286                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     51.632949                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     26.408307                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     51.538212                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.305803                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     93.604644                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     14.618579                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     58.650385                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     13.424070                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    151.001835                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     13.331136                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    148.046924                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     12.549387                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    201.504069                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2178.692703                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2775.199841                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2790.706585                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4232.570909                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3438.231165                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4661.960728                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4651.762552                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           5678.830530                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.043387                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000527                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.001106                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000806                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001576                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000806                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001573                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000376                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.002857                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000446                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.001790                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000410                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.004608                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000407                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.004518                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000383                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.006149                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.066488                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.084692                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.085166                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.129168                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.104926                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.142272                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.141961                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.173304                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999701                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          268                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          303                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          302                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          325                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          374                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          499                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          498                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          578                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3151                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1355                       # number of Writeback hits
system.l2.Writeback_hits::total                  1355                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          271                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          306                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          305                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          325                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          374                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          499                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          498                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          578                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3160                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          271                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          306                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          305                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          325                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          374                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          499                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          498                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          578                       # number of overall hits
system.l2.overall_hits::total                    3160                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data           72                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data           98                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          100                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          164                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          112                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          288                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          284                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          414                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1682                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus7.data           50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  50                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           72                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           98                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          100                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          164                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          112                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          288                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          284                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          464                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1732                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           72                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           98                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          100                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          164                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          112                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          288                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          284                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          464                       # number of overall misses
system.l2.overall_misses::total                  1732                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4016670                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     10882690                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4213855                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     14978140                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4008343                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     15262531                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1951661                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     24909014                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      2285418                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     17039785                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      2245935                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     43713080                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      2227673                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     43021444                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      1916656                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     62340133                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       255013028                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data      7520650                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7520650                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4016670                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     10882690                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4213855                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     14978140                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4008343                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     15262531                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1951661                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     24909014                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      2285418                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     17039785                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      2245935                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     43713080                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      2227673                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     43021444                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      1916656                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     69860783                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        262533678                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4016670                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     10882690                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4213855                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     14978140                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4008343                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     15262531                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1951661                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     24909014                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      2285418                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     17039785                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      2245935                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     43713080                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      2227673                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     43021444                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      1916656                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     69860783                       # number of overall miss cycles
system.l2.overall_miss_latency::total       262533678                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          340                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          402                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          489                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          486                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          787                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          782                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          992                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4833                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1355                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1355                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           50                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                59                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          343                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          404                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          405                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          489                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          486                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          787                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          782                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         1042                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4892                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          343                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          404                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          405                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          489                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          486                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          787                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          782                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         1042                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4892                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.211765                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.244389                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.248756                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.335378                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.230453                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.365947                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.363171                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.417339                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.348024                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.847458                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.209913                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.242574                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.246914                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.335378                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.230453                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.365947                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.363171                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.445298                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.354047                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.209913                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.242574                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.246914                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.335378                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.230453                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.365947                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.363171                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.445298                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.354047                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148765.555556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151148.472222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 156068.703704                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 152838.163265                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 148457.148148                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 152625.310000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 150127.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151884.231707                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 152361.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 152140.937500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 160423.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151781.527778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 159119.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151483.957746                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 147435.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150580.031401                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151612.977408                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data       150413                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       150413                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148765.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151148.472222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 156068.703704                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 152838.163265                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 148457.148148                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 152625.310000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 150127.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151884.231707                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 152361.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 152140.937500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 160423.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151781.527778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 159119.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151483.957746                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 147435.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150562.032328                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151578.336028                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148765.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151148.472222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 156068.703704                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 152838.163265                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 148457.148148                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 152625.310000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 150127.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151884.231707                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 152361.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 152140.937500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 160423.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151781.527778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 159119.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151483.957746                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 147435.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150562.032328                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151578.336028                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  750                       # number of writebacks
system.l2.writebacks::total                       750                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data           72                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data           98                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          100                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          164                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          112                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          288                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          284                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          414                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1682                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             50                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data           98                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1732                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data           98                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1732                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2442358                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      6688774                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2644898                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      9271024                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2438557                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      9442945                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1193686                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     15349518                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1410049                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     10508638                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1432830                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     26950014                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1413085                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     26477388                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1159483                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     38216599                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    157039846                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data      4604640                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4604640                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2442358                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data      6688774                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2644898                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      9271024                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2438557                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      9442945                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1193686                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     15349518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1410049                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     10508638                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1432830                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     26950014                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1413085                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     26477388                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1159483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     42821239                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    161644486                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2442358                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data      6688774                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2644898                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      9271024                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2438557                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      9442945                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1193686                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     15349518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1410049                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     10508638                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1432830                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     26950014                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1413085                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     26477388                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1159483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     42821239                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    161644486                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.211765                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.244389                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.248756                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.335378                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.230453                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.365947                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.363171                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.417339                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.348024                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.847458                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.209913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.242574                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.246914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.335378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.230453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.365947                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.363171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.445298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.354047                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.209913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.242574                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.246914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.335378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.230453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.365947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.363171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.445298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.354047                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90457.703704                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92899.638889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 97959.185185                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94602.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 90316.925926                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94429.450000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        91822                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93594.621951                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 94003.266667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93827.125000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst       102345                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93576.437500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 100934.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93230.239437                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst        89191                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92310.625604                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93364.950059                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 92092.800000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92092.800000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90457.703704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92899.638889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 97959.185185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 94602.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 90316.925926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 94429.450000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst        91822                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 93594.621951                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 94003.266667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93827.125000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst       102345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 93576.437500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 100934.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93230.239437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst        89191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92287.153017                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93328.225173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90457.703704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92899.638889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 97959.185185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 94602.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 90316.925926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 94429.450000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst        91822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 93594.621951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 94003.266667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93827.125000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst       102345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 93576.437500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 100934.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93230.239437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst        89191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92287.153017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93328.225173                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               473.106048                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750130017                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1549855.407025                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    18.106048                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.029016                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.758183                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       122050                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         122050                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       122050                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          122050                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       122050                       # number of overall hits
system.cpu0.icache.overall_hits::total         122050                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.cpu0.icache.overall_misses::total           38                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5624947                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5624947                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5624947                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5624947                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5624947                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5624947                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       122088                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       122088                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       122088                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       122088                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       122088                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       122088                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000311                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000311                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000311                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000311                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000311                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000311                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 148024.921053                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 148024.921053                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 148024.921053                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 148024.921053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 148024.921053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 148024.921053                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4445019                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4445019                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4445019                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4445019                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4445019                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4445019                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000238                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000238                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000238                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000238                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000238                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000238                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 153276.517241                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 153276.517241                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 153276.517241                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 153276.517241                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 153276.517241                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 153276.517241                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   343                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               108893337                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   599                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              181791.881469                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   117.089127                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   138.910873                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.457379                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.542621                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        96314                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          96314                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70544                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70544                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          172                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       166858                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          166858                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       166858                       # number of overall hits
system.cpu0.dcache.overall_hits::total         166858                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          840                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          840                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           12                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          852                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           852                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          852                       # number of overall misses
system.cpu0.dcache.overall_misses::total          852                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     80055114                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     80055114                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       992972                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       992972                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     81048086                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     81048086                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     81048086                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     81048086                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97154                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97154                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       167710                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       167710                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       167710                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       167710                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008646                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008646                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005080                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005080                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005080                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005080                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 95303.707143                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95303.707143                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82747.666667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82747.666667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 95126.861502                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95126.861502                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 95126.861502                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95126.861502                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           77                       # number of writebacks
system.cpu0.dcache.writebacks::total               77                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          500                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          500                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          509                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          509                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          340                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          340                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          343                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          343                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     29374908                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     29374908                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       208372                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       208372                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     29583280                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     29583280                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     29583280                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     29583280                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003500                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003500                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002045                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002045                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002045                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002045                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86396.788235                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86396.788235                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 69457.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69457.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 86248.629738                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86248.629738                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 86248.629738                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86248.629738                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               502.410171                       # Cycle average of tags in use
system.cpu1.icache.total_refs               746682665                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1484458.578529                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    27.410171                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.043927                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.805145                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       121127                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         121127                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       121127                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          121127                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       121127                       # number of overall hits
system.cpu1.icache.overall_hits::total         121127                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           31                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           31                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           31                       # number of overall misses
system.cpu1.icache.overall_misses::total           31                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5442666                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5442666                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5442666                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5442666                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5442666                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5442666                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       121158                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       121158                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       121158                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       121158                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       121158                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       121158                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000256                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000256                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000256                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000256                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000256                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000256                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 175569.870968                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 175569.870968                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 175569.870968                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 175569.870968                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 175569.870968                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 175569.870968                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           28                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           28                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           28                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4713694                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4713694                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4713694                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4713694                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4713694                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4713694                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000231                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000231                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000231                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000231                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 168346.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 168346.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 168346.214286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 168346.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 168346.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 168346.214286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   404                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               112794528                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   660                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              170900.800000                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   158.909893                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    97.090107                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.620742                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.379258                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        81746                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          81746                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        68351                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         68351                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          165                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          164                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       150097                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          150097                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       150097                       # number of overall hits
system.cpu1.dcache.overall_hits::total         150097                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1304                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1304                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           14                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1318                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1318                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1318                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1318                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    145840596                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    145840596                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1231688                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1231688                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    147072284                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    147072284                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    147072284                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    147072284                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        83050                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        83050                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        68365                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        68365                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       151415                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       151415                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       151415                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       151415                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015701                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015701                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000205                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000205                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008705                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008705                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008705                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008705                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 111840.947853                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111840.947853                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 87977.714286                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87977.714286                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 111587.468892                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111587.468892                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 111587.468892                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111587.468892                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           86                       # number of writebacks
system.cpu1.dcache.writebacks::total               86                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          903                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          903                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           11                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          914                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          914                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          914                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          914                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          401                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          404                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          404                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     36253349                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     36253349                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       202337                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       202337                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     36455686                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     36455686                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     36455686                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     36455686                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004828                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004828                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002668                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002668                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002668                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002668                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90407.354115                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90407.354115                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 67445.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67445.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 90236.846535                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90236.846535                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 90236.846535                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90236.846535                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               502.392245                       # Cycle average of tags in use
system.cpu2.icache.total_refs               746682680                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1484458.608350                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    27.392245                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.043898                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.805116                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       121142                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         121142                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       121142                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          121142                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       121142                       # number of overall hits
system.cpu2.icache.overall_hits::total         121142                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           32                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           32                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           32                       # number of overall misses
system.cpu2.icache.overall_misses::total           32                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5111642                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5111642                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5111642                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5111642                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5111642                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5111642                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       121174                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       121174                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       121174                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       121174                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       121174                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       121174                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000264                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000264                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000264                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000264                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000264                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000264                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 159738.812500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 159738.812500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 159738.812500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 159738.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 159738.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 159738.812500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4484931                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4484931                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4484931                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4484931                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4484931                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4484931                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000231                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000231                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000231                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000231                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 160176.107143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 160176.107143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 160176.107143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 160176.107143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 160176.107143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 160176.107143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   405                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               112794467                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   661                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              170642.158850                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   158.885441                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    97.114559                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.620646                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.379354                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        81793                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          81793                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        68243                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         68243                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          165                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          164                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       150036                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          150036                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       150036                       # number of overall hits
system.cpu2.dcache.overall_hits::total         150036                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1318                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1318                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           15                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1333                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1333                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1333                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1333                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    145845103                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    145845103                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1206835                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1206835                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    147051938                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    147051938                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    147051938                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    147051938                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        83111                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        83111                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        68258                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        68258                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       151369                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       151369                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       151369                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       151369                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015858                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015858                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000220                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000220                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008806                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008806                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008806                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008806                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 110656.375569                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 110656.375569                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 80455.666667                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 80455.666667                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 110316.532633                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 110316.532633                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 110316.532633                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 110316.532633                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           85                       # number of writebacks
system.cpu2.dcache.writebacks::total               85                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          916                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          916                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          928                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          928                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          928                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          928                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          402                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          405                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          405                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          405                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          405                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     36532259                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     36532259                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       196307                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       196307                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     36728566                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     36728566                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     36728566                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     36728566                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004837                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004837                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002676                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002676                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002676                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002676                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 90876.266169                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90876.266169                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65435.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65435.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 90687.817284                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90687.817284                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 90687.817284                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90687.817284                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               538.305066                       # Cycle average of tags in use
system.cpu3.icache.total_refs               643368227                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1193633.074212                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.305066                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          526                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.019720                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.842949                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.862668                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       121191                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         121191                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       121191                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          121191                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       121191                       # number of overall hits
system.cpu3.icache.overall_hits::total         121191                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.cpu3.icache.overall_misses::total           14                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2302327                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2302327                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2302327                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2302327                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2302327                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2302327                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       121205                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       121205                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       121205                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       121205                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       121205                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       121205                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000116                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000116                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000116                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000116                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000116                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000116                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 164451.928571                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 164451.928571                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 164451.928571                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 164451.928571                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 164451.928571                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 164451.928571                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2059561                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2059561                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2059561                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2059561                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2059561                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2059561                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000107                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000107                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000107                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000107                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 158427.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 158427.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 158427.769231                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 158427.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 158427.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 158427.769231                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   489                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               150642535                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   745                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              202204.744966                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   144.813572                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   111.186428                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.565678                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.434322                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       164859                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         164859                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        37568                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         37568                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           86                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           86                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       202427                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          202427                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       202427                       # number of overall hits
system.cpu3.dcache.overall_hits::total         202427                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1706                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1706                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1706                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1706                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1706                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1706                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    180129740                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    180129740                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    180129740                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    180129740                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    180129740                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    180129740                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       166565                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       166565                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        37568                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        37568                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       204133                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       204133                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       204133                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       204133                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010242                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010242                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008357                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008357                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008357                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008357                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 105586.014068                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105586.014068                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 105586.014068                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 105586.014068                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 105586.014068                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 105586.014068                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           53                       # number of writebacks
system.cpu3.dcache.writebacks::total               53                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1217                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1217                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1217                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1217                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1217                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1217                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          489                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          489                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          489                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          489                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          489                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          489                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     48095419                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     48095419                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     48095419                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     48095419                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     48095419                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     48095419                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002936                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002936                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002395                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002395                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002395                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002395                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 98354.640082                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 98354.640082                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 98354.640082                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 98354.640082                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 98354.640082                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 98354.640082                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               496.617721                       # Cycle average of tags in use
system.cpu4.icache.total_refs               747247577                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1503516.251509                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    14.617721                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.023426                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.795862                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       120300                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         120300                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       120300                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          120300                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       120300                       # number of overall hits
system.cpu4.icache.overall_hits::total         120300                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           19                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           19                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           19                       # number of overall misses
system.cpu4.icache.overall_misses::total           19                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      3081365                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      3081365                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      3081365                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      3081365                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      3081365                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      3081365                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       120319                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       120319                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       120319                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       120319                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       120319                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       120319                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000158                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000158                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000158                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000158                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000158                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000158                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 162177.105263                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 162177.105263                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 162177.105263                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 162177.105263                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 162177.105263                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 162177.105263                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            4                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            4                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           15                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           15                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           15                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2416576                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2416576                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2416576                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2416576                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2416576                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2416576                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000125                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000125                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000125                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000125                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 161105.066667                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 161105.066667                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 161105.066667                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 161105.066667                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 161105.066667                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 161105.066667                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   486                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               117749570                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   742                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              158692.142857                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   160.180558                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    95.819442                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.625705                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.374295                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        82953                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          82953                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        69571                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         69571                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          177                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          160                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       152524                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          152524                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       152524                       # number of overall hits
system.cpu4.dcache.overall_hits::total         152524                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1680                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1680                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           68                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1748                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1748                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1748                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1748                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    186789859                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    186789859                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      6526331                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      6526331                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    193316190                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    193316190                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    193316190                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    193316190                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        84633                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        84633                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        69639                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        69639                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       154272                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       154272                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       154272                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       154272                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.019850                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.019850                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000976                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000976                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011331                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011331                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011331                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011331                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 111184.439881                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 111184.439881                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 95975.455882                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 95975.455882                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 110592.786041                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 110592.786041                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 110592.786041                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 110592.786041                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          189                       # number of writebacks
system.cpu4.dcache.writebacks::total              189                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1194                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1194                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           68                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1262                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1262                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1262                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1262                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          486                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          486                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          486                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          486                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          486                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          486                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     42811944                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     42811944                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     42811944                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     42811944                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     42811944                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     42811944                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.005742                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005742                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003150                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003150                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003150                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003150                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 88090.419753                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 88090.419753                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 88090.419753                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 88090.419753                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 88090.419753                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 88090.419753                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               556.423278                       # Cycle average of tags in use
system.cpu5.icache.total_refs               765694028                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1374675.095153                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.423278                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          543                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.021512                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.870192                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.891704                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       118011                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         118011                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       118011                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          118011                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       118011                       # number of overall hits
system.cpu5.icache.overall_hits::total         118011                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           16                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           16                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           16                       # number of overall misses
system.cpu5.icache.overall_misses::total           16                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2703807                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2703807                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2703807                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2703807                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2703807                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2703807                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       118027                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       118027                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       118027                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       118027                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       118027                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       118027                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000136                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000136                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 168987.937500                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 168987.937500                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 168987.937500                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 168987.937500                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 168987.937500                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 168987.937500                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            2                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            2                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            2                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      2366871                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2366871                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      2366871                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2366871                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      2366871                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2366871                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 169062.214286                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 169062.214286                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 169062.214286                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 169062.214286                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 169062.214286                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 169062.214286                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   787                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               287983990                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1043                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              276111.208054                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   102.209428                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   153.790572                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.399256                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.600744                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       300250                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         300250                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       163906                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        163906                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           82                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           82                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           80                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           80                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       464156                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          464156                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       464156                       # number of overall hits
system.cpu5.dcache.overall_hits::total         464156                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2816                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2816                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2816                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2816                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2816                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2816                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    315447235                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    315447235                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    315447235                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    315447235                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    315447235                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    315447235                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       303066                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       303066                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       163906                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       163906                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           82                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           82                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       466972                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       466972                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       466972                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       466972                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009292                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009292                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.006030                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.006030                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.006030                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.006030                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 112019.614702                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 112019.614702                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 112019.614702                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 112019.614702                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 112019.614702                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 112019.614702                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          166                       # number of writebacks
system.cpu5.dcache.writebacks::total              166                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         2029                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         2029                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         2029                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         2029                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         2029                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         2029                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          787                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          787                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          787                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          787                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          787                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          787                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     81193971                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     81193971                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     81193971                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     81193971                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     81193971                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     81193971                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002597                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002597                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001685                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001685                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001685                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001685                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 103168.959339                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 103168.959339                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 103168.959339                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 103168.959339                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 103168.959339                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 103168.959339                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               556.330343                       # Cycle average of tags in use
system.cpu6.icache.total_refs               765694015                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1374675.071813                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    13.330343                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          543                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.021363                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.870192                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.891555                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       117998                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         117998                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       117998                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          117998                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       117998                       # number of overall hits
system.cpu6.icache.overall_hits::total         117998                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           15                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           15                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           15                       # number of overall misses
system.cpu6.icache.overall_misses::total           15                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      2620796                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2620796                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      2620796                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2620796                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      2620796                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2620796                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       118013                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       118013                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       118013                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       118013                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       118013                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       118013                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000127                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000127                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000127                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000127                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000127                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000127                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 174719.733333                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 174719.733333                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 174719.733333                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 174719.733333                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 174719.733333                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 174719.733333                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            1                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            1                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            1                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2344864                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2344864                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2344864                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2344864                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2344864                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2344864                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 167490.285714                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 167490.285714                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 167490.285714                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 167490.285714                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 167490.285714                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 167490.285714                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   782                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               287984228                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1038                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              277441.452794                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   102.257372                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   153.742628                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.399443                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.600557                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       300482                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         300482                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       163911                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        163911                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           83                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           80                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           80                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       464393                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          464393                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       464393                       # number of overall hits
system.cpu6.dcache.overall_hits::total         464393                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2718                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2718                       # number of ReadReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2718                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2718                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2718                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2718                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    305017865                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    305017865                       # number of ReadReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    305017865                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    305017865                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    305017865                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    305017865                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       303200                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       303200                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       163911                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       163911                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       467111                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       467111                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       467111                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       467111                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008964                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008964                       # miss rate for ReadReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005819                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005819                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005819                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005819                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 112221.436718                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 112221.436718                       # average ReadReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 112221.436718                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 112221.436718                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 112221.436718                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 112221.436718                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          165                       # number of writebacks
system.cpu6.dcache.writebacks::total              165                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1936                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1936                       # number of ReadReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1936                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1936                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1936                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1936                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          782                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          782                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          782                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          782                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          782                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          782                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     80239867                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     80239867                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     80239867                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     80239867                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     80239867                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     80239867                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002579                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002579                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001674                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001674                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001674                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001674                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 102608.525575                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 102608.525575                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 102608.525575                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 102608.525575                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 102608.525575                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 102608.525575                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               501.548614                       # Cycle average of tags in use
system.cpu7.icache.total_refs               750409453                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1494839.547809                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    12.548614                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          489                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.020110                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.783654                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.803764                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       117003                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         117003                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       117003                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          117003                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       117003                       # number of overall hits
system.cpu7.icache.overall_hits::total         117003                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           16                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           16                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           16                       # number of overall misses
system.cpu7.icache.overall_misses::total           16                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2366000                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2366000                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2366000                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2366000                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2366000                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2366000                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       117019                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       117019                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       117019                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       117019                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       117019                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       117019                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst       147875                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total       147875                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst       147875                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total       147875                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst       147875                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total       147875                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            3                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            3                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2061553                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2061553                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2061553                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2061553                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2061553                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2061553                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000111                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000111                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000111                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000111                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       158581                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total       158581                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst       158581                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total       158581                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst       158581                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total       158581                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  1042                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               125072122                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1298                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              96357.567026                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   185.216226                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    70.783774                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.723501                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.276499                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        88578                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          88578                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        71783                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         71783                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          143                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          143                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          142                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          142                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       160361                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          160361                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       160361                       # number of overall hits
system.cpu7.dcache.overall_hits::total         160361                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2345                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2345                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          355                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          355                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2700                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2700                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2700                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2700                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    295804392                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    295804392                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     64645650                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     64645650                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    360450042                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    360450042                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    360450042                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    360450042                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        90923                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        90923                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        72138                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        72138                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       163061                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       163061                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       163061                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       163061                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.025791                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.025791                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.004921                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.004921                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.016558                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.016558                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.016558                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.016558                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 126142.597868                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 126142.597868                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 182100.422535                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 182100.422535                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 133500.015556                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 133500.015556                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 133500.015556                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 133500.015556                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          534                       # number of writebacks
system.cpu7.dcache.writebacks::total              534                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1353                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1353                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          305                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          305                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1658                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1658                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1658                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1658                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          992                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          992                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           50                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           50                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         1042                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         1042                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         1042                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         1042                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    105255941                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    105255941                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      7955939                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      7955939                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    113211880                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    113211880                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    113211880                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    113211880                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.010910                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.010910                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000693                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000693                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.006390                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.006390                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.006390                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.006390                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 106104.779234                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 106104.779234                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 159118.780000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 159118.780000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 108648.637236                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 108648.637236                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 108648.637236                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 108648.637236                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
