{'Rx_mac_rd': {'CDeps': [[[], ['Reset']],
                         [[], ['Reset'], ['Rx_mac_ra', 'Rx_mac_rd']],
                         [[], ['Reset'], ['Rx_mac_ra', 'Rx_mac_rd']]],
               'CLines': [[None, '137:C'],
                          [None, '137:C', '139:C'],
                          [None, '137:C', '139:C']],
               'Clocked': True,
               'DDeps': [[], [], []],
               'DLines': ['138:D', '141:D', '143:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe07b782e50>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe07b789210>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe07b789390>]},
 'Start_tran': {'CDeps': [[[], ['Reset']],
                          [[],
                           ['Reset'],
                           ['Tx_mac_eop', 'Tx_mac_wa'],
                           ['Tx_mac_wa']],
                          [[], ['Reset'], ['Tx_mac_eop', 'Tx_mac_wa']]],
                'CLines': [[None, '111:C'],
                           [None, '111:C', '113:C', '115:C'],
                           [None, '111:C', '113:C']],
                'Clocked': True,
                'DDeps': [[], [], []],
                'DLines': ['112:D', '116:D', '114:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe07ba68790>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe07ba68d50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe07ba68ad0>]},
 'Tx_mac_BE': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['operation']],
               'DLines': ['132:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe07b782a90>]},
 'Tx_mac_data': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['data']],
                 'DLines': ['128:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe07b782390>]},
 'Tx_mac_eop': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['operation']],
                'DLines': ['131:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe07b7828d0>]},
 'Tx_mac_sop': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['operation']],
                'DLines': ['130:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe07b782710>]},
 'Tx_mac_wr': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['operation']],
               'DLines': ['129:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe07b782550>]},
 'data': {'CDeps': [[[], ['Tx_mac_wa', 'CPU_init_end']]],
          'CLines': [[None, '120:C']],
          'Clocked': True,
          'DDeps': [[]],
          'DLines': ['125:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe07b7822d0>]},
 'operation': {'CDeps': [[[], ['Tx_mac_wa', 'CPU_init_end']]],
               'CLines': [[None, '120:C']],
               'Clocked': True,
               'DDeps': [[]],
               'DLines': ['124:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe07b782190>]}}
