# axiMemoryMapped_lab
The focus of this lab is communication between master and slave components through an AXI memory- mapped protocol. Your task consists of designing modules and testbenches for the master component,  the bus, and the two slave components.
![image](https://user-images.githubusercontent.com/44365037/236084179-d6d123b1-6690-4760-bb93-6d72b8eb6ef8.png)
