INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW2/HW2 part1/HW2.srcs/sources_1/new/main.v:28]
