--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_HHB_M3.twx CNC2_HHB_M3.ncd -o CNC2_HHB_M3.twr CNC2_HHB_M3.pcf -ucf
CNC2_HHB_M3.ucf

Design file:              CNC2_HHB_M3.ncd
Physical constraint file: CNC2_HHB_M3.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3224 - The clock PHY25MHz associated with OFFSET = IN 40 ns 
   VALID 40 ns BEFORE COMP "PHY25MHz" "RISING"; does not clock any registered 
   input components.
WARNING:Timing:3225 - Timing constraint OFFSET = IN 40 ns VALID 40 ns BEFORE 
   COMP "PHY25MHz" "RISING"; ignored during timing analysis
WARNING:Timing:3224 - The clock PHY25MHz associated with OFFSET = OUT 40 ns 
   AFTER COMP "PHY25MHz"; does not clock any registered output components.
WARNING:Timing:3225 - Timing constraint OFFSET = OUT 40 ns AFTER COMP 
   "PHY25MHz"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Tx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
M7.I                         BUFGMUX_X3Y14.I0                 0.681  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Rx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
N8.I                         BUFGMUX_X2Y10.I0                 0.739  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36980271 paths analyzed, 2588 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.366ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_9 (SLICE_X23Y60.A6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.578ns (Levels of Logic = 5)
  Clock Path Skew:      1.805ns (1.269 - -0.536)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y46.DQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y42.A3      net (fanout=21)       0.733   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y42.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx_cyclic_buf_b_top<11>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X23Y51.D5      net (fanout=11)       2.420   AddressDecoderCS0n
    SLICE_X23Y51.DMUX    Tilo                  0.313   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_WE
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_wd_Select1_SW0
    SLICE_X23Y51.C4      net (fanout=1)        0.296   N21
    SLICE_X23Y51.C       Tilo                  0.259   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_WE
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_wd_Select1
    SLICE_X5Y70.C3       net (fanout=21)       3.235   CNC2_HHB_M3/wd_Select
    SLICE_X5Y70.C        Tilo                  0.259   CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<11>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT165
    SLICE_X23Y60.A6      net (fanout=1)        5.074   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT165
    SLICE_X23Y60.CLK     Tas                   0.322   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<11>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT166
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_9
    -------------------------------------------------  ---------------------------
    Total                                     13.578ns (1.820ns logic, 11.758ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_HHB_M3/WatchDog_Partition_1/WatchDogTimer_1/m_TimeOutCounter_9 (FF)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_9 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.373ns (Levels of Logic = 3)
  Clock Path Skew:      -0.164ns (0.378 - 0.542)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/WatchDog_Partition_1/WatchDogTimer_1/m_TimeOutCounter_9 to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y73.BQ       Tcko                  0.447   CNC2_HHB_M3/WatchDog_Partition_1/WatchDogTimer_1/m_TimeOutCounter<11>
                                                       CNC2_HHB_M3/WatchDog_Partition_1/WatchDogTimer_1/m_TimeOutCounter_9
    SLICE_X5Y70.B5       net (fanout=2)        0.681   CNC2_HHB_M3/WatchDog_Partition_1/WatchDogTimer_1/m_TimeOutCounter<9>
    SLICE_X5Y70.B        Tilo                  0.259   CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<11>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT164
    SLICE_X5Y70.C5       net (fanout=1)        0.331   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT164
    SLICE_X5Y70.C        Tilo                  0.259   CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<11>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT165
    SLICE_X23Y60.A6      net (fanout=1)        5.074   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT165
    SLICE_X23Y60.CLK     Tas                   0.322   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<11>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT166
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_9
    -------------------------------------------------  ---------------------------
    Total                                      7.373ns (1.287ns logic, 6.086ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_9 (FF)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_9 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.240ns (Levels of Logic = 3)
  Clock Path Skew:      -0.151ns (0.378 - 0.529)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_9 to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y69.BQ       Tcko                  0.408   CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<11>
                                                       CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_9
    SLICE_X5Y70.B1       net (fanout=2)        0.587   CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<9>
    SLICE_X5Y70.B        Tilo                  0.259   CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<11>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT164
    SLICE_X5Y70.C5       net (fanout=1)        0.331   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT164
    SLICE_X5Y70.C        Tilo                  0.259   CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<11>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT165
    SLICE_X23Y60.A6      net (fanout=1)        5.074   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT165
    SLICE_X23Y60.CLK     Tas                   0.322   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<11>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT166
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_9
    -------------------------------------------------  ---------------------------
    Total                                      7.240ns (1.248ns logic, 5.992ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_14 (SLICE_X13Y62.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_14 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.443ns (Levels of Logic = 3)
  Clock Path Skew:      1.890ns (1.354 - -0.536)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y46.DQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y42.A3      net (fanout=21)       0.733   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y42.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx_cyclic_buf_b_top<11>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X26Y62.D3      net (fanout=11)       2.389   AddressDecoderCS0n
    SLICE_X26Y62.DMUX    Tilo                  0.261   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/ISTOP_Select_ISTOP_CLK_DFF_108
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_hkscan_Select1
    SLICE_X26Y62.C4      net (fanout=3)        0.303   CNC2_HHB_M3/hkscan_Select
    SLICE_X26Y62.C       Tilo                  0.204   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/ISTOP_Select_ISTOP_CLK_DFF_108
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/_n0178_inv
    SLICE_X13Y62.CE      net (fanout=17)       8.546   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/_n0178_inv
    SLICE_X13Y62.CLK     Tceck                 0.340   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<15>
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_14
    -------------------------------------------------  ---------------------------
    Total                                     13.443ns (1.472ns logic, 11.971ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_HHB_M3/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      14.422ns (Levels of Logic = 2)
  Clock Path Skew:      0.071ns (0.374 - 0.303)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LocalBusBridge_1/m_ibus_WE to CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.DQ      Tcko                  0.391   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_WE
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_ibus_WE
    SLICE_X28Y70.D5      net (fanout=11)       3.239   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_WE
    SLICE_X28Y70.D       Tilo                  0.205   CNC2_HHB_M3/m_last_Led_Request
                                                       CNC2_HHB_M3/LocalBusBridge_1/IBUS_Write1
    SLICE_X26Y62.C2      net (fanout=2)        1.497   CNC2_HHB_M3/ibus_Write
    SLICE_X26Y62.C       Tilo                  0.204   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/ISTOP_Select_ISTOP_CLK_DFF_108
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/_n0178_inv
    SLICE_X13Y62.CE      net (fanout=17)       8.546   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/_n0178_inv
    SLICE_X13Y62.CLK     Tceck                 0.340   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<15>
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_14
    -------------------------------------------------  ---------------------------
    Total                                     14.422ns (1.140ns logic, 13.282ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_HHB_M3/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      12.072ns (Levels of Logic = 2)
  Clock Path Skew:      0.089ns (0.463 - 0.374)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LocalBusBridge_1/m_last_ibus_WE to CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y68.DQ      Tcko                  0.447   CNC2_HHB_M3/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X28Y70.D2      net (fanout=10)       0.833   CNC2_HHB_M3/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X28Y70.D       Tilo                  0.205   CNC2_HHB_M3/m_last_Led_Request
                                                       CNC2_HHB_M3/LocalBusBridge_1/IBUS_Write1
    SLICE_X26Y62.C2      net (fanout=2)        1.497   CNC2_HHB_M3/ibus_Write
    SLICE_X26Y62.C       Tilo                  0.204   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/ISTOP_Select_ISTOP_CLK_DFF_108
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/_n0178_inv
    SLICE_X13Y62.CE      net (fanout=17)       8.546   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/_n0178_inv
    SLICE_X13Y62.CLK     Tceck                 0.340   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<15>
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_14
    -------------------------------------------------  ---------------------------
    Total                                     12.072ns (1.196ns logic, 10.876ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_13 (SLICE_X13Y62.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.427ns (Levels of Logic = 3)
  Clock Path Skew:      1.890ns (1.354 - -0.536)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y46.DQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y42.A3      net (fanout=21)       0.733   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y42.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx_cyclic_buf_b_top<11>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X26Y62.D3      net (fanout=11)       2.389   AddressDecoderCS0n
    SLICE_X26Y62.DMUX    Tilo                  0.261   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/ISTOP_Select_ISTOP_CLK_DFF_108
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_hkscan_Select1
    SLICE_X26Y62.C4      net (fanout=3)        0.303   CNC2_HHB_M3/hkscan_Select
    SLICE_X26Y62.C       Tilo                  0.204   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/ISTOP_Select_ISTOP_CLK_DFF_108
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/_n0178_inv
    SLICE_X13Y62.CE      net (fanout=17)       8.546   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/_n0178_inv
    SLICE_X13Y62.CLK     Tceck                 0.324   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<15>
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_13
    -------------------------------------------------  ---------------------------
    Total                                     13.427ns (1.456ns logic, 11.971ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_HHB_M3/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      14.406ns (Levels of Logic = 2)
  Clock Path Skew:      0.071ns (0.374 - 0.303)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LocalBusBridge_1/m_ibus_WE to CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.DQ      Tcko                  0.391   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_WE
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_ibus_WE
    SLICE_X28Y70.D5      net (fanout=11)       3.239   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_WE
    SLICE_X28Y70.D       Tilo                  0.205   CNC2_HHB_M3/m_last_Led_Request
                                                       CNC2_HHB_M3/LocalBusBridge_1/IBUS_Write1
    SLICE_X26Y62.C2      net (fanout=2)        1.497   CNC2_HHB_M3/ibus_Write
    SLICE_X26Y62.C       Tilo                  0.204   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/ISTOP_Select_ISTOP_CLK_DFF_108
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/_n0178_inv
    SLICE_X13Y62.CE      net (fanout=17)       8.546   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/_n0178_inv
    SLICE_X13Y62.CLK     Tceck                 0.324   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<15>
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_13
    -------------------------------------------------  ---------------------------
    Total                                     14.406ns (1.124ns logic, 13.282ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_HHB_M3/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      12.056ns (Levels of Logic = 2)
  Clock Path Skew:      0.089ns (0.463 - 0.374)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LocalBusBridge_1/m_last_ibus_WE to CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y68.DQ      Tcko                  0.447   CNC2_HHB_M3/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X28Y70.D2      net (fanout=10)       0.833   CNC2_HHB_M3/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X28Y70.D       Tilo                  0.205   CNC2_HHB_M3/m_last_Led_Request
                                                       CNC2_HHB_M3/LocalBusBridge_1/IBUS_Write1
    SLICE_X26Y62.C2      net (fanout=2)        1.497   CNC2_HHB_M3/ibus_Write
    SLICE_X26Y62.C       Tilo                  0.204   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/ISTOP_Select_ISTOP_CLK_DFF_108
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/_n0178_inv
    SLICE_X13Y62.CE      net (fanout=17)       8.546   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/_n0178_inv
    SLICE_X13Y62.CLK     Tceck                 0.324   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<15>
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_13
    -------------------------------------------------  ---------------------------
    Total                                     12.056ns (1.180ns logic, 10.876ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD (SLICE_X29Y36.BX), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.198ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.011ns (Levels of Logic = 2)
  Clock Path Skew:      1.403ns (1.076 - -0.327)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y46.DQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y42.A3      net (fanout=21)       0.425   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y42.A       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx_cyclic_buf_b_top<11>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X29Y36.C5      net (fanout=11)       0.737   AddressDecoderCS0n
    SLICE_X29Y36.CMUX    Tilo                  0.203   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X29Y36.BX      net (fanout=17)       0.231   CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X29Y36.CLK     Tckdi       (-Th)    -0.059   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
    -------------------------------------------------  ---------------------------
    Total                                      2.011ns (0.618ns logic, 1.393ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.383ns (Levels of Logic = 1)
  Clock Path Skew:      1.430ns (1.076 - -0.354)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y36.AQ      Tcko                  0.198   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X29Y36.C3      net (fanout=5)        1.692   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X29Y36.CMUX    Tilo                  0.203   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X29Y36.BX      net (fanout=17)       0.231   CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X29Y36.CLK     Tckdi       (-Th)    -0.059   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
    -------------------------------------------------  ---------------------------
    Total                                      2.383ns (0.460ns logic, 1.923ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/LocalBusBridge_1/m_ibus_WE (SLICE_X23Y51.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.234ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_ibus_WE (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.078ns (Levels of Logic = 1)
  Clock Path Skew:      1.434ns (1.113 - -0.321)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_HHB_M3/LocalBusBridge_1/m_ibus_WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y36.DQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X23Y51.D4      net (fanout=7)        1.663   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X23Y51.CLK     Tah         (-Th)    -0.215   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_WE
                                                       CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_WR_n_AND_14_o1
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_ibus_WE
    -------------------------------------------------  ---------------------------
    Total                                      2.078ns (0.415ns logic, 1.663ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_60 (SLICE_X5Y43.D5), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_28 (FF)
  Destination:          CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_60 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.277ns (Levels of Logic = 3)
  Clock Path Skew:      1.588ns (1.264 - -0.324)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_28 to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y31.DQ      Tcko                  0.200   ML3MST_inst/reg_dout<28>
                                                       ML3MST_inst/reg_dout_28
    SLICE_X18Y34.D6      net (fanout=1)        0.291   ML3MST_inst/reg_dout<28>
    SLICE_X18Y34.D       Tilo                  0.156   LB_MIII_DataOut<28>
                                                       ML3MST_inst/Mmux_host_data_r211
    SLICE_X18Y33.A3      net (fanout=1)        0.239   LB_MIII_DataOut<28>
    SLICE_X18Y33.A       Tilo                  0.156   LocalBusBridgeMIII_inst/m_DataIn<13>
                                                       CNC2_HHB_M3/ibus_DataIn<12>LogicTrst
    SLICE_X5Y43.D5       net (fanout=20)       1.020   CNC2_HHB_M3/ibus_DataIn<12>
    SLICE_X5Y43.CLK      Tah         (-Th)    -0.215   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<60>
                                                       CNC2_HHB_M3/LIO_Partition_1/Mmux_m_LIO_DO[60]_m_LIO_DO[63]_MUX_646_o1
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_60
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (0.727ns logic, 1.550ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.750ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_12 (FF)
  Destination:          CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_60 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.785ns (Levels of Logic = 3)
  Clock Path Skew:      1.625ns (1.264 - -0.361)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_12 to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y35.AQ      Tcko                  0.234   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/reg_dout_12
    SLICE_X19Y33.B2      net (fanout=1)        0.770   ML3MST_inst/reg_dout<12>
    SLICE_X19Y33.B       Tilo                  0.156   LB_MIII_DataOut<12>
                                                       ML3MST_inst/Mmux_host_data_r41
    SLICE_X18Y33.A2      net (fanout=1)        0.234   LB_MIII_DataOut<12>
    SLICE_X18Y33.A       Tilo                  0.156   LocalBusBridgeMIII_inst/m_DataIn<13>
                                                       CNC2_HHB_M3/ibus_DataIn<12>LogicTrst
    SLICE_X5Y43.D5       net (fanout=20)       1.020   CNC2_HHB_M3/ibus_DataIn<12>
    SLICE_X5Y43.CLK      Tah         (-Th)    -0.215   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<60>
                                                       CNC2_HHB_M3/LIO_Partition_1/Mmux_m_LIO_DO[60]_m_LIO_DO[63]_MUX_646_o1
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_60
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (0.761ns logic, 2.024ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.953ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_60 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.981ns (Levels of Logic = 3)
  Clock Path Skew:      1.618ns (1.264 - -0.354)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y36.AQ      Tcko                  0.198   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X33Y36.B1      net (fanout=5)        0.280   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X33Y36.BMUX    Tilo                  0.203   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_223_o_inv1
    SLICE_X18Y33.A6      net (fanout=16)       0.909   LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_223_o_inv
    SLICE_X18Y33.A       Tilo                  0.156   LocalBusBridgeMIII_inst/m_DataIn<13>
                                                       CNC2_HHB_M3/ibus_DataIn<12>LogicTrst
    SLICE_X5Y43.D5       net (fanout=20)       1.020   CNC2_HHB_M3/ibus_DataIn<12>
    SLICE_X5Y43.CLK      Tah         (-Th)    -0.215   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<60>
                                                       CNC2_HHB_M3/LIO_Partition_1/Mmux_m_LIO_DO[60]_m_LIO_DO[63]_MUX_646_o1
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_60
    -------------------------------------------------  ---------------------------
    Total                                      2.981ns (0.772ns logic, 2.209ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_25MHz/CLK2X
  Logical resource: DCM_SP_inst_25MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_50MHz
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145760 paths analyzed, 615 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.856ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (SLICE_X42Y78.A2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.676ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.297 - 0.351)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y71.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X42Y78.C4      net (fanout=11)       2.111   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X42Y78.CMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>_SW0
    SLICE_X42Y78.A2      net (fanout=1)        0.624   ML3MST_inst/N382
    SLICE_X42Y78.CLK     Tas                   0.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    -------------------------------------------------  ---------------------------
    Total                                      3.676ns (0.941ns logic, 2.735ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.329ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y77.DQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25
    SLICE_X42Y78.C3      net (fanout=2)        0.708   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
    SLICE_X42Y78.CMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>_SW0
    SLICE_X42Y78.A2      net (fanout=1)        0.624   ML3MST_inst/N382
    SLICE_X42Y78.CLK     Tas                   0.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    -------------------------------------------------  ---------------------------
    Total                                      2.329ns (0.997ns logic, 1.332ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24 (SLICE_X42Y77.A2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.667ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (0.296 - 0.351)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y71.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X42Y77.C2      net (fanout=11)       2.102   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X42Y77.CMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>_SW0
    SLICE_X42Y77.A2      net (fanout=1)        0.624   ML3MST_inst/N386
    SLICE_X42Y77.CLK     Tas                   0.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    -------------------------------------------------  ---------------------------
    Total                                      3.667ns (0.941ns logic, 2.726ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_28 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.924ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.153 - 0.162)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_28 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.DQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_28
    SLICE_X42Y77.C5      net (fanout=2)        0.359   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
    SLICE_X42Y77.CMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>_SW0
    SLICE_X42Y77.A2      net (fanout=1)        0.624   ML3MST_inst/N386
    SLICE_X42Y77.CLK     Tas                   0.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    -------------------------------------------------  ---------------------------
    Total                                      1.924ns (0.941ns logic, 0.983ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27 (SLICE_X43Y77.A2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.645ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (0.296 - 0.351)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y71.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X43Y77.C5      net (fanout=11)       2.014   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X43Y77.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>_SW0
    SLICE_X43Y77.A2      net (fanout=1)        0.605   ML3MST_inst/N390
    SLICE_X43Y77.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    -------------------------------------------------  ---------------------------
    Total                                      3.645ns (1.026ns logic, 2.619ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_31 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.617ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (0.296 - 0.337)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_31 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y72.BQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_31
    SLICE_X43Y77.C3      net (fanout=2)        0.969   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<31>
    SLICE_X43Y77.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>_SW0
    SLICE_X43Y77.A2      net (fanout=1)        0.605   ML3MST_inst/N390
    SLICE_X43Y77.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (1.043ns logic, 1.574ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en (SLICE_X52Y42.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en
    SLICE_X52Y42.A6      net (fanout=2)        0.027   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en
    SLICE_X52Y42.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en_glue_set
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/en
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31 (SLICE_X45Y71.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y71.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31
    SLICE_X45Y71.A6      net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<31>
    SLICE_X45Y71.CLK     Tah         (-Th)    -0.215   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19 (SLICE_X47Y74.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y74.DQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19
    SLICE_X47Y74.D6      net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<19>
    SLICE_X47Y74.CLK     Tah         (-Th)    -0.215   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y32.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y34.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 195 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.834ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (SLICE_X45Y4.C1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.819ns (Levels of Logic = 2)
  Clock Path Skew:      0.020ns (0.395 - 0.375)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y3.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X44Y3.D3       net (fanout=2)        1.321   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X44Y3.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o15
    SLICE_X45Y4.C1       net (fanout=1)        0.580   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o14
    SLICE_X45Y4.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      2.819ns (0.918ns logic, 1.901ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.305ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.302 - 0.333)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y6.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4
    SLICE_X44Y3.D5       net (fanout=2)        0.807   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<4>
    SLICE_X44Y3.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o15
    SLICE_X45Y4.C1       net (fanout=1)        0.580   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o14
    SLICE_X45Y4.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      2.305ns (0.918ns logic, 1.387ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.219ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.302 - 0.333)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y6.BQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3
    SLICE_X44Y3.D6       net (fanout=2)        0.721   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<3>
    SLICE_X44Y3.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o15
    SLICE_X45Y4.C1       net (fanout=1)        0.580   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o14
    SLICE_X45Y4.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      2.219ns (0.918ns logic, 1.301ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X38Y3.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      2.608ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.366 - 0.375)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y3.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X44Y3.B6       net (fanout=2)        1.162   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X44Y3.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X38Y3.CE       net (fanout=4)        0.546   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X38Y3.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.608ns (0.900ns logic, 1.708ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      2.065ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.273 - 0.316)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y4.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X44Y3.B1       net (fanout=2)        0.619   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X44Y3.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X38Y3.CE       net (fanout=4)        0.546   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X38Y3.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.065ns (0.900ns logic, 1.165ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X38Y3.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      2.608ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.366 - 0.375)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y3.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X44Y3.B6       net (fanout=2)        1.162   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X44Y3.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X38Y3.CE       net (fanout=4)        0.546   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X38Y3.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.608ns (0.900ns logic, 1.708ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      2.065ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.273 - 0.316)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y4.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X44Y3.B1       net (fanout=2)        0.619   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X44Y3.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X38Y3.CE       net (fanout=4)        0.546   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X38Y3.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.065ns (0.900ns logic, 1.165ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X38Y3.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.107 - 0.112)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y3.BQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X38Y3.D4       net (fanout=2)        0.216   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X38Y3.CLK      Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.072ns logic, 0.216ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X38Y3.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.107 - 0.112)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y3.BQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X38Y3.D4       net (fanout=2)        0.216   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X38Y3.CLK      Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.072ns logic, 0.216ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (SLICE_X38Y3.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.107 - 0.112)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y3.BQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X38Y3.D4       net (fanout=2)        0.216   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X38Y3.CLK      Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.072ns logic, 0.216ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X38Y3.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X38Y3.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;

 1305 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_0 (SLICE_X33Y33.A1), 61 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.822ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd37 (FF)
  Destination:          ML3MST_inst/reg_dout_0 (FF)
  Data Path Delay:      11.617ns (Levels of Logic = 6)
  Clock Path Skew:      -0.220ns (0.787 - 1.007)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd37 to ML3MST_inst/reg_dout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y51.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd38
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd37
    SLICE_X27Y57.A1      net (fanout=15)       4.009   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd37
    SLICE_X27Y57.A       Tilo                  0.259   ML3MST_inst/N660
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]2
    SLICE_X27Y50.A1      net (fanout=1)        1.537   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]1
    SLICE_X27Y50.A       Tilo                  0.259   ML3MST_inst/debug_info_11<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]3
    SLICE_X27Y50.C2      net (fanout=1)        0.427   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]2
    SLICE_X27Y50.CMUX    Tilo                  0.313   ML3MST_inst/debug_info_11<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]4
    SLICE_X32Y52.D6      net (fanout=1)        0.664   ML3MST_inst/debug_info_11<0>
    SLICE_X32Y52.D       Tilo                  0.205   ML3MST_inst/mux_122
                                                       ML3MST_inst/mux_122
    SLICE_X33Y33.B1      net (fanout=1)        2.209   ML3MST_inst/mux_122
    SLICE_X33Y33.B       Tilo                  0.259   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux_7
    SLICE_X33Y33.A1      net (fanout=1)        0.763   ML3MST_inst/mux_7
    SLICE_X33Y33.CLK     Tas                   0.322   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>16
                                                       ML3MST_inst/reg_dout_0
    -------------------------------------------------  ---------------------------
    Total                                     11.617ns (2.008ns logic, 9.609ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.277ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd9 (FF)
  Destination:          ML3MST_inst/reg_dout_0 (FF)
  Data Path Delay:      11.093ns (Levels of Logic = 6)
  Clock Path Skew:      -0.199ns (0.787 - 0.986)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd9 to ML3MST_inst/reg_dout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.DQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd9
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd9
    SLICE_X27Y57.A3      net (fanout=5)        3.485   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd9
    SLICE_X27Y57.A       Tilo                  0.259   ML3MST_inst/N660
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]2
    SLICE_X27Y50.A1      net (fanout=1)        1.537   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]1
    SLICE_X27Y50.A       Tilo                  0.259   ML3MST_inst/debug_info_11<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]3
    SLICE_X27Y50.C2      net (fanout=1)        0.427   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]2
    SLICE_X27Y50.CMUX    Tilo                  0.313   ML3MST_inst/debug_info_11<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]4
    SLICE_X32Y52.D6      net (fanout=1)        0.664   ML3MST_inst/debug_info_11<0>
    SLICE_X32Y52.D       Tilo                  0.205   ML3MST_inst/mux_122
                                                       ML3MST_inst/mux_122
    SLICE_X33Y33.B1      net (fanout=1)        2.209   ML3MST_inst/mux_122
    SLICE_X33Y33.B       Tilo                  0.259   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux_7
    SLICE_X33Y33.A1      net (fanout=1)        0.763   ML3MST_inst/mux_7
    SLICE_X33Y33.CLK     Tas                   0.322   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>16
                                                       ML3MST_inst/reg_dout_0
    -------------------------------------------------  ---------------------------
    Total                                     11.093ns (2.008ns logic, 9.085ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.252ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd5 (FF)
  Destination:          ML3MST_inst/reg_dout_0 (FF)
  Data Path Delay:      11.068ns (Levels of Logic = 6)
  Clock Path Skew:      -0.199ns (0.787 - 0.986)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd5 to ML3MST_inst/reg_dout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd9
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd5
    SLICE_X27Y57.A2      net (fanout=6)        3.460   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd5
    SLICE_X27Y57.A       Tilo                  0.259   ML3MST_inst/N660
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]2
    SLICE_X27Y50.A1      net (fanout=1)        1.537   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]1
    SLICE_X27Y50.A       Tilo                  0.259   ML3MST_inst/debug_info_11<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]3
    SLICE_X27Y50.C2      net (fanout=1)        0.427   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]2
    SLICE_X27Y50.CMUX    Tilo                  0.313   ML3MST_inst/debug_info_11<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]4
    SLICE_X32Y52.D6      net (fanout=1)        0.664   ML3MST_inst/debug_info_11<0>
    SLICE_X32Y52.D       Tilo                  0.205   ML3MST_inst/mux_122
                                                       ML3MST_inst/mux_122
    SLICE_X33Y33.B1      net (fanout=1)        2.209   ML3MST_inst/mux_122
    SLICE_X33Y33.B       Tilo                  0.259   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux_7
    SLICE_X33Y33.A1      net (fanout=1)        0.763   ML3MST_inst/mux_7
    SLICE_X33Y33.CLK     Tas                   0.322   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>16
                                                       ML3MST_inst/reg_dout_0
    -------------------------------------------------  ---------------------------
    Total                                     11.068ns (2.008ns logic, 9.060ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_11 (SLICE_X31Y36.C6), 36 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.097ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42 (FF)
  Destination:          ML3MST_inst/reg_dout_11 (FF)
  Data Path Delay:      11.033ns (Levels of Logic = 8)
  Clock Path Skew:      -0.079ns (0.774 - 0.853)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42 to ML3MST_inst/reg_dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y55.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
    SLICE_X35Y68.A5      net (fanout=44)       1.908   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
    SLICE_X35Y68.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_4_glue_set
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT7121
    SLICE_X35Y68.B5      net (fanout=4)        1.352   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT712
    SLICE_X35Y68.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_4_glue_set
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]11
    SLICE_X30Y57.B4      net (fanout=10)       1.916   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X30Y57.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X30Y57.A5      net (fanout=1)        0.222   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
    SLICE_X30Y57.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]2
    SLICE_X31Y53.A2      net (fanout=1)        0.967   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X31Y53.A       Tilo                  0.259   ML3MST_inst/mux2_122
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X31Y53.B6      net (fanout=1)        0.118   ML3MST_inst/debug_info_10<11>
    SLICE_X31Y53.B       Tilo                  0.259   ML3MST_inst/mux2_122
                                                       ML3MST_inst/mux2_122
    SLICE_X31Y36.D4      net (fanout=1)        1.964   ML3MST_inst/mux2_122
    SLICE_X31Y36.D       Tilo                  0.259   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/mux2_7
    SLICE_X31Y36.C6      net (fanout=1)        0.118   ML3MST_inst/mux2_7
    SLICE_X31Y36.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>31
                                                       ML3MST_inst/reg_dout_11
    -------------------------------------------------  ---------------------------
    Total                                     11.033ns (2.468ns logic, 8.565ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.090ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41 (FF)
  Destination:          ML3MST_inst/reg_dout_11 (FF)
  Data Path Delay:      11.026ns (Levels of Logic = 8)
  Clock Path Skew:      -0.079ns (0.774 - 0.853)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41 to ML3MST_inst/reg_dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y55.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41
    SLICE_X35Y68.A1      net (fanout=41)       1.901   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41
    SLICE_X35Y68.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_4_glue_set
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT7121
    SLICE_X35Y68.B5      net (fanout=4)        1.352   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT712
    SLICE_X35Y68.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_4_glue_set
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]11
    SLICE_X30Y57.B4      net (fanout=10)       1.916   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X30Y57.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X30Y57.A5      net (fanout=1)        0.222   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
    SLICE_X30Y57.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]2
    SLICE_X31Y53.A2      net (fanout=1)        0.967   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X31Y53.A       Tilo                  0.259   ML3MST_inst/mux2_122
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X31Y53.B6      net (fanout=1)        0.118   ML3MST_inst/debug_info_10<11>
    SLICE_X31Y53.B       Tilo                  0.259   ML3MST_inst/mux2_122
                                                       ML3MST_inst/mux2_122
    SLICE_X31Y36.D4      net (fanout=1)        1.964   ML3MST_inst/mux2_122
    SLICE_X31Y36.D       Tilo                  0.259   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/mux2_7
    SLICE_X31Y36.C6      net (fanout=1)        0.118   ML3MST_inst/mux2_7
    SLICE_X31Y36.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>31
                                                       ML3MST_inst/reg_dout_11
    -------------------------------------------------  ---------------------------
    Total                                     11.026ns (2.468ns logic, 8.558ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.931ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46 (FF)
  Destination:          ML3MST_inst/reg_dout_11 (FF)
  Data Path Delay:      10.828ns (Levels of Logic = 8)
  Clock Path Skew:      -0.118ns (0.774 - 0.892)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46 to ML3MST_inst/reg_dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y58.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46
    SLICE_X35Y68.A3      net (fanout=46)       1.703   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46
    SLICE_X35Y68.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_4_glue_set
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT7121
    SLICE_X35Y68.B5      net (fanout=4)        1.352   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT712
    SLICE_X35Y68.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_4_glue_set
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]11
    SLICE_X30Y57.B4      net (fanout=10)       1.916   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X30Y57.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X30Y57.A5      net (fanout=1)        0.222   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
    SLICE_X30Y57.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]2
    SLICE_X31Y53.A2      net (fanout=1)        0.967   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X31Y53.A       Tilo                  0.259   ML3MST_inst/mux2_122
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X31Y53.B6      net (fanout=1)        0.118   ML3MST_inst/debug_info_10<11>
    SLICE_X31Y53.B       Tilo                  0.259   ML3MST_inst/mux2_122
                                                       ML3MST_inst/mux2_122
    SLICE_X31Y36.D4      net (fanout=1)        1.964   ML3MST_inst/mux2_122
    SLICE_X31Y36.D       Tilo                  0.259   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/mux2_7
    SLICE_X31Y36.C6      net (fanout=1)        0.118   ML3MST_inst/mux2_7
    SLICE_X31Y36.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>31
                                                       ML3MST_inst/reg_dout_11
    -------------------------------------------------  ---------------------------
    Total                                     10.828ns (2.468ns logic, 8.360ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_1 (SLICE_X33Y33.C6), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.744ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd6 (FF)
  Destination:          ML3MST_inst/reg_dout_1 (FF)
  Data Path Delay:      10.693ns (Levels of Logic = 6)
  Clock Path Skew:      -0.066ns (0.787 - 0.853)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd6 to ML3MST_inst/reg_dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y55.AQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd9
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd6
    SLICE_X29Y62.D6      net (fanout=6)        2.599   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd6
    SLICE_X29Y62.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c2msg_seq_FSM_FFd1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]1
    SLICE_X37Y56.B2      net (fanout=1)        1.632   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]
    SLICE_X37Y56.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>62
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X24Y56.C3      net (fanout=1)        1.508   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X24Y56.C       Tilo                  0.205   ML3MST_inst/debug_info_10<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]3
    SLICE_X24Y56.B4      net (fanout=1)        0.278   ML3MST_inst/debug_info_10<1>
    SLICE_X24Y56.B       Tilo                  0.205   ML3MST_inst/debug_info_10<1>
                                                       ML3MST_inst/mux11_122
    SLICE_X33Y33.D4      net (fanout=1)        2.602   ML3MST_inst/mux11_122
    SLICE_X33Y33.D       Tilo                  0.259   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux11_7
    SLICE_X33Y33.C6      net (fanout=1)        0.118   ML3MST_inst/mux11_7
    SLICE_X33Y33.CLK     Tas                   0.322   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>71
                                                       ML3MST_inst/reg_dout_1
    -------------------------------------------------  ---------------------------
    Total                                     10.693ns (1.956ns logic, 8.737ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.778ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd49 (FF)
  Destination:          ML3MST_inst/reg_dout_1 (FF)
  Data Path Delay:      9.676ns (Levels of Logic = 6)
  Clock Path Skew:      -0.117ns (0.787 - 0.904)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd49 to ML3MST_inst/reg_dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y59.DQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd49
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd49
    SLICE_X36Y68.B3      net (fanout=52)       1.887   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd49
    SLICE_X36Y68.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrsize<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n26656_inv11
    SLICE_X37Y56.B1      net (fanout=3)        1.420   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n26656_inv1
    SLICE_X37Y56.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>62
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X24Y56.C3      net (fanout=1)        1.508   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X24Y56.C       Tilo                  0.205   ML3MST_inst/debug_info_10<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]3
    SLICE_X24Y56.B4      net (fanout=1)        0.278   ML3MST_inst/debug_info_10<1>
    SLICE_X24Y56.B       Tilo                  0.205   ML3MST_inst/debug_info_10<1>
                                                       ML3MST_inst/mux11_122
    SLICE_X33Y33.D4      net (fanout=1)        2.602   ML3MST_inst/mux11_122
    SLICE_X33Y33.D       Tilo                  0.259   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux11_7
    SLICE_X33Y33.C6      net (fanout=1)        0.118   ML3MST_inst/mux11_7
    SLICE_X33Y33.CLK     Tas                   0.322   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>71
                                                       ML3MST_inst/reg_dout_1
    -------------------------------------------------  ---------------------------
    Total                                      9.676ns (1.863ns logic, 7.813ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.721ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd21 (FF)
  Destination:          ML3MST_inst/reg_dout_1 (FF)
  Data Path Delay:      9.629ns (Levels of Logic = 6)
  Clock Path Skew:      -0.107ns (0.787 - 0.894)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd21 to ML3MST_inst/reg_dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y64.AMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<9>6
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd21
    SLICE_X29Y62.D3      net (fanout=4)        1.521   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd21
    SLICE_X29Y62.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c2msg_seq_FSM_FFd1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]1
    SLICE_X37Y56.B2      net (fanout=1)        1.632   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]
    SLICE_X37Y56.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>62
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X24Y56.C3      net (fanout=1)        1.508   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X24Y56.C       Tilo                  0.205   ML3MST_inst/debug_info_10<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]3
    SLICE_X24Y56.B4      net (fanout=1)        0.278   ML3MST_inst/debug_info_10<1>
    SLICE_X24Y56.B       Tilo                  0.205   ML3MST_inst/debug_info_10<1>
                                                       ML3MST_inst/mux11_122
    SLICE_X33Y33.D4      net (fanout=1)        2.602   ML3MST_inst/mux11_122
    SLICE_X33Y33.D       Tilo                  0.259   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux11_7
    SLICE_X33Y33.C6      net (fanout=1)        0.118   ML3MST_inst/mux11_7
    SLICE_X33Y33.CLK     Tas                   0.322   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>71
                                                       ML3MST_inst/reg_dout_1
    -------------------------------------------------  ---------------------------
    Total                                      9.629ns (1.970ns logic, 7.659ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_22 (SLICE_X45Y19.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.716ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_22 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_22 (FF)
  Data Path Delay:      0.683ns (Levels of Logic = 1)
  Clock Path Skew:      0.414ns (1.047 - 0.633)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_22 to ML3MST_inst/reg_rs_CMD_clr_d_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y21.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_22
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_22
    SLICE_X45Y19.D5      net (fanout=2)        0.330   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_22
    SLICE_X45Y19.CLK     Tah         (-Th)    -0.155   ML3MST_inst/reg_rs_CMD_clr_d<21>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_22_rt
                                                       ML3MST_inst/reg_rs_CMD_clr_d_22
    -------------------------------------------------  ---------------------------
    Total                                      0.683ns (0.353ns logic, 0.330ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_2 (SLICE_X46Y19.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.807ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_2 (FF)
  Data Path Delay:      0.588ns (Levels of Logic = 0)
  Clock Path Skew:      0.410ns (1.068 - 0.658)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2 to ML3MST_inst/reg_rs_CMD_clr_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y20.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2
    SLICE_X46Y19.CX      net (fanout=2)        0.349   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2
    SLICE_X46Y19.CLK     Tckdi       (-Th)    -0.041   ML3MST_inst/reg_rs_CMD_clr_d<3>
                                                       ML3MST_inst/reg_rs_CMD_clr_d_2
    -------------------------------------------------  ---------------------------
    Total                                      0.588ns (0.239ns logic, 0.349ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_INTS_set_d_22 (SLICE_X42Y30.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.779ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22 (FF)
  Destination:          ML3MST_inst/reg_rc_INTS_set_d_22 (FF)
  Data Path Delay:      0.613ns (Levels of Logic = 0)
  Clock Path Skew:      0.407ns (1.040 - 0.633)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22 to ML3MST_inst/reg_rc_INTS_set_d_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y26.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
    SLICE_X42Y30.BX      net (fanout=2)        0.372   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
    SLICE_X42Y30.CLK     Tckdi       (-Th)    -0.041   ML3MST_inst/reg_rc_INTS_set_d<22>
                                                       ML3MST_inst/reg_rc_INTS_set_d_22
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.241ns logic, 0.372ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;

 1341 paths analyzed, 169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X22Y31.A1), 54 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.311ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.516ns (Levels of Logic = 12)
  Clock Path Skew:      0.190ns (0.947 - 0.757)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y35.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X34Y30.D3      net (fanout=16)       1.185   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X34Y30.D       Tilo                  0.203   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X34Y30.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X34Y30.C       Tilo                  0.204   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X34Y30.B3      net (fanout=2)        0.593   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X34Y30.B       Tilo                  0.203   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X39Y30.B3      net (fanout=2)        0.639   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X39Y30.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X39Y30.A3      net (fanout=2)        0.464   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X39Y30.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X39Y30.D3      net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X39Y30.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X39Y30.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X39Y30.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X29Y33.A4      net (fanout=2)        1.343   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X29Y33.A       Tilo                  0.259   ML3MST_inst/mux6_11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X29Y33.B1      net (fanout=2)        0.694   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X29Y33.B       Tilo                  0.259   ML3MST_inst/mux6_11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X28Y37.A2      net (fanout=3)        0.795   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X28Y37.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X29Y34.A4      net (fanout=8)        0.782   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X29Y34.AMUX    Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X22Y31.A1      net (fanout=1)        1.087   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X22Y31.CLK     Tas                   0.289   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.516ns (3.362ns logic, 8.154ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.289ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_6 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.494ns (Levels of Logic = 11)
  Clock Path Skew:      0.190ns (0.947 - 0.757)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_6 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y35.CQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_6
    SLICE_X34Y30.C3      net (fanout=16)       1.490   ML3MST_inst/reg_rw_IDLY<6>
    SLICE_X34Y30.C       Tilo                  0.204   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X34Y30.B3      net (fanout=2)        0.593   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X34Y30.B       Tilo                  0.203   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X39Y30.B3      net (fanout=2)        0.639   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X39Y30.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X39Y30.A3      net (fanout=2)        0.464   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X39Y30.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X39Y30.D3      net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X39Y30.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X39Y30.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X39Y30.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X29Y33.A4      net (fanout=2)        1.343   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X29Y33.A       Tilo                  0.259   ML3MST_inst/mux6_11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X29Y33.B1      net (fanout=2)        0.694   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X29Y33.B       Tilo                  0.259   ML3MST_inst/mux6_11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X28Y37.A2      net (fanout=3)        0.795   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X28Y37.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X29Y34.A4      net (fanout=8)        0.782   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X29Y34.AMUX    Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X22Y31.A1      net (fanout=1)        1.087   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X22Y31.CLK     Tas                   0.289   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.494ns (3.159ns logic, 8.335ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.220ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.425ns (Levels of Logic = 12)
  Clock Path Skew:      0.190ns (0.947 - 0.757)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y35.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X34Y30.D6      net (fanout=16)       1.094   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X34Y30.D       Tilo                  0.203   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X34Y30.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X34Y30.C       Tilo                  0.204   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X34Y30.B3      net (fanout=2)        0.593   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X34Y30.B       Tilo                  0.203   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X39Y30.B3      net (fanout=2)        0.639   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X39Y30.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X39Y30.A3      net (fanout=2)        0.464   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X39Y30.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X39Y30.D3      net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X39Y30.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X39Y30.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X39Y30.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X29Y33.A4      net (fanout=2)        1.343   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X29Y33.A       Tilo                  0.259   ML3MST_inst/mux6_11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X29Y33.B1      net (fanout=2)        0.694   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X29Y33.B       Tilo                  0.259   ML3MST_inst/mux6_11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X28Y37.A2      net (fanout=3)        0.795   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X28Y37.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X29Y34.A4      net (fanout=8)        0.782   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X29Y34.AMUX    Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X22Y31.A1      net (fanout=1)        1.087   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X22Y31.CLK     Tas                   0.289   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.425ns (3.362ns logic, 8.063ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (SLICE_X32Y34.B6), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.030ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      11.197ns (Levels of Logic = 12)
  Clock Path Skew:      0.152ns (0.909 - 0.757)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y35.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X34Y30.D3      net (fanout=16)       1.185   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X34Y30.D       Tilo                  0.203   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X34Y30.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X34Y30.C       Tilo                  0.204   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X34Y30.B3      net (fanout=2)        0.593   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X34Y30.B       Tilo                  0.203   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X39Y30.B3      net (fanout=2)        0.639   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X39Y30.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X39Y30.A3      net (fanout=2)        0.464   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X39Y30.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X39Y30.D3      net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X39Y30.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X39Y30.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X39Y30.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X29Y33.A4      net (fanout=2)        1.343   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X29Y33.A       Tilo                  0.259   ML3MST_inst/mux6_11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X29Y33.B1      net (fanout=2)        0.694   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X29Y33.B       Tilo                  0.259   ML3MST_inst/mux6_11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X28Y37.A2      net (fanout=3)        0.795   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X28Y37.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X32Y34.A2      net (fanout=8)        1.488   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X32Y34.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X32Y34.B6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X32Y34.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     11.197ns (3.306ns logic, 7.891ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.008ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_6 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      11.175ns (Levels of Logic = 11)
  Clock Path Skew:      0.152ns (0.909 - 0.757)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_6 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y35.CQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_6
    SLICE_X34Y30.C3      net (fanout=16)       1.490   ML3MST_inst/reg_rw_IDLY<6>
    SLICE_X34Y30.C       Tilo                  0.204   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X34Y30.B3      net (fanout=2)        0.593   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X34Y30.B       Tilo                  0.203   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X39Y30.B3      net (fanout=2)        0.639   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X39Y30.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X39Y30.A3      net (fanout=2)        0.464   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X39Y30.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X39Y30.D3      net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X39Y30.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X39Y30.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X39Y30.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X29Y33.A4      net (fanout=2)        1.343   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X29Y33.A       Tilo                  0.259   ML3MST_inst/mux6_11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X29Y33.B1      net (fanout=2)        0.694   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X29Y33.B       Tilo                  0.259   ML3MST_inst/mux6_11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X28Y37.A2      net (fanout=3)        0.795   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X28Y37.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X32Y34.A2      net (fanout=8)        1.488   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X32Y34.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X32Y34.B6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X32Y34.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     11.175ns (3.103ns logic, 8.072ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.939ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      11.106ns (Levels of Logic = 12)
  Clock Path Skew:      0.152ns (0.909 - 0.757)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y35.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X34Y30.D6      net (fanout=16)       1.094   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X34Y30.D       Tilo                  0.203   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X34Y30.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X34Y30.C       Tilo                  0.204   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X34Y30.B3      net (fanout=2)        0.593   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X34Y30.B       Tilo                  0.203   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X39Y30.B3      net (fanout=2)        0.639   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X39Y30.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X39Y30.A3      net (fanout=2)        0.464   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X39Y30.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X39Y30.D3      net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X39Y30.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X39Y30.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X39Y30.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X29Y33.A4      net (fanout=2)        1.343   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X29Y33.A       Tilo                  0.259   ML3MST_inst/mux6_11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X29Y33.B1      net (fanout=2)        0.694   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X29Y33.B       Tilo                  0.259   ML3MST_inst/mux6_11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X28Y37.A2      net (fanout=3)        0.795   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X28Y37.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X32Y34.A2      net (fanout=8)        1.488   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X32Y34.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X32Y34.B6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X32Y34.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     11.106ns (3.306ns logic, 7.800ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_16 (SLICE_X32Y34.C1), 51 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.819ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_16 (FF)
  Data Path Delay:      10.986ns (Levels of Logic = 11)
  Clock Path Skew:      0.152ns (0.909 - 0.757)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y35.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X34Y30.D3      net (fanout=16)       1.185   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X34Y30.D       Tilo                  0.203   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X34Y30.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X34Y30.C       Tilo                  0.204   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X34Y30.B3      net (fanout=2)        0.593   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X34Y30.B       Tilo                  0.203   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X39Y30.B3      net (fanout=2)        0.639   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X39Y30.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X39Y30.A3      net (fanout=2)        0.464   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X39Y30.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X39Y30.D3      net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X39Y30.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X39Y30.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X39Y30.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X29Y33.A4      net (fanout=2)        1.343   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X29Y33.A       Tilo                  0.259   ML3MST_inst/mux6_11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X29Y33.B1      net (fanout=2)        0.694   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X29Y33.B       Tilo                  0.259   ML3MST_inst/mux6_11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X28Y37.A2      net (fanout=3)        0.795   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X28Y37.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X32Y34.C1      net (fanout=8)        1.529   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X32Y34.CLK     Tas                   0.412   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<16>_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<16>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_16
    -------------------------------------------------  ---------------------------
    Total                                     10.986ns (3.172ns logic, 7.814ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.797ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_6 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_16 (FF)
  Data Path Delay:      10.964ns (Levels of Logic = 10)
  Clock Path Skew:      0.152ns (0.909 - 0.757)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_6 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y35.CQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_6
    SLICE_X34Y30.C3      net (fanout=16)       1.490   ML3MST_inst/reg_rw_IDLY<6>
    SLICE_X34Y30.C       Tilo                  0.204   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X34Y30.B3      net (fanout=2)        0.593   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X34Y30.B       Tilo                  0.203   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X39Y30.B3      net (fanout=2)        0.639   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X39Y30.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X39Y30.A3      net (fanout=2)        0.464   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X39Y30.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X39Y30.D3      net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X39Y30.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X39Y30.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X39Y30.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X29Y33.A4      net (fanout=2)        1.343   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X29Y33.A       Tilo                  0.259   ML3MST_inst/mux6_11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X29Y33.B1      net (fanout=2)        0.694   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X29Y33.B       Tilo                  0.259   ML3MST_inst/mux6_11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X28Y37.A2      net (fanout=3)        0.795   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X28Y37.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X32Y34.C1      net (fanout=8)        1.529   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X32Y34.CLK     Tas                   0.412   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<16>_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<16>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_16
    -------------------------------------------------  ---------------------------
    Total                                     10.964ns (2.969ns logic, 7.995ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.728ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_16 (FF)
  Data Path Delay:      10.895ns (Levels of Logic = 11)
  Clock Path Skew:      0.152ns (0.909 - 0.757)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y35.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X34Y30.D6      net (fanout=16)       1.094   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X34Y30.D       Tilo                  0.203   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X34Y30.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X34Y30.C       Tilo                  0.204   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X34Y30.B3      net (fanout=2)        0.593   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X34Y30.B       Tilo                  0.203   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X39Y30.B3      net (fanout=2)        0.639   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X39Y30.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X39Y30.A3      net (fanout=2)        0.464   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X39Y30.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X39Y30.D3      net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X39Y30.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X39Y30.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X39Y30.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X29Y33.A4      net (fanout=2)        1.343   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X29Y33.A       Tilo                  0.259   ML3MST_inst/mux6_11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X29Y33.B1      net (fanout=2)        0.694   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X29Y33.B       Tilo                  0.259   ML3MST_inst/mux6_11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X28Y37.A2      net (fanout=3)        0.795   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X28Y37.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X32Y34.C1      net (fanout=8)        1.529   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X32Y34.CLK     Tas                   0.412   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<16>_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<16>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_16
    -------------------------------------------------  ---------------------------
    Total                                     10.895ns (3.172ns logic, 7.723ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_11 (SLICE_X36Y25.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.360ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_11 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_11 (FF)
  Data Path Delay:      0.386ns (Levels of Logic = 0)
  Clock Path Skew:      0.761ns (1.179 - 0.418)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_11 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y25.CQ      Tcko                  0.198   ML3MST_inst/reg_rs_CMD<12>
                                                       ML3MST_inst/reg_rs_CMD_11
    SLICE_X36Y25.DX      net (fanout=3)        0.140   ML3MST_inst/reg_rs_CMD<11>
    SLICE_X36Y25.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<11>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_11
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.246ns logic, 0.140ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_8 (SLICE_X36Y25.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.347ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_8 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_8 (FF)
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.761ns (1.179 - 0.418)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_8 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y25.AQ      Tcko                  0.198   ML3MST_inst/reg_rs_CMD<12>
                                                       ML3MST_inst/reg_rs_CMD_8
    SLICE_X36Y25.AX      net (fanout=3)        0.153   ML3MST_inst/reg_rs_CMD<8>
    SLICE_X36Y25.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<11>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_8
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.246ns logic, 0.153ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_16 (SLICE_X39Y23.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.266ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_16 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_16 (FF)
  Data Path Delay:      0.471ns (Levels of Logic = 0)
  Clock Path Skew:      0.752ns (1.185 - 0.433)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_16 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y23.DQ      Tcko                  0.198   ML3MST_inst/reg_rs_CMD<16>
                                                       ML3MST_inst/reg_rs_CMD_16
    SLICE_X39Y23.AX      net (fanout=3)        0.214   ML3MST_inst/reg_rs_CMD<16>
    SLICE_X39Y23.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<19>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_16
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.257ns logic, 0.214ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 249317 paths analyzed, 8493 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.221ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X1Y8.DIA8), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.040ns (Levels of Logic = 4)
  Clock Path Skew:      0.079ns (0.437 - 0.358)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y36.AQ      Tcko                  0.391   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X29Y36.C3      net (fanout=5)        2.746   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X29Y36.CMUX    Tilo                  0.313   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X23Y57.D6      net (fanout=17)       2.647   CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X23Y57.D       Tilo                  0.259   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<0>
                                                       CNC2_HHB_M3/ibus_DataIn<8>LogicTrst_SW0
    SLICE_X16Y36.A6      net (fanout=1)        1.748   N45
    SLICE_X16Y36.A       Tilo                  0.205   LocalBusBridgeMIII_inst/m_DataIn<9>
                                                       CNC2_HHB_M3/ibus_DataIn<8>LogicTrst
    SLICE_X20Y22.A1      net (fanout=20)       2.194   CNC2_HHB_M3/ibus_DataIn<8>
    SLICE_X20Y22.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<8>LogicTrst1
    RAMB16_X1Y8.DIA8     net (fanout=1)        1.032   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<8>
    RAMB16_X1Y8.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     12.040ns (1.673ns logic, 10.367ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.445ns (Levels of Logic = 5)
  Clock Path Skew:      0.052ns (0.437 - 0.385)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y46.DQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y42.A3      net (fanout=21)       0.733   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y42.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx_cyclic_buf_b_top<11>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X29Y36.C5      net (fanout=11)       1.142   AddressDecoderCS0n
    SLICE_X29Y36.CMUX    Tilo                  0.313   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X23Y57.D6      net (fanout=17)       2.647   CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X23Y57.D       Tilo                  0.259   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<0>
                                                       CNC2_HHB_M3/ibus_DataIn<8>LogicTrst_SW0
    SLICE_X16Y36.A6      net (fanout=1)        1.748   N45
    SLICE_X16Y36.A       Tilo                  0.205   LocalBusBridgeMIII_inst/m_DataIn<9>
                                                       CNC2_HHB_M3/ibus_DataIn<8>LogicTrst
    SLICE_X20Y22.A1      net (fanout=20)       2.194   CNC2_HHB_M3/ibus_DataIn<8>
    SLICE_X20Y22.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<8>LogicTrst1
    RAMB16_X1Y8.DIA8     net (fanout=1)        1.032   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<8>
    RAMB16_X1Y8.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.445ns (1.949ns logic, 9.496ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.298ns (Levels of Logic = 4)
  Clock Path Skew:      0.079ns (0.437 - 0.358)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y36.AQ      Tcko                  0.391   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X29Y36.C3      net (fanout=5)        2.746   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X29Y36.C       Tilo                  0.259   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_229_o1
    SLICE_X23Y57.D5      net (fanout=17)       1.959   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_229_o
    SLICE_X23Y57.D       Tilo                  0.259   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<0>
                                                       CNC2_HHB_M3/ibus_DataIn<8>LogicTrst_SW0
    SLICE_X16Y36.A6      net (fanout=1)        1.748   N45
    SLICE_X16Y36.A       Tilo                  0.205   LocalBusBridgeMIII_inst/m_DataIn<9>
                                                       CNC2_HHB_M3/ibus_DataIn<8>LogicTrst
    SLICE_X20Y22.A1      net (fanout=20)       2.194   CNC2_HHB_M3/ibus_DataIn<8>
    SLICE_X20Y22.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<8>LogicTrst1
    RAMB16_X1Y8.DIA8     net (fanout=1)        1.032   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<8>
    RAMB16_X1Y8.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.298ns (1.619ns logic, 9.679ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X1Y6.DIA8), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.513ns (Levels of Logic = 4)
  Clock Path Skew:      0.081ns (0.439 - 0.358)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y36.AQ      Tcko                  0.391   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X29Y36.C3      net (fanout=5)        2.746   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X29Y36.CMUX    Tilo                  0.313   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X23Y57.D6      net (fanout=17)       2.647   CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X23Y57.D       Tilo                  0.259   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<0>
                                                       CNC2_HHB_M3/ibus_DataIn<8>LogicTrst_SW0
    SLICE_X16Y36.A6      net (fanout=1)        1.748   N45
    SLICE_X16Y36.A       Tilo                  0.205   LocalBusBridgeMIII_inst/m_DataIn<9>
                                                       CNC2_HHB_M3/ibus_DataIn<8>LogicTrst
    SLICE_X17Y19.A4      net (fanout=20)       1.764   CNC2_HHB_M3/ibus_DataIn<8>
    SLICE_X17Y19.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<8>LogicTrst1
    RAMB16_X1Y6.DIA8     net (fanout=1)        0.881   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
    RAMB16_X1Y6.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.513ns (1.727ns logic, 9.786ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.918ns (Levels of Logic = 5)
  Clock Path Skew:      0.054ns (0.439 - 0.385)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y46.DQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y42.A3      net (fanout=21)       0.733   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y42.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx_cyclic_buf_b_top<11>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X29Y36.C5      net (fanout=11)       1.142   AddressDecoderCS0n
    SLICE_X29Y36.CMUX    Tilo                  0.313   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X23Y57.D6      net (fanout=17)       2.647   CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X23Y57.D       Tilo                  0.259   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<0>
                                                       CNC2_HHB_M3/ibus_DataIn<8>LogicTrst_SW0
    SLICE_X16Y36.A6      net (fanout=1)        1.748   N45
    SLICE_X16Y36.A       Tilo                  0.205   LocalBusBridgeMIII_inst/m_DataIn<9>
                                                       CNC2_HHB_M3/ibus_DataIn<8>LogicTrst
    SLICE_X17Y19.A4      net (fanout=20)       1.764   CNC2_HHB_M3/ibus_DataIn<8>
    SLICE_X17Y19.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<8>LogicTrst1
    RAMB16_X1Y6.DIA8     net (fanout=1)        0.881   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
    RAMB16_X1Y6.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     10.918ns (2.003ns logic, 8.915ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.771ns (Levels of Logic = 4)
  Clock Path Skew:      0.081ns (0.439 - 0.358)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y36.AQ      Tcko                  0.391   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X29Y36.C3      net (fanout=5)        2.746   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X29Y36.C       Tilo                  0.259   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_229_o1
    SLICE_X23Y57.D5      net (fanout=17)       1.959   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_229_o
    SLICE_X23Y57.D       Tilo                  0.259   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<0>
                                                       CNC2_HHB_M3/ibus_DataIn<8>LogicTrst_SW0
    SLICE_X16Y36.A6      net (fanout=1)        1.748   N45
    SLICE_X16Y36.A       Tilo                  0.205   LocalBusBridgeMIII_inst/m_DataIn<9>
                                                       CNC2_HHB_M3/ibus_DataIn<8>LogicTrst
    SLICE_X17Y19.A4      net (fanout=20)       1.764   CNC2_HHB_M3/ibus_DataIn<8>
    SLICE_X17Y19.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<8>LogicTrst1
    RAMB16_X1Y6.DIA8     net (fanout=1)        0.881   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
    RAMB16_X1Y6.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     10.771ns (1.673ns logic, 9.098ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2 (SLICE_X25Y11.B5), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_HHB_M3/LocalBusBridge_1/m_sys_isr_4 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.007ns (Levels of Logic = 2)
  Clock Path Skew:      -2.269ns (-0.314 - 1.955)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LocalBusBridge_1/m_sys_isr_4 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y59.CQ      Tcko                  0.391   CNC2_HHB_M3/LocalBusBridge_1/m_sys_isr<4>
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_sys_isr_4
    SLICE_X24Y14.C3      net (fanout=7)        7.382   CNC2_HHB_M3/LocalBusBridge_1/m_sys_isr<4>
    SLICE_X24Y14.CMUX    Tilo                  0.343   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1885
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2-In3_G
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2-In3
    SLICE_X25Y11.B5      net (fanout=1)        0.569   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2-In3
    SLICE_X25Y11.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2-In4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.007ns (1.056ns logic, 7.951ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.148ns (Levels of Logic = 7)
  Clock Path Skew:      -0.123ns (0.275 - 0.398)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_2
    SLICE_X8Y18.B3       net (fanout=3)        1.180   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<2>
    SLICE_X8Y18.COUT     Topcyb                0.375   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_lut<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<3>
    SLICE_X8Y19.CIN      net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<3>
    SLICE_X8Y19.COUT     Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X8Y20.CIN      net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X8Y20.COUT     Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X8Y21.CMUX     Tcinc                 0.279   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<14>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X16Y18.A1      net (fanout=1)        1.081   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X16Y18.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X24Y14.C5      net (fanout=3)        1.242   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X24Y14.CMUX    Tilo                  0.343   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1885
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2-In3_G
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2-In3
    SLICE_X25Y11.B5      net (fanout=1)        0.569   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2-In3
    SLICE_X25Y11.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2-In4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.148ns (2.067ns logic, 4.081ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.114ns (Levels of Logic = 7)
  Clock Path Skew:      -0.123ns (0.275 - 0.398)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_2
    SLICE_X8Y18.B3       net (fanout=3)        1.180   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<2>
    SLICE_X8Y18.COUT     Topcyb                0.341   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_lutdi1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<3>
    SLICE_X8Y19.CIN      net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<3>
    SLICE_X8Y19.COUT     Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X8Y20.CIN      net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X8Y20.COUT     Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X8Y21.CMUX     Tcinc                 0.279   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<14>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X16Y18.A1      net (fanout=1)        1.081   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X16Y18.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X24Y14.C5      net (fanout=3)        1.242   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X24Y14.CMUX    Tilo                  0.343   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1885
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2-In3_G
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2-In3
    SLICE_X25Y11.B5      net (fanout=1)        0.569   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2-In3
    SLICE_X25Y11.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2-In4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.114ns (2.033ns logic, 4.081ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.DIA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_8 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.307ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.173 - 0.187)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_8 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.BQ      Tcko                  0.200   LocalBusBridgeMIII_inst/m_DataIn<9>
                                                       LocalBusBridgeMIII_inst/m_DataIn_8
    RAMB16_X1Y18.DIA8    net (fanout=25)       0.160   LocalBusBridgeMIII_inst/m_DataIn<8>
    RAMB16_X1Y18.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.307ns (0.147ns logic, 0.160ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.DIA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_9 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.173 - 0.187)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_9 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.DQ      Tcko                  0.200   LocalBusBridgeMIII_inst/m_DataIn<9>
                                                       LocalBusBridgeMIII_inst/m_DataIn_9
    RAMB16_X1Y18.DIA9    net (fanout=25)       0.161   LocalBusBridgeMIII_inst/m_DataIn<9>
    RAMB16_X1Y18.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.147ns logic, 0.161ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y16.DIA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_4 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.180 - 0.191)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_4 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.BQ      Tcko                  0.200   LocalBusBridgeMIII_inst/m_DataIn<5>
                                                       LocalBusBridgeMIII_inst/m_DataIn_4
    RAMB16_X1Y16.DIA4    net (fanout=26)       0.184   LocalBusBridgeMIII_inst/m_DataIn<4>
    RAMB16_X1Y16.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.331ns (0.147ns logic, 0.184ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X1Y6.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1538822 paths analyzed, 12843 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.675ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b4_RAMC (SLICE_X30Y72.CX), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b4_RAMC (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.291ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.323 - 0.372)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y74.AMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1
    SLICE_X27Y48.C6      net (fanout=38)       4.067   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<1>
    SLICE_X27Y48.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n20604_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_GND_6_o_equal_3062_o<5>1
    SLICE_X1Y72.A2       net (fanout=22)       6.522   ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_GND_6_o_equal_3062_o
    SLICE_X1Y72.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36848<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36845111
    SLICE_X5Y77.B1       net (fanout=8)        1.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n3684511
    SLICE_X5Y77.BMUX     Tilo                  0.313   CNC2_HHB_M3/HK_Scan_Partition_1/HK_SCAN_CLOCK/m_WorkCounter<16>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36848<11>1
    SLICE_X30Y72.CX      net (fanout=1)        6.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36848<11>
    SLICE_X30Y72.CLK     Tds                   0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b4_RAMD_O
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b4_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     19.291ns (1.496ns logic, 17.795ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b4_RAMC (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.435ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.323 - 0.372)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y74.AMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1
    SLICE_X26Y52.A1      net (fanout=38)       3.907   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<1>
    SLICE_X26Y52.DMUX    Topad                 0.580   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_GND_6_o_compara_ma_max[15]_LessThan_3077_o_cy<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_GND_6_o_compara_ma_max[15]_LessThan_3077_o_lutdi
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_GND_6_o_compara_ma_max[15]_LessThan_3077_o_cy<3>
    SLICE_X26Y55.A2      net (fanout=1)        0.807   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_GND_6_o_compara_ma_max[15]_LessThan_3077_o_cy<3>
    SLICE_X26Y55.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_GND_6_o_compara_ma_max[15]_LessThan_3077_o_cy<4>
    SLICE_X1Y72.A5       net (fanout=18)       4.495   ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_compara_ma_max[15]_LessThan_3077_o
    SLICE_X1Y72.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36848<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36845111
    SLICE_X5Y77.B1       net (fanout=8)        1.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n3684511
    SLICE_X5Y77.BMUX     Tilo                  0.313   CNC2_HHB_M3/HK_Scan_Partition_1/HK_SCAN_CLOCK/m_WorkCounter<16>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36848<11>1
    SLICE_X30Y72.CX      net (fanout=1)        6.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36848<11>
    SLICE_X30Y72.CLK     Tds                   0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b4_RAMD_O
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b4_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     18.435ns (2.020ns logic, 16.415ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b4_RAMC (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.428ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.323 - 0.372)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y74.AMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1
    SLICE_X26Y52.A1      net (fanout=38)       3.907   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<1>
    SLICE_X26Y52.DMUX    Topad                 0.573   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_GND_6_o_compara_ma_max[15]_LessThan_3077_o_cy<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_GND_6_o_compara_ma_max[15]_LessThan_3077_o_lut<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_GND_6_o_compara_ma_max[15]_LessThan_3077_o_cy<3>
    SLICE_X26Y55.A2      net (fanout=1)        0.807   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_GND_6_o_compara_ma_max[15]_LessThan_3077_o_cy<3>
    SLICE_X26Y55.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_GND_6_o_compara_ma_max[15]_LessThan_3077_o_cy<4>
    SLICE_X1Y72.A5       net (fanout=18)       4.495   ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_compara_ma_max[15]_LessThan_3077_o
    SLICE_X1Y72.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36848<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36845111
    SLICE_X5Y77.B1       net (fanout=8)        1.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n3684511
    SLICE_X5Y77.BMUX     Tilo                  0.313   CNC2_HHB_M3/HK_Scan_Partition_1/HK_SCAN_CLOCK/m_WorkCounter<16>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36848<11>1
    SLICE_X30Y72.CX      net (fanout=1)        6.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36848<11>
    SLICE_X30Y72.CLK     Tds                   0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b4_RAMD_O
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b4_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     18.428ns (2.013ns logic, 16.415ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_a52/DP (SLICE_X34Y70.DX), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_a52/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.934ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.343 - 0.372)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_a52/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y74.AMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1
    SLICE_X27Y48.C6      net (fanout=38)       4.067   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<1>
    SLICE_X27Y48.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n20604_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_GND_6_o_equal_3062_o<5>1
    SLICE_X0Y70.A2       net (fanout=22)       6.414   ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_GND_6_o_equal_3062_o
    SLICE_X0Y70.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36844<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36841111
    SLICE_X0Y70.B4       net (fanout=8)        0.412   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n3684111
    SLICE_X0Y70.BMUX     Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36844<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36844<13>1
    SLICE_X34Y70.DX      net (fanout=1)        6.557   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36844<13>
    SLICE_X34Y70.CLK     Tds                   0.308   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr[5]_read_port_2170_OUT<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_a52/DP
    -------------------------------------------------  ---------------------------
    Total                                     18.934ns (1.484ns logic, 17.450ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_a52/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.907ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.343 - 0.372)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_a52/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y74.AMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1
    SLICE_X26Y52.A1      net (fanout=38)       3.907   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<1>
    SLICE_X26Y52.DMUX    Topad                 0.580   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_GND_6_o_compara_ma_max[15]_LessThan_3077_o_cy<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_GND_6_o_compara_ma_max[15]_LessThan_3077_o_lutdi
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_GND_6_o_compara_ma_max[15]_LessThan_3077_o_cy<3>
    SLICE_X26Y55.A2      net (fanout=1)        0.807   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_GND_6_o_compara_ma_max[15]_LessThan_3077_o_cy<3>
    SLICE_X26Y55.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_GND_6_o_compara_ma_max[15]_LessThan_3077_o_cy<4>
    SLICE_X0Y70.A6       net (fanout=18)       4.216   ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_compara_ma_max[15]_LessThan_3077_o
    SLICE_X0Y70.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36844<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36841111
    SLICE_X0Y70.B4       net (fanout=8)        0.412   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n3684111
    SLICE_X0Y70.BMUX     Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36844<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36844<13>1
    SLICE_X34Y70.DX      net (fanout=1)        6.557   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36844<13>
    SLICE_X34Y70.CLK     Tds                   0.308   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr[5]_read_port_2170_OUT<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_a52/DP
    -------------------------------------------------  ---------------------------
    Total                                     17.907ns (2.008ns logic, 15.899ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_a52/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.900ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.343 - 0.372)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_a52/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y74.AMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1
    SLICE_X26Y52.A1      net (fanout=38)       3.907   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<1>
    SLICE_X26Y52.DMUX    Topad                 0.573   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_GND_6_o_compara_ma_max[15]_LessThan_3077_o_cy<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_GND_6_o_compara_ma_max[15]_LessThan_3077_o_lut<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_GND_6_o_compara_ma_max[15]_LessThan_3077_o_cy<3>
    SLICE_X26Y55.A2      net (fanout=1)        0.807   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_GND_6_o_compara_ma_max[15]_LessThan_3077_o_cy<3>
    SLICE_X26Y55.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_GND_6_o_compara_ma_max[15]_LessThan_3077_o_cy<4>
    SLICE_X0Y70.A6       net (fanout=18)       4.216   ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_compara_ma_max[15]_LessThan_3077_o
    SLICE_X0Y70.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36844<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36841111
    SLICE_X0Y70.B4       net (fanout=8)        0.412   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n3684111
    SLICE_X0Y70.BMUX     Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36844<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36844<13>1
    SLICE_X34Y70.DX      net (fanout=1)        6.557   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36844<13>
    SLICE_X34Y70.CLK     Tds                   0.308   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr[5]_read_port_2170_OUT<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_a52/DP
    -------------------------------------------------  ---------------------------
    Total                                     17.900ns (2.001ns logic, 15.899ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_2 (SLICE_X12Y56.A3), 610 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.032ns (Levels of Logic = 6)
  Clock Path Skew:      0.086ns (0.453 - 0.367)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5 to ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y68.DQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5
    SLICE_X10Y49.C6      net (fanout=175)      8.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr<5>
    SLICE_X10Y49.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b1_RAMD_O
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_b1_RAMC
    SLICE_X7Y58.A4       net (fanout=1)        1.862   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr[5]_read_port_2171_OUT<2>
    SLICE_X7Y58.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<2>4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<2>5
    SLICE_X6Y58.A6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<2>4
    SLICE_X6Y58.A        Tilo                  0.203   CNC2_HHB_M3/Encoder_Partition_1/G1.Channel[1].Receiver/Controller/m_CountDown
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<2>6
    SLICE_X25Y58.D4      net (fanout=1)        3.932   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<2>5
    SLICE_X25Y58.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_iomap_ptr<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<2>7
    SLICE_X12Y56.B6      net (fanout=1)        2.462   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<2>6
    SLICE_X12Y56.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<2>12
    SLICE_X12Y56.A3      net (fanout=1)        0.399   ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<2>
    SLICE_X12Y56.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_2_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_2
    -------------------------------------------------  ---------------------------
    Total                                     19.032ns (1.918ns logic, 17.114ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.369ns (Levels of Logic = 6)
  Clock Path Skew:      0.086ns (0.453 - 0.367)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5 to ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y68.DQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5
    SLICE_X10Y50.C6      net (fanout=175)      8.236   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr<5>
    SLICE_X10Y50.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_a1_RAMD_O
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_rx_cyclic_buf_a1_RAMC
    SLICE_X7Y58.A1       net (fanout=1)        1.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr[5]_read_port_2170_OUT<2>
    SLICE_X7Y58.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<2>4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<2>5
    SLICE_X6Y58.A6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<2>4
    SLICE_X6Y58.A        Tilo                  0.203   CNC2_HHB_M3/Encoder_Partition_1/G1.Channel[1].Receiver/Controller/m_CountDown
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<2>6
    SLICE_X25Y58.D4      net (fanout=1)        3.932   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<2>5
    SLICE_X25Y58.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_iomap_ptr<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<2>7
    SLICE_X12Y56.B6      net (fanout=1)        2.462   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<2>6
    SLICE_X12Y56.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<2>12
    SLICE_X12Y56.A3      net (fanout=1)        0.399   ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<2>
    SLICE_X12Y56.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_2_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_2
    -------------------------------------------------  ---------------------------
    Total                                     18.369ns (1.918ns logic, 16.451ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd58 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.904ns (Levels of Logic = 7)
  Clock Path Skew:      0.063ns (0.453 - 0.390)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd58 to ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y52.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd61
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd58
    SLICE_X7Y68.A1       net (fanout=29)       6.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd58
    SLICE_X7Y68.A        Tilo                  0.259   CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>92
    SLICE_X24Y70.C6      net (fanout=1)        3.522   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>92
    SLICE_X24Y70.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>95
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>93
    SLICE_X24Y70.D5      net (fanout=1)        0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>94
    SLICE_X24Y70.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>95
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>94
    SLICE_X13Y53.D6      net (fanout=1)        2.653   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>95
    SLICE_X13Y53.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>96
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>95
    SLICE_X13Y53.C6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>96
    SLICE_X13Y53.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>96
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>99
    SLICE_X12Y56.B5      net (fanout=14)       0.616   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>9
    SLICE_X12Y56.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<2>12
    SLICE_X12Y56.A3      net (fanout=1)        0.399   ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<2>
    SLICE_X12Y56.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_2_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_2
    -------------------------------------------------  ---------------------------
    Total                                     15.904ns (2.141ns logic, 13.763ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y32.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_7 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.174 - 0.164)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_7 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y66.DQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_7
    RAMB16_X2Y32.ADDRA10 net (fanout=3)        0.165   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr<7>
    RAMB16_X2Y32.CLKA    Trckc_ADDRA (-Th)     0.066   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (0.132ns logic, 0.165ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y32.ADDRA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_6 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.174 - 0.166)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_6 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_6
    RAMB16_X2Y32.ADDRA9  net (fanout=3)        0.165   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr<6>
    RAMB16_X2Y32.CLKA    Trckc_ADDRA (-Th)     0.066   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (0.134ns logic, 0.165ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen2 (SLICE_X38Y60.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_1_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.109 - 0.095)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_1_4 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y59.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_1_4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_1_4
    SLICE_X38Y60.D2      net (fanout=13)       0.428   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_1_4
    SLICE_X38Y60.CLK     Tah         (-Th)     0.295   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_2_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen2
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (-0.095ns logic, 0.428ns route)
                                                       (-28.5% logic, 128.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y14.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y14.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 14 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  11.007ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_4 (SLICE_X11Y59.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.993ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iHK_X<4> (PAD)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_4 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.469ns (Levels of Logic = 4)
  Clock Path Delay:     2.487ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iHK_X<4> to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B1.I                 Tiopi                 1.310   iHK_X<4>
                                                       iHK_X<4>
                                                       iHK_X_4_IBUF
                                                       ProtoComp9.IMUX.31
    SLICE_X24Y71.B3      net (fanout=2)        6.778   iHK_X_4_IBUF
    SLICE_X24Y71.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd4-In4
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT116
    SLICE_X24Y71.A5      net (fanout=1)        0.169   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT113
    SLICE_X24Y71.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd4-In4
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT118
    SLICE_X11Y59.C1      net (fanout=1)        4.480   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT115
    SLICE_X11Y59.CLK     Tas                   0.322   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<4>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1110
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_4
    -------------------------------------------------  ---------------------------
    Total                                     13.469ns (2.042ns logic, 11.427ns route)
                                                       (15.2% logic, 84.8% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp9.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X11Y59.CLK     net (fanout=159)      0.908   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.487ns (1.323ns logic, 1.164ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_2 (SLICE_X11Y61.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.092ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iHK_X<2> (PAD)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_2 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.373ns (Levels of Logic = 5)
  Clock Path Delay:     2.490ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iHK_X<2> to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C1.I                 Tiopi                 1.310   iHK_X<2>
                                                       iHK_X<2>
                                                       iHK_X_2_IBUF
                                                       ProtoComp9.IMUX.29
    SLICE_X25Y70.B1      net (fanout=2)        6.091   iHK_X_2_IBUF
    SLICE_X25Y70.B       Tilo                  0.259   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT91
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT94_SW0
    SLICE_X25Y70.A5      net (fanout=1)        0.187   N557
    SLICE_X25Y70.A       Tilo                  0.259   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT91
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT94
    SLICE_X11Y61.D4      net (fanout=1)        3.568   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT93
    SLICE_X11Y61.D       Tilo                  0.259   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<2>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT96
    SLICE_X11Y61.C6      net (fanout=1)        0.118   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT95
    SLICE_X11Y61.CLK     Tas                   0.322   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<2>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT97
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_2
    -------------------------------------------------  ---------------------------
    Total                                     12.373ns (2.409ns logic, 9.964ns route)
                                                       (19.5% logic, 80.5% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp9.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X11Y61.CLK     net (fanout=159)      0.911   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.490ns (1.323ns logic, 1.167ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_5 (SLICE_X26Y58.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.305ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iHK_X<5> (PAD)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_5 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.037ns (Levels of Logic = 5)
  Clock Path Delay:     2.367ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iHK_X<5> to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B2.I                 Tiopi                 1.310   iHK_X<5>
                                                       iHK_X<5>
                                                       iHK_X_5_IBUF
                                                       ProtoComp9.IMUX.32
    SLICE_X27Y70.B1      net (fanout=2)        7.622   iHK_X_5_IBUF
    SLICE_X27Y70.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_status[15]_ml3_c1msg_status[15]_mux_718_OUT<0>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT124_SW0
    SLICE_X27Y70.A6      net (fanout=1)        0.340   N559
    SLICE_X27Y70.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_status[15]_ml3_c1msg_status[15]_mux_718_OUT<0>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT124
    SLICE_X26Y58.B2      net (fanout=1)        1.533   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT125
    SLICE_X26Y58.B       Tilo                  0.203   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<7>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT126
    SLICE_X26Y58.A5      net (fanout=1)        0.222   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT127
    SLICE_X26Y58.CLK     Tas                   0.289   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<7>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT127
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_5
    -------------------------------------------------  ---------------------------
    Total                                     12.037ns (2.320ns logic, 9.717ns route)
                                                       (19.3% logic, 80.7% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp9.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y58.CLK     net (fanout=159)      0.788   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.367ns (1.323ns logic, 1.044ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point MPGB_Filter/m_stack_0 (SLICE_X31Y7.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_B (PAD)
  Destination:          MPGB_Filter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.293ns (Levels of Logic = 1)
  Clock Path Delay:     3.212ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iMPG_B to MPGB_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.I                 Tiopi                 1.126   iMPG_B
                                                       iMPG_B
                                                       iMPG_B_IBUF
                                                       ProtoComp9.IMUX.17
    SLICE_X31Y7.AX       net (fanout=1)        2.119   iMPG_B_IBUF
    SLICE_X31Y7.CLK      Tckdi       (-Th)    -0.048   MPGB_Filter/m_stack<2>
                                                       MPGB_Filter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.293ns (1.174ns logic, 2.119ns route)
                                                       (35.7% logic, 64.3% route)

  Maximum Clock Path at Slow Process Corner: g_clk to MPGB_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp9.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X31Y7.CLK      net (fanout=159)      1.044   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.212ns (1.519ns logic, 1.693ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (SLICE_X1Y31.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               SRI_RX<0> (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.047ns (Levels of Logic = 1)
  Clock Path Delay:     1.201ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRI_RX<0> to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G1.I                 Tiopi                 0.763   SRI_RX<0>
                                                       SRI_RX<0>
                                                       SRI_RX_0_IBUF
                                                       ProtoComp9.IMUX.25
    SLICE_X1Y31.AX       net (fanout=1)        1.225   SRI_RX_0_IBUF
    SLICE_X1Y31.CLK      Tckdi       (-Th)    -0.059   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      2.047ns (0.822ns logic, 1.225ns route)
                                                       (40.2% logic, 59.8% route)

  Maximum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp9.IMUX.34
    BUFIO2_X2Y27.I       net (fanout=2)        1.213   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.533   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.291   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.063   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X1Y31.CLK      net (fanout=497)      0.759   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.201ns (-1.453ns logic, 2.654ns route)

--------------------------------------------------------------------------------

Paths for end point MPGA_Filter/m_stack_0 (SLICE_X7Y18.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_A (PAD)
  Destination:          MPGA_Filter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.699ns (Levels of Logic = 1)
  Clock Path Delay:     2.138ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: iMPG_A to MPGA_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   iMPG_A
                                                       iMPG_A
                                                       iMPG_A_IBUF
                                                       ProtoComp9.IMUX.16
    SLICE_X7Y18.AX       net (fanout=1)        1.877   iMPG_A_IBUF
    SLICE_X7Y18.CLK      Tckdi       (-Th)    -0.059   MPGA_Filter/m_stack<2>
                                                       MPGA_Filter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      2.699ns (0.822ns logic, 1.877ns route)
                                                       (30.5% logic, 69.5% route)

  Maximum Clock Path at Fast Process Corner: g_clk to MPGA_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp9.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X7Y18.CLK      net (fanout=159)      0.727   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (0.950ns logic, 1.188ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 52 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.687ns.
--------------------------------------------------------------------------------

Paths for end point oHK_Y<0> (N1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.313ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 (FF)
  Destination:          oHK_Y<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.263ns (Levels of Logic = 2)
  Clock Path Delay:     3.399ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp9.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X7Y66.CLK      net (fanout=159)      1.231   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.399ns (1.519ns logic, 1.880ns route)
                                                       (44.7% logic, 55.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 to oHK_Y<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y66.BMUX     Tshcko                0.461   CNC2_HHB_M3/HK_Scan_Partition_1/Enable[3]_GND_169_o_equal_5_o
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X3Y51.D3       net (fanout=2)        1.807   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X3Y51.D        Tilo                  0.259   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv1_INV_0
    N1.T                 net (fanout=12)       4.355   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
    N1.PAD               Tiotp                 2.381   oHK_Y<0>
                                                       oHK_Y_0_OBUFT
                                                       oHK_Y<0>
    -------------------------------------------------  ---------------------------
    Total                                      9.263ns (3.101ns logic, 6.162ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.781ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_56 (FF)
  Destination:          oHK_Y<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.755ns (Levels of Logic = 1)
  Clock Path Delay:     3.439ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp9.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X1Y44.CLK      net (fanout=159)      1.271   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (1.519ns logic, 1.920ns route)
                                                       (44.2% logic, 55.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_56 to oHK_Y<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y44.DQ       Tcko                  0.391   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<56>
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_56
    N1.O                 net (fanout=2)        2.983   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<56>
    N1.PAD               Tioop                 2.381   oHK_Y<0>
                                                       oHK_Y_0_OBUFT
                                                       oHK_Y<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.755ns (2.772ns logic, 2.983ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point oHK_Y<1> (M1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.660ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 (FF)
  Destination:          oHK_Y<1> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.916ns (Levels of Logic = 2)
  Clock Path Delay:     3.399ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp9.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X7Y66.CLK      net (fanout=159)      1.231   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.399ns (1.519ns logic, 1.880ns route)
                                                       (44.7% logic, 55.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 to oHK_Y<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y66.BMUX     Tshcko                0.461   CNC2_HHB_M3/HK_Scan_Partition_1/Enable[3]_GND_169_o_equal_5_o
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X3Y51.D3       net (fanout=2)        1.807   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X3Y51.D        Tilo                  0.259   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv1_INV_0
    M1.T                 net (fanout=12)       4.008   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
    M1.PAD               Tiotp                 2.381   oHK_Y<1>
                                                       oHK_Y_1_OBUFT
                                                       oHK_Y<1>
    -------------------------------------------------  ---------------------------
    Total                                      8.916ns (3.101ns logic, 5.815ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.935ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_57 (FF)
  Destination:          oHK_Y<1> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.622ns (Levels of Logic = 1)
  Clock Path Delay:     3.418ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp9.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X5Y43.CLK      net (fanout=159)      1.250   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.418ns (1.519ns logic, 1.899ns route)
                                                       (44.4% logic, 55.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_57 to oHK_Y<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.AQ       Tcko                  0.391   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<60>
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_57
    M1.O                 net (fanout=2)        2.850   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<57>
    M1.PAD               Tioop                 2.381   oHK_Y<1>
                                                       oHK_Y_1_OBUFT
                                                       oHK_Y<1>
    -------------------------------------------------  ---------------------------
    Total                                      5.622ns (2.772ns logic, 2.850ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point oHK_Y<2> (M2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.660ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 (FF)
  Destination:          oHK_Y<2> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.916ns (Levels of Logic = 2)
  Clock Path Delay:     3.399ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp9.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X7Y66.CLK      net (fanout=159)      1.231   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.399ns (1.519ns logic, 1.880ns route)
                                                       (44.7% logic, 55.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 to oHK_Y<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y66.BMUX     Tshcko                0.461   CNC2_HHB_M3/HK_Scan_Partition_1/Enable[3]_GND_169_o_equal_5_o
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X3Y51.D3       net (fanout=2)        1.807   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X3Y51.D        Tilo                  0.259   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv1_INV_0
    M2.T                 net (fanout=12)       4.008   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
    M2.PAD               Tiotp                 2.381   oHK_Y<2>
                                                       oHK_Y_2_OBUFT
                                                       oHK_Y<2>
    -------------------------------------------------  ---------------------------
    Total                                      8.916ns (3.101ns logic, 5.815ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.688ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_58 (FF)
  Destination:          oHK_Y<2> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.869ns (Levels of Logic = 1)
  Clock Path Delay:     3.418ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp9.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X5Y43.CLK      net (fanout=159)      1.250   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.418ns (1.519ns logic, 1.899ns route)
                                                       (44.4% logic, 55.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_58 to oHK_Y<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.BQ       Tcko                  0.391   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<60>
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_58
    M2.O                 net (fanout=2)        3.097   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<58>
    M2.PAD               Tioop                 2.381   oHK_Y<2>
                                                       oHK_Y_2_OBUFT
                                                       oHK_Y<2>
    -------------------------------------------------  ---------------------------
    Total                                      5.869ns (2.772ns logic, 3.097ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.626ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.424ns (Levels of Logic = 1)
  Clock Path Delay:     0.602ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp9.IMUX.34
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X3Y23.CLK      net (fanout=497)      0.683   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (-1.839ns logic, 2.441ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y23.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        1.830   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.424ns (1.594ns logic, 1.830ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point oHK_Y<9> (H3.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.619ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 (FF)
  Destination:          oHK_Y<9> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      4.012ns (Levels of Logic = 2)
  Clock Path Delay:     1.632ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp9.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X7Y66.CLK      net (fanout=159)      0.661   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.632ns (0.822ns logic, 0.810ns route)
                                                       (50.4% logic, 49.6% route)

  Minimum Data Path at Fast Process Corner: CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 to oHK_Y<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y66.BMUX     Tshcko                0.244   CNC2_HHB_M3/HK_Scan_Partition_1/Enable[3]_GND_169_o_equal_5_o
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X3Y51.D3       net (fanout=2)        1.092   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X3Y51.D        Tilo                  0.156   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv1_INV_0
    H3.T                 net (fanout=12)       1.124   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
    H3.PAD               Tiotp                 1.396   oHK_Y<9>
                                                       oHK_Y_9_OBUFT
                                                       oHK_Y<9>
    -------------------------------------------------  ---------------------------
    Total                                      4.012ns (1.796ns logic, 2.216ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.175ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_51 (FF)
  Destination:          oHK_Y<9> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.528ns (Levels of Logic = 1)
  Clock Path Delay:     1.672ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp9.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X1Y44.CLK      net (fanout=159)      0.701   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (0.822ns logic, 0.850ns route)
                                                       (49.2% logic, 50.8% route)

  Minimum Data Path at Fast Process Corner: CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_51 to oHK_Y<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y44.AQ       Tcko                  0.198   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<56>
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_51
    H3.O                 net (fanout=2)        0.934   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<51>
    H3.PAD               Tioop                 1.396   oHK_Y<9>
                                                       oHK_Y_9_OBUFT
                                                       oHK_Y<9>
    -------------------------------------------------  ---------------------------
    Total                                      2.528ns (1.594ns logic, 0.934ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Paths for end point oHK_Y<10> (H4.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.624ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 (FF)
  Destination:          oHK_Y<10> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      4.017ns (Levels of Logic = 2)
  Clock Path Delay:     1.632ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp9.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X7Y66.CLK      net (fanout=159)      0.661   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.632ns (0.822ns logic, 0.810ns route)
                                                       (50.4% logic, 49.6% route)

  Minimum Data Path at Fast Process Corner: CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 to oHK_Y<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y66.BMUX     Tshcko                0.244   CNC2_HHB_M3/HK_Scan_Partition_1/Enable[3]_GND_169_o_equal_5_o
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X3Y51.D3       net (fanout=2)        1.092   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X3Y51.D        Tilo                  0.156   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv1_INV_0
    H4.T                 net (fanout=12)       1.129   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
    H4.PAD               Tiotp                 1.396   oHK_Y<10>
                                                       oHK_Y_10_OBUFT
                                                       oHK_Y<10>
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (1.796ns logic, 2.221ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.304ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_52 (FF)
  Destination:          oHK_Y<10> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.657ns (Levels of Logic = 1)
  Clock Path Delay:     1.672ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp9.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X1Y44.CLK      net (fanout=159)      0.701   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (0.822ns logic, 0.850ns route)
                                                       (49.2% logic, 50.8% route)

  Minimum Data Path at Fast Process Corner: CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_52 to oHK_Y<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y44.BQ       Tcko                  0.198   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<56>
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_52
    H4.O                 net (fanout=2)        1.063   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<52>
    H4.PAD               Tioop                 1.396   oHK_Y<10>
                                                       oHK_Y_10_OBUFT
                                                       oHK_Y<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.657ns (1.594ns logic, 1.063ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.543ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.457ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.933ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp9.IMUX.24
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y3.CLK0     net (fanout=46)       1.733   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.519ns logic, 2.414ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y3.OQ       Tockq                 0.842   TXD1T0_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    M6.O                 net (fanout=1)        0.362   TXD1T0_OBUF
    M6.PAD               Tioop                 2.381   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (N6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.457ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.933ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp9.IMUX.24
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y2.CLK0     net (fanout=46)       1.733   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.519ns logic, 2.414ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y2.OQ       Tockq                 0.842   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    N6.O                 net (fanout=1)        0.362   TX_EN1_OBUF
    N6.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.534ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.856ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp9.IMUX.24
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=46)       1.656   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.856ns (1.519ns logic, 2.337ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.842   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.362   TXD1T2_OBUF
    N5.PAD               Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T1 (T5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.750ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.775ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp9.IMUX.24
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y0.CLK0     net (fanout=46)       0.772   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.822ns logic, 0.953ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y0.OQ       Tockq                 0.336   TXD1T1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    T5.O                 net (fanout=1)        0.268   TXD1T1_OBUF
    T5.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.786ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.760ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp9.IMUX.24
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X8Y2.CLK0     net (fanout=46)       0.757   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.760ns (0.822ns logic, 0.938ns route)
                                                       (46.7% logic, 53.3% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y2.OQ       Tockq                 0.336   TXD1T3_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    T6.O                 net (fanout=1)        0.319   TXD1T3_OBUF
    T6.PAD               Tioop                 1.396   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.800ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.774ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp9.IMUX.24
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=46)       0.771   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.822ns logic, 0.952ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.336   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.319   TXD1T2_OBUF
    N5.PAD               Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.597ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (SLICE_X27Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.403ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.035ns (Levels of Logic = 1)
  Clock Path Delay:     2.463ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp9.IMUX.15
    SLICE_X27Y3.AX       net (fanout=1)        2.662   RX_DV1_IBUF
    SLICE_X27Y3.CLK      Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    -------------------------------------------------  ---------------------------
    Total                                      4.035ns (1.373ns logic, 2.662ns route)
                                                       (34.0% logic, 66.0% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp9.IMUX.23
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X27Y3.CLK      net (fanout=18)       0.794   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.463ns (1.323ns logic, 1.140ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (SLICE_X29Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.448ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T0 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.980ns (Levels of Logic = 1)
  Clock Path Delay:     2.453ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L8.I                 Tiopi                 1.310   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp9.IMUX.10
    SLICE_X29Y2.AX       net (fanout=1)        2.607   RXD1T0_IBUF
    SLICE_X29Y2.CLK      Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    -------------------------------------------------  ---------------------------
    Total                                      3.980ns (1.373ns logic, 2.607ns route)
                                                       (34.5% logic, 65.5% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp9.IMUX.23
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X29Y2.CLK      net (fanout=18)       0.784   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (1.323ns logic, 1.130ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (SLICE_X29Y2.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.792ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T3 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.636ns (Levels of Logic = 1)
  Clock Path Delay:     2.453ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.310   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp9.IMUX.13
    SLICE_X29Y2.DX       net (fanout=1)        2.263   RXD1T3_IBUF
    SLICE_X29Y2.CLK      Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (1.373ns logic, 2.263ns route)
                                                       (37.8% logic, 62.2% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp9.IMUX.23
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X29Y2.CLK      net (fanout=18)       0.784   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (1.323ns logic, 1.130ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (SLICE_X34Y1.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.262ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.618ns (Levels of Logic = 1)
  Clock Path Delay:     3.331ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_ER1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp9.IMUX.14
    SLICE_X34Y1.AX       net (fanout=1)        1.442   RX_ER1_IBUF
    SLICE_X34Y1.CLK      Tckdi       (-Th)    -0.050   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    -------------------------------------------------  ---------------------------
    Total                                      2.618ns (1.176ns logic, 1.442ns route)
                                                       (44.9% logic, 55.1% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp9.IMUX.23
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X34Y1.CLK      net (fanout=18)       1.073   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.331ns (1.519ns logic, 1.812ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (SLICE_X29Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.330ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.680ns (Levels of Logic = 1)
  Clock Path Delay:     3.325ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.126   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp9.IMUX.11
    SLICE_X29Y2.BX       net (fanout=1)        1.506   RXD1T1_IBUF
    SLICE_X29Y2.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    -------------------------------------------------  ---------------------------
    Total                                      2.680ns (1.174ns logic, 1.506ns route)
                                                       (43.8% logic, 56.2% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp9.IMUX.23
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X29Y2.CLK      net (fanout=18)       1.067   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (1.519ns logic, 1.806ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (SLICE_X29Y2.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.381ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.731ns (Levels of Logic = 1)
  Clock Path Delay:     3.325ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.126   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp9.IMUX.12
    SLICE_X29Y2.CX       net (fanout=1)        1.557   RXD1T2_IBUF
    SLICE_X29Y2.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    -------------------------------------------------  ---------------------------
    Total                                      2.731ns (1.174ns logic, 1.557ns route)
                                                       (43.0% logic, 57.0% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp9.IMUX.23
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X29Y2.CLK      net (fanout=18)       1.067   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (1.519ns logic, 1.806ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.366ns|     24.442ns|            0|            0|     36980271|       249317|
| TS_CLK_80MHz                  |     12.500ns|     12.221ns|          N/A|            0|            0|       249317|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PHY25MHz
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PHY25MHz                    |     40.000ns|     16.000ns|     39.350ns|            0|            0|            0|      1538822|
| TS_CLK_50MHz                  |     20.000ns|     19.675ns|          N/A|            0|            0|      1538822|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    1.552(R)|      SLOW  |   -0.290(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    0.541(R)|      SLOW  |    0.670(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    0.591(R)|      SLOW  |    0.619(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    1.208(R)|      SLOW  |    0.035(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    1.597(R)|      SLOW  |   -0.334(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    0.490(R)|      SLOW  |    0.738(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>   |    2.711(R)|      SLOW  |   -0.446(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iE_stop<0>  |    7.331(R)|      SLOW  |   -4.038(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iE_stop<1>  |    2.170(R)|      SLOW  |   -0.773(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<0>    |    7.516(R)|      SLOW  |   -3.911(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<1>    |    4.759(R)|      SLOW  |   -2.298(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<2>    |    9.908(R)|      SLOW  |   -5.350(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<3>    |    9.321(R)|      SLOW  |   -5.375(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<4>    |   11.007(R)|      SLOW  |   -6.238(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<5>    |    9.695(R)|      SLOW  |   -5.391(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A      |    1.816(R)|      SLOW  |   -0.536(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_B      |    1.295(R)|      SLOW  |   -0.056(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    3.969(R)|      SLOW  |   -1.233(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    4.814(R)|      SLOW  |   -1.816(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    4.168(R)|      SLOW  |   -1.368(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         7.543(R)|      SLOW  |         3.877(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         7.416(R)|      SLOW  |         3.750(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         7.466(R)|      SLOW  |         3.800(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         7.452(R)|      SLOW  |         3.786(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         7.543(R)|      SLOW  |         3.877(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |         9.724(R)|      SLOW  |         5.091(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         7.040(R)|      SLOW  |         3.626(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |         9.712(R)|      SLOW  |         5.453(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        11.227(R)|      SLOW  |         5.380(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<0>    |        12.687(R)|      SLOW  |         5.119(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<1>    |        12.340(R)|      SLOW  |         5.031(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<2>    |        12.340(R)|      SLOW  |         5.199(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<3>    |        11.929(R)|      SLOW  |         5.125(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<4>    |        11.929(R)|      SLOW  |         4.996(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<5>    |        11.567(R)|      SLOW  |         4.981(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<6>    |        11.567(R)|      SLOW  |         5.281(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<7>    |        11.206(R)|      SLOW  |         5.202(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<8>    |        11.206(R)|      SLOW  |         5.073(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<9>    |        10.186(R)|      SLOW  |         4.175(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<10>   |        10.191(R)|      SLOW  |         4.304(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<11>   |        10.360(R)|      SLOW  |         4.340(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock PHY25MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   19.675|         |         |         |
g_clk          |   12.311|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    2.834|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |   14.856|    3.376|    3.765|    2.951|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   12.822|         |         |         |
g_clk          |   23.281|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 10.951; Ideal Clock Offset To Actual Clock -6.969; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    2.711(R)|      SLOW  |   -0.446(R)|      FAST  |   22.289|    0.446|       10.922|
iE_stop<0>        |    7.331(R)|      SLOW  |   -4.038(R)|      FAST  |   17.669|    4.038|        6.816|
iE_stop<1>        |    2.170(R)|      SLOW  |   -0.773(R)|      FAST  |   22.830|    0.773|       11.029|
iHK_X<0>          |    7.516(R)|      SLOW  |   -3.911(R)|      FAST  |   17.484|    3.911|        6.787|
iHK_X<1>          |    4.759(R)|      SLOW  |   -2.298(R)|      FAST  |   20.241|    2.298|        8.971|
iHK_X<2>          |    9.908(R)|      SLOW  |   -5.350(R)|      FAST  |   15.092|    5.350|        4.871|
iHK_X<3>          |    9.321(R)|      SLOW  |   -5.375(R)|      FAST  |   15.679|    5.375|        5.152|
iHK_X<4>          |   11.007(R)|      SLOW  |   -6.238(R)|      FAST  |   13.993|    6.238|        3.878|
iHK_X<5>          |    9.695(R)|      SLOW  |   -5.391(R)|      FAST  |   15.305|    5.391|        4.957|
iMPG_A            |    1.816(R)|      SLOW  |   -0.536(R)|      FAST  |   23.184|    0.536|       11.324|
iMPG_B            |    1.295(R)|      SLOW  |   -0.056(R)|      SLOW  |   23.705|    0.056|       11.824|
lb_cs_n           |    3.969(R)|      SLOW  |   -1.233(R)|      FAST  |   21.031|    1.233|        9.899|
lb_rd_n           |    4.814(R)|      SLOW  |   -1.816(R)|      FAST  |   20.186|    1.816|        9.185|
lb_wr_n           |    4.168(R)|      SLOW  |   -1.368(R)|      FAST  |   20.832|    1.368|        9.732|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      11.007|         -  |      -0.056|         -  |   13.993|    0.056|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 2.335; Ideal Clock Offset To Actual Clock 14.430; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    1.552(R)|      SLOW  |   -0.290(R)|      SLOW  |    4.448|   34.290|      -14.921|
RXD1T1            |    0.541(R)|      SLOW  |    0.670(R)|      SLOW  |    5.459|   33.330|      -13.936|
RXD1T2            |    0.591(R)|      SLOW  |    0.619(R)|      SLOW  |    5.409|   33.381|      -13.986|
RXD1T3            |    1.208(R)|      SLOW  |    0.035(R)|      SLOW  |    4.792|   33.965|      -14.587|
RX_DV1            |    1.597(R)|      SLOW  |   -0.334(R)|      SLOW  |    4.403|   34.334|      -14.966|
RX_ER1            |    0.490(R)|      SLOW  |    0.738(R)|      SLOW  |    5.510|   33.262|      -13.876|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.597|         -  |       0.738|         -  |    4.403|   33.262|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 5.647 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |        9.724|      SLOW  |        5.091|      FAST  |         2.684|
SRI_TX<0>                                      |        7.040|      SLOW  |        3.626|      FAST  |         0.000|
lb_int                                         |        9.712|      SLOW  |        5.453|      FAST  |         2.672|
led_1                                          |       11.227|      SLOW  |        5.380|      FAST  |         4.187|
oHK_Y<0>                                       |       12.687|      SLOW  |        5.119|      FAST  |         5.647|
oHK_Y<1>                                       |       12.340|      SLOW  |        5.031|      FAST  |         5.300|
oHK_Y<2>                                       |       12.340|      SLOW  |        5.199|      FAST  |         5.300|
oHK_Y<3>                                       |       11.929|      SLOW  |        5.125|      FAST  |         4.889|
oHK_Y<4>                                       |       11.929|      SLOW  |        4.996|      FAST  |         4.889|
oHK_Y<5>                                       |       11.567|      SLOW  |        4.981|      FAST  |         4.527|
oHK_Y<6>                                       |       11.567|      SLOW  |        5.281|      FAST  |         4.527|
oHK_Y<7>                                       |       11.206|      SLOW  |        5.202|      FAST  |         4.166|
oHK_Y<8>                                       |       11.206|      SLOW  |        5.073|      FAST  |         4.166|
oHK_Y<9>                                       |       10.186|      SLOW  |        4.175|      FAST  |         3.146|
oHK_Y<10>                                      |       10.191|      SLOW  |        4.304|      FAST  |         3.151|
oHK_Y<11>                                      |       10.360|      SLOW  |        4.340|      FAST  |         3.320|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.127 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        7.543|      SLOW  |        3.877|      FAST  |         0.127|
TXD1T1                                         |        7.416|      SLOW  |        3.750|      FAST  |         0.000|
TXD1T2                                         |        7.466|      SLOW  |        3.800|      FAST  |         0.050|
TXD1T3                                         |        7.452|      SLOW  |        3.786|      FAST  |         0.036|
TX_EN1                                         |        7.543|      SLOW  |        3.877|      FAST  |         0.127|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 38917088 paths, 2 nets, and 42835 connections

Design statistics:
   Minimum period:  24.366ns{1}   (Maximum frequency:  41.041MHz)
   Maximum net skew:   0.393ns
   Minimum input required time before clock:  11.007ns
   Minimum output required time after clock:  12.687ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 08 14:04:14 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 284 MB



