Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 14 19:33:21 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file upCounter_hw_timing_summary_routed.rpt -pb upCounter_hw_timing_summary_routed.pb -rpx upCounter_hw_timing_summary_routed.rpx -warn_on_violation
| Design       : upCounter_hw
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_FND/U_ClkDiv/r_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.346        0.000                      0                  131        0.232        0.000                      0                  131        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.346        0.000                      0                   92        0.232        0.000                      0                   92        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.179        0.000                      0                   39        0.453        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 U_clockDiv/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockDiv/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 1.211ns (26.192%)  route 3.413ns (73.808%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.568     5.089    U_clockDiv/CLK
    SLICE_X55Y11         FDCE                                         r  U_clockDiv/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.419     5.508 f  U_clockDiv/counter_reg[20]/Q
                         net (fo=2, routed)           0.659     6.167    U_clockDiv/counter[20]
    SLICE_X55Y12         LUT4 (Prop_lut4_I0_O)        0.296     6.463 r  U_clockDiv/counter[23]_i_7/O
                         net (fo=1, routed)           0.441     6.905    U_clockDiv/counter[23]_i_7_n_0
    SLICE_X55Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.029 r  U_clockDiv/counter[23]_i_6/O
                         net (fo=1, routed)           0.575     7.603    U_clockDiv/counter[23]_i_6_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.727 r  U_clockDiv/counter[23]_i_3/O
                         net (fo=1, routed)           0.432     8.159    U_clockDiv/counter[23]_i_3_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.283 f  U_clockDiv/counter[23]_i_2/O
                         net (fo=24, routed)          1.306     9.589    U_clockDiv/r_clk
    SLICE_X55Y12         LUT2 (Prop_lut2_I0_O)        0.124     9.713 r  U_clockDiv/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.713    U_clockDiv/counter_0[22]
    SLICE_X55Y12         FDCE                                         r  U_clockDiv/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.448    14.789    U_clockDiv/CLK
    SLICE_X55Y12         FDCE                                         r  U_clockDiv/counter_reg[22]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X55Y12         FDCE (Setup_fdce_C_D)        0.031    15.059    U_clockDiv/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 U_clockDiv/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockDiv/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 1.239ns (26.636%)  route 3.413ns (73.364%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.568     5.089    U_clockDiv/CLK
    SLICE_X55Y11         FDCE                                         r  U_clockDiv/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.419     5.508 f  U_clockDiv/counter_reg[20]/Q
                         net (fo=2, routed)           0.659     6.167    U_clockDiv/counter[20]
    SLICE_X55Y12         LUT4 (Prop_lut4_I0_O)        0.296     6.463 r  U_clockDiv/counter[23]_i_7/O
                         net (fo=1, routed)           0.441     6.905    U_clockDiv/counter[23]_i_7_n_0
    SLICE_X55Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.029 r  U_clockDiv/counter[23]_i_6/O
                         net (fo=1, routed)           0.575     7.603    U_clockDiv/counter[23]_i_6_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.727 r  U_clockDiv/counter[23]_i_3/O
                         net (fo=1, routed)           0.432     8.159    U_clockDiv/counter[23]_i_3_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.283 f  U_clockDiv/counter[23]_i_2/O
                         net (fo=24, routed)          1.306     9.589    U_clockDiv/r_clk
    SLICE_X55Y12         LUT2 (Prop_lut2_I0_O)        0.152     9.741 r  U_clockDiv/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.741    U_clockDiv/counter_0[23]
    SLICE_X55Y12         FDCE                                         r  U_clockDiv/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.448    14.789    U_clockDiv/CLK
    SLICE_X55Y12         FDCE                                         r  U_clockDiv/counter_reg[23]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X55Y12         FDCE (Setup_fdce_C_D)        0.075    15.103    U_clockDiv/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 U_clockDiv/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockDiv/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 1.211ns (27.512%)  route 3.191ns (72.487%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.568     5.089    U_clockDiv/CLK
    SLICE_X55Y11         FDCE                                         r  U_clockDiv/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.419     5.508 f  U_clockDiv/counter_reg[20]/Q
                         net (fo=2, routed)           0.659     6.167    U_clockDiv/counter[20]
    SLICE_X55Y12         LUT4 (Prop_lut4_I0_O)        0.296     6.463 r  U_clockDiv/counter[23]_i_7/O
                         net (fo=1, routed)           0.441     6.905    U_clockDiv/counter[23]_i_7_n_0
    SLICE_X55Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.029 r  U_clockDiv/counter[23]_i_6/O
                         net (fo=1, routed)           0.575     7.603    U_clockDiv/counter[23]_i_6_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.727 r  U_clockDiv/counter[23]_i_3/O
                         net (fo=1, routed)           0.432     8.159    U_clockDiv/counter[23]_i_3_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.283 f  U_clockDiv/counter[23]_i_2/O
                         net (fo=24, routed)          1.084     9.367    U_clockDiv/r_clk
    SLICE_X55Y12         LUT2 (Prop_lut2_I0_O)        0.124     9.491 r  U_clockDiv/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.491    U_clockDiv/counter_0[18]
    SLICE_X55Y12         FDCE                                         r  U_clockDiv/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.448    14.789    U_clockDiv/CLK
    SLICE_X55Y12         FDCE                                         r  U_clockDiv/counter_reg[18]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X55Y12         FDCE (Setup_fdce_C_D)        0.029    15.057    U_clockDiv/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 U_clockDiv/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockDiv/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 1.087ns (25.299%)  route 3.210ns (74.701%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.568     5.089    U_clockDiv/CLK
    SLICE_X55Y11         FDCE                                         r  U_clockDiv/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.419     5.508 r  U_clockDiv/counter_reg[20]/Q
                         net (fo=2, routed)           0.659     6.167    U_clockDiv/counter[20]
    SLICE_X55Y12         LUT4 (Prop_lut4_I0_O)        0.296     6.463 f  U_clockDiv/counter[23]_i_7/O
                         net (fo=1, routed)           0.441     6.905    U_clockDiv/counter[23]_i_7_n_0
    SLICE_X55Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.029 f  U_clockDiv/counter[23]_i_6/O
                         net (fo=1, routed)           0.575     7.603    U_clockDiv/counter[23]_i_6_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.727 f  U_clockDiv/counter[23]_i_3/O
                         net (fo=1, routed)           0.432     8.159    U_clockDiv/counter[23]_i_3_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.283 r  U_clockDiv/counter[23]_i_2/O
                         net (fo=24, routed)          1.103     9.386    U_clockDiv/r_clk
    SLICE_X54Y12         FDCE                                         r  U_clockDiv/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.448    14.789    U_clockDiv/CLK
    SLICE_X54Y12         FDCE                                         r  U_clockDiv/r_clk_reg/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X54Y12         FDCE (Setup_fdce_C_D)       -0.058    14.970    U_clockDiv/r_clk_reg
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 U_clockDiv/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockDiv/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 1.237ns (27.938%)  route 3.191ns (72.062%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.568     5.089    U_clockDiv/CLK
    SLICE_X55Y11         FDCE                                         r  U_clockDiv/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.419     5.508 f  U_clockDiv/counter_reg[20]/Q
                         net (fo=2, routed)           0.659     6.167    U_clockDiv/counter[20]
    SLICE_X55Y12         LUT4 (Prop_lut4_I0_O)        0.296     6.463 r  U_clockDiv/counter[23]_i_7/O
                         net (fo=1, routed)           0.441     6.905    U_clockDiv/counter[23]_i_7_n_0
    SLICE_X55Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.029 r  U_clockDiv/counter[23]_i_6/O
                         net (fo=1, routed)           0.575     7.603    U_clockDiv/counter[23]_i_6_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.727 r  U_clockDiv/counter[23]_i_3/O
                         net (fo=1, routed)           0.432     8.159    U_clockDiv/counter[23]_i_3_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.283 f  U_clockDiv/counter[23]_i_2/O
                         net (fo=24, routed)          1.084     9.367    U_clockDiv/r_clk
    SLICE_X55Y12         LUT2 (Prop_lut2_I0_O)        0.150     9.517 r  U_clockDiv/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.517    U_clockDiv/counter_0[21]
    SLICE_X55Y12         FDCE                                         r  U_clockDiv/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.448    14.789    U_clockDiv/CLK
    SLICE_X55Y12         FDCE                                         r  U_clockDiv/counter_reg[21]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X55Y12         FDCE (Setup_fdce_C_D)        0.075    15.103    U_clockDiv/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 U_clockDiv/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockDiv/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.211ns (28.544%)  route 3.032ns (71.456%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.568     5.089    U_clockDiv/CLK
    SLICE_X55Y11         FDCE                                         r  U_clockDiv/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.419     5.508 f  U_clockDiv/counter_reg[20]/Q
                         net (fo=2, routed)           0.659     6.167    U_clockDiv/counter[20]
    SLICE_X55Y12         LUT4 (Prop_lut4_I0_O)        0.296     6.463 r  U_clockDiv/counter[23]_i_7/O
                         net (fo=1, routed)           0.441     6.905    U_clockDiv/counter[23]_i_7_n_0
    SLICE_X55Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.029 r  U_clockDiv/counter[23]_i_6/O
                         net (fo=1, routed)           0.575     7.603    U_clockDiv/counter[23]_i_6_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.727 r  U_clockDiv/counter[23]_i_3/O
                         net (fo=1, routed)           0.432     8.159    U_clockDiv/counter[23]_i_3_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.283 f  U_clockDiv/counter[23]_i_2/O
                         net (fo=24, routed)          0.925     9.208    U_clockDiv/r_clk
    SLICE_X55Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.332 r  U_clockDiv/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.332    U_clockDiv/counter_0[14]
    SLICE_X55Y11         FDCE                                         r  U_clockDiv/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.449    14.790    U_clockDiv/CLK
    SLICE_X55Y11         FDCE                                         r  U_clockDiv/counter_reg[14]/C
                         clock pessimism              0.299    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X55Y11         FDCE (Setup_fdce_C_D)        0.029    15.083    U_clockDiv/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 U_clockDiv/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockDiv/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.211ns (28.558%)  route 3.030ns (71.442%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.568     5.089    U_clockDiv/CLK
    SLICE_X55Y11         FDCE                                         r  U_clockDiv/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.419     5.508 f  U_clockDiv/counter_reg[20]/Q
                         net (fo=2, routed)           0.659     6.167    U_clockDiv/counter[20]
    SLICE_X55Y12         LUT4 (Prop_lut4_I0_O)        0.296     6.463 r  U_clockDiv/counter[23]_i_7/O
                         net (fo=1, routed)           0.441     6.905    U_clockDiv/counter[23]_i_7_n_0
    SLICE_X55Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.029 r  U_clockDiv/counter[23]_i_6/O
                         net (fo=1, routed)           0.575     7.603    U_clockDiv/counter[23]_i_6_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.727 r  U_clockDiv/counter[23]_i_3/O
                         net (fo=1, routed)           0.432     8.159    U_clockDiv/counter[23]_i_3_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.283 f  U_clockDiv/counter[23]_i_2/O
                         net (fo=24, routed)          0.923     9.206    U_clockDiv/r_clk
    SLICE_X55Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.330 r  U_clockDiv/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.330    U_clockDiv/counter_0[19]
    SLICE_X55Y11         FDCE                                         r  U_clockDiv/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.449    14.790    U_clockDiv/CLK
    SLICE_X55Y11         FDCE                                         r  U_clockDiv/counter_reg[19]/C
                         clock pessimism              0.299    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X55Y11         FDCE (Setup_fdce_C_D)        0.031    15.085    U_clockDiv/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 U_clockDiv/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockDiv/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.237ns (28.980%)  route 3.032ns (71.020%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.568     5.089    U_clockDiv/CLK
    SLICE_X55Y11         FDCE                                         r  U_clockDiv/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.419     5.508 f  U_clockDiv/counter_reg[20]/Q
                         net (fo=2, routed)           0.659     6.167    U_clockDiv/counter[20]
    SLICE_X55Y12         LUT4 (Prop_lut4_I0_O)        0.296     6.463 r  U_clockDiv/counter[23]_i_7/O
                         net (fo=1, routed)           0.441     6.905    U_clockDiv/counter[23]_i_7_n_0
    SLICE_X55Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.029 r  U_clockDiv/counter[23]_i_6/O
                         net (fo=1, routed)           0.575     7.603    U_clockDiv/counter[23]_i_6_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.727 r  U_clockDiv/counter[23]_i_3/O
                         net (fo=1, routed)           0.432     8.159    U_clockDiv/counter[23]_i_3_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.283 f  U_clockDiv/counter[23]_i_2/O
                         net (fo=24, routed)          0.925     9.208    U_clockDiv/r_clk
    SLICE_X55Y11         LUT2 (Prop_lut2_I0_O)        0.150     9.358 r  U_clockDiv/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.358    U_clockDiv/counter_0[17]
    SLICE_X55Y11         FDCE                                         r  U_clockDiv/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.449    14.790    U_clockDiv/CLK
    SLICE_X55Y11         FDCE                                         r  U_clockDiv/counter_reg[17]/C
                         clock pessimism              0.299    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X55Y11         FDCE (Setup_fdce_C_D)        0.075    15.129    U_clockDiv/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.358    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 U_clockDiv/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockDiv/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.237ns (28.993%)  route 3.030ns (71.007%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.568     5.089    U_clockDiv/CLK
    SLICE_X55Y11         FDCE                                         r  U_clockDiv/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.419     5.508 f  U_clockDiv/counter_reg[20]/Q
                         net (fo=2, routed)           0.659     6.167    U_clockDiv/counter[20]
    SLICE_X55Y12         LUT4 (Prop_lut4_I0_O)        0.296     6.463 r  U_clockDiv/counter[23]_i_7/O
                         net (fo=1, routed)           0.441     6.905    U_clockDiv/counter[23]_i_7_n_0
    SLICE_X55Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.029 r  U_clockDiv/counter[23]_i_6/O
                         net (fo=1, routed)           0.575     7.603    U_clockDiv/counter[23]_i_6_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.727 r  U_clockDiv/counter[23]_i_3/O
                         net (fo=1, routed)           0.432     8.159    U_clockDiv/counter[23]_i_3_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.283 f  U_clockDiv/counter[23]_i_2/O
                         net (fo=24, routed)          0.923     9.206    U_clockDiv/r_clk
    SLICE_X55Y11         LUT2 (Prop_lut2_I0_O)        0.150     9.356 r  U_clockDiv/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.356    U_clockDiv/counter_0[20]
    SLICE_X55Y11         FDCE                                         r  U_clockDiv/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.449    14.790    U_clockDiv/CLK
    SLICE_X55Y11         FDCE                                         r  U_clockDiv/counter_reg[20]/C
                         clock pessimism              0.299    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X55Y11         FDCE (Setup_fdce_C_D)        0.075    15.129    U_clockDiv/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 U_clockDiv/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockDiv/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 1.211ns (29.677%)  route 2.870ns (70.323%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.568     5.089    U_clockDiv/CLK
    SLICE_X55Y11         FDCE                                         r  U_clockDiv/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.419     5.508 f  U_clockDiv/counter_reg[20]/Q
                         net (fo=2, routed)           0.659     6.167    U_clockDiv/counter[20]
    SLICE_X55Y12         LUT4 (Prop_lut4_I0_O)        0.296     6.463 r  U_clockDiv/counter[23]_i_7/O
                         net (fo=1, routed)           0.441     6.905    U_clockDiv/counter[23]_i_7_n_0
    SLICE_X55Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.029 r  U_clockDiv/counter[23]_i_6/O
                         net (fo=1, routed)           0.575     7.603    U_clockDiv/counter[23]_i_6_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.727 r  U_clockDiv/counter[23]_i_3/O
                         net (fo=1, routed)           0.432     8.159    U_clockDiv/counter[23]_i_3_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.283 f  U_clockDiv/counter[23]_i_2/O
                         net (fo=24, routed)          0.763     9.046    U_clockDiv/r_clk
    SLICE_X55Y10         LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  U_clockDiv/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.170    U_clockDiv/counter_0[15]
    SLICE_X55Y10         FDCE                                         r  U_clockDiv/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.450    14.791    U_clockDiv/CLK
    SLICE_X55Y10         FDCE                                         r  U_clockDiv/counter_reg[15]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X55Y10         FDCE (Setup_fdce_C_D)        0.031    15.061    U_clockDiv/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_Btn1/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn1/q_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.991%)  route 0.180ns (56.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.449    U_Btn1/CLK
    SLICE_X55Y6          FDRE                                         r  U_Btn1/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  U_Btn1/q_reg_reg[2]/Q
                         net (fo=2, routed)           0.180     1.770    U_Btn1/p_0_in[1]
    SLICE_X54Y6          FDRE                                         r  U_Btn1/q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.837     1.964    U_Btn1/CLK
    SLICE_X54Y6          FDRE                                         r  U_Btn1/q_reg_reg[1]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X54Y6          FDRE (Hold_fdre_C_D)         0.076     1.538    U_Btn1/q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_FSM/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FSM/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.451%)  route 0.223ns (54.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.565     1.448    U_FSM/CLK
    SLICE_X55Y7          FDPE                                         r  U_FSM/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.589 r  U_FSM/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.223     1.812    U_Btn1/FSM_onehot_state_reg[2]_0
    SLICE_X56Y7          LUT3 (Prop_lut3_I2_O)        0.045     1.857 r  U_Btn1/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.857    U_FSM/FSM_onehot_state_reg[2]_0
    SLICE_X56Y7          FDCE                                         r  U_FSM/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.836     1.963    U_FSM/CLK
    SLICE_X56Y7          FDCE                                         r  U_FSM/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X56Y7          FDCE (Hold_fdce_C_D)         0.120     1.605    U_FSM/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 U_Btn2/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn2/q_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.538%)  route 0.181ns (52.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.565     1.448    U_Btn2/CLK
    SLICE_X54Y7          FDRE                                         r  U_Btn2/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  U_Btn2/q_reg_reg[2]/Q
                         net (fo=2, routed)           0.181     1.793    U_Btn2/q_reg_reg_n_0_[2]
    SLICE_X55Y6          FDRE                                         r  U_Btn2/q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.837     1.964    U_Btn2/CLK
    SLICE_X55Y6          FDRE                                         r  U_Btn2/q_reg_reg[1]/C
                         clock pessimism             -0.499     1.465    
    SLICE_X55Y6          FDRE (Hold_fdre_C_D)         0.075     1.540    U_Btn2/q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_FND/U_ClkDiv/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_ClkDiv/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.589     1.472    U_FND/U_ClkDiv/r_tick_reg_0
    SLICE_X61Y16         FDRE                                         r  U_FND/U_ClkDiv/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  U_FND/U_ClkDiv/r_tick_reg/Q
                         net (fo=3, routed)           0.168     1.781    U_FND/U_ClkDiv/CLK
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.826 r  U_FND/U_ClkDiv/r_tick_i_1/O
                         net (fo=1, routed)           0.000     1.826    U_FND/U_ClkDiv/r_tick_i_1_n_0
    SLICE_X61Y16         FDRE                                         r  U_FND/U_ClkDiv/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.857     1.984    U_FND/U_ClkDiv/r_tick_reg_0
    SLICE_X61Y16         FDRE                                         r  U_FND/U_ClkDiv/r_tick_reg/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y16         FDRE (Hold_fdre_C_D)         0.091     1.563    U_FND/U_ClkDiv/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_Btn1/q_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn1/q_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.830%)  route 0.174ns (55.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.449    U_Btn1/CLK
    SLICE_X55Y6          FDRE                                         r  U_Btn1/q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  U_Btn1/q_reg_reg[4]/Q
                         net (fo=2, routed)           0.174     1.764    U_Btn1/p_0_in[3]
    SLICE_X55Y6          FDRE                                         r  U_Btn1/q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.837     1.964    U_Btn1/CLK
    SLICE_X55Y6          FDRE                                         r  U_Btn1/q_reg_reg[3]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y6          FDRE (Hold_fdre_C_D)         0.047     1.496    U_Btn1/q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 U_Btn1/q_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn1/q_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.562%)  route 0.175ns (55.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.449    U_Btn1/CLK
    SLICE_X55Y6          FDRE                                         r  U_Btn1/q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  U_Btn1/q_reg_reg[3]/Q
                         net (fo=2, routed)           0.175     1.766    U_Btn1/p_0_in[2]
    SLICE_X55Y6          FDRE                                         r  U_Btn1/q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.837     1.964    U_Btn1/CLK
    SLICE_X55Y6          FDRE                                         r  U_Btn1/q_reg_reg[2]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y6          FDRE (Hold_fdre_C_D)         0.046     1.495    U_Btn1/q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 U_Btn1/q_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn1/q_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.090%)  route 0.131ns (46.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.449    U_Btn1/CLK
    SLICE_X54Y6          FDRE                                         r  U_Btn1/q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDRE (Prop_fdre_C_Q)         0.148     1.597 r  U_Btn1/q_reg_reg[8]/Q
                         net (fo=2, routed)           0.131     1.728    U_Btn1/p_0_in[7]
    SLICE_X54Y6          FDRE                                         r  U_Btn1/q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.837     1.964    U_Btn1/CLK
    SLICE_X54Y6          FDRE                                         r  U_Btn1/q_reg_reg[7]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X54Y6          FDRE (Hold_fdre_C_D)         0.006     1.455    U_Btn1/q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_Btn1/q_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn1/q_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.890%)  route 0.186ns (53.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.449    U_Btn1/CLK
    SLICE_X54Y6          FDRE                                         r  U_Btn1/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  U_Btn1/q_reg_reg[6]/Q
                         net (fo=2, routed)           0.186     1.799    U_Btn1/p_0_in[5]
    SLICE_X54Y6          FDRE                                         r  U_Btn1/q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.837     1.964    U_Btn1/CLK
    SLICE_X54Y6          FDRE                                         r  U_Btn1/q_reg_reg[5]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X54Y6          FDRE (Hold_fdre_C_D)         0.076     1.525    U_Btn1/q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_FSM/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FSM/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.565     1.448    U_FSM/CLK
    SLICE_X55Y7          FDPE                                         r  U_FSM/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.589 r  U_FSM/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.179     1.768    U_FSM/FSM_onehot_state_reg[0]_0
    SLICE_X55Y7          LUT5 (Prop_lut5_I4_O)        0.045     1.813 r  U_FSM/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    U_FSM/FSM_onehot_state[0]_i_1_n_0
    SLICE_X55Y7          FDPE                                         r  U_FSM/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.836     1.963    U_FSM/CLK
    SLICE_X55Y7          FDPE                                         r  U_FSM/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X55Y7          FDPE (Hold_fdpe_C_D)         0.091     1.539    U_FSM/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_FSM/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FSM/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.565     1.448    U_FSM/CLK
    SLICE_X55Y7          FDPE                                         r  U_FSM/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.589 r  U_FSM/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.181     1.770    U_FSM/FSM_onehot_state_reg[0]_0
    SLICE_X55Y7          LUT3 (Prop_lut3_I2_O)        0.045     1.815 r  U_FSM/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.815    U_FSM/FSM_onehot_state[1]_i_1_n_0
    SLICE_X55Y7          FDCE                                         r  U_FSM/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.836     1.963    U_FSM/CLK
    SLICE_X55Y7          FDCE                                         r  U_FSM/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X55Y7          FDCE (Hold_fdce_C_D)         0.092     1.540    U_FSM/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y6    U_Btn1/q_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y6    U_Btn1/q_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y6    U_Btn1/q_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y6    U_Btn1/q_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y6    U_Btn1/q_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y6    U_Btn1/q_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y6    U_Btn1/q_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y6    U_Btn1/q_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y6    U_Btn1/q_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y14   U_Btn1/q_reg_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_counter/counter_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_counter/counter_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_counter/counter_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_counter/counter_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_counter/counter_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_counter/counter_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_counter/counter_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_counter/counter_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_counter/counter_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   U_FND/U_ClkDiv/r_tick_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   U_clockDiv/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   U_clockDiv/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   U_clockDiv/counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   U_clockDiv/counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y12   U_clockDiv/counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   U_clockDiv/counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   U_clockDiv/counter_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y12   U_clockDiv/counter_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y12   U_clockDiv/counter_reg[22]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.453ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.179ns  (required time - arrival time)
  Source:                 U_FSM/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter/counter_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.518ns (21.760%)  route 1.862ns (78.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.570     5.091    U_FSM/CLK
    SLICE_X56Y7          FDCE                                         r  U_FSM/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.518     5.609 f  U_FSM/FSM_onehot_state_reg[2]/Q
                         net (fo=40, routed)          1.862     7.472    U_counter/AR[0]
    SLICE_X54Y15         FDCE                                         f  U_counter/counter_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.446    14.787    U_counter/CLK
    SLICE_X54Y15         FDCE                                         r  U_counter/counter_reg_reg[5]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.361    14.651    U_counter/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  7.179    

Slack (MET) :             7.179ns  (required time - arrival time)
  Source:                 U_FSM/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter/counter_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.518ns (21.760%)  route 1.862ns (78.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.570     5.091    U_FSM/CLK
    SLICE_X56Y7          FDCE                                         r  U_FSM/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.518     5.609 f  U_FSM/FSM_onehot_state_reg[2]/Q
                         net (fo=40, routed)          1.862     7.472    U_counter/AR[0]
    SLICE_X54Y15         FDCE                                         f  U_counter/counter_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.446    14.787    U_counter/CLK
    SLICE_X54Y15         FDCE                                         r  U_counter/counter_reg_reg[8]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.361    14.651    U_counter/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  7.179    

Slack (MET) :             7.179ns  (required time - arrival time)
  Source:                 U_FSM/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter/counter_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.518ns (21.760%)  route 1.862ns (78.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.570     5.091    U_FSM/CLK
    SLICE_X56Y7          FDCE                                         r  U_FSM/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.518     5.609 f  U_FSM/FSM_onehot_state_reg[2]/Q
                         net (fo=40, routed)          1.862     7.472    U_counter/AR[0]
    SLICE_X54Y15         FDCE                                         f  U_counter/counter_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.446    14.787    U_counter/CLK
    SLICE_X54Y15         FDCE                                         r  U_counter/counter_reg_reg[9]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.361    14.651    U_counter/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  7.179    

Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 U_FSM/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter/counter_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.518ns (21.760%)  route 1.862ns (78.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.570     5.091    U_FSM/CLK
    SLICE_X56Y7          FDCE                                         r  U_FSM/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.518     5.609 f  U_FSM/FSM_onehot_state_reg[2]/Q
                         net (fo=40, routed)          1.862     7.472    U_counter/AR[0]
    SLICE_X54Y15         FDCE                                         f  U_counter/counter_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.446    14.787    U_counter/CLK
    SLICE_X54Y15         FDCE                                         r  U_counter/counter_reg_reg[4]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.319    14.693    U_counter/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 U_FSM/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter/counter_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.518ns (21.760%)  route 1.862ns (78.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.570     5.091    U_FSM/CLK
    SLICE_X56Y7          FDCE                                         r  U_FSM/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.518     5.609 f  U_FSM/FSM_onehot_state_reg[2]/Q
                         net (fo=40, routed)          1.862     7.472    U_counter/AR[0]
    SLICE_X54Y15         FDCE                                         f  U_counter/counter_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.446    14.787    U_counter/CLK
    SLICE_X54Y15         FDCE                                         r  U_counter/counter_reg_reg[6]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.319    14.693    U_counter/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 U_FSM/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter/counter_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.518ns (21.760%)  route 1.862ns (78.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.570     5.091    U_FSM/CLK
    SLICE_X56Y7          FDCE                                         r  U_FSM/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.518     5.609 f  U_FSM/FSM_onehot_state_reg[2]/Q
                         net (fo=40, routed)          1.862     7.472    U_counter/AR[0]
    SLICE_X54Y15         FDCE                                         f  U_counter/counter_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.446    14.787    U_counter/CLK
    SLICE_X54Y15         FDCE                                         r  U_counter/counter_reg_reg[7]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.319    14.693    U_counter/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.347ns  (required time - arrival time)
  Source:                 U_FSM/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter/counter_reg_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.518ns (23.417%)  route 1.694ns (76.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.570     5.091    U_FSM/CLK
    SLICE_X56Y7          FDCE                                         r  U_FSM/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.518     5.609 f  U_FSM/FSM_onehot_state_reg[2]/Q
                         net (fo=40, routed)          1.694     7.303    U_counter/AR[0]
    SLICE_X54Y16         FDCE                                         f  U_counter/counter_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.445    14.786    U_counter/CLK
    SLICE_X54Y16         FDCE                                         r  U_counter/counter_reg_reg[12]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X54Y16         FDCE (Recov_fdce_C_CLR)     -0.361    14.650    U_counter/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                  7.347    

Slack (MET) :             7.347ns  (required time - arrival time)
  Source:                 U_FSM/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter/counter_reg_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.518ns (23.417%)  route 1.694ns (76.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.570     5.091    U_FSM/CLK
    SLICE_X56Y7          FDCE                                         r  U_FSM/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.518     5.609 f  U_FSM/FSM_onehot_state_reg[2]/Q
                         net (fo=40, routed)          1.694     7.303    U_counter/AR[0]
    SLICE_X54Y16         FDCE                                         f  U_counter/counter_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.445    14.786    U_counter/CLK
    SLICE_X54Y16         FDCE                                         r  U_counter/counter_reg_reg[13]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X54Y16         FDCE (Recov_fdce_C_CLR)     -0.361    14.650    U_counter/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                  7.347    

Slack (MET) :             7.389ns  (required time - arrival time)
  Source:                 U_FSM/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter/counter_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.518ns (23.417%)  route 1.694ns (76.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.570     5.091    U_FSM/CLK
    SLICE_X56Y7          FDCE                                         r  U_FSM/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.518     5.609 f  U_FSM/FSM_onehot_state_reg[2]/Q
                         net (fo=40, routed)          1.694     7.303    U_counter/AR[0]
    SLICE_X54Y16         FDCE                                         f  U_counter/counter_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.445    14.786    U_counter/CLK
    SLICE_X54Y16         FDCE                                         r  U_counter/counter_reg_reg[10]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X54Y16         FDCE (Recov_fdce_C_CLR)     -0.319    14.692    U_counter/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                  7.389    

Slack (MET) :             7.389ns  (required time - arrival time)
  Source:                 U_FSM/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter/counter_reg_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.518ns (23.417%)  route 1.694ns (76.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.570     5.091    U_FSM/CLK
    SLICE_X56Y7          FDCE                                         r  U_FSM/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.518     5.609 f  U_FSM/FSM_onehot_state_reg[2]/Q
                         net (fo=40, routed)          1.694     7.303    U_counter/AR[0]
    SLICE_X54Y16         FDCE                                         f  U_counter/counter_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.445    14.786    U_counter/CLK
    SLICE_X54Y16         FDCE                                         r  U_counter/counter_reg_reg[11]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X54Y16         FDCE (Recov_fdce_C_CLR)     -0.319    14.692    U_counter/counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                  7.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 U_FSM/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockDiv/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.772%)  route 0.238ns (59.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.567     1.450    U_FSM/CLK
    SLICE_X56Y7          FDCE                                         r  U_FSM/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.164     1.614 f  U_FSM/FSM_onehot_state_reg[2]/Q
                         net (fo=40, routed)          0.238     1.852    U_clockDiv/AR[0]
    SLICE_X56Y8          FDCE                                         f  U_clockDiv/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.836     1.963    U_clockDiv/CLK
    SLICE_X56Y8          FDCE                                         r  U_clockDiv/counter_reg[0]/C
                         clock pessimism             -0.497     1.466    
    SLICE_X56Y8          FDCE (Remov_fdce_C_CLR)     -0.067     1.399    U_clockDiv/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 U_FSM/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockDiv/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.772%)  route 0.238ns (59.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.567     1.450    U_FSM/CLK
    SLICE_X56Y7          FDCE                                         r  U_FSM/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.164     1.614 f  U_FSM/FSM_onehot_state_reg[2]/Q
                         net (fo=40, routed)          0.238     1.852    U_clockDiv/AR[0]
    SLICE_X56Y8          FDCE                                         f  U_clockDiv/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.836     1.963    U_clockDiv/CLK
    SLICE_X56Y8          FDCE                                         r  U_clockDiv/counter_reg[1]/C
                         clock pessimism             -0.497     1.466    
    SLICE_X56Y8          FDCE (Remov_fdce_C_CLR)     -0.067     1.399    U_clockDiv/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 U_FSM/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockDiv/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.772%)  route 0.238ns (59.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.567     1.450    U_FSM/CLK
    SLICE_X56Y7          FDCE                                         r  U_FSM/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.164     1.614 f  U_FSM/FSM_onehot_state_reg[2]/Q
                         net (fo=40, routed)          0.238     1.852    U_clockDiv/AR[0]
    SLICE_X56Y8          FDCE                                         f  U_clockDiv/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.836     1.963    U_clockDiv/CLK
    SLICE_X56Y8          FDCE                                         r  U_clockDiv/counter_reg[2]/C
                         clock pessimism             -0.497     1.466    
    SLICE_X56Y8          FDCE (Remov_fdce_C_CLR)     -0.067     1.399    U_clockDiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 U_FSM/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockDiv/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.164ns (32.301%)  route 0.344ns (67.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.567     1.450    U_FSM/CLK
    SLICE_X56Y7          FDCE                                         r  U_FSM/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.164     1.614 f  U_FSM/FSM_onehot_state_reg[2]/Q
                         net (fo=40, routed)          0.344     1.958    U_clockDiv/AR[0]
    SLICE_X55Y8          FDCE                                         f  U_clockDiv/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.836     1.963    U_clockDiv/CLK
    SLICE_X55Y8          FDCE                                         r  U_clockDiv/counter_reg[3]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X55Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.393    U_clockDiv/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 U_FSM/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockDiv/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.164ns (32.301%)  route 0.344ns (67.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.567     1.450    U_FSM/CLK
    SLICE_X56Y7          FDCE                                         r  U_FSM/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.164     1.614 f  U_FSM/FSM_onehot_state_reg[2]/Q
                         net (fo=40, routed)          0.344     1.958    U_clockDiv/AR[0]
    SLICE_X55Y8          FDCE                                         f  U_clockDiv/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.836     1.963    U_clockDiv/CLK
    SLICE_X55Y8          FDCE                                         r  U_clockDiv/counter_reg[4]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X55Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.393    U_clockDiv/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 U_FSM/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockDiv/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.164ns (32.301%)  route 0.344ns (67.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.567     1.450    U_FSM/CLK
    SLICE_X56Y7          FDCE                                         r  U_FSM/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.164     1.614 f  U_FSM/FSM_onehot_state_reg[2]/Q
                         net (fo=40, routed)          0.344     1.958    U_clockDiv/AR[0]
    SLICE_X55Y8          FDCE                                         f  U_clockDiv/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.836     1.963    U_clockDiv/CLK
    SLICE_X55Y8          FDCE                                         r  U_clockDiv/counter_reg[7]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X55Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.393    U_clockDiv/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 U_FSM/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockDiv/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.164ns (32.301%)  route 0.344ns (67.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.567     1.450    U_FSM/CLK
    SLICE_X56Y7          FDCE                                         r  U_FSM/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.164     1.614 f  U_FSM/FSM_onehot_state_reg[2]/Q
                         net (fo=40, routed)          0.344     1.958    U_clockDiv/AR[0]
    SLICE_X55Y8          FDCE                                         f  U_clockDiv/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.836     1.963    U_clockDiv/CLK
    SLICE_X55Y8          FDCE                                         r  U_clockDiv/counter_reg[8]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X55Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.393    U_clockDiv/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 U_FSM/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockDiv/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.313%)  route 0.360ns (68.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.567     1.450    U_FSM/CLK
    SLICE_X56Y7          FDCE                                         r  U_FSM/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.164     1.614 f  U_FSM/FSM_onehot_state_reg[2]/Q
                         net (fo=40, routed)          0.360     1.974    U_clockDiv/AR[0]
    SLICE_X55Y9          FDCE                                         f  U_clockDiv/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.836     1.963    U_clockDiv/CLK
    SLICE_X55Y9          FDCE                                         r  U_clockDiv/counter_reg[11]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X55Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.393    U_clockDiv/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 U_FSM/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockDiv/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.313%)  route 0.360ns (68.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.567     1.450    U_FSM/CLK
    SLICE_X56Y7          FDCE                                         r  U_FSM/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.164     1.614 f  U_FSM/FSM_onehot_state_reg[2]/Q
                         net (fo=40, routed)          0.360     1.974    U_clockDiv/AR[0]
    SLICE_X55Y9          FDCE                                         f  U_clockDiv/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.836     1.963    U_clockDiv/CLK
    SLICE_X55Y9          FDCE                                         r  U_clockDiv/counter_reg[12]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X55Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.393    U_clockDiv/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 U_FSM/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockDiv/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.313%)  route 0.360ns (68.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.567     1.450    U_FSM/CLK
    SLICE_X56Y7          FDCE                                         r  U_FSM/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.164     1.614 f  U_FSM/FSM_onehot_state_reg[2]/Q
                         net (fo=40, routed)          0.360     1.974    U_clockDiv/AR[0]
    SLICE_X55Y9          FDCE                                         f  U_clockDiv/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.836     1.963    U_clockDiv/CLK
    SLICE_X55Y9          FDCE                                         r  U_clockDiv/counter_reg[5]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X55Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.393    U_clockDiv/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.581    





