// Seed: 3319673022
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    input uwire id_2,
    output wand id_3
);
  wire id_5;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input supply0 id_2,
    input wor id_3,
    output wire id_4,
    output supply0 id_5
    , id_12,
    input wor id_6,
    input supply1 id_7,
    input wor id_8,
    input tri id_9,
    output uwire id_10
);
  wire id_13;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_8,
      id_5
  );
  initial begin : LABEL_0
    id_12 <= 1;
    id_1 = 1;
  end
endmodule
