![Imagen1](https://github.com/Vita224/FSM-SystemVerilog/assets/53021236/5f783875-faac-4db6-8773-162a5eea61c9)
