

================================================================
== Vivado HLS Report for 'phasm'
================================================================
* Date:           Tue Dec 22 12:50:24 2020

* Version:        2019.1.2 (Build 2614775 on Fri Aug 09 16:45:44 MDT 2019)
* Project:        mod_sub
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     4.715|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      15|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      15|    -|
|Register         |        -|      -|      12|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      12|      30|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1090|    900|  437200|  218600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln700_fu_84_p2   |     +    |      0|  0|   8|           8|           1|
    |icmp_ln879_fu_73_p2  |   icmp   |      0|  0|   4|           8|           8|
    |ap_block_state1      |    or    |      0|  0|   1|           1|           1|
    |xor_ln48_fu_91_p2    |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  15|          18|          12|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                    |   3|          2|    1|          2|
    |ap_phi_mux_flag_write_assign_phi_fu_53_p4  |   3|          3|    1|          3|
    |ap_phi_mux_storemerge_i_phi_fu_62_p4       |   3|          3|    8|         24|
    |ap_return                                  |   3|          2|    1|          2|
    |period_V_blk_n                             |   3|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      |  15|         12|   12|         33|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |ap_return_preg  |  1|   0|    1|          0|
    |count_V         |  8|   0|    8|          0|
    |tmp             |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 12|   0|   12|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |     phasm    | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |     phasm    | return value |
|ap_start          |  in |    1| ap_ctrl_hs |     phasm    | return value |
|ap_done           | out |    1| ap_ctrl_hs |     phasm    | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |     phasm    | return value |
|ap_idle           | out |    1| ap_ctrl_hs |     phasm    | return value |
|ap_ready          | out |    1| ap_ctrl_hs |     phasm    | return value |
|ap_return         | out |    1| ap_ctrl_hs |     phasm    | return value |
|period_V_dout     |  in |    8|   ap_fifo  |   period_V   |    pointer   |
|period_V_empty_n  |  in |    1|   ap_fifo  |   period_V   |    pointer   |
|period_V_read     | out |    1|   ap_fifo  |   period_V   |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

