#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5614798025c0 .scope module, "top_tb" "top_tb" 2 1;
 .timescale -9 -12;
v0x5614798514a0_0 .var "clk", 0 0;
v0x561479851560_0 .var/i "i", 31 0;
v0x561479851640_0 .var "rst_n", 0 0;
v0x5614798516e0_0 .net "vga_adv_clk", 0 0, L_0x5614798164a0;  1 drivers
L_0x7f587856a018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561479851780_0 .net "vga_blank_n", 0 0, L_0x7f587856a018;  1 drivers
v0x561479851870_0 .net "vga_hs", 0 0, v0x5614798504f0_0;  1 drivers
v0x561479851960_0 .net "vga_rgb", 11 0, L_0x561479862970;  1 drivers
L_0x7f587856a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561479851a50_0 .net "vga_sync_n", 0 0, L_0x7f587856a060;  1 drivers
v0x561479851af0_0 .net "vga_vs", 0 0, v0x561479850670_0;  1 drivers
S_0x561479813bd0 .scope module, "inst" "top" 2 12, 3 1 0, S_0x5614798025c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /OUTPUT 1 "vga_adv_clk"
    .port_info 3 /OUTPUT 1 "vga_blank_n"
    .port_info 4 /OUTPUT 1 "vga_sync_n"
    .port_info 5 /OUTPUT 1 "vga_hs"
    .port_info 6 /OUTPUT 1 "vga_vs"
    .port_info 7 /OUTPUT 12 "vga_rgb"
P_0x561479819060 .param/l "DIVIDE_DATA" 0 3 55, +C4<00000000000000000000000000001010>;
P_0x5614798190a0 .param/l "DUTY_CYCLE" 0 3 54, +C4<00000000000000000000000000110010>;
P_0x5614798190e0 .param/l "H_BACK" 0 3 60, C4<00010100000>;
P_0x561479819120 .param/l "H_DISP" 0 3 57, C4<10000000000>;
P_0x561479819160 .param/l "H_FRONT" 0 3 58, C4<00000011000>;
P_0x5614798191a0 .param/l "H_SYNC" 0 3 59, C4<00010001000>;
P_0x5614798191e0 .param/l "H_TOTAL" 0 3 61, C4<10101000000>;
P_0x561479819220 .param/l "MULTIPLY_DATA" 0 3 56, +C4<00000000000000000000000000001101>;
P_0x561479819260 .param/l "V_BACK" 0 3 65, C4<0000011101>;
P_0x5614798192a0 .param/l "V_DISP" 0 3 62, C4<1100000000>;
P_0x5614798192e0 .param/l "V_FRONT" 0 3 63, C4<0000000011>;
P_0x561479819320 .param/l "V_SYNC" 0 3 64, C4<0000000110>;
P_0x561479819360 .param/l "V_TOTAL" 0 3 66, C4<1100100110>;
L_0x5614798164a0 .functor NOT 1, v0x5614798121c0_0, C4<0>, C4<0>, C4<0>;
L_0x561479815e50 .functor NOT 1, v0x561479851640_0, C4<0>, C4<0>, C4<0>;
v0x561479850a20_0 .net "clk", 0 0, v0x5614798514a0_0;  1 drivers
v0x561479850b10_0 .net "clk_vga", 0 0, v0x5614798121c0_0;  1 drivers
v0x561479850bb0_0 .net "rst_n", 0 0, v0x561479851640_0;  1 drivers
v0x561479850c80_0 .net "vga_adv_clk", 0 0, L_0x5614798164a0;  alias, 1 drivers
v0x561479850d20_0 .net "vga_blank_n", 0 0, L_0x7f587856a018;  alias, 1 drivers
v0x561479850e10_0 .net "vga_data", 11 0, v0x561479807030_0;  1 drivers
v0x561479850f20_0 .net "vga_hs", 0 0, v0x5614798504f0_0;  alias, 1 drivers
v0x561479850fc0_0 .net "vga_rgb", 11 0, L_0x561479862970;  alias, 1 drivers
v0x561479851060_0 .net "vga_sync_n", 0 0, L_0x7f587856a060;  alias, 1 drivers
v0x561479851100_0 .net "vga_vs", 0 0, v0x561479850670_0;  alias, 1 drivers
v0x5614798511a0_0 .net "vga_xpos", 9 0, L_0x5614798620a0;  1 drivers
v0x561479851240_0 .net "vga_ypos", 9 0, L_0x5614798624d0;  1 drivers
S_0x561479813d50 .scope module, "div_inst" "div" 3 74, 4 8 0, S_0x561479813bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "clk_out"
v0x561479811120_0 .net "clk", 0 0, v0x5614798514a0_0;  alias, 1 drivers
v0x5614798121c0_0 .var "clk_out", 0 0;
v0x561479812260_0 .var "cnt", 31 0;
v0x56147982e040_0 .net "rst", 0 0, L_0x561479815e50;  1 drivers
E_0x561479816fb0 .event posedge, v0x56147982e040_0, v0x561479811120_0;
S_0x56147984dcf0 .scope module, "vga_display_inst" "vga_display" 3 81, 5 10 0, S_0x561479813bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 10 "vga_xpos"
    .port_info 3 /INPUT 10 "vga_ypos"
    .port_info 4 /OUTPUT 12 "vga_data"
P_0x56147984dec0 .param/l "BLACK" 1 5 28, C4<000000000000>;
P_0x56147984df00 .param/l "BLUE" 1 5 26, C4<000000001111>;
P_0x56147984df40 .param/l "CYAN" 1 5 30, C4<101010101010>;
P_0x56147984df80 .param/l "GREEN" 1 5 25, C4<000011110000>;
P_0x56147984dfc0 .param/l "H_DISP" 0 5 12, C4<10000000000>;
P_0x56147984e000 .param/l "RED" 1 5 24, C4<111100000000>;
P_0x56147984e040 .param/l "ROYAL" 1 5 31, C4<111111110000>;
P_0x56147984e080 .param/l "V_DISP" 0 5 13, C4<1100000000>;
P_0x56147984e0c0 .param/l "WHITE" 1 5 27, C4<111111111111>;
P_0x56147984e100 .param/l "YELLOW" 1 5 29, C4<000011111111>;
v0x56147982e0e0_0 .net "clk", 0 0, v0x5614798121c0_0;  alias, 1 drivers
v0x561479806f30_0 .net "rst_n", 0 0, v0x561479851640_0;  alias, 1 drivers
v0x561479807030_0 .var "vga_data", 11 0;
v0x56147984e6f0_0 .net "vga_xpos", 9 0, L_0x5614798620a0;  alias, 1 drivers
v0x56147984e7d0_0 .net "vga_ypos", 9 0, L_0x5614798624d0;  alias, 1 drivers
E_0x5614797dd680/0 .event negedge, v0x561479806f30_0;
E_0x5614797dd680/1 .event posedge, v0x5614798121c0_0;
E_0x5614797dd680 .event/or E_0x5614797dd680/0, E_0x5614797dd680/1;
S_0x56147984e9a0 .scope module, "vga_driver_inst" "vga_driver" 3 107, 6 10 0, S_0x561479813bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_vga"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 12 "vga_data"
    .port_info 3 /OUTPUT 12 "vga_rgb"
    .port_info 4 /OUTPUT 1 "vga_hs"
    .port_info 5 /OUTPUT 1 "vga_vs"
    .port_info 6 /OUTPUT 10 "vga_xpos"
    .port_info 7 /OUTPUT 10 "vga_ypos"
P_0x56147984eb70 .param/l "H_BACK" 0 6 17, C4<00010100000>;
P_0x56147984ebb0 .param/l "H_DISP" 0 6 14, C4<10000000000>;
P_0x56147984ebf0 .param/l "H_FRONT" 0 6 15, C4<00000011000>;
P_0x56147984ec30 .param/l "H_SYNC" 0 6 16, C4<00010001000>;
P_0x56147984ec70 .param/l "H_TOTAL" 0 6 18, C4<10101000000>;
P_0x56147984ecb0 .param/l "V_BACK" 0 6 23, C4<0000011101>;
P_0x56147984ecf0 .param/l "V_DISP" 0 6 20, C4<1100000000>;
P_0x56147984ed30 .param/l "V_FRONT" 0 6 21, C4<0000000011>;
P_0x56147984ed70 .param/l "V_SYNC" 0 6 22, C4<0000000110>;
P_0x56147984edb0 .param/l "V_TOTAL" 0 6 24, C4<1100100110>;
L_0x561479816910 .functor AND 1, L_0x5614798626f0, L_0x5614798627e0, C4<1>, C4<1>;
L_0x7f587856a0a8 .functor BUFT 1, C4<10000000000>, C4<0>, C4<0>, C4<0>;
v0x56147984f2c0_0 .net/2u *"_s0", 10 0, L_0x7f587856a0a8;  1 drivers
L_0x7f587856a138 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x56147984f3c0_0 .net/2u *"_s10", 9 0, L_0x7f587856a138;  1 drivers
L_0x7f587856a180 .functor BUFT 1, C4<1100000000>, C4<0>, C4<0>, C4<0>;
v0x56147984f4a0_0 .net/2u *"_s14", 9 0, L_0x7f587856a180;  1 drivers
v0x56147984f560_0 .net *"_s16", 0 0, L_0x561479862260;  1 drivers
L_0x7f587856a1c8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x56147984f620_0 .net/2u *"_s18", 9 0, L_0x7f587856a1c8;  1 drivers
v0x56147984f750_0 .net *"_s2", 0 0, L_0x561479861d80;  1 drivers
v0x56147984f810_0 .net *"_s20", 9 0, L_0x561479862350;  1 drivers
L_0x7f587856a210 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x56147984f8f0_0 .net/2u *"_s22", 9 0, L_0x7f587856a210;  1 drivers
L_0x7f587856a258 .functor BUFT 1, C4<10000000000>, C4<0>, C4<0>, C4<0>;
v0x56147984f9d0_0 .net/2u *"_s26", 10 0, L_0x7f587856a258;  1 drivers
v0x56147984fab0_0 .net *"_s28", 0 0, L_0x5614798626f0;  1 drivers
L_0x7f587856a2a0 .functor BUFT 1, C4<1100000000>, C4<0>, C4<0>, C4<0>;
v0x56147984fb70_0 .net/2u *"_s30", 9 0, L_0x7f587856a2a0;  1 drivers
v0x56147984fc50_0 .net *"_s32", 0 0, L_0x5614798627e0;  1 drivers
v0x56147984fd10_0 .net *"_s34", 0 0, L_0x561479816910;  1 drivers
L_0x7f587856a2e8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x56147984fdd0_0 .net/2u *"_s36", 11 0, L_0x7f587856a2e8;  1 drivers
v0x56147984feb0_0 .net *"_s5", 9 0, L_0x561479861e20;  1 drivers
L_0x7f587856a0f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x56147984ff90_0 .net/2u *"_s6", 9 0, L_0x7f587856a0f0;  1 drivers
v0x561479850070_0 .net *"_s8", 9 0, L_0x561479861f10;  1 drivers
v0x561479850150_0 .net "clk_vga", 0 0, v0x5614798121c0_0;  alias, 1 drivers
v0x5614798501f0_0 .var "hcnt", 10 0;
v0x5614798502d0_0 .net "rst_n", 0 0, v0x561479851640_0;  alias, 1 drivers
v0x561479850370_0 .var "vcnt", 9 0;
v0x561479850430_0 .net "vga_data", 11 0, v0x561479807030_0;  alias, 1 drivers
v0x5614798504f0_0 .var "vga_hs", 0 0;
v0x561479850590_0 .net "vga_rgb", 11 0, L_0x561479862970;  alias, 1 drivers
v0x561479850670_0 .var "vga_vs", 0 0;
v0x561479850730_0 .net "vga_xpos", 9 0, L_0x5614798620a0;  alias, 1 drivers
v0x561479850820_0 .net "vga_ypos", 9 0, L_0x5614798624d0;  alias, 1 drivers
L_0x561479861d80 .cmp/gt 11, L_0x7f587856a0a8, v0x5614798501f0_0;
L_0x561479861e20 .part v0x5614798501f0_0, 0, 10;
L_0x561479861f10 .arith/sum 10, L_0x561479861e20, L_0x7f587856a0f0;
L_0x5614798620a0 .functor MUXZ 10, L_0x7f587856a138, L_0x561479861f10, L_0x561479861d80, C4<>;
L_0x561479862260 .cmp/gt 10, L_0x7f587856a180, v0x561479850370_0;
L_0x561479862350 .arith/sum 10, v0x561479850370_0, L_0x7f587856a1c8;
L_0x5614798624d0 .functor MUXZ 10, L_0x7f587856a210, L_0x561479862350, L_0x561479862260, C4<>;
L_0x5614798626f0 .cmp/gt 11, L_0x7f587856a258, v0x5614798501f0_0;
L_0x5614798627e0 .cmp/gt 10, L_0x7f587856a2a0, v0x561479850370_0;
L_0x561479862970 .functor MUXZ 12, L_0x7f587856a2e8, v0x561479807030_0, L_0x561479816910, C4<>;
    .scope S_0x561479813d50;
T_0 ;
    %wait E_0x561479816fb0;
    %load/vec4 v0x56147982e040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561479812260_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x561479812260_0;
    %addi 2791728742, 0, 32;
    %assign/vec4 v0x561479812260_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x561479813d50;
T_1 ;
    %wait E_0x561479816fb0;
    %load/vec4 v0x56147982e040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614798121c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x561479812260_0;
    %cmpi/u 2147483647, 0, 32;
    %jmp/0xz  T_1.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614798121c0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5614798121c0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56147984dcf0;
T_2 ;
    %wait E_0x5614797dd680;
    %load/vec4 v0x561479806f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x561479807030_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x56147984e6f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x56147984e6f0_0;
    %pad/u 11;
    %cmpi/u 128, 0, 11;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 3840, 0, 12;
    %assign/vec4 v0x561479807030_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v0x56147984e6f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x56147984e6f0_0;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 240, 0, 12;
    %assign/vec4 v0x561479807030_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x56147984e6f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x56147984e6f0_0;
    %pad/u 32;
    %cmpi/u 384, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 15, 0, 12;
    %assign/vec4 v0x561479807030_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 384, 0, 32;
    %load/vec4 v0x56147984e6f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x56147984e6f0_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 4095, 0, 12;
    %assign/vec4 v0x561479807030_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 512, 0, 32;
    %load/vec4 v0x56147984e6f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x56147984e6f0_0;
    %pad/u 32;
    %cmpi/u 640, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x561479807030_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 640, 0, 32;
    %load/vec4 v0x56147984e6f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x56147984e6f0_0;
    %pad/u 32;
    %cmpi/u 768, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 255, 0, 12;
    %assign/vec4 v0x561479807030_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 768, 0, 32;
    %load/vec4 v0x56147984e6f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x56147984e6f0_0;
    %pad/u 32;
    %cmpi/u 896, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %pushi/vec4 2730, 0, 12;
    %assign/vec4 v0x561479807030_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %pushi/vec4 4080, 0, 12;
    %assign/vec4 v0x561479807030_0, 0;
T_2.15 ;
T_2.13 ;
T_2.11 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56147984e9a0;
T_3 ;
    %wait E_0x5614797dd680;
    %load/vec4 v0x5614798502d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5614798501f0_0, 0;
    %vpi_call 6 46 "$display", "%h", v0x561479850370_0 {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5614798501f0_0;
    %cmpi/u 1343, 0, 11;
    %jmp/0xz  T_3.2, 5;
    %load/vec4 v0x5614798501f0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5614798501f0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5614798501f0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56147984e9a0;
T_4 ;
    %wait E_0x5614797dd680;
    %load/vec4 v0x5614798502d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5614798504f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 1047, 0, 11;
    %load/vec4 v0x5614798501f0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5614798501f0_0;
    %cmpi/u 1183, 0, 11;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614798504f0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5614798504f0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56147984e9a0;
T_5 ;
    %wait E_0x5614797dd680;
    %load/vec4 v0x5614798502d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x561479850370_0, 0;
    %vpi_call 6 77 "$display", "%h", v0x561479850370_0 {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5614798501f0_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x561479850370_0;
    %cmpi/u 805, 0, 10;
    %jmp/0xz  T_5.4, 5;
    %load/vec4 v0x561479850370_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x561479850370_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x561479850370_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x561479850370_0;
    %assign/vec4 v0x561479850370_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56147984e9a0;
T_6 ;
    %wait E_0x5614797dd680;
    %load/vec4 v0x5614798502d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561479850670_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 770, 0, 10;
    %load/vec4 v0x561479850370_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561479850370_0;
    %cmpi/u 776, 0, 10;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561479850670_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561479850670_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5614798025c0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614798514a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561479851640_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561479851640_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561479851640_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x5614798025c0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561479851560_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x561479851560_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_8.1, 5;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614798514a0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614798514a0_0, 0, 1;
    %load/vec4 v0x561479851560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561479851560_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x5614798025c0;
T_9 ;
    %vpi_call 2 40 "$dumpfile", "./build/wave.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5614798025c0 {0 0 0};
    %delay 10000000, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./src/top_tb.v";
    "./src/top.v";
    "./src/time_divider_advanced.v";
    "./src/vga_display.v";
    "./src/vga_driver.v";
