{
    "AST": {
        "orginal_code": "module c17 (N1,N2,N3,N6,N7,N22,N23);\ninput N1,N2,N3,N6,N7;\noutput N22,N23;\nwire N10,N11,N16,N19;\nnand NAND2_1 (N10, N1, N3);\nnand NAND2_2 (N11, N3, N6);\nnand NAND2_3 (N16, N2, N11);\nnand NAND2_4 (N19, N11, N7);\nnand NAND2_5 (N22, N10, N16);\nnand NAND2_6 (N23, N16, N19);\nendmodule\n",
        "gate_lib": "module BUF_g(A, Y);\ninput A;\noutput Y;\nassign Y=A;\nendmodule\n\n \nmodule NOT_g(A, Y);\ninput A;\noutput Y;\nassign Y=~A;\nendmodule\n\nmodule AND_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y=(A & B);\nendmodule\n\nmodule OR_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y= (A | B);\nendmodule\n\nmodule NAND_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y= ~(A & B);\n\nendmodule\n\nmodule NOR_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y = ~(A | B);\nendmodule\n\n\nmodule XOR_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y = (A ^ B);\nendmodule\n\nmodule XNOR_g(A, B, Y);\ninput A, B;\noutput Y;\nassign Y = ~(A ^ B);\nendmodule\n\nmodule DFFcell(C, D, Q);\ninput C, D;\noutput reg Q;\nalways @(posedge C)\n\tQ <= D;\nendmodule\n\n\nmodule DFFRcell(C, D, Q, R);\ninput C, D, R;\noutput reg Q;\nalways @(posedge C, negedge R)\n\tif (!R)\n\t\tQ <= 1'b0;\n\telse\n\t\tQ <= D;\nendmodule\n",
        "gate_level_flattened": "module c17(N1, N2, N3, N6, N7, N22, N23);\nwire _0_;\nwire _1_;\nwire _2_;\nwire _3_;\ninput N1;\nwire N1;\ninput N2;\nwire N2;\noutput N22;\nwire N22;\noutput N23;\nwire N23;\ninput N3;\nwire N3;\ninput N6;\nwire N6;\ninput N7;\nwire N7;\nNAND_g _4_ ( .A(N3), .B(N6), .Y(_2_) );\nNAND_g _5_ ( .A(N2), .B(_2_), .Y(_3_) );\nNAND_g _6_ ( .A(N7), .B(_2_), .Y(_0_) );\nNAND_g _7_ ( .A(_3_), .B(_0_), .Y(N23) );\nNAND_g _8_ ( .A(N1), .B(N3), .Y(_1_) );\nNAND_g _9_ ( .A(_3_), .B(_1_), .Y(N22) );\nendmodule\n",
        "Bench_format_flattened": "INPUT(N1)\nINPUT(N2)\nINPUT(N3)\nINPUT(N6)\nINPUT(N7)\nOUTPUT(N22)\nOUTPUT(N23)\n_2_ = NAND(N3,N6)\n_3_ = NAND(N2,_2_)\n_0_ = NAND(N7,_2_)\nN23 = NAND(_3_,_0_)\n_1_ = NAND(N1,N3)\nN22 = NAND(_3_,_1_)\n",
        "gate_level_not_flattened": "module c17(N1, N2, N3, N6, N7, N22, N23);\nwire _0_;\nwire _1_;\nwire _2_;\nwire _3_;\ninput N1;\nwire N1;\ninput N2;\nwire N2;\noutput N22;\nwire N22;\noutput N23;\nwire N23;\ninput N3;\nwire N3;\ninput N6;\nwire N6;\ninput N7;\nwire N7;\nNAND_g _4_ ( .A(N3), .B(N6), .Y(_2_) );\nNAND_g _5_ ( .A(N2), .B(_2_), .Y(_3_) );\nNAND_g _6_ ( .A(N7), .B(_2_), .Y(_0_) );\nNAND_g _7_ ( .A(_3_), .B(_0_), .Y(N23) );\nNAND_g _8_ ( .A(N1), .B(N3), .Y(_1_) );\nNAND_g _9_ ( .A(_3_), .B(_1_), .Y(N22) );\nendmodule\n",
        "top_module_name": "c17",
        "Total_number_of_modules": 1,
        "LL_gatelevel_verilog": "module c17(N1,N2,N3,N6,N7,N22,N23);\ninput N1;\ninput N2;\ninput N3;\ninput N6;\ninput N7;\noutput N22;\noutput N23;\nwire _1_;\nwire _2_;\nwire _0_;\nwire _3_;\nwire new_inverter_wire4;\nwire new_inverter_wire5;\nNAND_g NAND_5_(.A(_2_), .B(N2), .Y(_3_));\nNAND_g NAND_6_(.A(_2_), .B(N7), .Y(_0_));\nNAND_g NAND_7_(.A(_0_), .B(_3_), .Y(N23));\nNAND_g NAND_9_(.A(_1_), .B(_3_), .Y(N22));\nNOT_g NOT_inserted_0_(.A(new_inverter_wire4), .Y(_1_));\nNOT_g NOT_inserted_1_(.A(new_inverter_wire5), .Y(_2_));\nAND_g NAND_8_(.A(N3), .B(N1), .Y(new_inverter_wire4));\nAND_g NAND_4_(.A(N6), .B(N3), .Y(new_inverter_wire5));\nendmodule\n\n",
        "bitkey": ""
    },
    "modules": {
        "c17": {
            "Verilog": "module c17(N1, N2, N3, N6, N7, N22, N23);\nwire _0_;\nwire _1_;\nwire _2_;\nwire _3_;\ninput N1;\nwire N1;\ninput N2;\nwire N2;\noutput N22;\nwire N22;\noutput N23;\nwire N23;\ninput N3;\nwire N3;\ninput N6;\nwire N6;\ninput N7;\nwire N7;\nNAND_g _4_ ( .A(N3), .B(N6), .Y(_2_) );\nNAND_g _5_ ( .A(N2), .B(_2_), .Y(_3_) );\nNAND_g _6_ ( .A(N7), .B(_2_), .Y(_0_) );\nNAND_g _7_ ( .A(_3_), .B(_0_), .Y(N23) );\nNAND_g _8_ ( .A(N1), .B(N3), .Y(_1_) );\nNAND_g _9_ ( .A(_3_), .B(_1_), .Y(N22) );\nendmodule",
            "Synthesized_verilog": "module c17(N1, N2, N3, N6, N7, N22, N23);\nwire _0_;\nwire _1_;\nwire _2_;\nwire _3_;\ninput N1;\nwire N1;\ninput N2;\nwire N2;\noutput N22;\nwire N22;\noutput N23;\nwire N23;\ninput N3;\nwire N3;\ninput N6;\nwire N6;\ninput N7;\nwire N7;\nNAND_g _4_ ( .A(N3), .B(N6), .Y(_2_) );\nNAND_g _5_ ( .A(N2), .B(_2_), .Y(_3_) );\nNAND_g _6_ ( .A(N7), .B(_2_), .Y(_0_) );\nNAND_g _7_ ( .A(_3_), .B(_0_), .Y(N23) );\nNAND_g _8_ ( .A(N1), .B(N3), .Y(_1_) );\nNAND_g _9_ ( .A(_3_), .B(_1_), .Y(N22) );\nendmodule",
            "lockingdata": {
                "wires": [],
                "gates": [],
                "inputs": []
            },
            "DiGraph": "gASVwAUAAAAAAACMGG5ldHdvcmt4LmNsYXNzZXMuZGlncmFwaJSMB0RpR3JhcGiUk5QpgZR9lCiMBWdyYXBolH2UjAVfbm9kZZR9lCiMB05BTkRfNF+UfZQojAR0eXBllIwEZ2F0ZZSMBWxvZ2ljlIwDQU5ElHWMA18yX5R9lChoC4wEd2lyZZSMBHBvcnSUjANfMl+UdYwCTjaUfZQoaAuMBWlucHV0lGgSaBR1jAJOM5R9lChoC2gWaBKMAk4zlHWMB05BTkRfNV+UfZQoaAuMBGdhdGWUaA2MBE5BTkSUdYwDXzNflH2UKGgLaBFoEowDXzNflHWMAk4ylH2UKGgLaBZoEmghdYwHTkFORF82X5R9lChoC2gcaA1oHXWMA18wX5R9lChoC2gRaBKMA18wX5R1jAJON5R9lChoC2gWaBJoKHWMB05BTkRfN1+UfZQoaAtoHGgNaB11jANOMjOUfZRoC4wGb3V0cHV0lHOMB05BTkRfOF+UfZQoaAtoDGgNaA51jANfMV+UfZQoaAtoEWgSjANfMV+UdYwCTjGUfZQoaAtoFmgSaDR1jAdOQU5EXzlflH2UKGgLaBxoDWgddYwDTjIylH2UaAtoLnOMCm1vZHVsZSNjMTeUfZRoC4wGbW9kdWxllHOMEm5ld19pbnZlcnRlcl93aXJlNJR9lCiMBHR5cGWUjAR3aXJllIwEcG9ydJRoPXWMEm5ld19pbnZlcnRlcl93aXJlNZR9lChoP2hAaEFoQnWMD05PVF9pbnNlcnRlZF8xX5R9lChoP2gMjAVsb2dpY5SMA05PVJR1jA9OT1RfaW5zZXJ0ZWRfMF+UfZR1jARfYWRqlH2UKGgJfZRoQn2Uc2gPfZQoaBp9lGgjfZR1aBR9lGgJfZRzaBd9lChoCX2UaC99lHVoGn2UaB59lHNoHn2UKGgqfZRoNn2UdWghfZRoGn2Uc2gjfZRoJX2Uc2glfZRoKn2Uc2gofZRoI32Uc2gqfZRoLH2Uc2gsfZSMCm1vZHVsZSNjMTeUfZRzaC99lGg9fZRzaDF9lGg2fZRzaDR9lGgvfZRzaDZ9lGg4fZRzaDh9lIwKbW9kdWxlI2MxN5R9lHNoOn2UKIwCTjGUfZSMAk4ylH2UjAJOM5R9lIwCTjaUfZSMAk43lH2UdWg9fZRoSH2Uc2hCfZRoRH2Uc2hEfZSMA18yX5R9lHNoSH2UjANfMV+UfZRzdYwFX3N1Y2OUaEuMBV9wcmVklH2UKGgJfZQoaBRoUmgXaFR1aA99lGhEaIRzaBR9lIwKbW9kdWxlI2MxN5Roe3NoF32UjAptb2R1bGUjYzE3lGh5c2gafZQojANfMl+UaE9oIWhcdWgefZRoGmhXc2ghfZSMCm1vZHVsZSNjMTeUaHdzaCN9lChoE2hQaChoYnVoJX2UaCNoXnNoKH2UjAptb2R1bGUjYzE3lGh9c2gqfZQoaCdoYIwDXzNflGhZdWgsfZRoKmhkc2gvfZQoaBloVWg0aG11aDF9lGhIaIdzaDR9lIwKbW9kdWxlI2MxN5RodXNoNn2UKGgzaGtoIGhadWg4fZRoNmhvc2g6fZQojANOMjKUaHKMA04yM5RoZ3VoPX2UjAdOQU5EXzhflGhpc2hCfZSMB05BTkRfNF+UaE1zaER9lGhCaIFzaEh9lGg9aH9zdYwDYWRqlIwabmV0d29ya3guY2xhc3Nlcy5jb3Jldmlld3OUjA1BZGphY2VuY3lWaWV3lJOUKYGUfZSMBl9hdGxhc5RoS3NijAVub2Rlc5SMHG5ldHdvcmt4LmNsYXNzZXMucmVwb3J0dmlld3OUjAhOb2RlVmlld5STlCmBlH2UjAZfbm9kZXOUaAhzYowEc3VjY5RorymBlH2UaLJoS3NijAVlZGdlc5RotIwLT3V0RWRnZVZpZXeUk5QpgZR9lCiMBl9ncmFwaJRoA4wIX2FkamRpY3SUaEt1YnViLg==",
            "io": {
                "wires": {
                    "_1_": {
                        "bits": 1
                    },
                    "_2_": {
                        "bits": 1
                    },
                    "_0_": {
                        "bits": 1
                    },
                    "_3_": {
                        "bits": 1
                    },
                    "new_inverter_wire4": {
                        "bits": 1
                    },
                    "new_inverter_wire5": {
                        "bits": 1
                    }
                },
                "inputs": {
                    "N1": {
                        "bits": 1
                    },
                    "N2": {
                        "bits": 1
                    },
                    "N3": {
                        "bits": 1
                    },
                    "N6": {
                        "bits": 1
                    },
                    "N7": {
                        "bits": 1
                    }
                },
                "outputs": {
                    "N22": {
                        "bits": 1
                    },
                    "N23": {
                        "bits": 1
                    }
                },
                "input_ports": "N1,N2,N3,N6,N7,",
                "output_ports": "N22,N23,"
            },
            "gates": {
                "NAND": {
                    "NAND_5_": {
                        "inputs": [
                            "_2_",
                            "N2"
                        ],
                        "outputs": "_3_"
                    },
                    "NAND_6_": {
                        "inputs": [
                            "_2_",
                            "N7"
                        ],
                        "outputs": "_0_"
                    },
                    "NAND_7_": {
                        "inputs": [
                            "_0_",
                            "_3_"
                        ],
                        "outputs": "N23"
                    },
                    "NAND_9_": {
                        "inputs": [
                            "_1_",
                            "_3_"
                        ],
                        "outputs": "N22"
                    }
                },
                "NOT": {
                    "NOT_inserted_0_": {
                        "inputs": [
                            "new_inverter_wire4"
                        ],
                        "outputs": "_1_"
                    },
                    "NOT_inserted_1_": {
                        "inputs": [
                            "new_inverter_wire5"
                        ],
                        "outputs": "_2_"
                    }
                },
                "AND": {
                    "NAND_8_": {
                        "inputs": [
                            "N3",
                            "N1"
                        ],
                        "outputs": "new_inverter_wire4"
                    },
                    "NAND_4_": {
                        "inputs": [
                            "N6",
                            "N3"
                        ],
                        "outputs": "new_inverter_wire5"
                    }
                }
            },
            "links": {}
        }
    }
}