<style type='text/css'>
li {
  margin-top: 0.5em;
  margin-bottom: 0.5em;
}
</style>

<!dOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
<meta content="text/html; charset=ISO-8859-1" http-equiv="content-type">
<title>Ishwar Bhati</title>
<script type="text/javascript">

var _gaq = _gaq || [];
_gaq.push(['_setAccount', 'UA-16399825-4']);
_gaq.push(['_trackPageview']);

(function() {
 var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
 ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
 var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(ga, s);
 })();

</script>
</head>

<body>
<center>
<!--This table makes all the content appear in the center of the page, with colored background-->
<table align=center bgcolor=#FAFAFA style="font-family: Helvetica,Arial,sans-serif;" width=1000 align="center">
<tr><td>

<table style="text-align: left; width: 100%" border="0" cellpadding="20" cellspacing="5">
  <tbody>
    <tr valign=top>
      <td>
	<img style="align: left; hspace: 0; border: 0px solid ; width: 300;" alt="Profile Pic (2008)" src="ishwar.jpg">
      </td>
	  
      <td width=100%>
	<div style="text-align: left;"><big style="color: rgb(0, 0, 0); font-weight: bold;"><big>Ishwar Bhati</big></big><br></div>
	Research Scientist<br>
	<a href="https://www.intel.com/content/www/us/en/research/overview.html">Intel Labs, Intel Corporation</a><br>
	<A Href="https://sites.google.com/site/pclintelresearch/our-company/india-team/bharat-kaul">Parallel Computing Lab (PCL) India</a><br>
	<br>	
	Emails: ishwar.s.bhati [AT] intel [DOT] com; ishwar.bhati02 [AT] gmail [DOT] com<br>
	Website: <a href="https://ishwarbhati.github.io">https://ishwarbhati.github.io</a><br>
	LinkedIn: <a href="http://www.linkedin.com/in/ishwarbhati">http://www.linkedin.com/in/ishwarbhati</a> <br>
	Google Scholar: <a href="https://scholar.google.com/citations?user=DppJvVgAAAAJ&hl=en">https://scholar.google.com/citations?user=DppJvVgAAAAJ&hl=en</a> <br>
	<a href="cv_ishwar.pdf">Resume(CV) </a> (Last update: July, 2018) 
	<!--<font size="2"> -->
	<br> <br>
   <span style="font-weight: bold;"> Short Bio</span><br>
   I am working as Research Scientist in Parallel Computing Lab (PCL), <a href="http://www.intel.com/content/www/us/en/research/intel-research.html"> Intel Labs </a>, focusing on architecture for newer and emerging applications like Deep Learning. I completed Ph.D. in <a href="http://www.ece.umd.edu/">Electrical and Computer Engineering</a> at <A Href="http://www.umd.edu/">University of Maryland, College Park</a> in Spring 2014 under <a href=http://www.ece.umd.edu/~blj/>Prof. Bruce Jacob</a>. My Ph.D research was on designing scalable and energy-efficient DRAM based memory systems in collaboration with Zeshan Chishti and Shih-Lien Lu from <a href="http://www.intel.com/content/www/us/en/research/intel-research.html">Intel Labs</a>. Before joining UMD, I worked in industry for five years playing key roles in design and verification of complex ASIC chips. I received B.Tech. in <a href="http://www.iitg.ac.in/eee/"> 
   Electronics and Communication Engineering </a> from <a href="http://www.iitg.ac.in/"> Indian Institute of Technology(IIT), Guwahati </a> (2005).
   <br><br>

	</td>
    </tr>
	 </tbody>
</table>


<span style="font-weight: bold;">Education</span>
<ul>
  <li>University of Maryland, College Park (Sep 2010 - May 2014)<br>
    Ph.D. in Electrical and Computer Engineering<br>
	GPA: 4.0/4.0
  <li>Indian Institute Of Technology (IIT), Guwahati,India  (June 2001 - May 2005)<br>
    B.Tech. in Electronics and Communication Engineering<br> 
</ul>

<span style="font-weight: bold;">Research</span>
<ul>
	<li><em><u>Emerging Architecture Research </u></em>
	<ul>
	<li> Designing efficient compute and memory architecture for emerging applications like Deep Learning
	</ul>
	
    <li><em><u>Micro-architecture Research </u></em>
	<ul>
		<li> NVM based LLC: Proposed novel techniques to mitigate long NVM write latency (featured in ISCA-2018)
		<li> Memory aware reordered source (MARS): to reshape the memory traffic for efficient memory bandwidth (US patent granted)
		<li> Adaptive Width Aware Core (AWAC): we used simple heuristics to intelligently provision resources in the core dynamically (part of work featured in IEDM'2017) 
	</ul>
	
	<li><em><u>Scalable DRAM Refresh</u></em>
	<ul>
		<li>Comprehensive evaluation and survey of DRAM refresh mechanisms, trade-offs and penalties. We clarify prevalent confusions with refresh options and timings available in JEDEC specified DDR devices (featured in Transaction on Computers, 2015)
		<li>Proposed simple modification in DRAM device to enable refreshes reduction with optimized auto-refresh commands rather than in-efficient row-level refresh commands. (featured in ISCA-2014)
	</ul>
	<li><em><u>Energy Efficient Memory Systems</u></em>
	<ul>
		<li>Proposed novel techniques to simultaneously minimize two important types of DRAM energy components: background and refresh
		<li>Our novel schemes called "Coordinated Refresh" schedule refresh operations and power down modes in an energy efficient fashion (featured in ISLPED-2013)
 
	</ul>
	<li><em><u>High Capacity Non-Volatile Memory (NVM)</u></em>
	<ul>
		<li>Contributed in the design of parametrized simulation infrastructure to study NVMs, with a focus on utilizing commodity NAND Flash as main memory candidate
		<li>Explored emerging NVM technologies in order to find their appropriate position in the memory hierarchy using range of target applications (Featured in Intel Technology Journal - 2013) 
	</ul>
	<li><em><u>Accurate Memory Simulations</u></em>
	<ul>
		<li>Designed set of techniques, when applied in a full-system simulator give reliable, accurate and less variable results 
		<li>Our techniques implemented on <a href="http://marss86.org/~marss86/index.php/Home">MARSSx86 </a> integrated with <a href=http://www.ece.umd.edu/~blj/papers/cal10-1.pdf>DRAMSim2</a>
		for case study to show reduce variability in simulations
	</ul>
</ul>	
<span style="font-weight: bold;">Work Experience</span>
<ul>

 <li> Research Scientist, Parallel Computing Lab (PCL), Intel Labs, Bangalore (Dec 2017 - present) <br>
    <ul>
	  <li> Architecture research on emerging applications like Deep Learning <br>
	</ul>
	
 <li> Research Scientist, Micro-architecture Research Lab (MRL), Intel Labs, Bangalore (Dec 2015 - Dec 2017) <br>
    <ul>
	  <li>Research on conventional micro-architecture: NVM based LLC, Memory bandwidth efficiency and core resource partitioning algorithm<br>
	</ul>
	
 <li> Senior Hardware Engineer, Oracle (formerly SUN Microsystem), Santa Clara (June 2014 - December 2015) <br>
    <ul>
	  <li> Worked on performance modeling, projection and design space exploration of SPARC processor <br>
	  <li> Responsible for modeling and maintaining memory-controller and database-accelerator modules <br>
	  <li> Architectural explorations for future processors and debugging performance issues during bring-up <br>
	</ul>
	
  <li>Research Assistant, <a href="http://www.ece.umd.edu/~blj/memory/">Memory Systems Research Lab</a>, Dept. of ECE, University of Maryland (Sep 2010 - May 2014) <br>
    <ul>
	  <li>DRAM low power modes and refresh mechanisms<br>
      <li>Novel applications of persistent memory<br>
	  <li>Reliable full-system simulation infrastructure <br>
    </ul>
	<li>Graduate Intern, <a href="http://www.intel.com/">Intel Corporation</a>, Hillsboro, USA ( June 2013 - August 2013) 
	<ul>
		<li>Quantified speed versus accuracy tradeoffs in memory modelling at several levels of abstraction (constant, analytical, queue-based, detailed etc.) 
		<li>Implemented and integrated a memory model, which is 10x faster than the cycle accurate <a href=http://www.ece.umd.edu/~blj/papers/cal10-1.pdf>DRAMSim2</a> and is within 10% of accuracy 
		<li>Technical Mentor: Emily Shriver, Strategic CAD Labs (SCL) 
    </ul>
  <li> Senior ASIC Engineer, <a href="http://www.lsi.com/">LSI Corporation</a>, India (Jan 2009 - July 2010)<br>
    <ul>
      <li> RTL design and verification of DDR2/3 Memory Agent and DDR PHY <br>
	  <li> Architecture of DDR3 training sequence and write leveling algorithm<br>
	  <li> Implementation of SystemVerilog and VMM based automated testbench<br>
    </ul>
  <li> ASIC Design and Verification Engineer, <a href="http://www.nevisnetworks.com/">Nevis Networks Pvt. Ltd.</a>, India (July 2005 - June 2006, May 2007-Jan 2009)<br>
    <ul>
      <li> Verification of DRAM Control module in a 96-core Network Processor <br>
	  <li> SystemC modeling and Full Chip Verification environment integration <br>
	  <li> Prototyping of memory controller on Xilinx's Vertex-4 based FPGA board<br>
    </ul>
   <li> Design Engineer, <a href="http://www.st.com/"> STMicroelectronics </a>, India (June 2006 - May 2007)<br> 
    <ul>
      <li> Modelling and design of Wireless USB Medium Access Control (MAC) Chip modules<br>
    </ul>
   <li> Summer Intern, <a href="http://en.knu.ac.kr/">KNU, Daegu </a>, South Korea (May 2004 - July 2004)<br> 
    <ul>
      <li> Worked on speech enhancements and implemented Dynamic Time Warping (DTW) on TI-DSK 6711 using Simulink<br>
    </ul>
</ul>
	
<span style="font-weight: bold;">Selected Publications</span>
<ul>
    
	<li> Kunal Korgaonkar, <u>Ishwar Bhati</u>, Huichu Liu, Jayesh Gaur, Sasikanth Manipatruni, Sreenivas Subramoney, Tanay Karnik, Steven Swanson, Ian A. Young, and Hong Wang<br>
	<a href="https://www.youtube.com/watch?v=xY5FevySzIc">"Density Tradeoffs of Non-Volatile Memory as a Replacement for SRAM based Last Level Cache" </a> <a href="http://iscaconf.org/isca2018/slides/4B1.pdf">[Slides] </a> <br>
	<em>" Proc. 45th International Symposium on Computer Architecture (ISCA 2018). </em>. Los Angeles, CA, June 2018.
	
	<li> Kaushik Vaidyanathan, Daniel H Morris, Uygar E Avci, <u>Ishwar S. Bhati</u>, Lavanya Subramanian, Jayesh Gaur, Huichu Liu, Sreenivas Subramoney, Tanay Karnik, Hong Wang, and Ian A Young <br>
	<a href="https://ieeexplore.ieee.org/document/8268426/">"Overcoming interconnect scaling challenges using novel process and design solutions to improve both high-speed and low-power computing modes" </a> <br>
	<em>" Electron Devices Meeting (IEDM), 2017 IEEE International. </em>
	
	<li> <u>Ishwar Bhati</u>, Mu-Tien Chang , Zeshan Chishti, Shih-Lien Lu, and Bruce Jacob, <br>
	<a href="https://dl.acm.org/citation.cfm?id=2881865"> "DRAM Refresh Mechanisms, Penalties, and Trade-Offs" </a> <br> <em> IEEE Transactions on Computers,</em> vol. 65, no. 1, pp. 108-121. January 2016.
	
    <li> <u>Ishwar Bhati</u>, Zeshan Chishti, Shih-Lien Lu, and Bruce Jacob,<br>
	<a href="https://dl.acm.org/citation.cfm?id=2750408">"Flexible auto-refresh: Enabling scalable and energy efficient
DRAM refresh reductions," </a> <br>
	<em>" Proc. 42nd International Symposium on Computer Architecture (ISCA 2015). </em>. Portland, OR, June 2015.
	
	<li> <u>Ishwar Bhati</u>, Zeshan Chishti, and Bruce Jacob,<br>
	<a href="https://ieeexplore.ieee.org/document/6629295/">"Coordinated refresh: Energy efficient techniques for DRAM refresh scheduling," </a> <br>
	<em>Proc. 2013 International Symposium on Low Power Electronics and Design (ISLPED 2013)</em>. Beijing China, September 2013. 
	
	<li>Jim Stevens, Paul Tschirhart, Mu-Tien Chang, <u>Ishwar Bhati</u>, Peter Enns, James Greensky, Zeshan Chishti, Shih-Lien Lu, and Bruce Jacob,<br> <a href="http://www.ece.umd.edu/~blj/papers/itj2013.pdf">"An Integrated Simulation Infrastructure for the Entire Memory Hierarchy: Cache, DRAM, Nonvolatile Memory, and Disk,"</a><br> <em>Intel Technology Journal (ITJ)</em>, vol. 17, no. 1, 2013. 

</ul>

<span style="font-weight: bold;">Ph.D. Thesis</span>
<ul> 
	<li> <u>Ishwar Bhati, </u> <a href="http://www.ece.umd.edu/~blj/papers/thesis-PhD-ishwar--refresh.pdf">"Scalable and Energy-Efficient DRAM Refresh Techniques"</a>, May, 2014.
</ul>

<span style="font-weight: bold;">Patents</span>
<ul>
	<li> <u>Ishwar Bhati</u> and Zeshan Chishti, <br>
	"Coordinating Power Mode Switching and Refresh Operations in a Memory Device", US Patent granted, 2015 <br>
	
	<li> <u>Ishwar Bhati</u>, Zeshan Chishti and Shih-Lein L. Lu<br>
	"Techniques to Reduce Memory Cell Refreshes for a Memory Device", US patent granted, 2016 <br>
	
	<li> <u>Ishwar Bhati</u>, Udit Dhawan, Jayesh Gaur and Sreenivas Subramoney<br>
	"Techniques to Reduce Memory Cell Refreshes for a Memory Device", US patent granted, 2018 <br>
	
	<li> Two other patents filed in the US PTO <br>
</ul>

	
</td></tr>
</table>
</body>
</html>

<!--
<script>
  (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
  (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
  m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
  })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

  ga('create', 'UA-39516451-1', 'umd.edu');
  ga('send', 'pageview');

</script>
