[09/03 14:59:25      0s] 
[09/03 14:59:25      0s] Cadence Innovus(TM) Implementation System.
[09/03 14:59:25      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[09/03 14:59:25      0s] 
[09/03 14:59:25      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[09/03 14:59:25      0s] Options:	
[09/03 14:59:25      0s] Date:		Tue Sep  3 14:59:25 2024
[09/03 14:59:25      0s] Host:		vlsilab01.nitdelhi.ac.in (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (12cores*20cpus*12th Gen Intel(R) Core(TM) i7-12700 25600KB)
[09/03 14:59:25      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[09/03 14:59:25      0s] 
[09/03 14:59:25      0s] License:
[09/03 14:59:25      0s] 		[14:59:25.496593] Configured Lic search path (21.01-s002): 5280@10.10.12.55

[09/03 14:59:25      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[09/03 14:59:25      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[09/03 14:59:33      7s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[09/03 14:59:34      8s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[09/03 14:59:34      8s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[09/03 14:59:34      8s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[09/03 14:59:34      8s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[09/03 14:59:34      8s] @(#)CDS: CPE v21.15-s076
[09/03 14:59:34      8s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[09/03 14:59:34      8s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[09/03 14:59:34      8s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[09/03 14:59:34      8s] @(#)CDS: RCDB 11.15.0
[09/03 14:59:34      8s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[09/03 14:59:34      8s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[09/03 14:59:34      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_20939_vlsilab01.nitdelhi.ac.in_vlsi_39_dRl1yr.

[09/03 14:59:34      8s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[09/03 14:59:35      9s] 
[09/03 14:59:35      9s] **INFO:  MMMC transition support version v31-84 
[09/03 14:59:35      9s] 
[09/03 14:59:35      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[09/03 14:59:35      9s] <CMD> suppressMessage ENCEXT-2799
[09/03 14:59:35      9s] <CMD> getVersion
[09/03 14:59:36      9s] [INFO] Loading PVS 22.20 fill procedures
[09/03 14:59:36     10s] <CMD> win
[09/03 14:59:41     10s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library VS at path /home/vlsi_39/Desktop/VS: Invalid Lib Path..
[09/03 14:59:41     10s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library Vn at path /home/vlsi_39/Desktop/Vn: Invalid Lib Path..
[09/03 14:59:41     10s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library amita at path /home/vlsi_39/Desktop/amita: Invalid Lib Path..
[09/03 14:59:41     10s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library amita1 at path /home/vlsi_39/Desktop/amita1: Invalid Lib Path..
[09/03 14:59:41     10s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library am at path /home/vlsi_39/Desktop/am: Invalid Lib Path..
[09/03 14:59:41     10s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library DanishVCO at path /home/vlsi_39/Desktop/DanishVCO: Invalid Lib Path..
[09/03 14:59:41     10s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library Ankita_vco at path /home/vlsi_39/Desktop/Ankita_vco: Invalid Lib Path..
[09/03 14:59:41     10s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library danish_diffamp at path /home/vlsi_39/Desktop/danish_diffamp: Invalid Lib Path..
[09/03 14:59:41     10s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library a at path /home/vlsi_39/Desktop/a: Invalid Lib Path..
[09/03 14:59:41     10s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library ra_exam at path /home/vlsi_39/Desktop/ra_exam: Invalid Lib Path..
[09/03 15:01:03     18s] <CMD> save_global Default.globals
[09/03 15:01:04     18s] <CMD> set init_gnd_net VSS
[09/03 15:01:04     18s] <CMD> set init_lef_file {../../../../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ../../../../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated_ref.lef}
[09/03 15:01:04     18s] <CMD> set init_verilog AR_8-net.v
[09/03 15:01:04     18s] <CMD> set init_mmmc_file Default.view
[09/03 15:01:04     18s] <CMD> set init_pwr_net VDD
[09/03 15:01:04     18s] <CMD> init_design
[09/03 15:01:04     18s] #% Begin Load MMMC data ... (date=09/03 15:01:04, mem=831.0M)
[09/03 15:01:04     18s] #% End Load MMMC data ... (date=09/03 15:01:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=831.5M, current mem=831.5M)
[09/03 15:01:04     18s] 
[09/03 15:01:04     18s] Loading LEF file ../../../../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ...
[09/03 15:01:04     18s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[09/03 15:01:04     18s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[09/03 15:01:04     18s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[09/03 15:01:04     18s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[09/03 15:01:04     18s] Set DBUPerIGU to M2 pitch 580.
[09/03 15:01:04     18s] 
[09/03 15:01:04     18s] Loading LEF file ../../../../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated_ref.lef ...
[09/03 15:01:04     18s] **WARN: (IMPLF-119):	LAYER 'Oxide' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-119' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-119):	LAYER 'Poly' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-119' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-119):	LAYER 'Nhvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-119' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-119):	LAYER 'Nimp' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-119' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-119):	LAYER 'Phvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-119' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-119):	LAYER 'Pimp' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-119' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-119):	LAYER 'Nzvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-119' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-119):	LAYER 'SiProt' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-119' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-119):	LAYER 'Cont' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-119' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-119):	LAYER 'Metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-119' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-119):	LAYER 'Via1' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-119' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-119):	LAYER 'Metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-119' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-119):	LAYER 'Via2' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-119' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-119):	LAYER 'Metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-119' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-119):	LAYER 'Via3' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-119' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-119):	LAYER 'Metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-119' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-119):	LAYER 'Via4' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-119' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-119):	LAYER 'Metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-119' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-119):	LAYER 'Via5' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-119' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-119):	LAYER 'Metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-119' for more detail.
[09/03 15:01:04     18s] **WARN: (EMS-27):	Message (IMPLF-119) has exceeded the current message display limit of 20.
[09/03 15:01:04     18s] To increase the message display limit, refer to the product command reference manual.
[09/03 15:01:04     18s] **ERROR: (IMPLF-223):	The LEF via 'VIA1X' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 15:01:04     18s] **ERROR: (IMPLF-223):	The LEF via 'VIA1V' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 15:01:04     18s] **ERROR: (IMPLF-223):	The LEF via 'VIA1H' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 15:01:04     18s] **ERROR: (IMPLF-223):	The LEF via 'VIA1XR90' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 15:01:04     18s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_E' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 15:01:04     18s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_W' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 15:01:04     18s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 15:01:04     18s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 15:01:04     18s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2X2CUT' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 15:01:04     18s] **ERROR: (IMPLF-223):	The LEF via 'VIA2X' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 15:01:04     18s] **ERROR: (IMPLF-223):	The LEF via 'VIA2H' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 15:01:04     18s] **ERROR: (IMPLF-223):	The LEF via 'VIA2V' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 15:01:04     18s] **ERROR: (IMPLF-223):	The LEF via 'VIA2XR90' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 15:01:04     18s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 15:01:04     18s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 15:01:04     18s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 15:01:04     18s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 15:01:04     18s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 15:01:04     18s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_E' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 15:01:04     18s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_W' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 15:01:04     18s] **WARN: (EMS-27):	Message (IMPLF-223) has exceeded the current message display limit of 20.
[09/03 15:01:04     18s] To increase the message display limit, refer to the product command reference manual.
[09/03 15:01:04     18s] **WARN: (IMPLF-151):	The viaRule 'VIA1ARRAY' has been defined, the content will be skipped.
[09/03 15:01:04     18s] **WARN: (IMPLF-151):	The viaRule 'VIA2ARRAY' has been defined, the content will be skipped.
[09/03 15:01:04     18s] **WARN: (IMPLF-151):	The viaRule 'VIA3ARRAY' has been defined, the content will be skipped.
[09/03 15:01:04     18s] **WARN: (IMPLF-151):	The viaRule 'VIA4ARRAY' has been defined, the content will be skipped.
[09/03 15:01:04     18s] **WARN: (IMPLF-151):	The viaRule 'VIA5ARRAY' has been defined, the content will be skipped.
[09/03 15:01:04     18s] **WARN: (IMPLF-151):	The viaRule 'VIA6ARRAY' has been defined, the content will be skipped.
[09/03 15:01:04     18s] **WARN: (IMPLF-151):	The viaRule 'VIA7ARRAY' has been defined, the content will be skipped.
[09/03 15:01:04     18s] **WARN: (IMPLF-151):	The viaRule 'VIA8ARRAY' has been defined, the content will be skipped.
[09/03 15:01:04     18s] **WARN: (IMPLF-151):	The viaRule 'M9_M8v' has been defined, the content will be skipped.
[09/03 15:01:04     18s] **WARN: (IMPLF-151):	The viaRule 'M8_M7v' has been defined, the content will be skipped.
[09/03 15:01:04     18s] **WARN: (IMPLF-151):	The viaRule 'M7_M6v' has been defined, the content will be skipped.
[09/03 15:01:04     18s] **WARN: (IMPLF-151):	The viaRule 'M6_M5v' has been defined, the content will be skipped.
[09/03 15:01:04     18s] **WARN: (IMPLF-151):	The viaRule 'M5_M4v' has been defined, the content will be skipped.
[09/03 15:01:04     18s] **WARN: (IMPLF-151):	The viaRule 'M4_M3v' has been defined, the content will be skipped.
[09/03 15:01:04     18s] **WARN: (IMPLF-151):	The viaRule 'M3_M2v' has been defined, the content will be skipped.
[09/03 15:01:04     18s] **WARN: (IMPLF-151):	The viaRule 'M2_M1v' has been defined, the content will be skipped.
[09/03 15:01:04     18s] **WARN: (IMPLF-151):	The viaRule 'M1_POv' has been defined, the content will be skipped.
[09/03 15:01:04     18s] **WARN: (IMPLF-151):	The viaRule 'M1_DIFF' has been defined, the content will be skipped.
[09/03 15:01:04     18s] **WARN: (IMPLF-151):	The viaRule 'M1_PSUB' has been defined, the content will be skipped.
[09/03 15:01:04     18s] **WARN: (IMPLF-151):	The viaRule 'M1_PIMP' has been defined, the content will be skipped.
[09/03 15:01:04     18s] **WARN: (EMS-27):	Message (IMPLF-151) has exceeded the current message display limit of 20.
[09/03 15:01:04     18s] To increase the message display limit, refer to the product command reference manual.
[09/03 15:01:04     18s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[09/03 15:01:04     18s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[09/03 15:01:04     18s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[09/03 15:01:04     18s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[09/03 15:01:04     18s] **WARN: (IMPLF-58):	MACRO 'OAI2BB1X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-58' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-58):	MACRO 'OA22X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-58' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-58):	MACRO 'NAND3X8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-58' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-58):	MACRO 'SDFFRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-58' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-58):	MACRO 'TLATSRX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-58' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-58):	MACRO 'OAI2BB1X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-58' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-58):	MACRO 'DLY4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-58' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-58):	MACRO 'ADDFX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-58' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-58):	MACRO 'CLKAND2X12' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-58' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-58):	MACRO 'MXI3XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-58' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-58):	MACRO 'NAND3X6' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-58' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-58):	MACRO 'SDFFRX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-58' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-58):	MACRO 'MX3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-58' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-58):	MACRO 'SDFFSRHQX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-58' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-58):	MACRO 'OAI33XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-58' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-58):	MACRO 'TLATSRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-58' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-58):	MACRO 'DFFHQX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-58' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-58):	MACRO 'AOI221X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-58' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-58):	MACRO 'ADDFX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-58' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-58):	MACRO 'AOI22XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-58' for more detail.
[09/03 15:01:04     18s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[09/03 15:01:04     18s] To increase the message display limit, refer to the product command reference manual.
[09/03 15:01:04     18s] **WARN: (IMPLF-61):	487 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[09/03 15:01:04     18s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 15:01:04     18s] Type 'man IMPLF-61' for more detail.
[09/03 15:01:04     18s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/03 15:01:04     18s] Type 'man IMPLF-200' for more detail.
[09/03 15:01:04     18s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[09/03 15:01:04     18s] Loading view definition file from Default.view
[09/03 15:01:04     18s] Reading max_timing timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/slow.lib' ...
[09/03 15:01:04     19s] Read 479 cells in library 'slow' 
[09/03 15:01:04     19s] Reading min_timing timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/fast.lib' ...
[09/03 15:01:04     19s] Read 479 cells in library 'fast' 
[09/03 15:01:04     19s] Ending "PreSetAnalysisView" (total cpu=0:00:00.4, real=0:00:00.0, peak res=909.6M, current mem=849.9M)
[09/03 15:01:04     19s] *** End library_loading (cpu=0.01min, real=0.00min, mem=12.0M, fe_cpu=0.32min, fe_real=1.65min, fe_mem=1036.7M) ***
[09/03 15:01:04     19s] #% Begin Load netlist data ... (date=09/03 15:01:04, mem=849.9M)
[09/03 15:01:04     19s] *** Begin netlist parsing (mem=1036.7M) ***
[09/03 15:01:04     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[09/03 15:01:04     19s] Type 'man IMPVL-159' for more detail.
[09/03 15:01:04     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[09/03 15:01:04     19s] Type 'man IMPVL-159' for more detail.
[09/03 15:01:04     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[09/03 15:01:04     19s] Type 'man IMPVL-159' for more detail.
[09/03 15:01:04     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[09/03 15:01:04     19s] Type 'man IMPVL-159' for more detail.
[09/03 15:01:04     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[09/03 15:01:04     19s] Type 'man IMPVL-159' for more detail.
[09/03 15:01:04     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[09/03 15:01:04     19s] Type 'man IMPVL-159' for more detail.
[09/03 15:01:04     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[09/03 15:01:04     19s] Type 'man IMPVL-159' for more detail.
[09/03 15:01:04     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[09/03 15:01:04     19s] Type 'man IMPVL-159' for more detail.
[09/03 15:01:04     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[09/03 15:01:04     19s] Type 'man IMPVL-159' for more detail.
[09/03 15:01:04     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[09/03 15:01:04     19s] Type 'man IMPVL-159' for more detail.
[09/03 15:01:04     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[09/03 15:01:04     19s] Type 'man IMPVL-159' for more detail.
[09/03 15:01:04     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[09/03 15:01:04     19s] Type 'man IMPVL-159' for more detail.
[09/03 15:01:04     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[09/03 15:01:04     19s] Type 'man IMPVL-159' for more detail.
[09/03 15:01:04     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[09/03 15:01:04     19s] Type 'man IMPVL-159' for more detail.
[09/03 15:01:04     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[09/03 15:01:04     19s] Type 'man IMPVL-159' for more detail.
[09/03 15:01:04     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[09/03 15:01:04     19s] Type 'man IMPVL-159' for more detail.
[09/03 15:01:04     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[09/03 15:01:04     19s] Type 'man IMPVL-159' for more detail.
[09/03 15:01:04     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[09/03 15:01:04     19s] Type 'man IMPVL-159' for more detail.
[09/03 15:01:04     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[09/03 15:01:04     19s] Type 'man IMPVL-159' for more detail.
[09/03 15:01:04     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[09/03 15:01:04     19s] Type 'man IMPVL-159' for more detail.
[09/03 15:01:04     19s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[09/03 15:01:04     19s] To increase the message display limit, refer to the product command reference manual.
[09/03 15:01:04     19s] Created 479 new cells from 2 timing libraries.
[09/03 15:01:04     19s] Reading netlist ...
[09/03 15:01:04     19s] Backslashed names will retain backslash and a trailing blank character.
[09/03 15:01:04     19s] Reading verilog netlist 'AR_8-net.v'
[09/03 15:01:04     19s] 
[09/03 15:01:04     19s] *** Memory Usage v#1 (Current mem = 1036.676M, initial mem = 476.031M) ***
[09/03 15:01:04     19s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1036.7M) ***
[09/03 15:01:04     19s] #% End Load netlist data ... (date=09/03 15:01:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=859.2M, current mem=859.2M)
[09/03 15:01:04     19s] Top level cell is AR_8.
[09/03 15:01:04     19s] Hooked 958 DB cells to tlib cells.
[09/03 15:01:04     19s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=872.1M, current mem=872.1M)
[09/03 15:01:04     19s] Starting recursive module instantiation check.
[09/03 15:01:04     19s] No recursion found.
[09/03 15:01:04     19s] Building hierarchical netlist for Cell AR_8 ...
[09/03 15:01:04     19s] *** Netlist is unique.
[09/03 15:01:04     19s] Setting Std. cell height to 5220 DBU (smallest netlist inst).
[09/03 15:01:04     19s] ** info: there are 967 modules.
[09/03 15:01:04     19s] ** info: there are 147 stdCell insts.
[09/03 15:01:04     19s] 
[09/03 15:01:04     19s] *** Memory Usage v#1 (Current mem = 1093.102M, initial mem = 476.031M) ***
[09/03 15:01:04     19s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[09/03 15:01:04     19s] Type 'man IMPFP-3961' for more detail.
[09/03 15:01:04     19s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[09/03 15:01:04     19s] Type 'man IMPFP-3961' for more detail.
[09/03 15:01:04     19s] Horizontal Layer M1 offset = 290 (derived)
[09/03 15:01:04     19s] Vertical Layer M2 offset = 290 (derived)
[09/03 15:01:04     19s] Start create_tracks
[09/03 15:01:04     19s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[09/03 15:01:05     19s] Extraction setup Started 
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] Trim Metal Layers:
[09/03 15:01:05     19s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/03 15:01:05     19s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/03 15:01:05     19s] Type 'man IMPEXT-2773' for more detail.
[09/03 15:01:05     19s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/03 15:01:05     19s] Type 'man IMPEXT-2776' for more detail.
[09/03 15:01:05     19s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/03 15:01:05     19s] Type 'man IMPEXT-2776' for more detail.
[09/03 15:01:05     19s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/03 15:01:05     19s] Type 'man IMPEXT-2776' for more detail.
[09/03 15:01:05     19s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/03 15:01:05     19s] Type 'man IMPEXT-2776' for more detail.
[09/03 15:01:05     19s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/03 15:01:05     19s] Type 'man IMPEXT-2776' for more detail.
[09/03 15:01:05     19s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/03 15:01:05     19s] Type 'man IMPEXT-2776' for more detail.
[09/03 15:01:05     19s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.35 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/03 15:01:05     19s] Type 'man IMPEXT-2776' for more detail.
[09/03 15:01:05     19s] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.35 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/03 15:01:05     19s] Type 'man IMPEXT-2776' for more detail.
[09/03 15:01:05     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/03 15:01:05     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/03 15:01:05     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/03 15:01:05     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/03 15:01:05     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/03 15:01:05     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/03 15:01:05     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/03 15:01:05     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.02 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/03 15:01:05     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.02 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/03 15:01:05     19s] Summary of Active RC-Corners : 
[09/03 15:01:05     19s]  
[09/03 15:01:05     19s]  Analysis View: setup
[09/03 15:01:05     19s]     RC-Corner Name        : default_rc_corner
[09/03 15:01:05     19s]     RC-Corner Index       : 0
[09/03 15:01:05     19s]     RC-Corner Temperature : 25 Celsius
[09/03 15:01:05     19s]     RC-Corner Cap Table   : ''
[09/03 15:01:05     19s]     RC-Corner PreRoute Res Factor         : 1
[09/03 15:01:05     19s]     RC-Corner PreRoute Cap Factor         : 1
[09/03 15:01:05     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/03 15:01:05     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/03 15:01:05     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/03 15:01:05     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/03 15:01:05     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/03 15:01:05     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/03 15:01:05     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/03 15:01:05     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[09/03 15:01:05     19s]  
[09/03 15:01:05     19s]  Analysis View: hold
[09/03 15:01:05     19s]     RC-Corner Name        : default_rc_corner
[09/03 15:01:05     19s]     RC-Corner Index       : 0
[09/03 15:01:05     19s]     RC-Corner Temperature : 25 Celsius
[09/03 15:01:05     19s]     RC-Corner Cap Table   : ''
[09/03 15:01:05     19s]     RC-Corner PreRoute Res Factor         : 1
[09/03 15:01:05     19s]     RC-Corner PreRoute Cap Factor         : 1
[09/03 15:01:05     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/03 15:01:05     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/03 15:01:05     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/03 15:01:05     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/03 15:01:05     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/03 15:01:05     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/03 15:01:05     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/03 15:01:05     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] Trim Metal Layers:
[09/03 15:01:05     19s] LayerId::1 widthSet size::1
[09/03 15:01:05     19s] LayerId::2 widthSet size::1
[09/03 15:01:05     19s] LayerId::3 widthSet size::1
[09/03 15:01:05     19s] LayerId::4 widthSet size::1
[09/03 15:01:05     19s] LayerId::5 widthSet size::1
[09/03 15:01:05     19s] LayerId::6 widthSet size::1
[09/03 15:01:05     19s] LayerId::7 widthSet size::1
[09/03 15:01:05     19s] LayerId::8 widthSet size::1
[09/03 15:01:05     19s] LayerId::9 widthSet size::1
[09/03 15:01:05     19s] Updating RC grid for preRoute extraction ...
[09/03 15:01:05     19s] eee: pegSigSF::1.070000
[09/03 15:01:05     19s] Initializing multi-corner resistance tables ...
[09/03 15:01:05     19s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/03 15:01:05     19s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/03 15:01:05     19s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/03 15:01:05     19s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/03 15:01:05     19s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/03 15:01:05     19s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/03 15:01:05     19s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/03 15:01:05     19s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/03 15:01:05     19s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/03 15:01:05     19s] {RT default_rc_corner 0 9 9 {8 0} 1}
[09/03 15:01:05     19s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.700000 newSi=0.000000 wHLS=1.750000 siPrev=0 viaL=0.000000
[09/03 15:01:05     19s] *Info: initialize multi-corner CTS.
[09/03 15:01:05     19s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1131.1M, current mem=889.6M)
[09/03 15:01:05     19s] Reading timing constraints file 'AR_8-sdc.sdc' ...
[09/03 15:01:05     19s] Current (total cpu=0:00:19.6, real=0:01:40, peak res=1144.6M, current mem=1144.6M)
[09/03 15:01:05     19s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File AR_8-sdc.sdc, Line 9).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File AR_8-sdc.sdc, Line 10).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File AR_8-sdc.sdc, Line 32).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File AR_8-sdc.sdc, Line 33).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File AR_8-sdc.sdc, Line 34).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File AR_8-sdc.sdc, Line 35).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File AR_8-sdc.sdc, Line 36).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File AR_8-sdc.sdc, Line 37).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File AR_8-sdc.sdc, Line 38).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File AR_8-sdc.sdc, Line 39).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File AR_8-sdc.sdc, Line 40).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File AR_8-sdc.sdc, Line 41).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File AR_8-sdc.sdc, Line 42).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File AR_8-sdc.sdc, Line 43).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File AR_8-sdc.sdc, Line 44).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File AR_8-sdc.sdc, Line 45).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File AR_8-sdc.sdc, Line 46).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File AR_8-sdc.sdc, Line 47).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File AR_8-sdc.sdc, Line 48).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File AR_8-sdc.sdc, Line 49).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File AR_8-sdc.sdc, Line 50).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File AR_8-sdc.sdc, Line 51).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File AR_8-sdc.sdc, Line 52).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File AR_8-sdc.sdc, Line 53).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File AR_8-sdc.sdc, Line 54).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File AR_8-sdc.sdc, Line 55).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File AR_8-sdc.sdc, Line 56).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File AR_8-sdc.sdc, Line 57).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File AR_8-sdc.sdc, Line 58).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File AR_8-sdc.sdc, Line 59).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File AR_8-sdc.sdc, Line 60).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File AR_8-sdc.sdc, Line 61).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File AR_8-sdc.sdc, Line 62).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File AR_8-sdc.sdc, Line 63).
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] INFO (CTE): Reading of timing constraints file AR_8-sdc.sdc completed, with 34 WARNING
[09/03 15:01:05     19s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1165.5M, current mem=1165.5M)
[09/03 15:01:05     19s] Current (total cpu=0:00:19.7, real=0:01:40, peak res=1165.5M, current mem=1165.5M)
[09/03 15:01:05     19s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[09/03 15:01:05     19s] Summary for sequential cells identification: 
[09/03 15:01:05     19s]   Identified SBFF number: 112
[09/03 15:01:05     19s]   Identified MBFF number: 0
[09/03 15:01:05     19s]   Identified SB Latch number: 0
[09/03 15:01:05     19s]   Identified MB Latch number: 0
[09/03 15:01:05     19s]   Not identified SBFF number: 8
[09/03 15:01:05     19s]   Not identified MBFF number: 0
[09/03 15:01:05     19s]   Not identified SB Latch number: 0
[09/03 15:01:05     19s]   Not identified MB Latch number: 0
[09/03 15:01:05     19s]   Number of sequential cells which are not FFs: 32
[09/03 15:01:05     19s] Total number of combinational cells: 317
[09/03 15:01:05     19s] Total number of sequential cells: 152
[09/03 15:01:05     19s] Total number of tristate cells: 10
[09/03 15:01:05     19s] Total number of level shifter cells: 0
[09/03 15:01:05     19s] Total number of power gating cells: 0
[09/03 15:01:05     19s] Total number of isolation cells: 0
[09/03 15:01:05     19s] Total number of power switch cells: 0
[09/03 15:01:05     19s] Total number of pulse generator cells: 0
[09/03 15:01:05     19s] Total number of always on buffers: 0
[09/03 15:01:05     19s] Total number of retention cells: 0
[09/03 15:01:05     19s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[09/03 15:01:05     19s] Total number of usable buffers: 16
[09/03 15:01:05     19s] List of unusable buffers:
[09/03 15:01:05     19s] Total number of unusable buffers: 0
[09/03 15:01:05     19s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[09/03 15:01:05     19s] Total number of usable inverters: 19
[09/03 15:01:05     19s] List of unusable inverters:
[09/03 15:01:05     19s] Total number of unusable inverters: 0
[09/03 15:01:05     19s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[09/03 15:01:05     19s] Total number of identified usable delay cells: 8
[09/03 15:01:05     19s] List of identified unusable delay cells:
[09/03 15:01:05     19s] Total number of identified unusable delay cells: 0
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] TimeStamp Deleting Cell Server Begin ...
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] TimeStamp Deleting Cell Server End ...
[09/03 15:01:05     19s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1187.5M, current mem=1187.4M)
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/03 15:01:05     19s] Summary for sequential cells identification: 
[09/03 15:01:05     19s]   Identified SBFF number: 112
[09/03 15:01:05     19s]   Identified MBFF number: 0
[09/03 15:01:05     19s]   Identified SB Latch number: 0
[09/03 15:01:05     19s]   Identified MB Latch number: 0
[09/03 15:01:05     19s]   Not identified SBFF number: 8
[09/03 15:01:05     19s]   Not identified MBFF number: 0
[09/03 15:01:05     19s]   Not identified SB Latch number: 0
[09/03 15:01:05     19s]   Not identified MB Latch number: 0
[09/03 15:01:05     19s]   Number of sequential cells which are not FFs: 32
[09/03 15:01:05     19s]  Visiting view : setup
[09/03 15:01:05     19s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = 0
[09/03 15:01:05     19s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[09/03 15:01:05     19s]  Visiting view : hold
[09/03 15:01:05     19s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = 0
[09/03 15:01:05     19s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[09/03 15:01:05     19s] TLC MultiMap info (StdDelay):
[09/03 15:01:05     19s]   : min_delay + min_timing + 1 + no RcCorner := 11ps
[09/03 15:01:05     19s]   : min_delay + min_timing + 1 + default_rc_corner := 12.1ps
[09/03 15:01:05     19s]   : max_delay + max_timing + 1 + no RcCorner := 33ps
[09/03 15:01:05     19s]   : max_delay + max_timing + 1 + default_rc_corner := 35.9ps
[09/03 15:01:05     19s]  Setting StdDelay to: 35.9ps
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] TimeStamp Deleting Cell Server Begin ...
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] TimeStamp Deleting Cell Server End ...
[09/03 15:01:05     19s] 
[09/03 15:01:05     19s] *** Summary of all messages that are not suppressed in this session:
[09/03 15:01:05     19s] Severity  ID               Count  Summary                                  
[09/03 15:01:05     19s] WARNING   IMPLF-151           41  The viaRule '%s' has been defined, the c...
[09/03 15:01:05     19s] WARNING   IMPLF-58           487  MACRO '%s' has been found in the databas...
[09/03 15:01:05     19s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[09/03 15:01:05     19s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/03 15:01:05     19s] ERROR     IMPLF-223          103  The LEF via '%s' definition already exis...
[09/03 15:01:05     19s] WARNING   IMPLF-105            4  The layer '%s' specified in SAMENET spac...
[09/03 15:01:05     19s] WARNING   IMPLF-119           27  LAYER '%s' has been found in the databas...
[09/03 15:01:05     19s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[09/03 15:01:05     19s] WARNING   IMPEXT-2766          9  The sheet resistance for layer %s is not...
[09/03 15:01:05     19s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[09/03 15:01:05     19s] WARNING   IMPEXT-2776          8  The via resistance between layers %s and...
[09/03 15:01:05     19s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[09/03 15:01:05     19s] WARNING   TCLCMD-1178         16  set_output_delay command specified witho...
[09/03 15:01:05     19s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[09/03 15:01:05     19s] WARNING   TCLCMD-1535         16  set_input_delay command specified withou...
[09/03 15:01:05     19s] *** Message Summary: 1573 warning(s), 103 error(s)
[09/03 15:01:05     19s] 
[09/03 15:01:10     20s] <CMD> getIoFlowFlag
[09/03 15:01:24     21s] <CMD> setIoFlowFlag 0
[09/03 15:01:24     21s] <CMD> floorPlan -site gsclib090site -r 0.7 0.7 10 10 10 10
[09/03 15:01:24     21s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[09/03 15:01:24     21s] Type 'man IMPFP-3961' for more detail.
[09/03 15:01:24     21s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[09/03 15:01:24     21s] Type 'man IMPFP-3961' for more detail.
[09/03 15:01:24     21s] Horizontal Layer M1 offset = 290 (derived)
[09/03 15:01:24     21s] Vertical Layer M2 offset = 290 (derived)
[09/03 15:01:24     21s] Start create_tracks
[09/03 15:01:24     21s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[09/03 15:01:24     21s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[09/03 15:01:24     21s] <CMD> uiSetTool select
[09/03 15:01:24     21s] <CMD> getIoFlowFlag
[09/03 15:01:24     21s] <CMD> fit
[09/03 15:01:25     21s] <CMD> setIoFlowFlag 0
[09/03 15:01:25     21s] <CMD> floorPlan -site gsclib090site -r 0.619047619048 0.699634 10.15 10.15 10.15 10.15
[09/03 15:01:25     21s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[09/03 15:01:25     21s] Type 'man IMPFP-3961' for more detail.
[09/03 15:01:25     21s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[09/03 15:01:25     21s] Type 'man IMPFP-3961' for more detail.
[09/03 15:01:25     21s] Horizontal Layer M1 offset = 290 (derived)
[09/03 15:01:25     21s] Vertical Layer M2 offset = 290 (derived)
[09/03 15:01:25     21s] Start create_tracks
[09/03 15:01:25     21s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[09/03 15:01:25     21s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[09/03 15:01:25     21s] <CMD> uiSetTool select
[09/03 15:01:25     21s] <CMD> getIoFlowFlag
[09/03 15:01:25     21s] <CMD> fit
[09/03 15:01:43     22s] <CMD> saveDesign floorplan.enc
[09/03 15:01:43     22s] #% Begin save design ... (date=09/03 15:01:43, mem=1336.0M)
[09/03 15:01:43     22s] % Begin Save ccopt configuration ... (date=09/03 15:01:43, mem=1336.0M)
[09/03 15:01:43     22s] % End Save ccopt configuration ... (date=09/03 15:01:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1336.8M, current mem=1336.8M)
[09/03 15:01:43     22s] % Begin Save netlist data ... (date=09/03 15:01:43, mem=1336.8M)
[09/03 15:01:43     22s] Writing Binary DB to floorplan.enc.dat/AR_8.v.bin in single-threaded mode...
[09/03 15:01:43     22s] % End Save netlist data ... (date=09/03 15:01:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1336.9M, current mem=1336.9M)
[09/03 15:01:43     22s] Saving symbol-table file ...
[09/03 15:01:43     22s] Saving congestion map file floorplan.enc.dat/AR_8.route.congmap.gz ...
[09/03 15:01:43     22s] % Begin Save AAE data ... (date=09/03 15:01:43, mem=1337.6M)
[09/03 15:01:43     22s] Saving AAE Data ...
[09/03 15:01:43     22s] % End Save AAE data ... (date=09/03 15:01:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1337.6M, current mem=1337.6M)
[09/03 15:01:43     22s] Saving preference file floorplan.enc.dat/gui.pref.tcl ...
[09/03 15:01:43     22s] Saving mode setting ...
[09/03 15:01:43     22s] Saving global file ...
[09/03 15:01:43     22s] % Begin Save floorplan data ... (date=09/03 15:01:43, mem=1340.8M)
[09/03 15:01:43     22s] Saving floorplan file ...
[09/03 15:01:43     22s] % End Save floorplan data ... (date=09/03 15:01:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1340.8M, current mem=1340.8M)
[09/03 15:01:43     22s] Saving Drc markers ...
[09/03 15:01:43     22s] ... No Drc file written since there is no markers found.
[09/03 15:01:43     22s] % Begin Save placement data ... (date=09/03 15:01:43, mem=1340.9M)
[09/03 15:01:43     22s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/03 15:01:43     22s] Save Adaptive View Pruning View Names to Binary file
[09/03 15:01:43     22s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1660.0M) ***
[09/03 15:01:43     22s] % End Save placement data ... (date=09/03 15:01:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1340.9M, current mem=1340.9M)
[09/03 15:01:43     22s] % Begin Save routing data ... (date=09/03 15:01:43, mem=1340.9M)
[09/03 15:01:43     22s] Saving route file ...
[09/03 15:01:43     22s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1657.0M) ***
[09/03 15:01:43     22s] % End Save routing data ... (date=09/03 15:01:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1341.2M, current mem=1341.2M)
[09/03 15:01:43     22s] Saving property file floorplan.enc.dat/AR_8.prop
[09/03 15:01:43     22s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1660.0M) ***
[09/03 15:01:43     22s] % Begin Save power constraints data ... (date=09/03 15:01:43, mem=1341.8M)
[09/03 15:01:43     22s] % End Save power constraints data ... (date=09/03 15:01:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1341.9M, current mem=1341.9M)
[09/03 15:01:43     22s] 'couldn't execute "cp": not owner'.
[09/03 15:01:43     22s] #% End save design ... (date=09/03 15:01:43, total cpu=0:00:00.2, real=0:00:00.0, peak res=1371.6M, current mem=1342.4M)
[09/03 15:01:43     22s] *** Message Summary: 0 warning(s), 0 error(s)
[09/03 15:01:43     22s] 
[09/03 15:01:47     22s] <CMD> set sprCreateIeRingOffset 1.0
[09/03 15:01:47     22s] <CMD> set sprCreateIeRingThreshold 1.0
[09/03 15:01:47     22s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/03 15:01:47     22s] <CMD> set sprCreateIeRingLayers {}
[09/03 15:01:47     22s] <CMD> set sprCreateIeRingOffset 1.0
[09/03 15:01:47     22s] <CMD> set sprCreateIeRingThreshold 1.0
[09/03 15:01:47     22s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/03 15:01:47     22s] <CMD> set sprCreateIeRingLayers {}
[09/03 15:01:47     22s] <CMD> set sprCreateIeStripeWidth 10.0
[09/03 15:01:47     22s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/03 15:01:47     22s] <CMD> set sprCreateIeStripeWidth 10.0
[09/03 15:01:47     22s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/03 15:01:47     22s] <CMD> set sprCreateIeRingOffset 1.0
[09/03 15:01:47     22s] <CMD> set sprCreateIeRingThreshold 1.0
[09/03 15:01:47     22s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/03 15:01:47     22s] <CMD> set sprCreateIeRingLayers {}
[09/03 15:01:47     22s] <CMD> set sprCreateIeStripeWidth 10.0
[09/03 15:01:47     22s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/03 15:02:00     23s] 
[09/03 15:02:00     23s] viaInitial starts at Tue Sep  3 15:02:00 2024
viaInitial ends at Tue Sep  3 15:02:00 2024
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/03 15:02:05     24s] The ring targets are set to core/block ring wires.
[09/03 15:02:05     24s] addRing command will consider rows while creating rings.
[09/03 15:02:05     24s] addRing command will disallow rings to go over rows.
[09/03 15:02:05     24s] addRing command will ignore shorts while creating rings.
[09/03 15:02:05     24s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[09/03 15:02:05     24s] 
[09/03 15:02:05     24s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1674.0M)
[09/03 15:02:05     24s] Ring generation is complete.
[09/03 15:02:05     24s] vias are now being generated.
[09/03 15:02:05     24s] addRing created 8 wires.
[09/03 15:02:05     24s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[09/03 15:02:05     24s] +--------+----------------+----------------+
[09/03 15:02:05     24s] |  Layer |     Created    |     Deleted    |
[09/03 15:02:05     24s] +--------+----------------+----------------+
[09/03 15:02:05     24s] | Metal8 |        4       |       NA       |
[09/03 15:02:05     24s] |  Via8  |        8       |        0       |
[09/03 15:02:05     24s] | Metal9 |        4       |       NA       |
[09/03 15:02:05     24s] +--------+----------------+----------------+
[09/03 15:02:05     24s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/03 15:02:05     24s] The ring targets are set to core/block ring wires.
[09/03 15:02:05     24s] addRing command will consider rows while creating rings.
[09/03 15:02:05     24s] addRing command will disallow rings to go over rows.
[09/03 15:02:05     24s] addRing command will ignore shorts while creating rings.
[09/03 15:02:05     24s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[09/03 15:02:05     24s] 
[09/03 15:02:05     24s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1674.0M)
[09/03 15:02:05     24s] Ring generation is complete.
[09/03 15:02:10     24s] <CMD> set sprCreateIeRingOffset 1.0
[09/03 15:02:10     24s] <CMD> set sprCreateIeRingThreshold 1.0
[09/03 15:02:10     24s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/03 15:02:10     24s] <CMD> set sprCreateIeRingLayers {}
[09/03 15:02:10     24s] <CMD> set sprCreateIeRingOffset 1.0
[09/03 15:02:10     24s] <CMD> set sprCreateIeRingThreshold 1.0
[09/03 15:02:10     24s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/03 15:02:10     24s] <CMD> set sprCreateIeRingLayers {}
[09/03 15:02:10     24s] <CMD> set sprCreateIeStripeWidth 10.0
[09/03 15:02:10     24s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/03 15:02:10     24s] <CMD> set sprCreateIeStripeWidth 10.0
[09/03 15:02:10     24s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/03 15:02:10     24s] <CMD> set sprCreateIeRingOffset 1.0
[09/03 15:02:10     24s] <CMD> set sprCreateIeRingThreshold 1.0
[09/03 15:02:10     24s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/03 15:02:10     24s] <CMD> set sprCreateIeRingLayers {}
[09/03 15:02:10     24s] <CMD> set sprCreateIeStripeWidth 10.0
[09/03 15:02:10     24s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/03 15:02:21     25s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/03 15:02:21     25s] addStripe will allow jog to connect padcore ring and block ring.
[09/03 15:02:21     25s] 
[09/03 15:02:21     25s] Stripes will stop at the boundary of the specified area.
[09/03 15:02:21     25s] When breaking rings, the power planner will consider the existence of blocks.
[09/03 15:02:21     25s] Stripes will not extend to closest target.
[09/03 15:02:21     25s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/03 15:02:21     25s] Stripes will not be created over regions without power planning wires.
[09/03 15:02:21     25s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/03 15:02:21     25s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/03 15:02:21     25s] Offset for stripe breaking is set to 0.
[09/03 15:02:21     25s] <CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 1.8 -spacing 0.5 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/03 15:02:21     25s] 
[09/03 15:02:21     25s] Initialize fgc environment(mem: 1684.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1684.2M)
[09/03 15:02:21     25s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1684.2M)
[09/03 15:02:21     25s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1684.2M)
[09/03 15:02:21     25s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1684.2M)
[09/03 15:02:21     25s] Starting stripe generation ...
[09/03 15:02:21     25s] Non-Default Mode Option Settings :
[09/03 15:02:21     25s]   NONE
[09/03 15:02:21     25s] Stripe generation is complete.
[09/03 15:02:21     25s] vias are now being generated.
[09/03 15:02:21     25s] addStripe created 6 wires.
[09/03 15:02:21     25s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[09/03 15:02:21     25s] +--------+----------------+----------------+
[09/03 15:02:21     25s] |  Layer |     Created    |     Deleted    |
[09/03 15:02:21     25s] +--------+----------------+----------------+
[09/03 15:02:21     25s] |  Via8  |       12       |        0       |
[09/03 15:02:21     25s] | Metal9 |        6       |       NA       |
[09/03 15:02:21     25s] +--------+----------------+----------------+
[09/03 15:02:33     26s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/03 15:02:33     26s] addStripe will allow jog to connect padcore ring and block ring.
[09/03 15:02:33     26s] 
[09/03 15:02:33     26s] Stripes will stop at the boundary of the specified area.
[09/03 15:02:33     26s] When breaking rings, the power planner will consider the existence of blocks.
[09/03 15:02:33     26s] Stripes will not extend to closest target.
[09/03 15:02:33     26s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/03 15:02:33     26s] Stripes will not be created over regions without power planning wires.
[09/03 15:02:33     26s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/03 15:02:33     26s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/03 15:02:33     26s] Offset for stripe breaking is set to 0.
[09/03 15:02:33     26s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 0.5 -number_of_sets 3 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/03 15:02:33     26s] 
[09/03 15:02:33     26s] Initialize fgc environment(mem: 1684.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1684.2M)
[09/03 15:02:33     26s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1684.2M)
[09/03 15:02:33     26s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1684.2M)
[09/03 15:02:33     26s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1684.2M)
[09/03 15:02:33     26s] Starting stripe generation ...
[09/03 15:02:33     26s] Non-Default Mode Option Settings :
[09/03 15:02:33     26s]   NONE
[09/03 15:02:33     26s] Stripe generation is complete.
[09/03 15:02:33     26s] vias are now being generated.
[09/03 15:02:33     26s] addStripe created 6 wires.
[09/03 15:02:33     26s] ViaGen created 30 vias, deleted 0 via to avoid violation.
[09/03 15:02:33     26s] +--------+----------------+----------------+
[09/03 15:02:33     26s] |  Layer |     Created    |     Deleted    |
[09/03 15:02:33     26s] +--------+----------------+----------------+
[09/03 15:02:33     26s] | Metal8 |        6       |       NA       |
[09/03 15:02:33     26s] |  Via8  |       30       |        0       |
[09/03 15:02:33     26s] +--------+----------------+----------------+
[09/03 15:02:34     26s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/03 15:02:34     26s] addStripe will allow jog to connect padcore ring and block ring.
[09/03 15:02:34     26s] 
[09/03 15:02:34     26s] Stripes will stop at the boundary of the specified area.
[09/03 15:02:34     26s] When breaking rings, the power planner will consider the existence of blocks.
[09/03 15:02:34     26s] Stripes will not extend to closest target.
[09/03 15:02:34     26s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/03 15:02:34     26s] Stripes will not be created over regions without power planning wires.
[09/03 15:02:34     26s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/03 15:02:34     26s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/03 15:02:34     26s] Offset for stripe breaking is set to 0.
[09/03 15:02:34     26s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 0.5 -number_of_sets 3 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/03 15:02:34     26s] 
[09/03 15:02:34     26s] Initialize fgc environment(mem: 1684.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1684.2M)
[09/03 15:02:34     26s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1684.2M)
[09/03 15:02:34     26s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1684.2M)
[09/03 15:02:34     26s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1684.2M)
[09/03 15:02:34     26s] Starting stripe generation ...
[09/03 15:02:34     26s] Non-Default Mode Option Settings :
[09/03 15:02:34     26s]   NONE
[09/03 15:02:34     26s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (11.050000, 5.325000) (11.050000, 46.294998) because same wire already exists.
[09/03 15:02:34     26s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (38.724998, 5.325000) (38.724998, 46.294998) because same wire already exists.
[09/03 15:02:34     26s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (66.400002, 5.325000) (66.400002, 46.294998) because same wire already exists.
[09/03 15:02:34     26s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (13.350000, 3.025000) (13.350000, 48.595001) because same wire already exists.
[09/03 15:02:34     26s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (41.025002, 3.025000) (41.025002, 48.595001) because same wire already exists.
[09/03 15:02:34     26s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (68.699997, 3.025000) (68.699997, 48.595001) because same wire already exists.
[09/03 15:02:34     26s] Stripe generation is complete.
[09/03 15:02:46     27s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[09/03 15:02:46     27s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
[09/03 15:02:46     27s] *** Begin SPECIAL ROUTE on Tue Sep  3 15:02:46 2024 ***
[09/03 15:02:46     27s] SPECIAL ROUTE ran on directory: /home/vlsi_39/Desktop/Rohit_Bhatt/Pj/AR_8/pd
[09/03 15:02:46     27s] SPECIAL ROUTE ran on machine: vlsilab01.nitdelhi.ac.in (Linux 3.10.0-1160.el7.x86_64 x86_64 2.17Ghz)
[09/03 15:02:46     27s] 
[09/03 15:02:46     27s] Begin option processing ...
[09/03 15:02:46     27s] srouteConnectPowerBump set to false
[09/03 15:02:46     27s] routeSelectNet set to "VDD VSS"
[09/03 15:02:46     27s] routeSpecial set to true
[09/03 15:02:46     27s] srouteBlockPin set to "useLef"
[09/03 15:02:46     27s] srouteBottomLayerLimit set to 1
[09/03 15:02:46     27s] srouteBottomTargetLayerLimit set to 1
[09/03 15:02:46     27s] srouteConnectConverterPin set to false
[09/03 15:02:46     27s] srouteCrossoverViaBottomLayer set to 1
[09/03 15:02:46     27s] srouteCrossoverViaTopLayer set to 9
[09/03 15:02:46     27s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[09/03 15:02:46     27s] srouteFollowCorePinEnd set to 3
[09/03 15:02:46     27s] srouteJogControl set to "preferWithChanges differentLayer"
[09/03 15:02:46     27s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[09/03 15:02:46     27s] sroutePadPinAllPorts set to true
[09/03 15:02:46     27s] sroutePreserveExistingRoutes set to true
[09/03 15:02:46     27s] srouteRoutePowerBarPortOnBothDir set to true
[09/03 15:02:46     27s] srouteStopBlockPin set to "nearestTarget"
[09/03 15:02:46     27s] srouteTopLayerLimit set to 9
[09/03 15:02:46     27s] srouteTopTargetLayerLimit set to 9
[09/03 15:02:46     27s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3121.00 megs.
[09/03 15:02:46     27s] 
[09/03 15:02:46     27s] Reading DB technology information...
[09/03 15:02:47     27s] Finished reading DB technology information.
[09/03 15:02:47     27s] Reading floorplan and netlist information...
[09/03 15:02:47     27s] Finished reading floorplan and netlist information.
[09/03 15:02:47     27s] Read in 19 layers, 9 routing layers, 1 overlap layer
[09/03 15:02:47     27s] Read in 2 nondefault rules, 0 used
[09/03 15:02:47     27s] Read in 487 macros, 19 used
[09/03 15:02:47     27s] Read in 18 components
[09/03 15:02:47     27s]   18 core components: 18 unplaced, 0 placed, 0 fixed
[09/03 15:02:47     27s] Read in 32 logical pins
[09/03 15:02:47     27s] Read in 32 nets
[09/03 15:02:47     27s] Read in 2 special nets, 2 routed
[09/03 15:02:47     27s] 2 nets selected.
[09/03 15:02:47     27s] 
[09/03 15:02:47     27s] Begin power routing ...
[09/03 15:02:47     27s] #create default rule from bind_ndr_rule rule=0x7f905bb68a00 0x7f903102cff0
[09/03 15:02:47     27s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[09/03 15:02:47     27s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[09/03 15:02:47     27s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[09/03 15:02:47     27s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[09/03 15:02:47     27s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[09/03 15:02:47     27s] Type 'man IMPSR-1256' for more detail.
[09/03 15:02:47     27s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/03 15:02:47     27s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[09/03 15:02:47     27s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[09/03 15:02:47     27s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[09/03 15:02:47     27s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[09/03 15:02:47     27s] Type 'man IMPSR-1256' for more detail.
[09/03 15:02:47     27s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/03 15:02:47     27s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[09/03 15:02:47     27s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 15:02:47     27s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[09/03 15:02:47     27s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 15:02:47     27s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[09/03 15:02:47     27s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 15:02:47     27s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[09/03 15:02:47     27s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 15:02:47     27s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[09/03 15:02:47     27s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 15:02:47     27s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[09/03 15:02:47     27s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 15:02:47     27s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[09/03 15:02:47     27s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 15:02:47     27s] CPU time for VDD FollowPin 0 seconds
[09/03 15:02:47     27s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[09/03 15:02:47     27s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 15:02:47     27s] CPU time for VSS FollowPin 0 seconds
[09/03 15:02:47     27s]   Number of IO ports routed: 0
[09/03 15:02:47     27s]   Number of Block ports routed: 0
[09/03 15:02:47     27s]   Number of Stripe ports routed: 0
[09/03 15:02:47     27s]   Number of Core ports routed: 26
[09/03 15:02:47     27s]   Number of Pad ports routed: 0
[09/03 15:02:47     27s]   Number of Power Bump ports routed: 0
[09/03 15:02:47     27s]   Number of Followpin connections: 13
[09/03 15:02:47     27s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3153.00 megs.
[09/03 15:02:47     27s] 
[09/03 15:02:47     27s] 
[09/03 15:02:47     27s] 
[09/03 15:02:47     27s]  Begin updating DB with routing results ...
[09/03 15:02:47     27s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[09/03 15:02:47     27s] Pin and blockage extraction finished
[09/03 15:02:47     27s] 
[09/03 15:02:47     27s] sroute created 39 wires.
[09/03 15:02:47     27s] ViaGen created 182 vias, deleted 0 via to avoid violation.
[09/03 15:02:47     27s] +--------+----------------+----------------+
[09/03 15:02:47     27s] |  Layer |     Created    |     Deleted    |
[09/03 15:02:47     27s] +--------+----------------+----------------+
[09/03 15:02:47     27s] | Metal1 |       39       |       NA       |
[09/03 15:02:47     27s] |  Via1  |       26       |        0       |
[09/03 15:02:47     27s] |  Via2  |       26       |        0       |
[09/03 15:02:47     27s] |  Via3  |       26       |        0       |
[09/03 15:02:47     27s] |  Via4  |       26       |        0       |
[09/03 15:02:47     27s] |  Via5  |       26       |        0       |
[09/03 15:02:47     27s] |  Via6  |       26       |        0       |
[09/03 15:02:47     27s] |  Via7  |       26       |        0       |
[09/03 15:02:47     27s] +--------+----------------+----------------+
[09/03 15:02:47     27s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[09/03 15:02:47     27s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
[09/03 15:02:47     27s] *** Begin SPECIAL ROUTE on Tue Sep  3 15:02:47 2024 ***
[09/03 15:02:47     27s] SPECIAL ROUTE ran on directory: /home/vlsi_39/Desktop/Rohit_Bhatt/Pj/AR_8/pd
[09/03 15:02:47     27s] SPECIAL ROUTE ran on machine: vlsilab01.nitdelhi.ac.in (Linux 3.10.0-1160.el7.x86_64 x86_64 2.39Ghz)
[09/03 15:02:47     27s] 
[09/03 15:02:47     27s] Begin option processing ...
[09/03 15:02:47     27s] srouteConnectPowerBump set to false
[09/03 15:02:47     27s] routeSelectNet set to "VDD VSS"
[09/03 15:02:47     27s] routeSpecial set to true
[09/03 15:02:47     27s] srouteBlockPin set to "useLef"
[09/03 15:02:47     27s] srouteBottomLayerLimit set to 1
[09/03 15:02:47     27s] srouteBottomTargetLayerLimit set to 1
[09/03 15:02:47     27s] srouteConnectConverterPin set to false
[09/03 15:02:47     27s] srouteCrossoverViaBottomLayer set to 1
[09/03 15:02:47     27s] srouteCrossoverViaTopLayer set to 9
[09/03 15:02:47     27s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[09/03 15:02:47     27s] srouteFollowCorePinEnd set to 3
[09/03 15:02:47     27s] srouteJogControl set to "preferWithChanges differentLayer"
[09/03 15:02:47     27s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[09/03 15:02:47     27s] sroutePadPinAllPorts set to true
[09/03 15:02:47     27s] sroutePreserveExistingRoutes set to true
[09/03 15:02:47     27s] srouteRoutePowerBarPortOnBothDir set to true
[09/03 15:02:47     27s] srouteStopBlockPin set to "nearestTarget"
[09/03 15:02:47     27s] srouteTopLayerLimit set to 9
[09/03 15:02:47     27s] srouteTopTargetLayerLimit set to 9
[09/03 15:02:47     27s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3153.00 megs.
[09/03 15:02:47     27s] 
[09/03 15:02:47     27s] Reading DB technology information...
[09/03 15:02:47     27s] Finished reading DB technology information.
[09/03 15:02:47     27s] Reading floorplan and netlist information...
[09/03 15:02:47     27s] Finished reading floorplan and netlist information.
[09/03 15:02:47     27s] Read in 19 layers, 9 routing layers, 1 overlap layer
[09/03 15:02:47     27s] Read in 2 nondefault rules, 0 used
[09/03 15:02:47     27s] Read in 487 macros, 19 used
[09/03 15:02:47     27s] Read in 18 components
[09/03 15:02:47     27s]   18 core components: 18 unplaced, 0 placed, 0 fixed
[09/03 15:02:47     27s] Read in 32 logical pins
[09/03 15:02:47     27s] Read in 32 nets
[09/03 15:02:47     27s] Read in 2 special nets, 2 routed
[09/03 15:02:47     27s] 2 nets selected.
[09/03 15:02:47     27s] 
[09/03 15:02:47     27s] Begin power routing ...
[09/03 15:02:47     27s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[09/03 15:02:47     27s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[09/03 15:02:47     27s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[09/03 15:02:47     27s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[09/03 15:02:47     27s] Type 'man IMPSR-1256' for more detail.
[09/03 15:02:47     27s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/03 15:02:47     27s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[09/03 15:02:47     27s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[09/03 15:02:47     27s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[09/03 15:02:47     27s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[09/03 15:02:47     27s] Type 'man IMPSR-1256' for more detail.
[09/03 15:02:47     27s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/03 15:02:47     27s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[09/03 15:02:47     27s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 15:02:47     27s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[09/03 15:02:47     27s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 15:02:47     27s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[09/03 15:02:47     27s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 15:02:47     27s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[09/03 15:02:47     27s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 15:02:47     27s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[09/03 15:02:47     27s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 15:02:47     27s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[09/03 15:02:47     27s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 15:02:47     27s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[09/03 15:02:47     27s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 15:02:47     27s] CPU time for VDD FollowPin 0 seconds
[09/03 15:02:47     27s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[09/03 15:02:47     27s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 15:02:47     27s] CPU time for VSS FollowPin 0 seconds
[09/03 15:02:47     27s]   Number of IO ports routed: 0
[09/03 15:02:47     27s]   Number of Block ports routed: 0
[09/03 15:02:47     27s]   Number of Stripe ports routed: 0
[09/03 15:02:47     27s]   Number of Core ports routed: 0
[09/03 15:02:47     27s]   Number of Pad ports routed: 0
[09/03 15:02:47     27s]   Number of Power Bump ports routed: 0
[09/03 15:02:47     27s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3156.00 megs.
[09/03 15:02:47     27s] 
[09/03 15:02:47     27s] 
[09/03 15:02:47     27s] 
[09/03 15:02:47     27s]  Begin updating DB with routing results ...
[09/03 15:02:47     27s]  Updating DB with 0 via definition ...
[09/03 15:02:47     27s] sroute created 0 wire.
[09/03 15:02:47     27s] ViaGen created 0 via, deleted 0 via to avoid violation.
[09/03 15:02:57     28s] <CMD> saveDesign powerplan.enc
[09/03 15:02:57     28s] #% Begin save design ... (date=09/03 15:02:57, mem=1382.1M)
[09/03 15:02:57     28s] % Begin Save ccopt configuration ... (date=09/03 15:02:57, mem=1382.1M)
[09/03 15:02:57     28s] % End Save ccopt configuration ... (date=09/03 15:02:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1382.1M, current mem=1380.0M)
[09/03 15:02:57     28s] % Begin Save netlist data ... (date=09/03 15:02:57, mem=1380.0M)
[09/03 15:02:57     28s] Writing Binary DB to powerplan.enc.dat/AR_8.v.bin in single-threaded mode...
[09/03 15:02:57     28s] % End Save netlist data ... (date=09/03 15:02:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1380.0M, current mem=1380.0M)
[09/03 15:02:57     28s] Saving symbol-table file ...
[09/03 15:02:57     28s] Saving congestion map file powerplan.enc.dat/AR_8.route.congmap.gz ...
[09/03 15:02:57     28s] % Begin Save AAE data ... (date=09/03 15:02:57, mem=1380.0M)
[09/03 15:02:57     28s] Saving AAE Data ...
[09/03 15:02:57     28s] % End Save AAE data ... (date=09/03 15:02:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1380.0M, current mem=1380.0M)
[09/03 15:02:57     28s] Saving preference file powerplan.enc.dat/gui.pref.tcl ...
[09/03 15:02:57     28s] Saving mode setting ...
[09/03 15:02:57     28s] Saving global file ...
[09/03 15:02:58     28s] % Begin Save floorplan data ... (date=09/03 15:02:58, mem=1380.3M)
[09/03 15:02:58     28s] Saving floorplan file ...
[09/03 15:02:58     28s] % End Save floorplan data ... (date=09/03 15:02:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1380.4M, current mem=1380.4M)
[09/03 15:02:58     28s] Saving Drc markers ...
[09/03 15:02:58     28s] ... No Drc file written since there is no markers found.
[09/03 15:02:58     28s] % Begin Save placement data ... (date=09/03 15:02:58, mem=1380.4M)
[09/03 15:02:58     28s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/03 15:02:58     28s] Save Adaptive View Pruning View Names to Binary file
[09/03 15:02:58     28s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1701.7M) ***
[09/03 15:02:58     28s] % End Save placement data ... (date=09/03 15:02:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1380.4M, current mem=1380.4M)
[09/03 15:02:58     28s] % Begin Save routing data ... (date=09/03 15:02:58, mem=1380.4M)
[09/03 15:02:58     28s] Saving route file ...
[09/03 15:02:58     28s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1698.7M) ***
[09/03 15:02:58     28s] % End Save routing data ... (date=09/03 15:02:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1380.4M, current mem=1380.4M)
[09/03 15:02:58     28s] Saving property file powerplan.enc.dat/AR_8.prop
[09/03 15:02:58     28s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1701.7M) ***
[09/03 15:02:58     28s] % Begin Save power constraints data ... (date=09/03 15:02:58, mem=1380.4M)
[09/03 15:02:58     28s] % End Save power constraints data ... (date=09/03 15:02:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1380.4M, current mem=1380.4M)
[09/03 15:02:58     28s] 'couldn't execute "cp": not owner'.
[09/03 15:02:58     28s] #% End save design ... (date=09/03 15:02:58, total cpu=0:00:00.2, real=0:00:01.0, peak res=1411.1M, current mem=1380.4M)
[09/03 15:02:58     28s] *** Message Summary: 0 warning(s), 0 error(s)
[09/03 15:02:58     28s] 
[09/03 15:03:11     29s] <CMD> addEndCap -preCap FILL2 -postCap FILL2 -prefix ENDCAP
[09/03 15:03:11     29s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[09/03 15:03:11     29s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[09/03 15:03:11     29s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[09/03 15:03:11     29s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[09/03 15:03:11     29s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[09/03 15:03:11     29s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[09/03 15:03:11     29s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[09/03 15:03:11     29s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[09/03 15:03:11     29s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[09/03 15:03:11     29s] # Resetting pin-track-align track data.
[09/03 15:03:11     29s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1708.9M, EPOCH TIME: 1725355991.519840
[09/03 15:03:11     29s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1708.9M, EPOCH TIME: 1725355991.519935
[09/03 15:03:11     29s] Processing tracks to init pin-track alignment.
[09/03 15:03:11     29s] z: 2, totalTracks: 1
[09/03 15:03:11     29s] z: 4, totalTracks: 1
[09/03 15:03:11     29s] z: 6, totalTracks: 1
[09/03 15:03:11     29s] z: 8, totalTracks: 1
[09/03 15:03:11     29s] #spOpts: VtWidth hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 15:03:11     29s] All LLGs are deleted
[09/03 15:03:11     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:11     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:11     29s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1708.9M, EPOCH TIME: 1725355991.559012
[09/03 15:03:11     29s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1708.9M, EPOCH TIME: 1725355991.559205
[09/03 15:03:11     29s] # Building AR_8 llgBox search-tree.
[09/03 15:03:11     29s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1708.9M, EPOCH TIME: 1725355991.559266
[09/03 15:03:11     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:11     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:11     29s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1708.9M, EPOCH TIME: 1725355991.559365
[09/03 15:03:11     29s] Max number of tech site patterns supported in site array is 256.
[09/03 15:03:11     29s] Core basic site is gsclib090site
[09/03 15:03:11     29s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1708.9M, EPOCH TIME: 1725355991.564445
[09/03 15:03:11     29s] After signature check, allow fast init is false, keep pre-filter is false.
[09/03 15:03:11     29s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[09/03 15:03:11     29s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1708.9M, EPOCH TIME: 1725355991.564531
[09/03 15:03:11     29s] Use non-trimmed site array because memory saving is not enough.
[09/03 15:03:11     29s] SiteArray: non-trimmed site array dimensions = 12 x 205
[09/03 15:03:11     29s] SiteArray: use 16,384 bytes
[09/03 15:03:11     29s] SiteArray: current memory after site array memory allocation 1709.0M
[09/03 15:03:11     29s] SiteArray: FP blocked sites are writable
[09/03 15:03:11     29s] Estimated cell power/ground rail width = 0.408 um
[09/03 15:03:11     29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/03 15:03:11     29s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1709.0M, EPOCH TIME: 1725355991.564833
[09/03 15:03:11     29s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1709.0M, EPOCH TIME: 1725355991.564907
[09/03 15:03:11     29s] SiteArray: number of non floorplan blocked sites for llg default is 2460
[09/03 15:03:11     29s] Atter site array init, number of instance map data is 0.
[09/03 15:03:11     29s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.000, REAL:0.006, MEM:1709.0M, EPOCH TIME: 1725355991.565666
[09/03 15:03:11     29s] 
[09/03 15:03:11     29s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 15:03:11     29s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.007, MEM:1709.0M, EPOCH TIME: 1725355991.565766
[09/03 15:03:11     29s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1709.0M, EPOCH TIME: 1725355991.565794
[09/03 15:03:11     29s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.010, REAL:0.000, MEM:1709.0M, EPOCH TIME: 1725355991.565820
[09/03 15:03:11     29s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1709.0MB).
[09/03 15:03:11     29s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.046, MEM:1709.0M, EPOCH TIME: 1725355991.566212
[09/03 15:03:11     29s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.050, REAL:0.046, MEM:1709.0M, EPOCH TIME: 1725355991.566253
[09/03 15:03:11     29s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1709.0M, EPOCH TIME: 1725355991.566289
[09/03 15:03:11     29s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1709.0M, EPOCH TIME: 1725355991.566329
[09/03 15:03:11     29s] Minimum row-size in sites for endcap insertion = 5.
[09/03 15:03:11     29s] Minimum number of sites for row blockage       = 1.
[09/03 15:03:11     29s] Inserted 12 pre-endcap <FILL2> cells (prefix ENDCAP).
[09/03 15:03:11     29s] Inserted 12 post-endcap <FILL2> cells (prefix ENDCAP).
[09/03 15:03:11     29s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1709.0M, EPOCH TIME: 1725355991.566816
[09/03 15:03:11     29s] For 24 new insts, OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1709.0M, EPOCH TIME: 1725355991.566873
[09/03 15:03:11     29s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1709.0M, EPOCH TIME: 1725355991.566896
[09/03 15:03:11     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[09/03 15:03:11     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:11     29s] All LLGs are deleted
[09/03 15:03:11     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:11     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:11     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1709.0M, EPOCH TIME: 1725355991.567319
[09/03 15:03:11     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1708.9M, EPOCH TIME: 1725355991.567464
[09/03 15:03:11     29s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1700.9M, EPOCH TIME: 1725355991.568311
[09/03 15:03:11     29s] <CMD> addEndCap -preCap FILL2 -postCap FILL2 -prefix ENDCAP
[09/03 15:03:11     29s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[09/03 15:03:11     29s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[09/03 15:03:11     29s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[09/03 15:03:11     29s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[09/03 15:03:11     29s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[09/03 15:03:11     29s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[09/03 15:03:11     29s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[09/03 15:03:11     29s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[09/03 15:03:11     29s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[09/03 15:03:11     29s] # Resetting pin-track-align track data.
[09/03 15:03:11     29s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1711.1M, EPOCH TIME: 1725355991.876560
[09/03 15:03:11     29s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1711.1M, EPOCH TIME: 1725355991.876673
[09/03 15:03:11     29s] Processing tracks to init pin-track alignment.
[09/03 15:03:11     29s] z: 2, totalTracks: 1
[09/03 15:03:11     29s] z: 4, totalTracks: 1
[09/03 15:03:11     29s] z: 6, totalTracks: 1
[09/03 15:03:11     29s] z: 8, totalTracks: 1
[09/03 15:03:11     29s] #spOpts: VtWidth mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 15:03:11     29s] All LLGs are deleted
[09/03 15:03:11     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:11     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:11     29s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1711.1M, EPOCH TIME: 1725355991.878653
[09/03 15:03:11     29s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1711.1M, EPOCH TIME: 1725355991.878889
[09/03 15:03:11     29s] # Building AR_8 llgBox search-tree.
[09/03 15:03:11     29s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1711.1M, EPOCH TIME: 1725355991.878981
[09/03 15:03:11     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:11     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:11     29s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1711.1M, EPOCH TIME: 1725355991.879155
[09/03 15:03:11     29s] Max number of tech site patterns supported in site array is 256.
[09/03 15:03:11     29s] Core basic site is gsclib090site
[09/03 15:03:11     29s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1711.1M, EPOCH TIME: 1725355991.886599
[09/03 15:03:11     29s] After signature check, allow fast init is true, keep pre-filter is true.
[09/03 15:03:11     29s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[09/03 15:03:11     29s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1711.1M, EPOCH TIME: 1725355991.886759
[09/03 15:03:11     29s] SiteArray: non-trimmed site array dimensions = 12 x 205
[09/03 15:03:11     29s] SiteArray: use 16,384 bytes
[09/03 15:03:11     29s] SiteArray: current memory after site array memory allocation 1711.2M
[09/03 15:03:11     29s] SiteArray: FP blocked sites are writable
[09/03 15:03:11     29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/03 15:03:11     29s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1711.2M, EPOCH TIME: 1725355991.887238
[09/03 15:03:11     29s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1711.2M, EPOCH TIME: 1725355991.887332
[09/03 15:03:11     29s] SiteArray: number of non floorplan blocked sites for llg default is 2460
[09/03 15:03:11     29s] Atter site array init, number of instance map data is 0.
[09/03 15:03:11     29s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:1711.2M, EPOCH TIME: 1725355991.887989
[09/03 15:03:11     29s] 
[09/03 15:03:11     29s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 15:03:11     29s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1711.2M, EPOCH TIME: 1725355991.888252
[09/03 15:03:11     29s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1711.2M, EPOCH TIME: 1725355991.888299
[09/03 15:03:11     29s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1711.2M, EPOCH TIME: 1725355991.888350
[09/03 15:03:11     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1711.2MB).
[09/03 15:03:11     29s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.012, MEM:1711.2M, EPOCH TIME: 1725355991.888454
[09/03 15:03:11     29s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.020, REAL:0.012, MEM:1711.2M, EPOCH TIME: 1725355991.888492
[09/03 15:03:11     29s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1711.2M, EPOCH TIME: 1725355991.888578
[09/03 15:03:11     29s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1711.2M, EPOCH TIME: 1725355991.888633
[09/03 15:03:11     29s] Minimum row-size in sites for endcap insertion = 5.
[09/03 15:03:11     29s] Minimum number of sites for row blockage       = 1.
[09/03 15:03:11     29s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 10.150).
[09/03 15:03:11     29s] Type 'man IMPSP-5119' for more detail.
[09/03 15:03:11     29s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (69.020, 10.150).
[09/03 15:03:11     29s] Type 'man IMPSP-5119' for more detail.
[09/03 15:03:11     29s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 12.760).
[09/03 15:03:11     29s] Type 'man IMPSP-5119' for more detail.
[09/03 15:03:11     29s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (69.020, 12.760).
[09/03 15:03:11     29s] Type 'man IMPSP-5119' for more detail.
[09/03 15:03:11     29s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 15.370).
[09/03 15:03:11     29s] Type 'man IMPSP-5119' for more detail.
[09/03 15:03:11     29s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (69.020, 15.370).
[09/03 15:03:11     29s] Type 'man IMPSP-5119' for more detail.
[09/03 15:03:11     29s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 17.980).
[09/03 15:03:11     29s] Type 'man IMPSP-5119' for more detail.
[09/03 15:03:11     29s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (69.020, 17.980).
[09/03 15:03:11     29s] Type 'man IMPSP-5119' for more detail.
[09/03 15:03:11     29s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 20.590).
[09/03 15:03:11     29s] Type 'man IMPSP-5119' for more detail.
[09/03 15:03:11     29s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (69.020, 20.590).
[09/03 15:03:11     29s] Type 'man IMPSP-5119' for more detail.
[09/03 15:03:11     29s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 23.200).
[09/03 15:03:11     29s] Type 'man IMPSP-5119' for more detail.
[09/03 15:03:11     29s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (69.020, 23.200).
[09/03 15:03:11     29s] Type 'man IMPSP-5119' for more detail.
[09/03 15:03:11     29s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 25.810).
[09/03 15:03:11     29s] Type 'man IMPSP-5119' for more detail.
[09/03 15:03:11     29s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (69.020, 25.810).
[09/03 15:03:11     29s] Type 'man IMPSP-5119' for more detail.
[09/03 15:03:11     29s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 28.420).
[09/03 15:03:11     29s] Type 'man IMPSP-5119' for more detail.
[09/03 15:03:11     29s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (69.020, 28.420).
[09/03 15:03:11     29s] Type 'man IMPSP-5119' for more detail.
[09/03 15:03:11     29s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 31.030).
[09/03 15:03:11     29s] Type 'man IMPSP-5119' for more detail.
[09/03 15:03:11     29s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (69.020, 31.030).
[09/03 15:03:11     29s] Type 'man IMPSP-5119' for more detail.
[09/03 15:03:11     29s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 33.640).
[09/03 15:03:11     29s] Type 'man IMPSP-5119' for more detail.
[09/03 15:03:11     29s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (69.020, 33.640).
[09/03 15:03:11     29s] Type 'man IMPSP-5119' for more detail.
[09/03 15:03:11     29s] **WARN: (EMS-27):	Message (IMPSP-5119) has exceeded the current message display limit of 20.
[09/03 15:03:11     29s] To increase the message display limit, refer to the product command reference manual.
[09/03 15:03:11     29s] Inserted 0 pre-endcap <FILL2> cells (prefix ENDCAP).
[09/03 15:03:11     29s] Inserted 0 post-endcap <FILL2> cells (prefix ENDCAP).
[09/03 15:03:11     29s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'start' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[09/03 15:03:11     29s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'end' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[09/03 15:03:11     29s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1711.2M, EPOCH TIME: 1725355991.889605
[09/03 15:03:11     29s] For 0 new insts, *** Applied 0 GNC rules.
[09/03 15:03:11     29s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1711.2M, EPOCH TIME: 1725355991.889690
[09/03 15:03:11     29s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1711.2M, EPOCH TIME: 1725355991.889727
[09/03 15:03:11     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[09/03 15:03:11     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:11     29s] All LLGs are deleted
[09/03 15:03:11     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:11     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:11     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1711.2M, EPOCH TIME: 1725355991.890299
[09/03 15:03:11     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1711.1M, EPOCH TIME: 1725355991.890515
[09/03 15:03:11     29s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:1701.1M, EPOCH TIME: 1725355991.891582
[09/03 15:03:25     30s] <CMD> addWellTap -cell FILL2 -cellInterval 40 -prefix WELLTAP
[09/03 15:03:25     30s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1711.3M, EPOCH TIME: 1725356005.955450
[09/03 15:03:25     30s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1711.3M, EPOCH TIME: 1725356005.955522
[09/03 15:03:25     30s] Processing tracks to init pin-track alignment.
[09/03 15:03:25     30s] z: 2, totalTracks: 1
[09/03 15:03:25     30s] z: 4, totalTracks: 1
[09/03 15:03:25     30s] z: 6, totalTracks: 1
[09/03 15:03:25     30s] z: 8, totalTracks: 1
[09/03 15:03:25     30s] #spOpts: VtWidth mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 15:03:25     30s] All LLGs are deleted
[09/03 15:03:25     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:25     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:25     30s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1711.3M, EPOCH TIME: 1725356005.957197
[09/03 15:03:25     30s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1711.3M, EPOCH TIME: 1725356005.957376
[09/03 15:03:25     30s] # Building AR_8 llgBox search-tree.
[09/03 15:03:25     30s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1711.3M, EPOCH TIME: 1725356005.957423
[09/03 15:03:25     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:25     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:25     30s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1711.3M, EPOCH TIME: 1725356005.957538
[09/03 15:03:25     30s] Max number of tech site patterns supported in site array is 256.
[09/03 15:03:25     30s] Core basic site is gsclib090site
[09/03 15:03:25     30s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1711.3M, EPOCH TIME: 1725356005.962664
[09/03 15:03:25     30s] After signature check, allow fast init is true, keep pre-filter is true.
[09/03 15:03:25     30s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[09/03 15:03:25     30s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1711.3M, EPOCH TIME: 1725356005.962739
[09/03 15:03:25     30s] SiteArray: non-trimmed site array dimensions = 12 x 205
[09/03 15:03:25     30s] SiteArray: use 16,384 bytes
[09/03 15:03:25     30s] SiteArray: current memory after site array memory allocation 1711.4M
[09/03 15:03:25     30s] SiteArray: FP blocked sites are writable
[09/03 15:03:25     30s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/03 15:03:25     30s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1711.4M, EPOCH TIME: 1725356005.962990
[09/03 15:03:25     30s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1711.4M, EPOCH TIME: 1725356005.963045
[09/03 15:03:25     30s] SiteArray: number of non floorplan blocked sites for llg default is 2460
[09/03 15:03:25     30s] Atter site array init, number of instance map data is 0.
[09/03 15:03:25     30s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.000, REAL:0.006, MEM:1711.4M, EPOCH TIME: 1725356005.963521
[09/03 15:03:25     30s] 
[09/03 15:03:25     30s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 15:03:25     30s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:1711.4M, EPOCH TIME: 1725356005.963660
[09/03 15:03:25     30s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1711.4M, EPOCH TIME: 1725356005.963682
[09/03 15:03:25     30s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1711.4M, EPOCH TIME: 1725356005.963703
[09/03 15:03:25     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1711.4MB).
[09/03 15:03:25     30s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.008, MEM:1711.4M, EPOCH TIME: 1725356005.963749
[09/03 15:03:25     30s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.000, REAL:0.008, MEM:1711.4M, EPOCH TIME: 1725356005.963770
[09/03 15:03:25     30s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.730 (microns) as a multiple of cell FILL2's techSite 'gsclib090site' width of 0.290 microns
[09/03 15:03:25     30s] Type 'man IMPSP-5134' for more detail.
[09/03 15:03:25     30s] For 24 new insts, OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1711.4M, EPOCH TIME: 1725356005.964142
[09/03 15:03:25     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:48).
[09/03 15:03:25     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:25     30s] All LLGs are deleted
[09/03 15:03:25     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:25     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:25     30s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1711.4M, EPOCH TIME: 1725356005.964553
[09/03 15:03:25     30s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1711.4M, EPOCH TIME: 1725356005.964718
[09/03 15:03:25     30s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.001, MEM:1701.4M, EPOCH TIME: 1725356005.965393
[09/03 15:03:25     30s] Inserted 24 well-taps <FILL2> cells (prefix WELLTAP).
[09/03 15:03:26     30s] <CMD> addWellTap -cell FILL2 -cellInterval 40 -prefix WELLTAP
[09/03 15:03:26     30s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1711.5M, EPOCH TIME: 1725356006.586672
[09/03 15:03:26     30s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1711.5M, EPOCH TIME: 1725356006.586744
[09/03 15:03:26     30s] Processing tracks to init pin-track alignment.
[09/03 15:03:26     30s] z: 2, totalTracks: 1
[09/03 15:03:26     30s] z: 4, totalTracks: 1
[09/03 15:03:26     30s] z: 6, totalTracks: 1
[09/03 15:03:26     30s] z: 8, totalTracks: 1
[09/03 15:03:26     30s] #spOpts: VtWidth mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 15:03:26     30s] All LLGs are deleted
[09/03 15:03:26     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:26     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:26     30s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1711.5M, EPOCH TIME: 1725356006.588362
[09/03 15:03:26     30s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1711.5M, EPOCH TIME: 1725356006.588535
[09/03 15:03:26     30s] # Building AR_8 llgBox search-tree.
[09/03 15:03:26     30s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1711.5M, EPOCH TIME: 1725356006.588577
[09/03 15:03:26     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:26     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:26     30s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1711.5M, EPOCH TIME: 1725356006.588694
[09/03 15:03:26     30s] Max number of tech site patterns supported in site array is 256.
[09/03 15:03:26     30s] Core basic site is gsclib090site
[09/03 15:03:26     30s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1711.5M, EPOCH TIME: 1725356006.593753
[09/03 15:03:26     30s] After signature check, allow fast init is true, keep pre-filter is true.
[09/03 15:03:26     30s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[09/03 15:03:26     30s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1711.5M, EPOCH TIME: 1725356006.593830
[09/03 15:03:26     30s] SiteArray: non-trimmed site array dimensions = 12 x 205
[09/03 15:03:26     30s] SiteArray: use 16,384 bytes
[09/03 15:03:26     30s] SiteArray: current memory after site array memory allocation 1711.6M
[09/03 15:03:26     30s] SiteArray: FP blocked sites are writable
[09/03 15:03:26     30s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/03 15:03:26     30s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1711.6M, EPOCH TIME: 1725356006.594087
[09/03 15:03:26     30s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1711.6M, EPOCH TIME: 1725356006.594139
[09/03 15:03:26     30s] SiteArray: number of non floorplan blocked sites for llg default is 2460
[09/03 15:03:26     30s] Atter site array init, number of instance map data is 0.
[09/03 15:03:26     30s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.000, REAL:0.006, MEM:1711.6M, EPOCH TIME: 1725356006.594631
[09/03 15:03:26     30s] 
[09/03 15:03:26     30s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 15:03:26     30s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1711.6M, EPOCH TIME: 1725356006.594768
[09/03 15:03:26     30s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1711.6M, EPOCH TIME: 1725356006.594792
[09/03 15:03:26     30s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1711.6M, EPOCH TIME: 1725356006.594811
[09/03 15:03:26     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1711.6MB).
[09/03 15:03:26     30s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.008, MEM:1711.6M, EPOCH TIME: 1725356006.594859
[09/03 15:03:26     30s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.010, REAL:0.008, MEM:1711.6M, EPOCH TIME: 1725356006.594879
[09/03 15:03:26     30s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.730 (microns) as a multiple of cell FILL2's techSite 'gsclib090site' width of 0.290 microns
[09/03 15:03:26     30s] Type 'man IMPSP-5134' for more detail.
[09/03 15:03:26     30s] For 36 new insts, OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1711.6M, EPOCH TIME: 1725356006.595295
[09/03 15:03:26     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[09/03 15:03:26     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:26     30s] All LLGs are deleted
[09/03 15:03:26     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:26     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:26     30s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1711.6M, EPOCH TIME: 1725356006.595683
[09/03 15:03:26     30s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1711.6M, EPOCH TIME: 1725356006.595844
[09/03 15:03:26     30s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1701.6M, EPOCH TIME: 1725356006.596510
[09/03 15:03:26     30s] Inserted 36 well-taps <FILL2> cells (prefix WELLTAP).
[09/03 15:03:35     31s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[09/03 15:03:35     31s] <CMD> setEndCapMode -reset
[09/03 15:03:35     31s] <CMD> setEndCapMode -boundary_tap false
[09/03 15:03:35     31s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[09/03 15:03:35     31s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFDefaultRouteSpec_gpdk090
[09/03 15:03:35     31s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[09/03 15:03:35     31s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[09/03 15:03:35     31s] <CMD> setPlaceMode -reset
[09/03 15:03:35     31s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[09/03 15:03:36     31s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[09/03 15:03:36     31s] <CMD> setEndCapMode -reset
[09/03 15:03:36     31s] <CMD> setEndCapMode -boundary_tap false
[09/03 15:03:36     31s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[09/03 15:03:37     31s] <CMD> setPlaceMode -fp false
[09/03 15:03:37     31s] <CMD> place_design
[09/03 15:03:37     31s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:31.5/0:04:11.0 (0.1), mem = 1711.8M
[09/03 15:03:37     31s] #Start colorize_geometry on Tue Sep  3 15:03:37 2024
[09/03 15:03:37     31s] #
[09/03 15:03:37     31s] ### Time Record (colorize_geometry) is installed.
[09/03 15:03:37     31s] ### Time Record (Pre Callback) is installed.
[09/03 15:03:37     31s] ### Time Record (Pre Callback) is uninstalled.
[09/03 15:03:37     31s] ### Time Record (DB Import) is installed.
[09/03 15:03:37     31s] ### info: trigger incremental cell import ( 487 new cells ).
[09/03 15:03:37     31s] ### info: trigger incremental reloading library data ( #cell = 487 ).
[09/03 15:03:37     31s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1909831196 placement=1018196442 pin_access=1 inst_pattern=1
[09/03 15:03:37     31s] ### Time Record (DB Import) is uninstalled.
[09/03 15:03:37     31s] ### Time Record (DB Export) is installed.
[09/03 15:03:37     31s] Extracting standard cell pins and blockage ...... 
[09/03 15:03:37     31s] Pin and blockage extraction finished
[09/03 15:03:37     31s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1909831196 placement=1018196442 pin_access=1 inst_pattern=1
[09/03 15:03:37     31s] ### Time Record (DB Export) is uninstalled.
[09/03 15:03:37     31s] ### Time Record (Post Callback) is installed.
[09/03 15:03:37     31s] ### Time Record (Post Callback) is uninstalled.
[09/03 15:03:37     31s] #
[09/03 15:03:37     31s] #colorize_geometry statistics:
[09/03 15:03:37     31s] #Cpu time = 00:00:00
[09/03 15:03:37     31s] #Elapsed time = 00:00:00
[09/03 15:03:37     31s] #Increased memory = 15.18 (MB)
[09/03 15:03:37     31s] #Total memory = 1416.02 (MB)
[09/03 15:03:37     31s] #Peak memory = 1416.93 (MB)
[09/03 15:03:37     31s] #Number of warnings = 0
[09/03 15:03:37     31s] #Total number of warnings = 0
[09/03 15:03:37     31s] #Number of fails = 0
[09/03 15:03:37     31s] #Total number of fails = 0
[09/03 15:03:37     31s] #Complete colorize_geometry on Tue Sep  3 15:03:37 2024
[09/03 15:03:37     31s] #
[09/03 15:03:37     31s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[09/03 15:03:37     31s] ### Time Record (colorize_geometry) is uninstalled.
[09/03 15:03:37     31s] ### 
[09/03 15:03:37     31s] ###   Scalability Statistics
[09/03 15:03:37     31s] ### 
[09/03 15:03:37     31s] ### ------------------------+----------------+----------------+----------------+
[09/03 15:03:37     31s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[09/03 15:03:37     31s] ### ------------------------+----------------+----------------+----------------+
[09/03 15:03:37     31s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[09/03 15:03:37     31s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[09/03 15:03:37     31s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[09/03 15:03:37     31s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[09/03 15:03:37     31s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[09/03 15:03:37     31s] ### ------------------------+----------------+----------------+----------------+
[09/03 15:03:37     31s] ### 
[09/03 15:03:37     31s] *** Starting placeDesign default flow ***
[09/03 15:03:37     31s] ### Creating LA Mngr. totSessionCpu=0:00:31.8 mem=1731.8M
[09/03 15:03:37     31s] ### Creating LA Mngr, finished. totSessionCpu=0:00:31.8 mem=1731.8M
[09/03 15:03:37     31s] *** Start deleteBufferTree ***
[09/03 15:03:37     31s] Info: Detect buffers to remove automatically.
[09/03 15:03:37     31s] Analyzing netlist ...
[09/03 15:03:37     31s] Updating netlist
[09/03 15:03:37     31s] 
[09/03 15:03:37     31s] *summary: 0 instances (buffers/inverters) removed
[09/03 15:03:37     31s] *** Finish deleteBufferTree (0:00:00.1) ***
[09/03 15:03:37     31s] **INFO: Enable pre-place timing setting for timing analysis
[09/03 15:03:37     31s] Set Using Default Delay Limit as 101.
[09/03 15:03:37     31s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/03 15:03:37     31s] Set Default Net Delay as 0 ps.
[09/03 15:03:37     31s] Set Default Net Load as 0 pF. 
[09/03 15:03:37     31s] Set Default Input Pin Transition as 1 ps.
[09/03 15:03:37     31s] **INFO: Analyzing IO path groups for slack adjustment
[09/03 15:03:37     31s] **INFO: Disable pre-place timing setting for timing analysis
[09/03 15:03:37     31s] Set Using Default Delay Limit as 1000.
[09/03 15:03:37     31s] Set Default Net Delay as 1000 ps.
[09/03 15:03:37     31s] Set Default Input Pin Transition as 0.1 ps.
[09/03 15:03:37     31s] Set Default Net Load as 0.5 pF. 
[09/03 15:03:37     31s] **INFO: Pre-place timing setting for timing analysis already disabled
[09/03 15:03:37     31s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1784.8M, EPOCH TIME: 1725356017.720413
[09/03 15:03:37     31s] Deleted 0 physical inst  (cell - / prefix -).
[09/03 15:03:37     31s] Did not delete 84 physical insts as they were marked preplaced.
[09/03 15:03:37     31s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1784.8M, EPOCH TIME: 1725356017.720495
[09/03 15:03:37     31s] INFO: #ExclusiveGroups=0
[09/03 15:03:37     31s] INFO: There are no Exclusive Groups.
[09/03 15:03:37     31s] *** Starting "NanoPlace(TM) placement v#6 (mem=1784.8M)" ...
[09/03 15:03:37     31s] Wait...
[09/03 15:03:38     32s] *** Build Buffered Sizing Timing Model
[09/03 15:03:38     32s] (cpu=0:00:00.8 mem=1801.8M) ***
[09/03 15:03:38     32s] *** Build Virtual Sizing Timing Model
[09/03 15:03:38     32s] (cpu=0:00:00.9 mem=1809.8M) ***
[09/03 15:03:38     32s] No user-set net weight.
[09/03 15:03:38     32s] Net fanout histogram:
[09/03 15:03:38     32s] 2		: 160 (77.3%) nets
[09/03 15:03:38     32s] 3		: 28 (13.5%) nets
[09/03 15:03:38     32s] 4     -	14	: 19 (9.2%) nets
[09/03 15:03:38     32s] 15    -	39	: 0 (0.0%) nets
[09/03 15:03:38     32s] 40    -	79	: 0 (0.0%) nets
[09/03 15:03:38     32s] 80    -	159	: 0 (0.0%) nets
[09/03 15:03:38     32s] 160   -	319	: 0 (0.0%) nets
[09/03 15:03:38     32s] 320   -	639	: 0 (0.0%) nets
[09/03 15:03:38     32s] 640   -	1279	: 0 (0.0%) nets
[09/03 15:03:38     32s] 1280  -	2559	: 0 (0.0%) nets
[09/03 15:03:38     32s] 2560  -	5119	: 0 (0.0%) nets
[09/03 15:03:38     32s] 5120+		: 0 (0.0%) nets
[09/03 15:03:38     32s] no activity file in design. spp won't run.
[09/03 15:03:38     32s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[09/03 15:03:38     32s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[09/03 15:03:38     32s] Define the scan chains before using this option.
[09/03 15:03:38     32s] Type 'man IMPSP-9042' for more detail.
[09/03 15:03:38     32s] Processing tracks to init pin-track alignment.
[09/03 15:03:38     32s] z: 2, totalTracks: 1
[09/03 15:03:38     32s] z: 4, totalTracks: 1
[09/03 15:03:38     32s] z: 6, totalTracks: 1
[09/03 15:03:38     32s] z: 8, totalTracks: 1
[09/03 15:03:38     32s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 15:03:38     32s] All LLGs are deleted
[09/03 15:03:38     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:38     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:38     32s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1814.8M, EPOCH TIME: 1725356018.628171
[09/03 15:03:38     32s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1814.8M, EPOCH TIME: 1725356018.628333
[09/03 15:03:38     32s] # Building AR_8 llgBox search-tree.
[09/03 15:03:38     32s] #std cell=231 (84 fixed + 147 movable) #buf cell=0 #inv cell=7 #block=0 (0 floating + 0 preplaced)
[09/03 15:03:38     32s] #ioInst=0 #net=207 #term=561 #term/net=2.71, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=32
[09/03 15:03:38     32s] stdCell: 231 single + 0 double + 0 multi
[09/03 15:03:38     32s] Total standard cell length = 0.5472 (mm), area = 0.0014 (mm^2)
[09/03 15:03:38     32s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1814.8M, EPOCH TIME: 1725356018.628586
[09/03 15:03:38     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:38     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:38     32s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1814.8M, EPOCH TIME: 1725356018.628696
[09/03 15:03:38     32s] Max number of tech site patterns supported in site array is 256.
[09/03 15:03:38     32s] Core basic site is gsclib090site
[09/03 15:03:38     32s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1814.8M, EPOCH TIME: 1725356018.633579
[09/03 15:03:38     32s] After signature check, allow fast init is true, keep pre-filter is true.
[09/03 15:03:38     32s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[09/03 15:03:38     32s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1814.8M, EPOCH TIME: 1725356018.633670
[09/03 15:03:38     32s] SiteArray: non-trimmed site array dimensions = 12 x 205
[09/03 15:03:38     32s] SiteArray: use 16,384 bytes
[09/03 15:03:38     32s] SiteArray: current memory after site array memory allocation 1814.8M
[09/03 15:03:38     32s] SiteArray: FP blocked sites are writable
[09/03 15:03:38     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/03 15:03:38     32s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1814.8M, EPOCH TIME: 1725356018.633953
[09/03 15:03:38     32s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1814.8M, EPOCH TIME: 1725356018.634019
[09/03 15:03:38     32s] SiteArray: number of non floorplan blocked sites for llg default is 2460
[09/03 15:03:38     32s] Atter site array init, number of instance map data is 0.
[09/03 15:03:38     32s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1814.8M, EPOCH TIME: 1725356018.634492
[09/03 15:03:38     32s] 
[09/03 15:03:38     32s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 15:03:38     32s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1814.8M, EPOCH TIME: 1725356018.634643
[09/03 15:03:38     32s] 
[09/03 15:03:38     32s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 15:03:38     32s] Average module density = 0.750.
[09/03 15:03:38     32s] Density for the design = 0.750.
[09/03 15:03:38     32s]        = stdcell_area 1719 sites (1301 um^2) / alloc_area 2292 sites (1735 um^2).
[09/03 15:03:38     32s] Pin Density = 0.2280.
[09/03 15:03:38     32s]             = total # of pins 561 / total area 2460.
[09/03 15:03:38     32s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1814.8M, EPOCH TIME: 1725356018.634830
[09/03 15:03:38     32s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1814.8M, EPOCH TIME: 1725356018.634883
[09/03 15:03:38     32s] OPERPROF: Starting pre-place ADS at level 1, MEM:1814.8M, EPOCH TIME: 1725356018.634909
[09/03 15:03:38     32s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1814.8M, EPOCH TIME: 1725356018.635006
[09/03 15:03:38     32s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1814.8M, EPOCH TIME: 1725356018.635031
[09/03 15:03:38     32s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1814.8M, EPOCH TIME: 1725356018.635065
[09/03 15:03:38     32s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1814.8M, EPOCH TIME: 1725356018.635096
[09/03 15:03:38     32s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1814.8M, EPOCH TIME: 1725356018.635119
[09/03 15:03:38     32s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1814.8M, EPOCH TIME: 1725356018.635170
[09/03 15:03:38     32s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1814.8M, EPOCH TIME: 1725356018.635195
[09/03 15:03:38     32s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1814.8M, EPOCH TIME: 1725356018.635219
[09/03 15:03:38     32s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1814.8M, EPOCH TIME: 1725356018.635301
[09/03 15:03:38     32s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1814.8M, EPOCH TIME: 1725356018.635363
[09/03 15:03:38     32s] ADSU 0.750 -> 0.846. site 2292.000 -> 2032.000. GS 20.880
[09/03 15:03:38     32s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:1814.8M, EPOCH TIME: 1725356018.635524
[09/03 15:03:38     32s] OPERPROF: Starting spMPad at level 1, MEM:1814.8M, EPOCH TIME: 1725356018.635668
[09/03 15:03:38     32s] OPERPROF:   Starting spContextMPad at level 2, MEM:1814.8M, EPOCH TIME: 1725356018.635711
[09/03 15:03:38     32s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1814.8M, EPOCH TIME: 1725356018.635732
[09/03 15:03:38     32s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1814.8M, EPOCH TIME: 1725356018.635752
[09/03 15:03:38     32s] Initial padding reaches pin density 0.600 for top
[09/03 15:03:38     32s] InitPadU 0.846 -> 0.898 for top
[09/03 15:03:38     32s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1814.8M, EPOCH TIME: 1725356018.636005
[09/03 15:03:38     32s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1814.8M, EPOCH TIME: 1725356018.636045
[09/03 15:03:38     32s] === lastAutoLevel = 6 
[09/03 15:03:38     32s] OPERPROF: Starting spInitNetWt at level 1, MEM:1814.8M, EPOCH TIME: 1725356018.636126
[09/03 15:03:38     32s] no activity file in design. spp won't run.
[09/03 15:03:38     32s] [spp] 0
[09/03 15:03:38     32s] [adp] 0:1:1:3
[09/03 15:03:38     32s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.050, REAL:0.052, MEM:1842.9M, EPOCH TIME: 1725356018.688298
[09/03 15:03:38     32s] Clock gating cells determined by native netlist tracing.
[09/03 15:03:38     32s] no activity file in design. spp won't run.
[09/03 15:03:38     32s] no activity file in design. spp won't run.
[09/03 15:03:38     32s] OPERPROF: Starting npMain at level 1, MEM:1844.9M, EPOCH TIME: 1725356018.710340
[09/03 15:03:39     32s] OPERPROF:   Starting npPlace at level 2, MEM:1852.9M, EPOCH TIME: 1725356019.711938
[09/03 15:03:39     32s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[09/03 15:03:39     32s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[09/03 15:03:39     32s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1853.9M
[09/03 15:03:39     32s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[09/03 15:03:39     32s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[09/03 15:03:39     32s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1853.9M
[09/03 15:03:39     32s] exp_mt_sequential is set from setPlaceMode option to 1
[09/03 15:03:39     32s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[09/03 15:03:39     32s] place_exp_mt_interval set to default 32
[09/03 15:03:39     32s] place_exp_mt_interval_bias (first half) set to default 0.750000
[09/03 15:03:39     32s] Iteration  3: Total net bbox = 6.014e-01 (4.26e-01 1.75e-01)
[09/03 15:03:39     32s]               Est.  stn bbox = 6.419e-01 (4.56e-01 1.85e-01)
[09/03 15:03:39     32s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1855.3M
[09/03 15:03:39     32s] Total number of setup views is 1.
[09/03 15:03:39     32s] Total number of active setup views is 1.
[09/03 15:03:39     32s] Active setup views:
[09/03 15:03:39     32s]     setup
[09/03 15:03:39     32s] Iteration  4: Total net bbox = 8.687e+02 (8.59e+02 9.96e+00)
[09/03 15:03:39     32s]               Est.  stn bbox = 9.642e+02 (9.53e+02 1.07e+01)
[09/03 15:03:39     32s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1855.3M
[09/03 15:03:39     32s] Iteration  5: Total net bbox = 1.455e+03 (8.84e+02 5.70e+02)
[09/03 15:03:39     32s]               Est.  stn bbox = 1.608e+03 (9.89e+02 6.19e+02)
[09/03 15:03:39     32s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1855.3M
[09/03 15:03:39     32s] OPERPROF:   Finished npPlace at level 2, CPU:0.050, REAL:0.042, MEM:1855.3M, EPOCH TIME: 1725356019.753904
[09/03 15:03:39     32s] OPERPROF: Finished npMain at level 1, CPU:0.050, REAL:1.044, MEM:1855.3M, EPOCH TIME: 1725356019.754207
[09/03 15:03:39     32s] [adp] clock
[09/03 15:03:39     32s] [adp] weight, nr nets, wire length
[09/03 15:03:39     32s] [adp]      0        0  0.000000
[09/03 15:03:39     32s] [adp] data
[09/03 15:03:39     32s] [adp] weight, nr nets, wire length
[09/03 15:03:39     32s] [adp]      0      207  3540.871500
[09/03 15:03:39     32s] [adp] 0.000000|0.000000|0.000000
[09/03 15:03:39     32s] Iteration  6: Total net bbox = 2.167e+03 (1.17e+03 9.98e+02)
[09/03 15:03:39     32s]               Est.  stn bbox = 2.434e+03 (1.31e+03 1.13e+03)
[09/03 15:03:39     32s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1855.3M
[09/03 15:03:39     32s] *** cost = 2.167e+03 (1.17e+03 9.98e+02) (cpu for global=0:00:00.1) real=0:00:01.0***
[09/03 15:03:39     32s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[09/03 15:03:39     32s] Saved padding area to DB
[09/03 15:03:39     32s] All LLGs are deleted
[09/03 15:03:39     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[09/03 15:03:39     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:39     32s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1855.3M, EPOCH TIME: 1725356019.755129
[09/03 15:03:39     32s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1855.3M, EPOCH TIME: 1725356019.755316
[09/03 15:03:39     32s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[09/03 15:03:39     32s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
[09/03 15:03:39     32s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/03 15:03:39     32s] Type 'man IMPSP-9025' for more detail.
[09/03 15:03:39     32s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1855.3M, EPOCH TIME: 1725356019.756295
[09/03 15:03:39     32s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1855.3M, EPOCH TIME: 1725356019.756372
[09/03 15:03:39     32s] Processing tracks to init pin-track alignment.
[09/03 15:03:39     32s] z: 2, totalTracks: 1
[09/03 15:03:39     32s] z: 4, totalTracks: 1
[09/03 15:03:39     32s] z: 6, totalTracks: 1
[09/03 15:03:39     32s] z: 8, totalTracks: 1
[09/03 15:03:39     32s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 15:03:39     32s] All LLGs are deleted
[09/03 15:03:39     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:39     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:39     32s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1855.3M, EPOCH TIME: 1725356019.757830
[09/03 15:03:39     32s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1855.3M, EPOCH TIME: 1725356019.758000
[09/03 15:03:39     32s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1855.3M, EPOCH TIME: 1725356019.758053
[09/03 15:03:39     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:39     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:39     32s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1855.3M, EPOCH TIME: 1725356019.758156
[09/03 15:03:39     32s] Max number of tech site patterns supported in site array is 256.
[09/03 15:03:39     32s] Core basic site is gsclib090site
[09/03 15:03:39     32s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1855.3M, EPOCH TIME: 1725356019.763297
[09/03 15:03:39     32s] After signature check, allow fast init is true, keep pre-filter is true.
[09/03 15:03:39     32s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/03 15:03:39     32s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1855.3M, EPOCH TIME: 1725356019.763385
[09/03 15:03:39     32s] Fast DP-INIT is on for default
[09/03 15:03:39     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/03 15:03:39     32s] Atter site array init, number of instance map data is 0.
[09/03 15:03:39     32s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.006, MEM:1855.3M, EPOCH TIME: 1725356019.764011
[09/03 15:03:39     32s] 
[09/03 15:03:39     32s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 15:03:39     32s] OPERPROF:       Starting CMU at level 4, MEM:1855.3M, EPOCH TIME: 1725356019.764194
[09/03 15:03:39     32s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1855.3M, EPOCH TIME: 1725356019.764392
[09/03 15:03:39     32s] 
[09/03 15:03:39     32s] Bad Lib Cell Checking (CMU) is done! (0)
[09/03 15:03:39     32s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1855.3M, EPOCH TIME: 1725356019.764438
[09/03 15:03:39     32s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1855.3M, EPOCH TIME: 1725356019.764455
[09/03 15:03:39     32s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1855.3M, EPOCH TIME: 1725356019.764475
[09/03 15:03:39     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1855.3MB).
[09/03 15:03:39     32s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.008, MEM:1855.3M, EPOCH TIME: 1725356019.764547
[09/03 15:03:39     32s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.008, MEM:1855.3M, EPOCH TIME: 1725356019.764567
[09/03 15:03:39     32s] TDRefine: refinePlace mode is spiral
[09/03 15:03:39     32s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20939.1
[09/03 15:03:39     32s] OPERPROF: Starting RefinePlace at level 1, MEM:1855.3M, EPOCH TIME: 1725356019.764596
[09/03 15:03:39     32s] *** Starting refinePlace (0:00:33.0 mem=1855.3M) ***
[09/03 15:03:39     32s] Total net bbox length = 2.184e+03 (1.177e+03 1.007e+03) (ext = 5.830e+02)
[09/03 15:03:39     32s] 
[09/03 15:03:39     32s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 15:03:39     32s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/03 15:03:39     32s] (I)      Default pattern map key = AR_8_default.
[09/03 15:03:39     32s] (I)      Default pattern map key = AR_8_default.
[09/03 15:03:39     32s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1855.3M, EPOCH TIME: 1725356019.765951
[09/03 15:03:39     32s] Starting refinePlace ...
[09/03 15:03:39     32s] (I)      Default pattern map key = AR_8_default.
[09/03 15:03:39     32s] (I)      Default pattern map key = AR_8_default.
[09/03 15:03:39     32s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1855.3M, EPOCH TIME: 1725356019.767109
[09/03 15:03:39     32s] DDP initSite1 nrRow 12 nrJob 12
[09/03 15:03:39     32s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1855.3M, EPOCH TIME: 1725356019.767142
[09/03 15:03:39     32s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1855.3M, EPOCH TIME: 1725356019.767161
[09/03 15:03:39     32s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1855.3M, EPOCH TIME: 1725356019.767178
[09/03 15:03:39     32s] DDP markSite nrRow 12 nrJob 12
[09/03 15:03:39     32s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1855.3M, EPOCH TIME: 1725356019.767200
[09/03 15:03:39     32s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1855.3M, EPOCH TIME: 1725356019.767227
[09/03 15:03:39     32s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1855.3M, EPOCH TIME: 1725356019.767309
[09/03 15:03:39     32s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1855.3M, EPOCH TIME: 1725356019.767326
[09/03 15:03:39     32s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1855.3M, EPOCH TIME: 1725356019.767363
[09/03 15:03:39     32s] ** Cut row section cpu time 0:00:00.0.
[09/03 15:03:39     32s]  ** Cut row section real time 0:00:00.0.
[09/03 15:03:39     32s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1855.3M, EPOCH TIME: 1725356019.767389
[09/03 15:03:39     32s]   Spread Effort: high, standalone mode, useDDP on.
[09/03 15:03:39     32s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1855.3MB) @(0:00:33.0 - 0:00:33.0).
[09/03 15:03:39     32s] Move report: preRPlace moves 147 insts, mean move: 3.62 um, max move: 8.84 um 
[09/03 15:03:39     32s] 	Max move on inst (g3417__4319): (46.82, 33.66) --> (50.46, 38.86)
[09/03 15:03:39     32s] 	Length: 26 sites, height: 1 rows, site name: gsclib090site, cell type: ADDFX1
[09/03 15:03:39     32s] 	Violation at original loc: Placement Blockage Violation
[09/03 15:03:39     32s] wireLenOptFixPriorityInst 0 inst fixed
[09/03 15:03:39     32s] Placement tweakage begins.
[09/03 15:03:39     32s] wire length = 2.925e+03
[09/03 15:03:39     32s] wire length = 2.685e+03
[09/03 15:03:39     32s] Placement tweakage ends.
[09/03 15:03:39     32s] Move report: tweak moves 56 insts, mean move: 3.60 um, max move: 14.79 um 
[09/03 15:03:39     32s] 	Max move on inst (g3440__9945): (34.80, 28.42) --> (25.23, 33.64)
[09/03 15:03:39     32s] 
[09/03 15:03:39     32s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/03 15:03:39     32s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[09/03 15:03:39     32s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[09/03 15:03:39     32s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/03 15:03:39     32s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1880.3MB) @(0:00:33.0 - 0:00:33.0).
[09/03 15:03:39     32s] Move report: Detail placement moves 147 insts, mean move: 4.01 um, max move: 10.84 um 
[09/03 15:03:39     32s] 	Max move on inst (g3440__9945): (35.12, 32.69) --> (25.23, 33.64)
[09/03 15:03:39     32s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1880.3MB
[09/03 15:03:39     32s] Statistics of distance of Instance movement in refine placement:
[09/03 15:03:39     32s]   maximum (X+Y) =        10.84 um
[09/03 15:03:39     32s]   inst (g3440__9945) with max move: (35.1185, 32.686) -> (25.23, 33.64)
[09/03 15:03:39     32s]   mean    (X+Y) =         4.01 um
[09/03 15:03:39     32s] Summary Report:
[09/03 15:03:39     32s] Instances move: 147 (out of 147 movable)
[09/03 15:03:39     32s] Instances flipped: 0
[09/03 15:03:39     32s] Mean displacement: 4.01 um
[09/03 15:03:39     32s] Max displacement: 10.84 um (Instance: g3440__9945) (35.1185, 32.686) -> (25.23, 33.64)
[09/03 15:03:39     32s] 	Length: 4 sites, height: 1 rows, site name: gsclib090site, cell type: NAND2XL
[09/03 15:03:39     32s] Total instances moved : 147
[09/03 15:03:39     32s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.012, MEM:1880.3M, EPOCH TIME: 1725356019.777460
[09/03 15:03:39     32s] Total net bbox length = 2.446e+03 (1.160e+03 1.286e+03) (ext = 5.707e+02)
[09/03 15:03:39     32s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1880.3MB
[09/03 15:03:39     32s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1880.3MB) @(0:00:33.0 - 0:00:33.0).
[09/03 15:03:39     32s] *** Finished refinePlace (0:00:33.0 mem=1880.3M) ***
[09/03 15:03:39     32s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20939.1
[09/03 15:03:39     32s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.013, MEM:1880.3M, EPOCH TIME: 1725356019.777611
[09/03 15:03:39     32s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1880.3M, EPOCH TIME: 1725356019.777636
[09/03 15:03:39     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:231).
[09/03 15:03:39     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:39     32s] All LLGs are deleted
[09/03 15:03:39     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:39     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:39     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1880.3M, EPOCH TIME: 1725356019.778264
[09/03 15:03:39     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1880.3M, EPOCH TIME: 1725356019.778506
[09/03 15:03:39     32s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1880.3M, EPOCH TIME: 1725356019.779419
[09/03 15:03:39     32s] *** End of Placement (cpu=0:00:01.1, real=0:00:02.0, mem=1880.3M) ***
[09/03 15:03:39     32s] Processing tracks to init pin-track alignment.
[09/03 15:03:39     32s] z: 2, totalTracks: 1
[09/03 15:03:39     32s] z: 4, totalTracks: 1
[09/03 15:03:39     32s] z: 6, totalTracks: 1
[09/03 15:03:39     32s] z: 8, totalTracks: 1
[09/03 15:03:39     32s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 15:03:39     32s] All LLGs are deleted
[09/03 15:03:39     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:39     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:39     32s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1880.3M, EPOCH TIME: 1725356019.781370
[09/03 15:03:39     32s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1880.3M, EPOCH TIME: 1725356019.781581
[09/03 15:03:39     32s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1880.3M, EPOCH TIME: 1725356019.781652
[09/03 15:03:39     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:39     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:39     32s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1880.3M, EPOCH TIME: 1725356019.781780
[09/03 15:03:39     32s] Max number of tech site patterns supported in site array is 256.
[09/03 15:03:39     32s] Core basic site is gsclib090site
[09/03 15:03:39     32s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1880.3M, EPOCH TIME: 1725356019.789178
[09/03 15:03:39     32s] After signature check, allow fast init is true, keep pre-filter is true.
[09/03 15:03:39     32s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/03 15:03:39     32s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1880.3M, EPOCH TIME: 1725356019.789308
[09/03 15:03:39     32s] Fast DP-INIT is on for default
[09/03 15:03:39     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/03 15:03:39     32s] Atter site array init, number of instance map data is 0.
[09/03 15:03:39     32s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:1880.3M, EPOCH TIME: 1725356019.790182
[09/03 15:03:39     32s] 
[09/03 15:03:39     32s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 15:03:39     32s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.009, MEM:1880.3M, EPOCH TIME: 1725356019.790412
[09/03 15:03:39     32s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1880.3M, EPOCH TIME: 1725356019.790494
[09/03 15:03:39     32s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1880.3M, EPOCH TIME: 1725356019.790590
[09/03 15:03:39     32s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1880.3M, EPOCH TIME: 1725356019.790712
[09/03 15:03:39     32s] default core: bins with density > 0.750 = 33.33 % ( 2 / 6 )
[09/03 15:03:39     32s] Density distribution unevenness ratio = 3.088%
[09/03 15:03:39     32s] Density distribution unevenness ratio (U70) = 3.088%
[09/03 15:03:39     32s] Density distribution unevenness ratio (U80) = 0.106%
[09/03 15:03:39     32s] Density distribution unevenness ratio (U90) = 0.000%
[09/03 15:03:39     32s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:1880.3M, EPOCH TIME: 1725356019.790814
[09/03 15:03:39     32s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1880.3M, EPOCH TIME: 1725356019.790855
[09/03 15:03:39     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[09/03 15:03:39     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:39     32s] All LLGs are deleted
[09/03 15:03:39     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:39     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:39     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1880.3M, EPOCH TIME: 1725356019.791431
[09/03 15:03:39     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1880.3M, EPOCH TIME: 1725356019.791629
[09/03 15:03:39     32s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.001, MEM:1880.3M, EPOCH TIME: 1725356019.792321
[09/03 15:03:39     32s] *** Free Virtual Timing Model ...(mem=1880.3M)
[09/03 15:03:39     32s] Starting IO pin assignment...
[09/03 15:03:39     32s] The design is not routed. Using placement based method for pin assignment.
[09/03 15:03:39     32s] Completed IO pin assignment.
[09/03 15:03:39     33s] **INFO: Enable pre-place timing setting for timing analysis
[09/03 15:03:39     33s] Set Using Default Delay Limit as 101.
[09/03 15:03:39     33s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/03 15:03:39     33s] Set Default Net Delay as 0 ps.
[09/03 15:03:39     33s] Set Default Net Load as 0 pF. 
[09/03 15:03:39     33s] **INFO: Analyzing IO path groups for slack adjustment
[09/03 15:03:39     33s] **INFO: Disable pre-place timing setting for timing analysis
[09/03 15:03:39     33s] Set Using Default Delay Limit as 1000.
[09/03 15:03:39     33s] Set Default Net Delay as 1000 ps.
[09/03 15:03:39     33s] Set Default Net Load as 0.5 pF. 
[09/03 15:03:39     33s] Info: Disable timing driven in postCTS congRepair.
[09/03 15:03:39     33s] 
[09/03 15:03:39     33s] Starting congRepair ...
[09/03 15:03:39     33s] User Input Parameters:
[09/03 15:03:39     33s] - Congestion Driven    : On
[09/03 15:03:39     33s] - Timing Driven        : Off
[09/03 15:03:39     33s] - Area-Violation Based : On
[09/03 15:03:39     33s] - Start Rollback Level : -5
[09/03 15:03:39     33s] - Legalized            : On
[09/03 15:03:39     33s] - Window Based         : Off
[09/03 15:03:39     33s] - eDen incr mode       : Off
[09/03 15:03:39     33s] - Small incr mode      : Off
[09/03 15:03:39     33s] 
[09/03 15:03:39     33s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1870.8M, EPOCH TIME: 1725356019.825083
[09/03 15:03:39     33s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.004, MEM:1870.8M, EPOCH TIME: 1725356019.829090
[09/03 15:03:39     33s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1870.8M, EPOCH TIME: 1725356019.829164
[09/03 15:03:39     33s] Starting Early Global Route congestion estimation: mem = 1870.8M
[09/03 15:03:39     33s] (I)      ==================== Layers =====================
[09/03 15:03:39     33s] (I)      +-----+----+---------+---------+--------+-------+
[09/03 15:03:39     33s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[09/03 15:03:39     33s] (I)      +-----+----+---------+---------+--------+-------+
[09/03 15:03:39     33s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[09/03 15:03:39     33s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[09/03 15:03:39     33s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[09/03 15:03:39     33s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[09/03 15:03:39     33s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[09/03 15:03:39     33s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[09/03 15:03:39     33s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[09/03 15:03:39     33s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[09/03 15:03:39     33s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[09/03 15:03:39     33s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[09/03 15:03:39     33s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[09/03 15:03:39     33s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[09/03 15:03:39     33s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[09/03 15:03:39     33s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[09/03 15:03:39     33s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[09/03 15:03:39     33s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[09/03 15:03:39     33s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[09/03 15:03:39     33s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[09/03 15:03:39     33s] (I)      +-----+----+---------+---------+--------+-------+
[09/03 15:03:39     33s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[09/03 15:03:39     33s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[09/03 15:03:39     33s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[09/03 15:03:39     33s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[09/03 15:03:39     33s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[09/03 15:03:39     33s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[09/03 15:03:39     33s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[09/03 15:03:39     33s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[09/03 15:03:39     33s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[09/03 15:03:39     33s] (I)      +-----+----+---------+---------+--------+-------+
[09/03 15:03:39     33s] (I)      Started Import and model ( Curr Mem: 1870.80 MB )
[09/03 15:03:39     33s] (I)      Default pattern map key = AR_8_default.
[09/03 15:03:39     33s] (I)      == Non-default Options ==
[09/03 15:03:39     33s] (I)      Maximum routing layer                              : 9
[09/03 15:03:39     33s] (I)      Number of threads                                  : 1
[09/03 15:03:39     33s] (I)      Use non-blocking free Dbs wires                    : false
[09/03 15:03:39     33s] (I)      Method to set GCell size                           : row
[09/03 15:03:39     33s] (I)      Counted 291 PG shapes. We will not process PG shapes layer by layer.
[09/03 15:03:39     33s] (I)      Use row-based GCell size
[09/03 15:03:39     33s] (I)      Use row-based GCell align
[09/03 15:03:39     33s] (I)      layer 0 area = 280000
[09/03 15:03:39     33s] (I)      layer 1 area = 320000
[09/03 15:03:39     33s] (I)      layer 2 area = 320000
[09/03 15:03:39     33s] (I)      layer 3 area = 320000
[09/03 15:03:39     33s] (I)      layer 4 area = 320000
[09/03 15:03:39     33s] (I)      layer 5 area = 320000
[09/03 15:03:39     33s] (I)      layer 6 area = 320000
[09/03 15:03:39     33s] (I)      layer 7 area = 800000
[09/03 15:03:39     33s] (I)      layer 8 area = 800000
[09/03 15:03:39     33s] (I)      GCell unit size   : 5220
[09/03 15:03:39     33s] (I)      GCell multiplier  : 1
[09/03 15:03:39     33s] (I)      GCell row height  : 5220
[09/03 15:03:39     33s] (I)      Actual row height : 5220
[09/03 15:03:39     33s] (I)      GCell align ref   : 20300 20300
[09/03 15:03:39     33s] [NR-eGR] Track table information for default rule: 
[09/03 15:03:39     33s] [NR-eGR] Metal1 has single uniform track structure
[09/03 15:03:39     33s] [NR-eGR] Metal2 has single uniform track structure
[09/03 15:03:39     33s] [NR-eGR] Metal3 has single uniform track structure
[09/03 15:03:39     33s] [NR-eGR] Metal4 has single uniform track structure
[09/03 15:03:39     33s] [NR-eGR] Metal5 has single uniform track structure
[09/03 15:03:39     33s] [NR-eGR] Metal6 has single uniform track structure
[09/03 15:03:39     33s] [NR-eGR] Metal7 has single uniform track structure
[09/03 15:03:39     33s] [NR-eGR] Metal8 has single uniform track structure
[09/03 15:03:39     33s] [NR-eGR] Metal9 has single uniform track structure
[09/03 15:03:39     33s] (I)      =============== Default via ================
[09/03 15:03:39     33s] (I)      +---+------------------+-------------------+
[09/03 15:03:39     33s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[09/03 15:03:39     33s] (I)      +---+------------------+-------------------+
[09/03 15:03:39     33s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[09/03 15:03:39     33s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[09/03 15:03:39     33s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[09/03 15:03:39     33s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[09/03 15:03:39     33s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[09/03 15:03:39     33s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[09/03 15:03:39     33s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[09/03 15:03:39     33s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[09/03 15:03:39     33s] (I)      +---+------------------+-------------------+
[09/03 15:03:39     33s] [NR-eGR] Read 458 PG shapes
[09/03 15:03:39     33s] [NR-eGR] Read 0 clock shapes
[09/03 15:03:39     33s] [NR-eGR] Read 0 other shapes
[09/03 15:03:39     33s] [NR-eGR] #Routing Blockages  : 0
[09/03 15:03:39     33s] [NR-eGR] #Instance Blockages : 0
[09/03 15:03:39     33s] [NR-eGR] #PG Blockages       : 458
[09/03 15:03:39     33s] [NR-eGR] #Halo Blockages     : 0
[09/03 15:03:39     33s] [NR-eGR] #Boundary Blockages : 0
[09/03 15:03:39     33s] [NR-eGR] #Clock Blockages    : 0
[09/03 15:03:39     33s] [NR-eGR] #Other Blockages    : 0
[09/03 15:03:39     33s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/03 15:03:39     33s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/03 15:03:39     33s] [NR-eGR] Read 207 nets ( ignored 0 )
[09/03 15:03:39     33s] (I)      early_global_route_priority property id does not exist.
[09/03 15:03:39     33s] (I)      Read Num Blocks=458  Num Prerouted Wires=0  Num CS=0
[09/03 15:03:39     33s] (I)      Layer 1 (V) : #blockages 52 : #preroutes 0
[09/03 15:03:39     33s] (I)      Layer 2 (H) : #blockages 52 : #preroutes 0
[09/03 15:03:39     33s] (I)      Layer 3 (V) : #blockages 52 : #preroutes 0
[09/03 15:03:39     33s] (I)      Layer 4 (H) : #blockages 52 : #preroutes 0
[09/03 15:03:39     33s] (I)      Layer 5 (V) : #blockages 52 : #preroutes 0
[09/03 15:03:39     33s] (I)      Layer 6 (H) : #blockages 52 : #preroutes 0
[09/03 15:03:39     33s] (I)      Layer 7 (V) : #blockages 86 : #preroutes 0
[09/03 15:03:39     33s] (I)      Layer 8 (H) : #blockages 60 : #preroutes 0
[09/03 15:03:39     33s] (I)      Number of ignored nets                =      0
[09/03 15:03:39     33s] (I)      Number of connected nets              =      0
[09/03 15:03:39     33s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/03 15:03:39     33s] (I)      Number of clock nets                  =      0.  Ignored: No
[09/03 15:03:39     33s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/03 15:03:39     33s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/03 15:03:39     33s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/03 15:03:39     33s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/03 15:03:39     33s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/03 15:03:39     33s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/03 15:03:39     33s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/03 15:03:39     33s] (I)      Ndr track 0 does not exist
[09/03 15:03:39     33s] (I)      ---------------------Grid Graph Info--------------------
[09/03 15:03:39     33s] (I)      Routing area        : (0, 0) - (159500, 103240)
[09/03 15:03:39     33s] (I)      Core area           : (20300, 20300) - (139200, 82940)
[09/03 15:03:39     33s] (I)      Site width          :   580  (dbu)
[09/03 15:03:39     33s] (I)      Row height          :  5220  (dbu)
[09/03 15:03:39     33s] (I)      GCell row height    :  5220  (dbu)
[09/03 15:03:39     33s] (I)      GCell width         :  5220  (dbu)
[09/03 15:03:39     33s] (I)      GCell height        :  5220  (dbu)
[09/03 15:03:39     33s] (I)      Grid                :    30    19     9
[09/03 15:03:39     33s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[09/03 15:03:39     33s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[09/03 15:03:39     33s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[09/03 15:03:39     33s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[09/03 15:03:39     33s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[09/03 15:03:39     33s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[09/03 15:03:39     33s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[09/03 15:03:39     33s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[09/03 15:03:39     33s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[09/03 15:03:39     33s] (I)      Total num of tracks :   178   275   178   275   178   275   178    91    58
[09/03 15:03:39     33s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[09/03 15:03:39     33s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[09/03 15:03:39     33s] (I)      --------------------------------------------------------
[09/03 15:03:39     33s] 
[09/03 15:03:39     33s] [NR-eGR] ============ Routing rule table ============
[09/03 15:03:39     33s] [NR-eGR] Rule id: 0  Nets: 207
[09/03 15:03:39     33s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/03 15:03:39     33s] (I)                    Layer    2    3    4    5    6    7     8     9 
[09/03 15:03:39     33s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[09/03 15:03:39     33s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[09/03 15:03:39     33s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[09/03 15:03:39     33s] [NR-eGR] ========================================
[09/03 15:03:39     33s] [NR-eGR] 
[09/03 15:03:39     33s] (I)      =============== Blocked Tracks ===============
[09/03 15:03:39     33s] (I)      +-------+---------+----------+---------------+
[09/03 15:03:39     33s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/03 15:03:39     33s] (I)      +-------+---------+----------+---------------+
[09/03 15:03:39     33s] (I)      |     1 |       0 |        0 |         0.00% |
[09/03 15:03:39     33s] (I)      |     2 |    5225 |      392 |         7.50% |
[09/03 15:03:39     33s] (I)      |     3 |    5340 |      180 |         3.37% |
[09/03 15:03:39     33s] (I)      |     4 |    5225 |      392 |         7.50% |
[09/03 15:03:39     33s] (I)      |     5 |    5340 |      180 |         3.37% |
[09/03 15:03:39     33s] (I)      |     6 |    5225 |      392 |         7.50% |
[09/03 15:03:39     33s] (I)      |     7 |    5340 |      180 |         3.37% |
[09/03 15:03:39     33s] (I)      |     8 |    1729 |      558 |        32.27% |
[09/03 15:03:39     33s] (I)      |     9 |    1740 |      916 |        52.64% |
[09/03 15:03:39     33s] (I)      +-------+---------+----------+---------------+
[09/03 15:03:39     33s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1870.80 MB )
[09/03 15:03:39     33s] (I)      Reset routing kernel
[09/03 15:03:39     33s] (I)      Started Global Routing ( Curr Mem: 1870.80 MB )
[09/03 15:03:39     33s] (I)      totalPins=561  totalGlobalPin=539 (96.08%)
[09/03 15:03:39     33s] (I)      total 2D Cap : 32890 = (16450 H, 16440 V)
[09/03 15:03:39     33s] [NR-eGR] Layer group 1: route 207 net(s) in layer range [2, 9]
[09/03 15:03:39     33s] (I)      
[09/03 15:03:39     33s] (I)      ============  Phase 1a Route ============
[09/03 15:03:39     33s] (I)      Usage: 970 = (439 H, 531 V) = (2.67% H, 3.23% V) = (1.146e+03um H, 1.386e+03um V)
[09/03 15:03:39     33s] (I)      
[09/03 15:03:39     33s] (I)      ============  Phase 1b Route ============
[09/03 15:03:39     33s] (I)      Usage: 970 = (439 H, 531 V) = (2.67% H, 3.23% V) = (1.146e+03um H, 1.386e+03um V)
[09/03 15:03:39     33s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.531700e+03um
[09/03 15:03:39     33s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/03 15:03:39     33s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/03 15:03:39     33s] (I)      
[09/03 15:03:39     33s] (I)      ============  Phase 1c Route ============
[09/03 15:03:39     33s] (I)      Usage: 970 = (439 H, 531 V) = (2.67% H, 3.23% V) = (1.146e+03um H, 1.386e+03um V)
[09/03 15:03:39     33s] (I)      
[09/03 15:03:39     33s] (I)      ============  Phase 1d Route ============
[09/03 15:03:39     33s] (I)      Usage: 970 = (439 H, 531 V) = (2.67% H, 3.23% V) = (1.146e+03um H, 1.386e+03um V)
[09/03 15:03:39     33s] (I)      
[09/03 15:03:39     33s] (I)      ============  Phase 1e Route ============
[09/03 15:03:39     33s] (I)      Usage: 970 = (439 H, 531 V) = (2.67% H, 3.23% V) = (1.146e+03um H, 1.386e+03um V)
[09/03 15:03:39     33s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.531700e+03um
[09/03 15:03:39     33s] (I)      
[09/03 15:03:39     33s] (I)      ============  Phase 1l Route ============
[09/03 15:03:39     33s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/03 15:03:39     33s] (I)      Layer  2:       4817       685         0           0        4860    ( 0.00%) 
[09/03 15:03:39     33s] (I)      Layer  3:       5029       441         0           0        4959    ( 0.00%) 
[09/03 15:03:39     33s] (I)      Layer  4:       4817        23         0           0        4860    ( 0.00%) 
[09/03 15:03:39     33s] (I)      Layer  5:       5029         1         0           0        4959    ( 0.00%) 
[09/03 15:03:39     33s] (I)      Layer  6:       4817         5         0           0        4860    ( 0.00%) 
[09/03 15:03:39     33s] (I)      Layer  7:       5029         0         0           0        4959    ( 0.00%) 
[09/03 15:03:39     33s] (I)      Layer  8:       1097         0         0         348        1272    (21.48%) 
[09/03 15:03:39     33s] (I)      Layer  9:        774         0         0         753         900    (45.55%) 
[09/03 15:03:39     33s] (I)      Total:         31409      1155         0        1101       31629    ( 3.36%) 
[09/03 15:03:39     33s] (I)      
[09/03 15:03:39     33s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/03 15:03:39     33s] [NR-eGR]                        OverCon            
[09/03 15:03:39     33s] [NR-eGR]                         #Gcell     %Gcell
[09/03 15:03:39     33s] [NR-eGR]        Layer             (1-0)    OverCon
[09/03 15:03:39     33s] [NR-eGR] ----------------------------------------------
[09/03 15:03:39     33s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/03 15:03:39     33s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[09/03 15:03:39     33s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/03 15:03:39     33s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/03 15:03:39     33s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[09/03 15:03:39     33s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[09/03 15:03:39     33s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[09/03 15:03:39     33s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[09/03 15:03:39     33s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[09/03 15:03:39     33s] [NR-eGR] ----------------------------------------------
[09/03 15:03:39     33s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[09/03 15:03:39     33s] [NR-eGR] 
[09/03 15:03:39     33s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1870.80 MB )
[09/03 15:03:39     33s] (I)      total 2D Cap : 32921 = (16451 H, 16470 V)
[09/03 15:03:39     33s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/03 15:03:39     33s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1870.8M
[09/03 15:03:39     33s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.011, MEM:1870.8M, EPOCH TIME: 1725356019.840295
[09/03 15:03:39     33s] OPERPROF: Starting HotSpotCal at level 1, MEM:1870.8M, EPOCH TIME: 1725356019.840319
[09/03 15:03:39     33s] [hotspot] +------------+---------------+---------------+
[09/03 15:03:39     33s] [hotspot] |            |   max hotspot | total hotspot |
[09/03 15:03:39     33s] [hotspot] +------------+---------------+---------------+
[09/03 15:03:39     33s] [hotspot] | normalized |          0.00 |          0.00 |
[09/03 15:03:39     33s] [hotspot] +------------+---------------+---------------+
[09/03 15:03:39     33s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/03 15:03:39     33s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/03 15:03:39     33s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1870.8M, EPOCH TIME: 1725356019.840542
[09/03 15:03:39     33s] Skipped repairing congestion.
[09/03 15:03:39     33s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1870.8M, EPOCH TIME: 1725356019.840599
[09/03 15:03:39     33s] Starting Early Global Route wiring: mem = 1870.8M
[09/03 15:03:39     33s] (I)      ============= Track Assignment ============
[09/03 15:03:39     33s] (I)      Started Track Assignment (1T) ( Curr Mem: 1870.80 MB )
[09/03 15:03:39     33s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[09/03 15:03:39     33s] (I)      Run Multi-thread track assignment
[09/03 15:03:39     33s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1870.80 MB )
[09/03 15:03:39     33s] (I)      Started Export ( Curr Mem: 1870.80 MB )
[09/03 15:03:39     33s] [NR-eGR]                 Length (um)  Vias 
[09/03 15:03:39     33s] [NR-eGR] ----------------------------------
[09/03 15:03:39     33s] [NR-eGR]  Metal1  (1H)             0   529 
[09/03 15:03:39     33s] [NR-eGR]  Metal2  (2V)          1407   717 
[09/03 15:03:39     33s] [NR-eGR]  Metal3  (3H)          1154    16 
[09/03 15:03:39     33s] [NR-eGR]  Metal4  (4V)            70     2 
[09/03 15:03:39     33s] [NR-eGR]  Metal5  (5H)             3     1 
[09/03 15:03:39     33s] [NR-eGR]  Metal6  (6V)            16     0 
[09/03 15:03:39     33s] [NR-eGR]  Metal7  (7H)             0     0 
[09/03 15:03:39     33s] [NR-eGR]  Metal8  (8V)             0     0 
[09/03 15:03:39     33s] [NR-eGR]  Metal9  (9H)             0     0 
[09/03 15:03:39     33s] [NR-eGR] ----------------------------------
[09/03 15:03:39     33s] [NR-eGR]          Total         2650  1265 
[09/03 15:03:39     33s] [NR-eGR] --------------------------------------------------------------------------
[09/03 15:03:39     33s] [NR-eGR] Total half perimeter of net bounding box: 2410um
[09/03 15:03:39     33s] [NR-eGR] Total length: 2650um, number of vias: 1265
[09/03 15:03:39     33s] [NR-eGR] --------------------------------------------------------------------------
[09/03 15:03:39     33s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[09/03 15:03:39     33s] [NR-eGR] --------------------------------------------------------------------------
[09/03 15:03:39     33s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1870.80 MB )
[09/03 15:03:39     33s] Early Global Route wiring runtime: 0.00 seconds, mem = 1870.8M
[09/03 15:03:39     33s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.003, MEM:1870.8M, EPOCH TIME: 1725356019.843859
[09/03 15:03:39     33s] Tdgp not successfully inited but do clear! skip clearing
[09/03 15:03:39     33s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[09/03 15:03:39     33s] *** Finishing placeDesign default flow ***
[09/03 15:03:39     33s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 2, mem = 1865.8M **
[09/03 15:03:39     33s] Tdgp not successfully inited but do clear! skip clearing
[09/03 15:03:39     33s] 
[09/03 15:03:39     33s] *** Summary of all messages that are not suppressed in this session:
[09/03 15:03:39     33s] Severity  ID               Count  Summary                                  
[09/03 15:03:39     33s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[09/03 15:03:39     33s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/03 15:03:39     33s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[09/03 15:03:39     33s] *** Message Summary: 4 warning(s), 0 error(s)
[09/03 15:03:39     33s] 
[09/03 15:03:39     33s] *** placeDesign #1 [finish] : cpu/real = 0:00:01.5/0:00:02.5 (0.6), totSession cpu/real = 0:00:33.1/0:04:13.5 (0.1), mem = 1865.8M
[09/03 15:03:39     33s] 
[09/03 15:03:39     33s] =============================================================================================
[09/03 15:03:39     33s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[09/03 15:03:39     33s] =============================================================================================
[09/03 15:03:39     33s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/03 15:03:39     33s] ---------------------------------------------------------------------------------------------
[09/03 15:03:39     33s] [ TimingUpdate           ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[09/03 15:03:39     33s] [ FullDelayCalc          ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[09/03 15:03:39     33s] [ MISC                   ]          0:00:02.5  (  98.9 % )     0:00:02.5 /  0:00:01.5    0.6
[09/03 15:03:39     33s] ---------------------------------------------------------------------------------------------
[09/03 15:03:39     33s]  placeDesign #1 TOTAL               0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:01.5    0.6
[09/03 15:03:39     33s] ---------------------------------------------------------------------------------------------
[09/03 15:03:39     33s] 
[09/03 15:03:40     33s] <CMD> setPlaceMode -fp false
[09/03 15:03:40     33s] <CMD> place_design
[09/03 15:03:40     33s] *** placeDesign #2 [begin] : totSession cpu/real = 0:00:33.1/0:04:14.0 (0.1), mem = 1876.0M
[09/03 15:03:40     33s] #Start colorize_geometry on Tue Sep  3 15:03:40 2024
[09/03 15:03:40     33s] #
[09/03 15:03:40     33s] ### Time Record (colorize_geometry) is installed.
[09/03 15:03:40     33s] ### Time Record (Pre Callback) is installed.
[09/03 15:03:40     33s] ### Time Record (Pre Callback) is uninstalled.
[09/03 15:03:40     33s] ### Time Record (DB Import) is installed.
[09/03 15:03:40     33s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1909831196 placement=2135577042 pin_access=1 inst_pattern=1
[09/03 15:03:40     33s] ### Time Record (DB Import) is uninstalled.
[09/03 15:03:40     33s] ### Time Record (DB Export) is installed.
[09/03 15:03:40     33s] ### export design design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1909831196 placement=2135577042 pin_access=1 inst_pattern=1
[09/03 15:03:40     33s] ### Time Record (DB Export) is uninstalled.
[09/03 15:03:40     33s] ### Time Record (Post Callback) is installed.
[09/03 15:03:40     33s] ### Time Record (Post Callback) is uninstalled.
[09/03 15:03:40     33s] #
[09/03 15:03:40     33s] #colorize_geometry statistics:
[09/03 15:03:40     33s] #Cpu time = 00:00:00
[09/03 15:03:40     33s] #Elapsed time = 00:00:00
[09/03 15:03:40     33s] #Increased memory = -10.12 (MB)
[09/03 15:03:40     33s] #Total memory = 1511.15 (MB)
[09/03 15:03:40     33s] #Peak memory = 1525.60 (MB)
[09/03 15:03:40     33s] #Number of warnings = 0
[09/03 15:03:40     33s] #Total number of warnings = 0
[09/03 15:03:40     33s] #Number of fails = 0
[09/03 15:03:40     33s] #Total number of fails = 0
[09/03 15:03:40     33s] #Complete colorize_geometry on Tue Sep  3 15:03:40 2024
[09/03 15:03:40     33s] #
[09/03 15:03:40     33s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[09/03 15:03:40     33s] ### Time Record (colorize_geometry) is uninstalled.
[09/03 15:03:40     33s] ### 
[09/03 15:03:40     33s] ###   Scalability Statistics
[09/03 15:03:40     33s] ### 
[09/03 15:03:40     33s] ### ------------------------+----------------+----------------+----------------+
[09/03 15:03:40     33s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[09/03 15:03:40     33s] ### ------------------------+----------------+----------------+----------------+
[09/03 15:03:40     33s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[09/03 15:03:40     33s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[09/03 15:03:40     33s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[09/03 15:03:40     33s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[09/03 15:03:40     33s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[09/03 15:03:40     33s] ### ------------------------+----------------+----------------+----------------+
[09/03 15:03:40     33s] ### 
[09/03 15:03:40     33s] *** Starting placeDesign default flow ***
[09/03 15:03:40     33s] ### Creating LA Mngr. totSessionCpu=0:00:33.2 mem=1866.0M
[09/03 15:03:40     33s] ### Creating LA Mngr, finished. totSessionCpu=0:00:33.2 mem=1866.0M
[09/03 15:03:40     33s] *** Start deleteBufferTree ***
[09/03 15:03:40     33s] Info: Detect buffers to remove automatically.
[09/03 15:03:40     33s] Analyzing netlist ...
[09/03 15:03:40     33s] Updating netlist
[09/03 15:03:40     33s] 
[09/03 15:03:40     33s] *summary: 0 instances (buffers/inverters) removed
[09/03 15:03:40     33s] *** Finish deleteBufferTree (0:00:00.0) ***
[09/03 15:03:40     33s] **INFO: Enable pre-place timing setting for timing analysis
[09/03 15:03:40     33s] Set Using Default Delay Limit as 101.
[09/03 15:03:40     33s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/03 15:03:40     33s] Set Default Net Delay as 0 ps.
[09/03 15:03:40     33s] Set Default Net Load as 0 pF. 
[09/03 15:03:40     33s] **INFO: Analyzing IO path groups for slack adjustment
[09/03 15:03:40     33s] **INFO: Disable pre-place timing setting for timing analysis
[09/03 15:03:40     33s] Set Using Default Delay Limit as 1000.
[09/03 15:03:40     33s] Set Default Net Delay as 1000 ps.
[09/03 15:03:40     33s] Set Default Net Load as 0.5 pF. 
[09/03 15:03:40     33s] **INFO: Pre-place timing setting for timing analysis already disabled
[09/03 15:03:40     33s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1872.5M, EPOCH TIME: 1725356020.472815
[09/03 15:03:40     33s] Deleted 0 physical inst  (cell - / prefix -).
[09/03 15:03:40     33s] Did not delete 84 physical insts as they were marked preplaced.
[09/03 15:03:40     33s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1872.5M, EPOCH TIME: 1725356020.472898
[09/03 15:03:40     33s] INFO: #ExclusiveGroups=0
[09/03 15:03:40     33s] INFO: There are no Exclusive Groups.
[09/03 15:03:40     33s] *** Starting "NanoPlace(TM) placement v#6 (mem=1872.5M)" ...
[09/03 15:03:41     34s] *** Build Buffered Sizing Timing Model
[09/03 15:03:41     34s] (cpu=0:00:00.8 mem=1872.5M) ***
[09/03 15:03:41     34s] *** Build Virtual Sizing Timing Model
[09/03 15:03:41     34s] (cpu=0:00:00.9 mem=1872.5M) ***
[09/03 15:03:41     34s] No user-set net weight.
[09/03 15:03:41     34s] Net fanout histogram:
[09/03 15:03:41     34s] 2		: 160 (77.3%) nets
[09/03 15:03:41     34s] 3		: 28 (13.5%) nets
[09/03 15:03:41     34s] 4     -	14	: 19 (9.2%) nets
[09/03 15:03:41     34s] 15    -	39	: 0 (0.0%) nets
[09/03 15:03:41     34s] 40    -	79	: 0 (0.0%) nets
[09/03 15:03:41     34s] 80    -	159	: 0 (0.0%) nets
[09/03 15:03:41     34s] 160   -	319	: 0 (0.0%) nets
[09/03 15:03:41     34s] 320   -	639	: 0 (0.0%) nets
[09/03 15:03:41     34s] 640   -	1279	: 0 (0.0%) nets
[09/03 15:03:41     34s] 1280  -	2559	: 0 (0.0%) nets
[09/03 15:03:41     34s] 2560  -	5119	: 0 (0.0%) nets
[09/03 15:03:41     34s] 5120+		: 0 (0.0%) nets
[09/03 15:03:41     34s] no activity file in design. spp won't run.
[09/03 15:03:41     34s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[09/03 15:03:41     34s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[09/03 15:03:41     34s] Define the scan chains before using this option.
[09/03 15:03:41     34s] Type 'man IMPSP-9042' for more detail.
[09/03 15:03:41     34s] Processing tracks to init pin-track alignment.
[09/03 15:03:41     34s] z: 2, totalTracks: 1
[09/03 15:03:41     34s] z: 4, totalTracks: 1
[09/03 15:03:41     34s] z: 6, totalTracks: 1
[09/03 15:03:41     34s] z: 8, totalTracks: 1
[09/03 15:03:41     34s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 15:03:41     34s] All LLGs are deleted
[09/03 15:03:41     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:41     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:41     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1872.5M, EPOCH TIME: 1725356021.376532
[09/03 15:03:41     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1872.5M, EPOCH TIME: 1725356021.376726
[09/03 15:03:41     34s] #std cell=231 (84 fixed + 147 movable) #buf cell=0 #inv cell=7 #block=0 (0 floating + 0 preplaced)
[09/03 15:03:41     34s] #ioInst=0 #net=207 #term=561 #term/net=2.71, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=32
[09/03 15:03:41     34s] stdCell: 231 single + 0 double + 0 multi
[09/03 15:03:41     34s] Total standard cell length = 0.5472 (mm), area = 0.0014 (mm^2)
[09/03 15:03:41     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1872.5M, EPOCH TIME: 1725356021.376939
[09/03 15:03:41     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:41     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:41     34s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1872.5M, EPOCH TIME: 1725356021.377046
[09/03 15:03:41     34s] Max number of tech site patterns supported in site array is 256.
[09/03 15:03:41     34s] Core basic site is gsclib090site
[09/03 15:03:41     34s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1872.5M, EPOCH TIME: 1725356021.382233
[09/03 15:03:41     34s] After signature check, allow fast init is true, keep pre-filter is true.
[09/03 15:03:41     34s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[09/03 15:03:41     34s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1872.5M, EPOCH TIME: 1725356021.382363
[09/03 15:03:41     34s] SiteArray: non-trimmed site array dimensions = 12 x 205
[09/03 15:03:41     34s] SiteArray: use 16,384 bytes
[09/03 15:03:41     34s] SiteArray: current memory after site array memory allocation 1872.5M
[09/03 15:03:41     34s] SiteArray: FP blocked sites are writable
[09/03 15:03:41     34s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/03 15:03:41     34s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1872.5M, EPOCH TIME: 1725356021.382649
[09/03 15:03:41     34s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1872.5M, EPOCH TIME: 1725356021.382703
[09/03 15:03:41     34s] SiteArray: number of non floorplan blocked sites for llg default is 2460
[09/03 15:03:41     34s] Atter site array init, number of instance map data is 0.
[09/03 15:03:41     34s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1872.5M, EPOCH TIME: 1725356021.383220
[09/03 15:03:41     34s] 
[09/03 15:03:41     34s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 15:03:41     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1872.5M, EPOCH TIME: 1725356021.383430
[09/03 15:03:41     34s] 
[09/03 15:03:41     34s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 15:03:41     34s] Average module density = 0.750.
[09/03 15:03:41     34s] Density for the design = 0.750.
[09/03 15:03:41     34s]        = stdcell_area 1719 sites (1301 um^2) / alloc_area 2292 sites (1735 um^2).
[09/03 15:03:41     34s] Pin Density = 0.2280.
[09/03 15:03:41     34s]             = total # of pins 561 / total area 2460.
[09/03 15:03:41     34s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1872.5M, EPOCH TIME: 1725356021.383598
[09/03 15:03:41     34s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1872.5M, EPOCH TIME: 1725356021.383643
[09/03 15:03:41     34s] OPERPROF: Starting pre-place ADS at level 1, MEM:1872.5M, EPOCH TIME: 1725356021.383667
[09/03 15:03:41     34s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1872.5M, EPOCH TIME: 1725356021.383727
[09/03 15:03:41     34s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1872.5M, EPOCH TIME: 1725356021.383744
[09/03 15:03:41     34s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1872.5M, EPOCH TIME: 1725356021.383768
[09/03 15:03:41     34s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1872.5M, EPOCH TIME: 1725356021.383786
[09/03 15:03:41     34s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1872.5M, EPOCH TIME: 1725356021.383818
[09/03 15:03:41     34s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1872.5M, EPOCH TIME: 1725356021.383874
[09/03 15:03:41     34s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1872.5M, EPOCH TIME: 1725356021.383897
[09/03 15:03:41     34s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1872.5M, EPOCH TIME: 1725356021.383920
[09/03 15:03:41     34s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1872.5M, EPOCH TIME: 1725356021.383944
[09/03 15:03:41     34s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1872.5M, EPOCH TIME: 1725356021.383964
[09/03 15:03:41     34s] ADSU 0.750 -> 0.828. site 2292.000 -> 2076.800. GS 20.880
[09/03 15:03:41     34s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:1872.5M, EPOCH TIME: 1725356021.384061
[09/03 15:03:41     34s] OPERPROF: Starting spMPad at level 1, MEM:1863.5M, EPOCH TIME: 1725356021.384390
[09/03 15:03:41     34s] OPERPROF:   Starting spContextMPad at level 2, MEM:1863.5M, EPOCH TIME: 1725356021.384418
[09/03 15:03:41     34s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1863.5M, EPOCH TIME: 1725356021.384434
[09/03 15:03:41     34s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1863.5M, EPOCH TIME: 1725356021.384451
[09/03 15:03:41     34s] Initial padding reaches pin density 0.600 for top
[09/03 15:03:41     34s] InitPadU 0.828 -> 0.888 for top
[09/03 15:03:41     34s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1863.5M, EPOCH TIME: 1725356021.384677
[09/03 15:03:41     34s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1863.5M, EPOCH TIME: 1725356021.384712
[09/03 15:03:41     34s] === lastAutoLevel = 6 
[09/03 15:03:41     34s] OPERPROF: Starting spInitNetWt at level 1, MEM:1863.5M, EPOCH TIME: 1725356021.384795
[09/03 15:03:41     34s] no activity file in design. spp won't run.
[09/03 15:03:41     34s] [spp] 0
[09/03 15:03:41     34s] [adp] 0:1:1:3
[09/03 15:03:41     34s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.050, REAL:0.051, MEM:1879.1M, EPOCH TIME: 1725356021.435988
[09/03 15:03:41     34s] Clock gating cells determined by native netlist tracing.
[09/03 15:03:41     34s] no activity file in design. spp won't run.
[09/03 15:03:41     34s] no activity file in design. spp won't run.
[09/03 15:03:41     34s] OPERPROF: Starting npMain at level 1, MEM:1881.1M, EPOCH TIME: 1725356021.456902
[09/03 15:03:41     34s] OPERPROF:   Starting npPlace at level 2, MEM:1881.1M, EPOCH TIME: 1725356021.457495
[09/03 15:03:41     34s] Iteration  1: Total net bbox = 1.677e+03 (7.10e+02 9.67e+02)
[09/03 15:03:41     34s]               Est.  stn bbox = 1.857e+03 (7.74e+02 1.08e+03)
[09/03 15:03:41     34s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1881.1M
[09/03 15:03:41     34s] Iteration  2: Total net bbox = 1.677e+03 (7.10e+02 9.67e+02)
[09/03 15:03:41     34s]               Est.  stn bbox = 1.857e+03 (7.74e+02 1.08e+03)
[09/03 15:03:41     34s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1881.1M
[09/03 15:03:41     34s] Iteration  3: Total net bbox = 1.529e+03 (6.67e+02 8.62e+02)
[09/03 15:03:41     34s]               Est.  stn bbox = 1.716e+03 (7.38e+02 9.78e+02)
[09/03 15:03:41     34s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1882.5M
[09/03 15:03:41     34s] Total number of setup views is 1.
[09/03 15:03:41     34s] Total number of active setup views is 1.
[09/03 15:03:41     34s] Active setup views:
[09/03 15:03:41     34s]     setup
[09/03 15:03:41     34s] Iteration  4: Total net bbox = 1.927e+03 (1.01e+03 9.18e+02)
[09/03 15:03:41     34s]               Est.  stn bbox = 2.182e+03 (1.14e+03 1.04e+03)
[09/03 15:03:41     34s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1882.5M
[09/03 15:03:41     34s] Iteration  5: Total net bbox = 2.042e+03 (9.99e+02 1.04e+03)
[09/03 15:03:41     34s]               Est.  stn bbox = 2.319e+03 (1.14e+03 1.18e+03)
[09/03 15:03:41     34s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1882.5M
[09/03 15:03:41     34s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.030, MEM:1882.5M, EPOCH TIME: 1725356021.487983
[09/03 15:03:41     34s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.031, MEM:1882.5M, EPOCH TIME: 1725356021.488378
[09/03 15:03:41     34s] [adp] clock
[09/03 15:03:41     34s] [adp] weight, nr nets, wire length
[09/03 15:03:41     34s] [adp]      0        0  0.000000
[09/03 15:03:41     34s] [adp] data
[09/03 15:03:41     34s] [adp] weight, nr nets, wire length
[09/03 15:03:41     34s] [adp]      0      207  2208.350000
[09/03 15:03:41     34s] [adp] 0.000000|0.000000|0.000000
[09/03 15:03:41     34s] Iteration  6: Total net bbox = 2.194e+03 (1.13e+03 1.06e+03)
[09/03 15:03:41     34s]               Est.  stn bbox = 2.471e+03 (1.27e+03 1.20e+03)
[09/03 15:03:41     34s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1882.5M
[09/03 15:03:41     34s] *** cost = 2.194e+03 (1.13e+03 1.06e+03) (cpu for global=0:00:00.1) real=0:00:00.0***
[09/03 15:03:41     34s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[09/03 15:03:41     34s] Saved padding area to DB
[09/03 15:03:41     34s] All LLGs are deleted
[09/03 15:03:41     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[09/03 15:03:41     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:41     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1882.5M, EPOCH TIME: 1725356021.489206
[09/03 15:03:41     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1882.5M, EPOCH TIME: 1725356021.489388
[09/03 15:03:41     34s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[09/03 15:03:41     34s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[09/03 15:03:41     34s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/03 15:03:41     34s] Type 'man IMPSP-9025' for more detail.
[09/03 15:03:41     34s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1882.5M, EPOCH TIME: 1725356021.489978
[09/03 15:03:41     34s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1882.5M, EPOCH TIME: 1725356021.490021
[09/03 15:03:41     34s] Processing tracks to init pin-track alignment.
[09/03 15:03:41     34s] z: 2, totalTracks: 1
[09/03 15:03:41     34s] z: 4, totalTracks: 1
[09/03 15:03:41     34s] z: 6, totalTracks: 1
[09/03 15:03:41     34s] z: 8, totalTracks: 1
[09/03 15:03:41     34s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 15:03:41     34s] All LLGs are deleted
[09/03 15:03:41     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:41     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:41     34s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1882.5M, EPOCH TIME: 1725356021.491499
[09/03 15:03:41     34s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1882.5M, EPOCH TIME: 1725356021.491676
[09/03 15:03:41     34s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1882.5M, EPOCH TIME: 1725356021.491734
[09/03 15:03:41     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:41     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:41     34s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1882.5M, EPOCH TIME: 1725356021.491848
[09/03 15:03:41     34s] Max number of tech site patterns supported in site array is 256.
[09/03 15:03:41     34s] Core basic site is gsclib090site
[09/03 15:03:41     34s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1882.5M, EPOCH TIME: 1725356021.497096
[09/03 15:03:41     34s] After signature check, allow fast init is true, keep pre-filter is true.
[09/03 15:03:41     34s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/03 15:03:41     34s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1882.5M, EPOCH TIME: 1725356021.497217
[09/03 15:03:41     34s] Fast DP-INIT is on for default
[09/03 15:03:41     34s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/03 15:03:41     34s] Atter site array init, number of instance map data is 0.
[09/03 15:03:41     34s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.000, REAL:0.006, MEM:1882.5M, EPOCH TIME: 1725356021.497871
[09/03 15:03:41     34s] 
[09/03 15:03:41     34s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 15:03:41     34s] OPERPROF:       Starting CMU at level 4, MEM:1882.5M, EPOCH TIME: 1725356021.498063
[09/03 15:03:41     34s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1882.5M, EPOCH TIME: 1725356021.498268
[09/03 15:03:41     34s] 
[09/03 15:03:41     34s] Bad Lib Cell Checking (CMU) is done! (0)
[09/03 15:03:41     34s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.007, MEM:1882.5M, EPOCH TIME: 1725356021.498320
[09/03 15:03:41     34s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1882.5M, EPOCH TIME: 1725356021.498340
[09/03 15:03:41     34s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1882.5M, EPOCH TIME: 1725356021.498364
[09/03 15:03:41     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1882.5MB).
[09/03 15:03:41     34s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.008, MEM:1882.5M, EPOCH TIME: 1725356021.498468
[09/03 15:03:41     34s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.009, MEM:1882.5M, EPOCH TIME: 1725356021.498489
[09/03 15:03:41     34s] TDRefine: refinePlace mode is spiral
[09/03 15:03:41     34s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20939.2
[09/03 15:03:41     34s] OPERPROF: Starting RefinePlace at level 1, MEM:1882.5M, EPOCH TIME: 1725356021.498518
[09/03 15:03:41     34s] *** Starting refinePlace (0:00:34.2 mem=1882.5M) ***
[09/03 15:03:41     34s] Total net bbox length = 2.207e+03 (1.143e+03 1.064e+03) (ext = 4.898e+02)
[09/03 15:03:41     34s] 
[09/03 15:03:41     34s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 15:03:41     34s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/03 15:03:41     34s] (I)      Default pattern map key = AR_8_default.
[09/03 15:03:41     34s] (I)      Default pattern map key = AR_8_default.
[09/03 15:03:41     34s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1882.5M, EPOCH TIME: 1725356021.499861
[09/03 15:03:41     34s] Starting refinePlace ...
[09/03 15:03:41     34s] (I)      Default pattern map key = AR_8_default.
[09/03 15:03:41     34s] (I)      Default pattern map key = AR_8_default.
[09/03 15:03:41     34s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1882.5M, EPOCH TIME: 1725356021.500953
[09/03 15:03:41     34s] DDP initSite1 nrRow 12 nrJob 12
[09/03 15:03:41     34s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1882.5M, EPOCH TIME: 1725356021.500990
[09/03 15:03:41     34s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1882.5M, EPOCH TIME: 1725356021.501012
[09/03 15:03:41     34s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1882.5M, EPOCH TIME: 1725356021.501030
[09/03 15:03:41     34s] DDP markSite nrRow 12 nrJob 12
[09/03 15:03:41     34s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1882.5M, EPOCH TIME: 1725356021.501054
[09/03 15:03:41     34s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1882.5M, EPOCH TIME: 1725356021.501097
[09/03 15:03:41     34s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1882.5M, EPOCH TIME: 1725356021.501175
[09/03 15:03:41     34s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1882.5M, EPOCH TIME: 1725356021.501204
[09/03 15:03:41     34s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1882.5M, EPOCH TIME: 1725356021.501252
[09/03 15:03:41     34s] ** Cut row section cpu time 0:00:00.0.
[09/03 15:03:41     34s]  ** Cut row section real time 0:00:00.0.
[09/03 15:03:41     34s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1882.5M, EPOCH TIME: 1725356021.501283
[09/03 15:03:41     34s]   Spread Effort: high, standalone mode, useDDP on.
[09/03 15:03:41     34s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1882.5MB) @(0:00:34.3 - 0:00:34.3).
[09/03 15:03:41     34s] Move report: preRPlace moves 147 insts, mean move: 2.52 um, max move: 7.99 um 
[09/03 15:03:41     34s] 	Max move on inst (g3379__2346): (45.97, 32.20) --> (41.76, 28.42)
[09/03 15:03:41     34s] 	Length: 26 sites, height: 1 rows, site name: gsclib090site, cell type: ADDFX1
[09/03 15:03:41     34s] 	Violation at original loc: Placement Blockage Violation
[09/03 15:03:41     34s] wireLenOptFixPriorityInst 0 inst fixed
[09/03 15:03:41     34s] Placement tweakage begins.
[09/03 15:03:41     34s] wire length = 2.842e+03
[09/03 15:03:41     34s] wire length = 2.645e+03
[09/03 15:03:41     34s] Placement tweakage ends.
[09/03 15:03:41     34s] Move report: tweak moves 20 insts, mean move: 2.84 um, max move: 7.54 um 
[09/03 15:03:41     34s] 	Max move on inst (g3446__5477): (11.89, 15.37) --> (19.43, 15.37)
[09/03 15:03:41     34s] 
[09/03 15:03:41     34s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/03 15:03:41     34s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[09/03 15:03:41     34s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[09/03 15:03:41     34s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/03 15:03:41     34s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1882.5MB) @(0:00:34.3 - 0:00:34.3).
[09/03 15:03:41     34s] Move report: Detail placement moves 147 insts, mean move: 2.54 um, max move: 7.99 um 
[09/03 15:03:41     34s] 	Max move on inst (g3379__2346): (45.97, 32.20) --> (41.76, 28.42)
[09/03 15:03:41     34s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1882.5MB
[09/03 15:03:41     34s] Statistics of distance of Instance movement in refine placement:
[09/03 15:03:41     34s]   maximum (X+Y) =         7.99 um
[09/03 15:03:41     34s]   inst (g3379__2346) with max move: (45.9665, 32.2005) -> (41.76, 28.42)
[09/03 15:03:41     34s]   mean    (X+Y) =         2.54 um
[09/03 15:03:41     34s] Summary Report:
[09/03 15:03:41     34s] Instances move: 147 (out of 147 movable)
[09/03 15:03:41     34s] Instances flipped: 0
[09/03 15:03:41     34s] Mean displacement: 2.54 um
[09/03 15:03:41     34s] Max displacement: 7.99 um (Instance: g3379__2346) (45.9665, 32.2005) -> (41.76, 28.42)
[09/03 15:03:41     34s] 	Length: 26 sites, height: 1 rows, site name: gsclib090site, cell type: ADDFX1
[09/03 15:03:41     34s] 	Violation at original loc: Placement Blockage Violation
[09/03 15:03:41     34s] Total instances moved : 147
[09/03 15:03:41     34s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.011, MEM:1882.5M, EPOCH TIME: 1725356021.510784
[09/03 15:03:41     34s] Total net bbox length = 2.358e+03 (1.093e+03 1.265e+03) (ext = 4.842e+02)
[09/03 15:03:41     34s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1882.5MB
[09/03 15:03:41     34s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1882.5MB) @(0:00:34.2 - 0:00:34.3).
[09/03 15:03:41     34s] *** Finished refinePlace (0:00:34.3 mem=1882.5M) ***
[09/03 15:03:41     34s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20939.2
[09/03 15:03:41     34s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.012, MEM:1882.5M, EPOCH TIME: 1725356021.510956
[09/03 15:03:41     34s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1882.5M, EPOCH TIME: 1725356021.510977
[09/03 15:03:41     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:231).
[09/03 15:03:41     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:41     34s] All LLGs are deleted
[09/03 15:03:41     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:41     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:41     34s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1882.5M, EPOCH TIME: 1725356021.511392
[09/03 15:03:41     34s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1882.5M, EPOCH TIME: 1725356021.511530
[09/03 15:03:41     34s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1882.5M, EPOCH TIME: 1725356021.512127
[09/03 15:03:41     34s] *** End of Placement (cpu=0:00:01.0, real=0:00:01.0, mem=1882.5M) ***
[09/03 15:03:41     34s] Processing tracks to init pin-track alignment.
[09/03 15:03:41     34s] z: 2, totalTracks: 1
[09/03 15:03:41     34s] z: 4, totalTracks: 1
[09/03 15:03:41     34s] z: 6, totalTracks: 1
[09/03 15:03:41     34s] z: 8, totalTracks: 1
[09/03 15:03:41     34s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 15:03:41     34s] All LLGs are deleted
[09/03 15:03:41     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:41     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:41     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1882.5M, EPOCH TIME: 1725356021.513525
[09/03 15:03:41     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1882.5M, EPOCH TIME: 1725356021.513683
[09/03 15:03:41     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1882.5M, EPOCH TIME: 1725356021.513729
[09/03 15:03:41     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:41     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:41     34s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1882.5M, EPOCH TIME: 1725356021.513816
[09/03 15:03:41     34s] Max number of tech site patterns supported in site array is 256.
[09/03 15:03:41     34s] Core basic site is gsclib090site
[09/03 15:03:41     34s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1882.5M, EPOCH TIME: 1725356021.518974
[09/03 15:03:41     34s] After signature check, allow fast init is true, keep pre-filter is true.
[09/03 15:03:41     34s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/03 15:03:41     34s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1882.5M, EPOCH TIME: 1725356021.519050
[09/03 15:03:41     34s] Fast DP-INIT is on for default
[09/03 15:03:41     34s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/03 15:03:41     34s] Atter site array init, number of instance map data is 0.
[09/03 15:03:41     34s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1882.5M, EPOCH TIME: 1725356021.519703
[09/03 15:03:41     34s] 
[09/03 15:03:41     34s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 15:03:41     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1882.5M, EPOCH TIME: 1725356021.519866
[09/03 15:03:41     34s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1882.5M, EPOCH TIME: 1725356021.519913
[09/03 15:03:41     34s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1882.5M, EPOCH TIME: 1725356021.519955
[09/03 15:03:41     34s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1882.5M, EPOCH TIME: 1725356021.520021
[09/03 15:03:41     34s] default core: bins with density > 0.750 = 33.33 % ( 2 / 6 )
[09/03 15:03:41     34s] Density distribution unevenness ratio = 0.564%
[09/03 15:03:41     34s] Density distribution unevenness ratio (U70) = 0.564%
[09/03 15:03:41     34s] Density distribution unevenness ratio (U80) = 0.000%
[09/03 15:03:41     34s] Density distribution unevenness ratio (U90) = 0.000%
[09/03 15:03:41     34s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:1882.5M, EPOCH TIME: 1725356021.520074
[09/03 15:03:41     34s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1882.5M, EPOCH TIME: 1725356021.520093
[09/03 15:03:41     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:84).
[09/03 15:03:41     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:41     34s] All LLGs are deleted
[09/03 15:03:41     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:41     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:03:41     34s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1882.5M, EPOCH TIME: 1725356021.520471
[09/03 15:03:41     34s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1882.5M, EPOCH TIME: 1725356021.520607
[09/03 15:03:41     34s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1882.5M, EPOCH TIME: 1725356021.521003
[09/03 15:03:41     34s] *** Free Virtual Timing Model ...(mem=1882.5M)
[09/03 15:03:41     34s] Starting IO pin assignment...
[09/03 15:03:41     34s] The design is not routed. Using placement based method for pin assignment.
[09/03 15:03:41     34s] Completed IO pin assignment.
[09/03 15:03:41     34s] **INFO: Enable pre-place timing setting for timing analysis
[09/03 15:03:41     34s] Set Using Default Delay Limit as 101.
[09/03 15:03:41     34s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/03 15:03:41     34s] Set Default Net Delay as 0 ps.
[09/03 15:03:41     34s] Set Default Net Load as 0 pF. 
[09/03 15:03:41     34s] **INFO: Analyzing IO path groups for slack adjustment
[09/03 15:03:41     34s] **INFO: Disable pre-place timing setting for timing analysis
[09/03 15:03:41     34s] Set Using Default Delay Limit as 1000.
[09/03 15:03:41     34s] Set Default Net Delay as 1000 ps.
[09/03 15:03:41     34s] Set Default Net Load as 0.5 pF. 
[09/03 15:03:41     34s] Info: Disable timing driven in postCTS congRepair.
[09/03 15:03:41     34s] 
[09/03 15:03:41     34s] Starting congRepair ...
[09/03 15:03:41     34s] User Input Parameters:
[09/03 15:03:41     34s] - Congestion Driven    : On
[09/03 15:03:41     34s] - Timing Driven        : Off
[09/03 15:03:41     34s] - Area-Violation Based : On
[09/03 15:03:41     34s] - Start Rollback Level : -5
[09/03 15:03:41     34s] - Legalized            : On
[09/03 15:03:41     34s] - Window Based         : Off
[09/03 15:03:41     34s] - eDen incr mode       : Off
[09/03 15:03:41     34s] - Small incr mode      : Off
[09/03 15:03:41     34s] 
[09/03 15:03:41     34s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1873.0M, EPOCH TIME: 1725356021.544218
[09/03 15:03:41     34s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.001, MEM:1873.0M, EPOCH TIME: 1725356021.545683
[09/03 15:03:41     34s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1873.0M, EPOCH TIME: 1725356021.545730
[09/03 15:03:41     34s] Starting Early Global Route congestion estimation: mem = 1873.0M
[09/03 15:03:41     34s] (I)      ==================== Layers =====================
[09/03 15:03:41     34s] (I)      +-----+----+---------+---------+--------+-------+
[09/03 15:03:41     34s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[09/03 15:03:41     34s] (I)      +-----+----+---------+---------+--------+-------+
[09/03 15:03:41     34s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[09/03 15:03:41     34s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[09/03 15:03:41     34s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[09/03 15:03:41     34s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[09/03 15:03:41     34s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[09/03 15:03:41     34s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[09/03 15:03:41     34s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[09/03 15:03:41     34s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[09/03 15:03:41     34s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[09/03 15:03:41     34s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[09/03 15:03:41     34s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[09/03 15:03:41     34s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[09/03 15:03:41     34s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[09/03 15:03:41     34s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[09/03 15:03:41     34s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[09/03 15:03:41     34s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[09/03 15:03:41     34s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[09/03 15:03:41     34s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[09/03 15:03:41     34s] (I)      +-----+----+---------+---------+--------+-------+
[09/03 15:03:41     34s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[09/03 15:03:41     34s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[09/03 15:03:41     34s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[09/03 15:03:41     34s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[09/03 15:03:41     34s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[09/03 15:03:41     34s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[09/03 15:03:41     34s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[09/03 15:03:41     34s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[09/03 15:03:41     34s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[09/03 15:03:41     34s] (I)      +-----+----+---------+---------+--------+-------+
[09/03 15:03:41     34s] (I)      Started Import and model ( Curr Mem: 1872.95 MB )
[09/03 15:03:41     34s] (I)      Default pattern map key = AR_8_default.
[09/03 15:03:41     34s] (I)      == Non-default Options ==
[09/03 15:03:41     34s] (I)      Maximum routing layer                              : 9
[09/03 15:03:41     34s] (I)      Number of threads                                  : 1
[09/03 15:03:41     34s] (I)      Use non-blocking free Dbs wires                    : false
[09/03 15:03:41     34s] (I)      Method to set GCell size                           : row
[09/03 15:03:41     34s] (I)      Counted 291 PG shapes. We will not process PG shapes layer by layer.
[09/03 15:03:41     34s] (I)      Use row-based GCell size
[09/03 15:03:41     34s] (I)      Use row-based GCell align
[09/03 15:03:41     34s] (I)      layer 0 area = 280000
[09/03 15:03:41     34s] (I)      layer 1 area = 320000
[09/03 15:03:41     34s] (I)      layer 2 area = 320000
[09/03 15:03:41     34s] (I)      layer 3 area = 320000
[09/03 15:03:41     34s] (I)      layer 4 area = 320000
[09/03 15:03:41     34s] (I)      layer 5 area = 320000
[09/03 15:03:41     34s] (I)      layer 6 area = 320000
[09/03 15:03:41     34s] (I)      layer 7 area = 800000
[09/03 15:03:41     34s] (I)      layer 8 area = 800000
[09/03 15:03:41     34s] (I)      GCell unit size   : 5220
[09/03 15:03:41     34s] (I)      GCell multiplier  : 1
[09/03 15:03:41     34s] (I)      GCell row height  : 5220
[09/03 15:03:41     34s] (I)      Actual row height : 5220
[09/03 15:03:41     34s] (I)      GCell align ref   : 20300 20300
[09/03 15:03:41     34s] [NR-eGR] Track table information for default rule: 
[09/03 15:03:41     34s] [NR-eGR] Metal1 has single uniform track structure
[09/03 15:03:41     34s] [NR-eGR] Metal2 has single uniform track structure
[09/03 15:03:41     34s] [NR-eGR] Metal3 has single uniform track structure
[09/03 15:03:41     34s] [NR-eGR] Metal4 has single uniform track structure
[09/03 15:03:41     34s] [NR-eGR] Metal5 has single uniform track structure
[09/03 15:03:41     34s] [NR-eGR] Metal6 has single uniform track structure
[09/03 15:03:41     34s] [NR-eGR] Metal7 has single uniform track structure
[09/03 15:03:41     34s] [NR-eGR] Metal8 has single uniform track structure
[09/03 15:03:41     34s] [NR-eGR] Metal9 has single uniform track structure
[09/03 15:03:41     34s] (I)      =============== Default via ================
[09/03 15:03:41     34s] (I)      +---+------------------+-------------------+
[09/03 15:03:41     34s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[09/03 15:03:41     34s] (I)      +---+------------------+-------------------+
[09/03 15:03:41     34s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[09/03 15:03:41     34s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[09/03 15:03:41     34s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[09/03 15:03:41     34s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[09/03 15:03:41     34s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[09/03 15:03:41     34s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[09/03 15:03:41     34s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[09/03 15:03:41     34s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[09/03 15:03:41     34s] (I)      +---+------------------+-------------------+
[09/03 15:03:41     34s] [NR-eGR] Read 458 PG shapes
[09/03 15:03:41     34s] [NR-eGR] Read 0 clock shapes
[09/03 15:03:41     34s] [NR-eGR] Read 0 other shapes
[09/03 15:03:41     34s] [NR-eGR] #Routing Blockages  : 0
[09/03 15:03:41     34s] [NR-eGR] #Instance Blockages : 0
[09/03 15:03:41     34s] [NR-eGR] #PG Blockages       : 458
[09/03 15:03:41     34s] [NR-eGR] #Halo Blockages     : 0
[09/03 15:03:41     34s] [NR-eGR] #Boundary Blockages : 0
[09/03 15:03:41     34s] [NR-eGR] #Clock Blockages    : 0
[09/03 15:03:41     34s] [NR-eGR] #Other Blockages    : 0
[09/03 15:03:41     34s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/03 15:03:41     34s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/03 15:03:41     34s] [NR-eGR] Read 207 nets ( ignored 0 )
[09/03 15:03:41     34s] (I)      early_global_route_priority property id does not exist.
[09/03 15:03:41     34s] (I)      Read Num Blocks=458  Num Prerouted Wires=0  Num CS=0
[09/03 15:03:41     34s] (I)      Layer 1 (V) : #blockages 52 : #preroutes 0
[09/03 15:03:41     34s] (I)      Layer 2 (H) : #blockages 52 : #preroutes 0
[09/03 15:03:41     34s] (I)      Layer 3 (V) : #blockages 52 : #preroutes 0
[09/03 15:03:41     34s] (I)      Layer 4 (H) : #blockages 52 : #preroutes 0
[09/03 15:03:41     34s] (I)      Layer 5 (V) : #blockages 52 : #preroutes 0
[09/03 15:03:41     34s] (I)      Layer 6 (H) : #blockages 52 : #preroutes 0
[09/03 15:03:41     34s] (I)      Layer 7 (V) : #blockages 86 : #preroutes 0
[09/03 15:03:41     34s] (I)      Layer 8 (H) : #blockages 60 : #preroutes 0
[09/03 15:03:41     34s] (I)      Number of ignored nets                =      0
[09/03 15:03:41     34s] (I)      Number of connected nets              =      0
[09/03 15:03:41     34s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/03 15:03:41     34s] (I)      Number of clock nets                  =      0.  Ignored: No
[09/03 15:03:41     34s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/03 15:03:41     34s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/03 15:03:41     34s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/03 15:03:41     34s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/03 15:03:41     34s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/03 15:03:41     34s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/03 15:03:41     34s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/03 15:03:41     34s] (I)      Ndr track 0 does not exist
[09/03 15:03:41     34s] (I)      ---------------------Grid Graph Info--------------------
[09/03 15:03:41     34s] (I)      Routing area        : (0, 0) - (159500, 103240)
[09/03 15:03:41     34s] (I)      Core area           : (20300, 20300) - (139200, 82940)
[09/03 15:03:41     34s] (I)      Site width          :   580  (dbu)
[09/03 15:03:41     34s] (I)      Row height          :  5220  (dbu)
[09/03 15:03:41     34s] (I)      GCell row height    :  5220  (dbu)
[09/03 15:03:41     34s] (I)      GCell width         :  5220  (dbu)
[09/03 15:03:41     34s] (I)      GCell height        :  5220  (dbu)
[09/03 15:03:41     34s] (I)      Grid                :    30    19     9
[09/03 15:03:41     34s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[09/03 15:03:41     34s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[09/03 15:03:41     34s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[09/03 15:03:41     34s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[09/03 15:03:41     34s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[09/03 15:03:41     34s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[09/03 15:03:41     34s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[09/03 15:03:41     34s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[09/03 15:03:41     34s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[09/03 15:03:41     34s] (I)      Total num of tracks :   178   275   178   275   178   275   178    91    58
[09/03 15:03:41     34s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[09/03 15:03:41     34s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[09/03 15:03:41     34s] (I)      --------------------------------------------------------
[09/03 15:03:41     34s] 
[09/03 15:03:41     34s] [NR-eGR] ============ Routing rule table ============
[09/03 15:03:41     34s] [NR-eGR] Rule id: 0  Nets: 207
[09/03 15:03:41     34s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/03 15:03:41     34s] (I)                    Layer    2    3    4    5    6    7     8     9 
[09/03 15:03:41     34s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[09/03 15:03:41     34s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[09/03 15:03:41     34s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[09/03 15:03:41     34s] [NR-eGR] ========================================
[09/03 15:03:41     34s] [NR-eGR] 
[09/03 15:03:41     34s] (I)      =============== Blocked Tracks ===============
[09/03 15:03:41     34s] (I)      +-------+---------+----------+---------------+
[09/03 15:03:41     34s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/03 15:03:41     34s] (I)      +-------+---------+----------+---------------+
[09/03 15:03:41     34s] (I)      |     1 |       0 |        0 |         0.00% |
[09/03 15:03:41     34s] (I)      |     2 |    5225 |      392 |         7.50% |
[09/03 15:03:41     34s] (I)      |     3 |    5340 |      180 |         3.37% |
[09/03 15:03:41     34s] (I)      |     4 |    5225 |      392 |         7.50% |
[09/03 15:03:41     34s] (I)      |     5 |    5340 |      180 |         3.37% |
[09/03 15:03:41     34s] (I)      |     6 |    5225 |      392 |         7.50% |
[09/03 15:03:41     34s] (I)      |     7 |    5340 |      180 |         3.37% |
[09/03 15:03:41     34s] (I)      |     8 |    1729 |      558 |        32.27% |
[09/03 15:03:41     34s] (I)      |     9 |    1740 |      916 |        52.64% |
[09/03 15:03:41     34s] (I)      +-------+---------+----------+---------------+
[09/03 15:03:41     34s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1872.95 MB )
[09/03 15:03:41     34s] (I)      Reset routing kernel
[09/03 15:03:41     34s] (I)      Started Global Routing ( Curr Mem: 1872.95 MB )
[09/03 15:03:41     34s] (I)      totalPins=561  totalGlobalPin=545 (97.15%)
[09/03 15:03:41     34s] (I)      total 2D Cap : 32890 = (16450 H, 16440 V)
[09/03 15:03:41     34s] [NR-eGR] Layer group 1: route 207 net(s) in layer range [2, 9]
[09/03 15:03:41     34s] (I)      
[09/03 15:03:41     34s] (I)      ============  Phase 1a Route ============
[09/03 15:03:41     34s] (I)      Usage: 963 = (451 H, 512 V) = (2.74% H, 3.11% V) = (1.177e+03um H, 1.336e+03um V)
[09/03 15:03:41     34s] (I)      
[09/03 15:03:41     34s] (I)      ============  Phase 1b Route ============
[09/03 15:03:41     34s] (I)      Usage: 963 = (451 H, 512 V) = (2.74% H, 3.11% V) = (1.177e+03um H, 1.336e+03um V)
[09/03 15:03:41     34s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.513430e+03um
[09/03 15:03:41     34s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/03 15:03:41     34s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/03 15:03:41     34s] (I)      
[09/03 15:03:41     34s] (I)      ============  Phase 1c Route ============
[09/03 15:03:41     34s] (I)      Usage: 963 = (451 H, 512 V) = (2.74% H, 3.11% V) = (1.177e+03um H, 1.336e+03um V)
[09/03 15:03:41     34s] (I)      
[09/03 15:03:41     34s] (I)      ============  Phase 1d Route ============
[09/03 15:03:41     34s] (I)      Usage: 963 = (451 H, 512 V) = (2.74% H, 3.11% V) = (1.177e+03um H, 1.336e+03um V)
[09/03 15:03:41     34s] (I)      
[09/03 15:03:41     34s] (I)      ============  Phase 1e Route ============
[09/03 15:03:41     34s] (I)      Usage: 963 = (451 H, 512 V) = (2.74% H, 3.11% V) = (1.177e+03um H, 1.336e+03um V)
[09/03 15:03:41     34s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.513430e+03um
[09/03 15:03:41     34s] (I)      
[09/03 15:03:41     34s] (I)      ============  Phase 1l Route ============
[09/03 15:03:41     34s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/03 15:03:41     34s] (I)      Layer  2:       4817       687         0           0        4860    ( 0.00%) 
[09/03 15:03:41     34s] (I)      Layer  3:       5029       448         0           0        4959    ( 0.00%) 
[09/03 15:03:41     34s] (I)      Layer  4:       4817         9         0           0        4860    ( 0.00%) 
[09/03 15:03:41     34s] (I)      Layer  5:       5029         4         0           0        4959    ( 0.00%) 
[09/03 15:03:41     34s] (I)      Layer  6:       4817         0         0           0        4860    ( 0.00%) 
[09/03 15:03:41     34s] (I)      Layer  7:       5029         0         0           0        4959    ( 0.00%) 
[09/03 15:03:41     34s] (I)      Layer  8:       1097         0         0         348        1272    (21.48%) 
[09/03 15:03:41     34s] (I)      Layer  9:        774         0         0         753         900    (45.55%) 
[09/03 15:03:41     34s] (I)      Total:         31409      1148         0        1101       31629    ( 3.36%) 
[09/03 15:03:41     34s] (I)      
[09/03 15:03:41     34s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/03 15:03:41     34s] [NR-eGR]                        OverCon            
[09/03 15:03:41     34s] [NR-eGR]                         #Gcell     %Gcell
[09/03 15:03:41     34s] [NR-eGR]        Layer             (1-0)    OverCon
[09/03 15:03:41     34s] [NR-eGR] ----------------------------------------------
[09/03 15:03:41     34s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/03 15:03:41     34s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[09/03 15:03:41     34s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/03 15:03:41     34s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/03 15:03:41     34s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[09/03 15:03:41     34s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[09/03 15:03:41     34s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[09/03 15:03:41     34s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[09/03 15:03:41     34s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[09/03 15:03:41     34s] [NR-eGR] ----------------------------------------------
[09/03 15:03:41     34s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[09/03 15:03:41     34s] [NR-eGR] 
[09/03 15:03:41     34s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1872.95 MB )
[09/03 15:03:41     34s] (I)      total 2D Cap : 32921 = (16451 H, 16470 V)
[09/03 15:03:41     34s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/03 15:03:41     34s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1873.0M
[09/03 15:03:41     34s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.016, MEM:1873.0M, EPOCH TIME: 1725356021.561241
[09/03 15:03:41     34s] OPERPROF: Starting HotSpotCal at level 1, MEM:1873.0M, EPOCH TIME: 1725356021.561287
[09/03 15:03:41     34s] [hotspot] +------------+---------------+---------------+
[09/03 15:03:41     34s] [hotspot] |            |   max hotspot | total hotspot |
[09/03 15:03:41     34s] [hotspot] +------------+---------------+---------------+
[09/03 15:03:41     34s] [hotspot] | normalized |          0.00 |          0.00 |
[09/03 15:03:41     34s] [hotspot] +------------+---------------+---------------+
[09/03 15:03:41     34s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/03 15:03:41     34s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/03 15:03:41     34s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1873.0M, EPOCH TIME: 1725356021.561495
[09/03 15:03:41     34s] Skipped repairing congestion.
[09/03 15:03:41     34s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1873.0M, EPOCH TIME: 1725356021.561565
[09/03 15:03:41     34s] Starting Early Global Route wiring: mem = 1873.0M
[09/03 15:03:41     34s] (I)      ============= Track Assignment ============
[09/03 15:03:41     34s] (I)      Started Track Assignment (1T) ( Curr Mem: 1872.95 MB )
[09/03 15:03:41     34s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[09/03 15:03:41     34s] (I)      Run Multi-thread track assignment
[09/03 15:03:41     34s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.95 MB )
[09/03 15:03:41     34s] (I)      Started Export ( Curr Mem: 1872.95 MB )
[09/03 15:03:41     34s] [NR-eGR]                 Length (um)  Vias 
[09/03 15:03:41     34s] [NR-eGR] ----------------------------------
[09/03 15:03:41     34s] [NR-eGR]  Metal1  (1H)             0   529 
[09/03 15:03:41     34s] [NR-eGR]  Metal2  (2V)          1422   717 
[09/03 15:03:41     34s] [NR-eGR]  Metal3  (3H)          1174     9 
[09/03 15:03:41     34s] [NR-eGR]  Metal4  (4V)            23     3 
[09/03 15:03:41     34s] [NR-eGR]  Metal5  (5H)            10     0 
[09/03 15:03:41     34s] [NR-eGR]  Metal6  (6V)             0     0 
[09/03 15:03:41     34s] [NR-eGR]  Metal7  (7H)             0     0 
[09/03 15:03:41     34s] [NR-eGR]  Metal8  (8V)             0     0 
[09/03 15:03:41     34s] [NR-eGR]  Metal9  (9H)             0     0 
[09/03 15:03:41     34s] [NR-eGR] ----------------------------------
[09/03 15:03:41     34s] [NR-eGR]          Total         2628  1258 
[09/03 15:03:41     34s] [NR-eGR] --------------------------------------------------------------------------
[09/03 15:03:41     34s] [NR-eGR] Total half perimeter of net bounding box: 2338um
[09/03 15:03:41     34s] [NR-eGR] Total length: 2628um, number of vias: 1258
[09/03 15:03:41     34s] [NR-eGR] --------------------------------------------------------------------------
[09/03 15:03:41     34s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[09/03 15:03:41     34s] [NR-eGR] --------------------------------------------------------------------------
[09/03 15:03:41     34s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.95 MB )
[09/03 15:03:41     34s] Early Global Route wiring runtime: 0.00 seconds, mem = 1873.0M
[09/03 15:03:41     34s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.005, MEM:1873.0M, EPOCH TIME: 1725356021.566533
[09/03 15:03:41     34s] Tdgp not successfully inited but do clear! skip clearing
[09/03 15:03:41     34s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[09/03 15:03:41     34s] *** Finishing placeDesign default flow ***
[09/03 15:03:41     34s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 1, mem = 1864.0M **
[09/03 15:03:41     34s] Tdgp not successfully inited but do clear! skip clearing
[09/03 15:03:41     34s] 
[09/03 15:03:41     34s] *** Summary of all messages that are not suppressed in this session:
[09/03 15:03:41     34s] Severity  ID               Count  Summary                                  
[09/03 15:03:41     34s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[09/03 15:03:41     34s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/03 15:03:41     34s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[09/03 15:03:41     34s] *** Message Summary: 4 warning(s), 0 error(s)
[09/03 15:03:41     34s] 
[09/03 15:03:41     34s] *** placeDesign #2 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:00:34.4/0:04:15.3 (0.1), mem = 1864.0M
[09/03 15:03:41     34s] 
[09/03 15:03:41     34s] =============================================================================================
[09/03 15:03:41     34s]  Final TAT Report : placeDesign #2                                              21.15-s110_1
[09/03 15:03:41     34s] =============================================================================================
[09/03 15:03:41     34s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/03 15:03:41     34s] ---------------------------------------------------------------------------------------------
[09/03 15:03:41     34s] [ TimingUpdate           ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.7
[09/03 15:03:41     34s] [ FullDelayCalc          ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.8
[09/03 15:03:41     34s] [ MISC                   ]          0:00:01.2  (  97.8 % )     0:00:01.2 /  0:00:01.2    1.0
[09/03 15:03:41     34s] ---------------------------------------------------------------------------------------------
[09/03 15:03:41     34s]  placeDesign #2 TOTAL               0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[09/03 15:03:41     34s] ---------------------------------------------------------------------------------------------
[09/03 15:03:41     34s] 
[09/03 15:04:17     36s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 9
[09/03 15:04:17     36s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[09/03 15:04:17     36s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[09/03 15:04:17     36s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[09/03 15:04:17     36s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[09/03 15:04:17     36s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[09/03 15:04:17     36s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[09/03 15:04:17     36s] <CMD> routeDesign -globalDetail
[09/03 15:04:17     36s] ### Time Record (routeDesign) is installed.
[09/03 15:04:17     36s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1513.44 (MB), peak = 1533.03 (MB)
[09/03 15:04:17     36s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[09/03 15:04:17     36s] #**INFO: setDesignMode -flowEffort standard
[09/03 15:04:17     36s] #**INFO: setDesignMode -powerEffort none
[09/03 15:04:17     36s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/03 15:04:17     36s] **INFO: User settings:
[09/03 15:04:17     36s] setNanoRouteMode -drouteEndIteration            1
[09/03 15:04:17     36s] setNanoRouteMode -droutePostRouteSpreadWire     1
[09/03 15:04:17     36s] setNanoRouteMode -droutePostRouteWidenWireRule  LEFDefaultRouteSpec_gpdk090
[09/03 15:04:17     36s] setNanoRouteMode -extractThirdPartyCompatible   false
[09/03 15:04:17     36s] setNanoRouteMode -routeBottomRoutingLayer       1
[09/03 15:04:17     36s] setNanoRouteMode -routeTopRoutingLayer          9
[09/03 15:04:17     36s] setNanoRouteMode -routeWithSiDriven             false
[09/03 15:04:17     36s] setNanoRouteMode -routeWithTimingDriven         false
[09/03 15:04:17     36s] setNanoRouteMode -timingEngine                  {}
[09/03 15:04:17     36s] setExtractRCMode -engine                        preRoute
[09/03 15:04:17     36s] setDelayCalMode -engine                         aae
[09/03 15:04:17     36s] setDelayCalMode -ignoreNetLoad                  false
[09/03 15:04:17     36s] 
[09/03 15:04:17     36s] #**INFO: multi-cut via swapping will not be performed after routing.
[09/03 15:04:17     36s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/03 15:04:17     36s] OPERPROF: Starting checkPlace at level 1, MEM:1864.2M, EPOCH TIME: 1725356057.160110
[09/03 15:04:17     36s] Processing tracks to init pin-track alignment.
[09/03 15:04:17     36s] z: 2, totalTracks: 1
[09/03 15:04:17     36s] z: 4, totalTracks: 1
[09/03 15:04:17     36s] z: 6, totalTracks: 1
[09/03 15:04:17     36s] z: 8, totalTracks: 1
[09/03 15:04:17     36s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 15:04:17     36s] All LLGs are deleted
[09/03 15:04:17     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:17     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:17     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1864.2M, EPOCH TIME: 1725356057.161643
[09/03 15:04:17     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1864.2M, EPOCH TIME: 1725356057.161815
[09/03 15:04:17     36s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1864.2M, EPOCH TIME: 1725356057.161849
[09/03 15:04:17     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:17     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:17     36s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1864.2M, EPOCH TIME: 1725356057.161966
[09/03 15:04:17     36s] Max number of tech site patterns supported in site array is 256.
[09/03 15:04:17     36s] Core basic site is gsclib090site
[09/03 15:04:17     36s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1864.2M, EPOCH TIME: 1725356057.162020
[09/03 15:04:17     36s] After signature check, allow fast init is false, keep pre-filter is true.
[09/03 15:04:17     36s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/03 15:04:17     36s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1864.2M, EPOCH TIME: 1725356057.162119
[09/03 15:04:17     36s] SiteArray: non-trimmed site array dimensions = 12 x 205
[09/03 15:04:17     36s] SiteArray: use 16,384 bytes
[09/03 15:04:17     36s] SiteArray: current memory after site array memory allocation 1864.2M
[09/03 15:04:17     36s] SiteArray: FP blocked sites are writable
[09/03 15:04:17     36s] SiteArray: number of non floorplan blocked sites for llg default is 2460
[09/03 15:04:17     36s] Atter site array init, number of instance map data is 0.
[09/03 15:04:17     36s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.000, MEM:1864.2M, EPOCH TIME: 1725356057.162410
[09/03 15:04:17     36s] 
[09/03 15:04:17     36s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 15:04:17     36s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.001, MEM:1864.2M, EPOCH TIME: 1725356057.162493
[09/03 15:04:17     36s] Begin checking placement ... (start mem=1864.2M, init mem=1864.2M)
[09/03 15:04:17     36s] Begin checking exclusive groups violation ...
[09/03 15:04:17     36s] There are 0 groups to check, max #box is 0, total #box is 0
[09/03 15:04:17     36s] Finished checking exclusive groups violations. Found 0 Vio.
[09/03 15:04:17     36s] 
[09/03 15:04:17     36s] Running CheckPlace using 1 thread in normal mode...
[09/03 15:04:17     36s] 
[09/03 15:04:17     36s] ...checkPlace normal is done!
[09/03 15:04:17     36s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1864.2M, EPOCH TIME: 1725356057.163752
[09/03 15:04:17     36s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1864.2M, EPOCH TIME: 1725356057.163830
[09/03 15:04:17     36s] *info: Placed = 231            (Fixed = 84)
[09/03 15:04:17     36s] *info: Unplaced = 0           
[09/03 15:04:17     36s] Placement Density:75.00%(1301/1735)
[09/03 15:04:17     36s] Placement Density (including fixed std cells):76.71%(1428/1862)
[09/03 15:04:17     36s] All LLGs are deleted
[09/03 15:04:17     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:231).
[09/03 15:04:17     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:17     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1864.2M, EPOCH TIME: 1725356057.163991
[09/03 15:04:17     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1864.2M, EPOCH TIME: 1725356057.164158
[09/03 15:04:17     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:17     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:17     36s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1864.2M)
[09/03 15:04:17     36s] OPERPROF: Finished checkPlace at level 1, CPU:0.000, REAL:0.005, MEM:1864.2M, EPOCH TIME: 1725356057.164707
[09/03 15:04:17     36s] 
[09/03 15:04:17     36s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/03 15:04:17     36s] *** Changed status on (0) nets in Clock.
[09/03 15:04:17     36s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1864.2M) ***
[09/03 15:04:17     36s] 
[09/03 15:04:17     36s] globalDetailRoute
[09/03 15:04:17     36s] 
[09/03 15:04:17     36s] #Start globalDetailRoute on Tue Sep  3 15:04:17 2024
[09/03 15:04:17     36s] #
[09/03 15:04:17     36s] ### Time Record (globalDetailRoute) is installed.
[09/03 15:04:17     36s] ### Time Record (Pre Callback) is installed.
[09/03 15:04:17     36s] ### Time Record (Pre Callback) is uninstalled.
[09/03 15:04:17     36s] ### Time Record (DB Import) is installed.
[09/03 15:04:17     36s] ### Time Record (Timing Data Generation) is installed.
[09/03 15:04:17     36s] ### Time Record (Timing Data Generation) is uninstalled.
[09/03 15:04:17     36s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[09/03 15:04:17     36s] ### Net info: total nets: 209
[09/03 15:04:17     36s] ### Net info: dirty nets: 0
[09/03 15:04:17     36s] ### Net info: marked as disconnected nets: 0
[09/03 15:04:17     36s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[09/03 15:04:17     36s] #num needed restored net=0
[09/03 15:04:17     36s] #need_extraction net=0 (total=209)
[09/03 15:04:17     36s] ### Net info: fully routed nets: 0
[09/03 15:04:17     36s] ### Net info: trivial (< 2 pins) nets: 2
[09/03 15:04:17     36s] ### Net info: unrouted nets: 207
[09/03 15:04:17     36s] ### Net info: re-extraction nets: 0
[09/03 15:04:17     36s] ### Net info: ignored nets: 0
[09/03 15:04:17     36s] ### Net info: skip routing nets: 0
[09/03 15:04:17     36s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[09/03 15:04:17     36s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[09/03 15:04:17     36s] ### import design signature (8): route=1843162754 fixed_route=1843162754 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1920567460 dirty_area=0 del_dirty_area=0 cell=1909831196 placement=1191967574 pin_access=1 inst_pattern=1
[09/03 15:04:17     36s] ### Time Record (DB Import) is uninstalled.
[09/03 15:04:17     36s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[09/03 15:04:17     36s] #RTESIG:78da95d23b4fc330100060667ec5c9ed10a4167c9738b157449910a0f058a3d0b86944ea
[09/03 15:04:17     36s] #       54b133f0efb1044b516bd3d5feec7bcee6efab1218e1358aa545e415c26349c415d29238
[09/03 15:04:17     36s] #       cf6e082b7ff576cb2e67f3a7e7574a2520249d71bad5e30226ab47b0dab9ceb457bf4449
[09/03 15:04:17     36s] #       d8d4bdd5907c0c43bf80e6cbd4bb6e0d8dded453effef04c28e0e11f0b4ec0904162dde8
[09/03 15:04:17     36s] #       4f4f1809ec61757ff713a41c26a75ff67a5db5fbe6932b1e7e8ddc873848fa184292e0c6
[09/03 15:04:17     36s] #       e99f852166e9595cf073b850793ce3bc107154c83c36532c1402db76ed36d24729fda8ac
[09/03 15:04:17     36s] #       ab4d538f8db7da4cbb5332056606a3438afc4a1e34e5a8c97350919d4429808573f726de
[09/03 15:04:17     36s] #       518f541c11a5816817df95031048
[09/03 15:04:17     36s] #
[09/03 15:04:17     36s] ### Time Record (Data Preparation) is installed.
[09/03 15:04:17     36s] #RTESIG:78da9592b14ec330108699798a93db21482df82e7162af8832214029b04669e3a65153a7
[09/03 15:04:17     36s] #       8a9d81b7c70296a236a6abfdd9dfdd7f37997e2c726084b728e616911708cf3911574873
[09/03 15:04:17     36s] #       e23cb9232cfcd5fb3dbb9e4c5f5edf2896801035c6e95af73318aceec16ae71a53dffc22
[09/03 15:04:17     36s] #       4ac2a66cad8668d575ed0caa4f53ee9b35547a530eadfb832742011fff31e3040c1944d6
[09/03 15:04:17     36s] #       f5fef40c23813d2d1e1f7e24793738bd3ce875511faa1d577cfc3572af382afa148424c1
[09/03 15:04:17     36s] #       f5c33f1b434ce28b70c12fc1854ac315a7990843994c4333c54c21b06d536f03394ae947
[09/03 15:04:17     36s] #       655d69aab2af3cabcdb03f47c6c04c67f428a54800fbee605c4c7e778fd23bc9a429a8c0
[09/03 15:04:17     36s] #       f2a2f4c2904b86a3f7900a4344f188edea0b61361cfd
[09/03 15:04:17     36s] #
[09/03 15:04:17     36s] ### Time Record (Data Preparation) is uninstalled.
[09/03 15:04:17     36s] ### Time Record (Global Routing) is installed.
[09/03 15:04:17     36s] ### Time Record (Global Routing) is uninstalled.
[09/03 15:04:17     36s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[09/03 15:04:17     36s] #Total number of routable nets = 207.
[09/03 15:04:17     36s] #Total number of nets in the design = 209.
[09/03 15:04:17     36s] #207 routable nets do not have any wires.
[09/03 15:04:17     36s] #207 nets will be global routed.
[09/03 15:04:17     36s] ### Time Record (Data Preparation) is installed.
[09/03 15:04:17     36s] #Start routing data preparation on Tue Sep  3 15:04:17 2024
[09/03 15:04:17     36s] #
[09/03 15:04:17     36s] #Minimum voltage of a net in the design = 0.000.
[09/03 15:04:17     36s] #Maximum voltage of a net in the design = 1.100.
[09/03 15:04:17     36s] #Voltage range [0.000 - 1.100] has 207 nets.
[09/03 15:04:17     36s] #Voltage range [0.900 - 1.100] has 1 net.
[09/03 15:04:17     36s] #Voltage range [0.000 - 0.000] has 1 net.
[09/03 15:04:17     36s] #Build and mark too close pins for the same net.
[09/03 15:04:17     36s] ### Time Record (Cell Pin Access) is installed.
[09/03 15:04:17     36s] #Rebuild pin access data for design.
[09/03 15:04:17     36s] #Initial pin access analysis.
[09/03 15:04:17     37s] #Detail pin access analysis.
[09/03 15:04:17     37s] ### Time Record (Cell Pin Access) is uninstalled.
[09/03 15:04:17     37s] # Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
[09/03 15:04:17     37s] # Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 15:04:17     37s] # Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 15:04:17     37s] # Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 15:04:17     37s] # Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 15:04:17     37s] # Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 15:04:17     37s] # Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 15:04:17     37s] # Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[09/03 15:04:17     37s] # Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[09/03 15:04:17     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1521.01 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] #Regenerating Ggrids automatically.
[09/03 15:04:17     37s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
[09/03 15:04:17     37s] #Using automatically generated G-grids.
[09/03 15:04:17     37s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[09/03 15:04:17     37s] #Done routing data preparation.
[09/03 15:04:17     37s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1525.24 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #Finished routing data preparation on Tue Sep  3 15:04:17 2024
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #Cpu time = 00:00:01
[09/03 15:04:17     37s] #Elapsed time = 00:00:01
[09/03 15:04:17     37s] #Increased memory = 9.99 (MB)
[09/03 15:04:17     37s] #Total memory = 1525.36 (MB)
[09/03 15:04:17     37s] #Peak memory = 1554.86 (MB)
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] ### Time Record (Data Preparation) is uninstalled.
[09/03 15:04:17     37s] ### Time Record (Global Routing) is installed.
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #Start global routing on Tue Sep  3 15:04:17 2024
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #Start global routing initialization on Tue Sep  3 15:04:17 2024
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #Number of eco nets is 0
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #Start global routing data preparation on Tue Sep  3 15:04:17 2024
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] ### build_merged_routing_blockage_rect_list starts on Tue Sep  3 15:04:17 2024 with memory = 1525.41 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] #Start routing resource analysis on Tue Sep  3 15:04:17 2024
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] ### init_is_bin_blocked starts on Tue Sep  3 15:04:17 2024 with memory = 1525.45 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Sep  3 15:04:17 2024 with memory = 1525.59 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### adjust_flow_cap starts on Tue Sep  3 15:04:17 2024 with memory = 1525.70 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### adjust_flow_per_partial_route_obs starts on Tue Sep  3 15:04:17 2024 with memory = 1525.70 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### set_via_blocked starts on Tue Sep  3 15:04:17 2024 with memory = 1525.70 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### copy_flow starts on Tue Sep  3 15:04:17 2024 with memory = 1525.70 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] #Routing resource analysis is done on Tue Sep  3 15:04:17 2024
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] ### report_flow_cap starts on Tue Sep  3 15:04:17 2024 with memory = 1525.70 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] #  Resource Analysis:
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/03 15:04:17     37s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/03 15:04:17     37s] #  --------------------------------------------------------------
[09/03 15:04:17     37s] #  Metal1         H          94          84         216    31.94%
[09/03 15:04:17     37s] #  Metal2         V         257          18         216     0.00%
[09/03 15:04:17     37s] #  Metal3         H         168          10         216     0.00%
[09/03 15:04:17     37s] #  Metal4         V         259          16         216     0.00%
[09/03 15:04:17     37s] #  Metal5         H         169           9         216     0.00%
[09/03 15:04:17     37s] #  Metal6         V         259          16         216     0.00%
[09/03 15:04:17     37s] #  Metal7         H         169           9         216     0.00%
[09/03 15:04:17     37s] #  Metal8         V          62          29         216     4.63%
[09/03 15:04:17     37s] #  Metal9         H          26          32         216     0.00%
[09/03 15:04:17     37s] #  --------------------------------------------------------------
[09/03 15:04:17     37s] #  Total                   1465      18.50%        1944     4.06%
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### analyze_m2_tracks starts on Tue Sep  3 15:04:17 2024 with memory = 1525.71 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### report_initial_resource starts on Tue Sep  3 15:04:17 2024 with memory = 1525.71 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### mark_pg_pins_accessibility starts on Tue Sep  3 15:04:17 2024 with memory = 1525.71 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### set_net_region starts on Tue Sep  3 15:04:17 2024 with memory = 1525.72 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #Global routing data preparation is done on Tue Sep  3 15:04:17 2024
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1525.73 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] ### prepare_level starts on Tue Sep  3 15:04:17 2024 with memory = 1525.74 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### init level 1 starts on Tue Sep  3 15:04:17 2024 with memory = 1525.75 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### Level 1 hgrid = 18 X 12
[09/03 15:04:17     37s] ### prepare_level_flow starts on Tue Sep  3 15:04:17 2024 with memory = 1525.79 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #Global routing initialization is done on Tue Sep  3 15:04:17 2024
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1525.79 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #start global routing iteration 1...
[09/03 15:04:17     37s] ### init_flow_edge starts on Tue Sep  3 15:04:17 2024 with memory = 1525.82 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### routing at level 1 (topmost level) iter 0
[09/03 15:04:17     37s] ### measure_qor starts on Tue Sep  3 15:04:17 2024 with memory = 1526.57 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### measure_congestion starts on Tue Sep  3 15:04:17 2024 with memory = 1526.57 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1526.58 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #start global routing iteration 2...
[09/03 15:04:17     37s] ### routing at level 1 (topmost level) iter 1
[09/03 15:04:17     37s] ### measure_qor starts on Tue Sep  3 15:04:17 2024 with memory = 1526.70 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### measure_congestion starts on Tue Sep  3 15:04:17 2024 with memory = 1526.70 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1526.70 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] ### route_end starts on Tue Sep  3 15:04:17 2024 with memory = 1526.71 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[09/03 15:04:17     37s] #Total number of routable nets = 207.
[09/03 15:04:17     37s] #Total number of nets in the design = 209.
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #207 routable nets have routed wires.
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #Routed nets constraints summary:
[09/03 15:04:17     37s] #-----------------------------
[09/03 15:04:17     37s] #        Rules   Unconstrained  
[09/03 15:04:17     37s] #-----------------------------
[09/03 15:04:17     37s] #      Default             207  
[09/03 15:04:17     37s] #-----------------------------
[09/03 15:04:17     37s] #        Total             207  
[09/03 15:04:17     37s] #-----------------------------
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #Routing constraints summary of the whole design:
[09/03 15:04:17     37s] #-----------------------------
[09/03 15:04:17     37s] #        Rules   Unconstrained  
[09/03 15:04:17     37s] #-----------------------------
[09/03 15:04:17     37s] #      Default             207  
[09/03 15:04:17     37s] #-----------------------------
[09/03 15:04:17     37s] #        Total             207  
[09/03 15:04:17     37s] #-----------------------------
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] ### adjust_flow_per_partial_route_obs starts on Tue Sep  3 15:04:17 2024 with memory = 1526.72 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### cal_base_flow starts on Tue Sep  3 15:04:17 2024 with memory = 1526.72 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### init_flow_edge starts on Tue Sep  3 15:04:17 2024 with memory = 1526.72 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### cal_flow starts on Tue Sep  3 15:04:17 2024 with memory = 1526.72 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### report_overcon starts on Tue Sep  3 15:04:17 2024 with memory = 1526.74 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #                 OverCon          
[09/03 15:04:17     37s] #                  #Gcell    %Gcell
[09/03 15:04:17     37s] #     Layer           (1)   OverCon  Flow/Cap
[09/03 15:04:17     37s] #  ----------------------------------------------
[09/03 15:04:17     37s] #  Metal1        0(0.00%)   (0.00%)     0.32  
[09/03 15:04:17     37s] #  Metal2        0(0.00%)   (0.00%)     0.24  
[09/03 15:04:17     37s] #  Metal3        0(0.00%)   (0.00%)     0.17  
[09/03 15:04:17     37s] #  Metal4        0(0.00%)   (0.00%)     0.06  
[09/03 15:04:17     37s] #  Metal5        0(0.00%)   (0.00%)     0.05  
[09/03 15:04:17     37s] #  Metal6        0(0.00%)   (0.00%)     0.06  
[09/03 15:04:17     37s] #  Metal7        0(0.00%)   (0.00%)     0.05  
[09/03 15:04:17     37s] #  Metal8        0(0.00%)   (0.00%)     0.00  
[09/03 15:04:17     37s] #  Metal9        0(0.00%)   (0.00%)     0.00  
[09/03 15:04:17     37s] #  ----------------------------------------------
[09/03 15:04:17     37s] #     Total      0(0.00%)   (0.00%)
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[09/03 15:04:17     37s] #  Overflow after GR: 0.00% H + 0.00% V
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### cal_base_flow starts on Tue Sep  3 15:04:17 2024 with memory = 1526.76 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### init_flow_edge starts on Tue Sep  3 15:04:17 2024 with memory = 1526.76 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### cal_flow starts on Tue Sep  3 15:04:17 2024 with memory = 1526.76 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### generate_cong_map_content starts on Tue Sep  3 15:04:17 2024 with memory = 1526.76 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### Sync with Inovus CongMap starts on Tue Sep  3 15:04:17 2024 with memory = 1526.77 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] #Hotspot report including placement blocked areas
[09/03 15:04:17     37s] OPERPROF: Starting HotSpotCal at level 1, MEM:1873.7M, EPOCH TIME: 1725356057.916286
[09/03 15:04:17     37s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/03 15:04:17     37s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[09/03 15:04:17     37s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/03 15:04:17     37s] [hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[09/03 15:04:17     37s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[09/03 15:04:17     37s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[09/03 15:04:17     37s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[09/03 15:04:17     37s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[09/03 15:04:17     37s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[09/03 15:04:17     37s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[09/03 15:04:17     37s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[09/03 15:04:17     37s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[09/03 15:04:17     37s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/03 15:04:17     37s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[09/03 15:04:17     37s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/03 15:04:17     37s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[09/03 15:04:17     37s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/03 15:04:17     37s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/03 15:04:17     37s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[09/03 15:04:17     37s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/03 15:04:17     37s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1873.7M, EPOCH TIME: 1725356057.916754
[09/03 15:04:17     37s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### update starts on Tue Sep  3 15:04:17 2024 with memory = 1526.79 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] #Complete Global Routing.
[09/03 15:04:17     37s] #Total wire length = 2282 um.
[09/03 15:04:17     37s] #Total half perimeter of net bounding box = 2994 um.
[09/03 15:04:17     37s] #Total wire length on LAYER Metal1 = 4 um.
[09/03 15:04:17     37s] #Total wire length on LAYER Metal2 = 1305 um.
[09/03 15:04:17     37s] #Total wire length on LAYER Metal3 = 973 um.
[09/03 15:04:17     37s] #Total wire length on LAYER Metal4 = 0 um.
[09/03 15:04:17     37s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 15:04:17     37s] #Total wire length on LAYER Metal6 = 0 um.
[09/03 15:04:17     37s] #Total wire length on LAYER Metal7 = 0 um.
[09/03 15:04:17     37s] #Total wire length on LAYER Metal8 = 0 um.
[09/03 15:04:17     37s] #Total wire length on LAYER Metal9 = 0 um.
[09/03 15:04:17     37s] #Total number of vias = 767
[09/03 15:04:17     37s] #Up-Via Summary (total 767):
[09/03 15:04:17     37s] #           
[09/03 15:04:17     37s] #-----------------------
[09/03 15:04:17     37s] # Metal1            495
[09/03 15:04:17     37s] # Metal2            271
[09/03 15:04:17     37s] # Metal3              1
[09/03 15:04:17     37s] #-----------------------
[09/03 15:04:17     37s] #                   767 
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] ### update cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### report_overcon starts on Tue Sep  3 15:04:17 2024 with memory = 1527.23 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### report_overcon starts on Tue Sep  3 15:04:17 2024 with memory = 1527.23 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] #Max overcon = 0 track.
[09/03 15:04:17     37s] #Total overcon = 0.00%.
[09/03 15:04:17     37s] #Worst layer Gcell overcon rate = 0.00%.
[09/03 15:04:17     37s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### global_route design signature (11): route=964168972 net_attr=1394365462
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #Global routing statistics:
[09/03 15:04:17     37s] #Cpu time = 00:00:00
[09/03 15:04:17     37s] #Elapsed time = 00:00:00
[09/03 15:04:17     37s] #Increased memory = 1.48 (MB)
[09/03 15:04:17     37s] #Total memory = 1526.83 (MB)
[09/03 15:04:17     37s] #Peak memory = 1554.86 (MB)
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #Finished global routing on Tue Sep  3 15:04:17 2024
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] ### Time Record (Global Routing) is uninstalled.
[09/03 15:04:17     37s] ### Time Record (Data Preparation) is installed.
[09/03 15:04:17     37s] ### Time Record (Data Preparation) is uninstalled.
[09/03 15:04:17     37s] ### track-assign external-init starts on Tue Sep  3 15:04:17 2024 with memory = 1526.85 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### Time Record (Track Assignment) is installed.
[09/03 15:04:17     37s] ### Time Record (Track Assignment) is uninstalled.
[09/03 15:04:17     37s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1526.85 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### track-assign engine-init starts on Tue Sep  3 15:04:17 2024 with memory = 1526.86 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] ### Time Record (Track Assignment) is installed.
[09/03 15:04:17     37s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### track-assign core-engine starts on Tue Sep  3 15:04:17 2024 with memory = 1526.91 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] #Start Track Assignment.
[09/03 15:04:17     37s] #Done with 184 horizontal wires in 1 hboxes and 232 vertical wires in 1 hboxes.
[09/03 15:04:17     37s] #Done with 32 horizontal wires in 1 hboxes and 54 vertical wires in 1 hboxes.
[09/03 15:04:17     37s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #Track assignment summary:
[09/03 15:04:17     37s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[09/03 15:04:17     37s] #------------------------------------------------------------------------
[09/03 15:04:17     37s] # Metal1         5.92 	  0.00%  	  0.00% 	  0.00%
[09/03 15:04:17     37s] # Metal2      1288.94 	  0.03%  	  0.00% 	  0.00%
[09/03 15:04:17     37s] # Metal3       952.29 	  0.16%  	  0.00% 	  0.00%
[09/03 15:04:17     37s] # Metal4         0.00 	  0.00%  	  0.00% 	  0.00%
[09/03 15:04:17     37s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[09/03 15:04:17     37s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[09/03 15:04:17     37s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[09/03 15:04:17     37s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[09/03 15:04:17     37s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[09/03 15:04:17     37s] #------------------------------------------------------------------------
[09/03 15:04:17     37s] # All        2247.14  	  0.09% 	  0.00% 	  0.00%
[09/03 15:04:17     37s] #Complete Track Assignment.
[09/03 15:04:17     37s] #Total wire length = 2224 um.
[09/03 15:04:17     37s] #Total half perimeter of net bounding box = 2994 um.
[09/03 15:04:17     37s] #Total wire length on LAYER Metal1 = 6 um.
[09/03 15:04:17     37s] #Total wire length on LAYER Metal2 = 1267 um.
[09/03 15:04:17     37s] #Total wire length on LAYER Metal3 = 952 um.
[09/03 15:04:17     37s] #Total wire length on LAYER Metal4 = 0 um.
[09/03 15:04:17     37s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 15:04:17     37s] #Total wire length on LAYER Metal6 = 0 um.
[09/03 15:04:17     37s] #Total wire length on LAYER Metal7 = 0 um.
[09/03 15:04:17     37s] #Total wire length on LAYER Metal8 = 0 um.
[09/03 15:04:17     37s] #Total wire length on LAYER Metal9 = 0 um.
[09/03 15:04:17     37s] #Total number of vias = 767
[09/03 15:04:17     37s] #Up-Via Summary (total 767):
[09/03 15:04:17     37s] #           
[09/03 15:04:17     37s] #-----------------------
[09/03 15:04:17     37s] # Metal1            495
[09/03 15:04:17     37s] # Metal2            271
[09/03 15:04:17     37s] # Metal3              1
[09/03 15:04:17     37s] #-----------------------
[09/03 15:04:17     37s] #                   767 
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] ### track_assign design signature (14): route=839515420
[09/03 15:04:17     37s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:17     37s] ### Time Record (Track Assignment) is uninstalled.
[09/03 15:04:17     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1527.20 (MB), peak = 1554.86 (MB)
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/03 15:04:17     37s] #Cpu time = 00:00:01
[09/03 15:04:17     37s] #Elapsed time = 00:00:01
[09/03 15:04:17     37s] #Increased memory = 11.91 (MB)
[09/03 15:04:17     37s] #Total memory = 1527.20 (MB)
[09/03 15:04:17     37s] #Peak memory = 1554.86 (MB)
[09/03 15:04:17     37s] ### Time Record (Detail Routing) is installed.
[09/03 15:04:17     37s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[09/03 15:04:17     37s] #
[09/03 15:04:17     37s] #Start Detail Routing..
[09/03 15:04:17     37s] #start initial detail routing ...
[09/03 15:04:17     37s] ### Design has 0 dirty nets, has valid drcs
[09/03 15:04:18     38s] ### Routing stats: routing = 100.00%
[09/03 15:04:18     38s] #   number of violations = 0
[09/03 15:04:18     38s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1529.90 (MB), peak = 1554.86 (MB)
[09/03 15:04:18     38s] #Complete Detail Routing.
[09/03 15:04:18     38s] #Total wire length = 2766 um.
[09/03 15:04:18     38s] #Total half perimeter of net bounding box = 2994 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal1 = 95 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal2 = 1467 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal3 = 1193 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal4 = 11 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal6 = 0 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal7 = 0 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal8 = 0 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal9 = 0 um.
[09/03 15:04:18     38s] #Total number of vias = 931
[09/03 15:04:18     38s] #Up-Via Summary (total 931):
[09/03 15:04:18     38s] #           
[09/03 15:04:18     38s] #-----------------------
[09/03 15:04:18     38s] # Metal1            534
[09/03 15:04:18     38s] # Metal2            396
[09/03 15:04:18     38s] # Metal3              1
[09/03 15:04:18     38s] #-----------------------
[09/03 15:04:18     38s] #                   931 
[09/03 15:04:18     38s] #
[09/03 15:04:18     38s] #Total number of DRC violations = 0
[09/03 15:04:18     38s] ### Time Record (Detail Routing) is uninstalled.
[09/03 15:04:18     38s] #Cpu time = 00:00:00
[09/03 15:04:18     38s] #Elapsed time = 00:00:00
[09/03 15:04:18     38s] #Increased memory = 2.72 (MB)
[09/03 15:04:18     38s] #Total memory = 1529.92 (MB)
[09/03 15:04:18     38s] #Peak memory = 1554.86 (MB)
[09/03 15:04:18     38s] ### Time Record (Post Route Wire Spreading) is installed.
[09/03 15:04:18     38s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[09/03 15:04:18     38s] #
[09/03 15:04:18     38s] #Start Post Route wire spreading..
[09/03 15:04:18     38s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[09/03 15:04:18     38s] #
[09/03 15:04:18     38s] #Start DRC checking..
[09/03 15:04:18     38s] #   number of violations = 0
[09/03 15:04:18     38s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1529.86 (MB), peak = 1554.86 (MB)
[09/03 15:04:18     38s] #CELL_VIEW AR_8,init has no DRC violation.
[09/03 15:04:18     38s] #Total number of DRC violations = 0
[09/03 15:04:18     38s] #Total number of process antenna violations = 0
[09/03 15:04:18     38s] #Total number of net violated process antenna rule = 0
[09/03 15:04:18     38s] #
[09/03 15:04:18     38s] #Start data preparation for wire spreading...
[09/03 15:04:18     38s] #
[09/03 15:04:18     38s] #Data preparation is done on Tue Sep  3 15:04:18 2024
[09/03 15:04:18     38s] #
[09/03 15:04:18     38s] ### track-assign engine-init starts on Tue Sep  3 15:04:18 2024 with memory = 1529.86 (MB), peak = 1554.86 (MB)
[09/03 15:04:18     38s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:18     38s] #
[09/03 15:04:18     38s] #Start Post Route Wire Spread.
[09/03 15:04:18     38s] #Done with 45 horizontal wires in 1 hboxes and 32 vertical wires in 1 hboxes.
[09/03 15:04:18     38s] #Complete Post Route Wire Spread.
[09/03 15:04:18     38s] #
[09/03 15:04:18     38s] #Total wire length = 2800 um.
[09/03 15:04:18     38s] #Total half perimeter of net bounding box = 2994 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal1 = 97 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal2 = 1479 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal3 = 1212 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal4 = 11 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal6 = 0 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal7 = 0 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal8 = 0 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal9 = 0 um.
[09/03 15:04:18     38s] #Total number of vias = 931
[09/03 15:04:18     38s] #Up-Via Summary (total 931):
[09/03 15:04:18     38s] #           
[09/03 15:04:18     38s] #-----------------------
[09/03 15:04:18     38s] # Metal1            534
[09/03 15:04:18     38s] # Metal2            396
[09/03 15:04:18     38s] # Metal3              1
[09/03 15:04:18     38s] #-----------------------
[09/03 15:04:18     38s] #                   931 
[09/03 15:04:18     38s] #
[09/03 15:04:18     38s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[09/03 15:04:18     38s] #
[09/03 15:04:18     38s] #Start DRC checking..
[09/03 15:04:18     38s] #   number of violations = 0
[09/03 15:04:18     38s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1529.87 (MB), peak = 1554.86 (MB)
[09/03 15:04:18     38s] #CELL_VIEW AR_8,init has no DRC violation.
[09/03 15:04:18     38s] #Total number of DRC violations = 0
[09/03 15:04:18     38s] #Total number of process antenna violations = 0
[09/03 15:04:18     38s] #Total number of net violated process antenna rule = 0
[09/03 15:04:18     38s] #   number of violations = 0
[09/03 15:04:18     38s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1529.87 (MB), peak = 1554.86 (MB)
[09/03 15:04:18     38s] #CELL_VIEW AR_8,init has no DRC violation.
[09/03 15:04:18     38s] #Total number of DRC violations = 0
[09/03 15:04:18     38s] #Total number of process antenna violations = 0
[09/03 15:04:18     38s] #Total number of net violated process antenna rule = 0
[09/03 15:04:18     38s] #Post Route wire spread is done.
[09/03 15:04:18     38s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/03 15:04:18     38s] #Total wire length = 2800 um.
[09/03 15:04:18     38s] #Total half perimeter of net bounding box = 2994 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal1 = 97 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal2 = 1479 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal3 = 1212 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal4 = 11 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal6 = 0 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal7 = 0 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal8 = 0 um.
[09/03 15:04:18     38s] #Total wire length on LAYER Metal9 = 0 um.
[09/03 15:04:18     38s] #Total number of vias = 931
[09/03 15:04:18     38s] #Up-Via Summary (total 931):
[09/03 15:04:18     38s] #           
[09/03 15:04:18     38s] #-----------------------
[09/03 15:04:18     38s] # Metal1            534
[09/03 15:04:18     38s] # Metal2            396
[09/03 15:04:18     38s] # Metal3              1
[09/03 15:04:18     38s] #-----------------------
[09/03 15:04:18     38s] #                   931 
[09/03 15:04:18     38s] #
[09/03 15:04:18     38s] #detailRoute Statistics:
[09/03 15:04:18     38s] #Cpu time = 00:00:01
[09/03 15:04:18     38s] #Elapsed time = 00:00:01
[09/03 15:04:18     38s] #Increased memory = 2.67 (MB)
[09/03 15:04:18     38s] #Total memory = 1529.87 (MB)
[09/03 15:04:18     38s] #Peak memory = 1554.86 (MB)
[09/03 15:04:18     38s] ### global_detail_route design signature (32): route=53758439 flt_obj=0 vio=1905142130 shield_wire=1
[09/03 15:04:18     38s] ### Time Record (DB Export) is installed.
[09/03 15:04:18     38s] ### export design design signature (33): route=53758439 fixed_route=1843162754 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2056594036 dirty_area=0 del_dirty_area=0 cell=1909831196 placement=1191967574 pin_access=1197756291 inst_pattern=1
[09/03 15:04:18     38s] #	no debugging net set
[09/03 15:04:18     38s] ### Time Record (DB Export) is uninstalled.
[09/03 15:04:18     38s] ### Time Record (Post Callback) is installed.
[09/03 15:04:18     38s] ### Time Record (Post Callback) is uninstalled.
[09/03 15:04:18     38s] #
[09/03 15:04:18     38s] #globalDetailRoute statistics:
[09/03 15:04:18     38s] #Cpu time = 00:00:01
[09/03 15:04:18     38s] #Elapsed time = 00:00:01
[09/03 15:04:18     38s] #Increased memory = 21.69 (MB)
[09/03 15:04:18     38s] #Total memory = 1535.90 (MB)
[09/03 15:04:18     38s] #Peak memory = 1554.86 (MB)
[09/03 15:04:18     38s] #Number of warnings = 3
[09/03 15:04:18     38s] #Total number of warnings = 6
[09/03 15:04:18     38s] #Number of fails = 0
[09/03 15:04:18     38s] #Total number of fails = 0
[09/03 15:04:18     38s] #Complete globalDetailRoute on Tue Sep  3 15:04:18 2024
[09/03 15:04:18     38s] #
[09/03 15:04:18     38s] ### import design signature (34): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1197756291 inst_pattern=1
[09/03 15:04:18     38s] ### Time Record (globalDetailRoute) is uninstalled.
[09/03 15:04:18     38s] #Default setup view is reset to setup.
[09/03 15:04:18     38s] #Default setup view is reset to setup.
[09/03 15:04:18     38s] AAE_INFO: Post Route call back at the end of routeDesign
[09/03 15:04:18     38s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1536.12 (MB), peak = 1554.86 (MB)
[09/03 15:04:18     38s] *** Message Summary: 0 warning(s), 0 error(s)
[09/03 15:04:18     38s] 
[09/03 15:04:18     38s] ### Time Record (routeDesign) is uninstalled.
[09/03 15:04:18     38s] ### 
[09/03 15:04:18     38s] ###   Scalability Statistics
[09/03 15:04:18     38s] ### 
[09/03 15:04:18     38s] ### --------------------------------+----------------+----------------+----------------+
[09/03 15:04:18     38s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[09/03 15:04:18     38s] ### --------------------------------+----------------+----------------+----------------+
[09/03 15:04:18     38s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:18     38s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:18     38s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:18     38s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:18     38s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:18     38s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:18     38s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:18     38s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:18     38s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:18     38s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:18     38s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:18     38s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[09/03 15:04:18     38s] ### --------------------------------+----------------+----------------+----------------+
[09/03 15:04:18     38s] ### 
[09/03 15:04:18     38s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[09/03 15:04:18     38s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[09/03 15:04:18     38s] <CMD> routeDesign -globalDetail
[09/03 15:04:18     38s] ### Time Record (routeDesign) is installed.
[09/03 15:04:18     38s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1536.18 (MB), peak = 1554.86 (MB)
[09/03 15:04:18     38s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[09/03 15:04:18     38s] #**INFO: setDesignMode -flowEffort standard
[09/03 15:04:18     38s] #**INFO: setDesignMode -powerEffort none
[09/03 15:04:18     38s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/03 15:04:18     38s] **INFO: User settings:
[09/03 15:04:18     38s] setNanoRouteMode -drouteEndIteration                            1
[09/03 15:04:18     38s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[09/03 15:04:18     38s] setNanoRouteMode -droutePostRouteWidenWireRule                  LEFDefaultRouteSpec_gpdk090
[09/03 15:04:18     38s] setNanoRouteMode -extractThirdPartyCompatible                   false
[09/03 15:04:18     38s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[09/03 15:04:18     38s] setNanoRouteMode -routeBottomRoutingLayer                       1
[09/03 15:04:18     38s] setNanoRouteMode -routeTopRoutingLayer                          9
[09/03 15:04:18     38s] setNanoRouteMode -routeWithSiDriven                             false
[09/03 15:04:18     38s] setNanoRouteMode -routeWithTimingDriven                         false
[09/03 15:04:18     38s] setNanoRouteMode -timingEngine                                  {}
[09/03 15:04:18     38s] setExtractRCMode -engine                                        preRoute
[09/03 15:04:18     38s] setDelayCalMode -engine                                         aae
[09/03 15:04:18     38s] setDelayCalMode -ignoreNetLoad                                  false
[09/03 15:04:18     38s] 
[09/03 15:04:18     38s] #**INFO: multi-cut via swapping will not be performed after routing.
[09/03 15:04:18     38s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/03 15:04:18     38s] OPERPROF: Starting checkPlace at level 1, MEM:1884.0M, EPOCH TIME: 1725356058.971834
[09/03 15:04:18     38s] Processing tracks to init pin-track alignment.
[09/03 15:04:18     38s] z: 2, totalTracks: 1
[09/03 15:04:18     38s] z: 4, totalTracks: 1
[09/03 15:04:18     38s] z: 6, totalTracks: 1
[09/03 15:04:18     38s] z: 8, totalTracks: 1
[09/03 15:04:18     38s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 15:04:18     38s] All LLGs are deleted
[09/03 15:04:18     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:18     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:18     38s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1884.0M, EPOCH TIME: 1725356058.973287
[09/03 15:04:18     38s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1884.0M, EPOCH TIME: 1725356058.973469
[09/03 15:04:18     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1884.0M, EPOCH TIME: 1725356058.973505
[09/03 15:04:18     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:18     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:18     38s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1884.0M, EPOCH TIME: 1725356058.973626
[09/03 15:04:18     38s] Max number of tech site patterns supported in site array is 256.
[09/03 15:04:18     38s] Core basic site is gsclib090site
[09/03 15:04:18     38s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1884.0M, EPOCH TIME: 1725356058.973702
[09/03 15:04:18     38s] After signature check, allow fast init is true, keep pre-filter is true.
[09/03 15:04:18     38s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/03 15:04:18     38s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1884.0M, EPOCH TIME: 1725356058.973774
[09/03 15:04:18     38s] SiteArray: non-trimmed site array dimensions = 12 x 205
[09/03 15:04:18     38s] SiteArray: use 16,384 bytes
[09/03 15:04:18     38s] SiteArray: current memory after site array memory allocation 1884.0M
[09/03 15:04:18     38s] SiteArray: FP blocked sites are writable
[09/03 15:04:18     38s] SiteArray: number of non floorplan blocked sites for llg default is 2460
[09/03 15:04:18     38s] Atter site array init, number of instance map data is 0.
[09/03 15:04:18     38s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.000, MEM:1884.0M, EPOCH TIME: 1725356058.974021
[09/03 15:04:18     38s] 
[09/03 15:04:18     38s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 15:04:18     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.001, MEM:1884.0M, EPOCH TIME: 1725356058.974087
[09/03 15:04:18     38s] Begin checking placement ... (start mem=1884.0M, init mem=1884.0M)
[09/03 15:04:18     38s] Begin checking exclusive groups violation ...
[09/03 15:04:18     38s] There are 0 groups to check, max #box is 0, total #box is 0
[09/03 15:04:18     38s] Finished checking exclusive groups violations. Found 0 Vio.
[09/03 15:04:18     38s] 
[09/03 15:04:18     38s] Running CheckPlace using 1 thread in normal mode...
[09/03 15:04:18     38s] 
[09/03 15:04:18     38s] ...checkPlace normal is done!
[09/03 15:04:18     38s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1884.0M, EPOCH TIME: 1725356058.975165
[09/03 15:04:18     38s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1884.0M, EPOCH TIME: 1725356058.975243
[09/03 15:04:18     38s] *info: Placed = 231            (Fixed = 84)
[09/03 15:04:18     38s] *info: Unplaced = 0           
[09/03 15:04:18     38s] Placement Density:75.00%(1301/1735)
[09/03 15:04:18     38s] Placement Density (including fixed std cells):76.71%(1428/1862)
[09/03 15:04:18     38s] All LLGs are deleted
[09/03 15:04:18     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:231).
[09/03 15:04:18     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:18     38s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1884.0M, EPOCH TIME: 1725356058.975391
[09/03 15:04:18     38s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1884.0M, EPOCH TIME: 1725356058.975582
[09/03 15:04:18     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:18     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:18     38s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1884.0M)
[09/03 15:04:18     38s] OPERPROF: Finished checkPlace at level 1, CPU:0.000, REAL:0.004, MEM:1884.0M, EPOCH TIME: 1725356058.976099
[09/03 15:04:18     38s] 
[09/03 15:04:18     38s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/03 15:04:18     38s] *** Changed status on (0) nets in Clock.
[09/03 15:04:18     38s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1884.0M) ***
[09/03 15:04:18     38s] 
[09/03 15:04:18     38s] globalDetailRoute
[09/03 15:04:18     38s] 
[09/03 15:04:18     38s] #Start globalDetailRoute on Tue Sep  3 15:04:18 2024
[09/03 15:04:18     38s] #
[09/03 15:04:18     38s] ### Time Record (globalDetailRoute) is installed.
[09/03 15:04:18     38s] ### Time Record (Pre Callback) is installed.
[09/03 15:04:18     38s] ### Time Record (Pre Callback) is uninstalled.
[09/03 15:04:18     38s] ### Time Record (DB Import) is installed.
[09/03 15:04:18     38s] ### Time Record (Timing Data Generation) is installed.
[09/03 15:04:18     38s] #Warning: design is detail-routed. Trial route is skipped!
[09/03 15:04:18     38s] ### Time Record (Timing Data Generation) is uninstalled.
[09/03 15:04:18     38s] ### Net info: total nets: 209
[09/03 15:04:18     38s] ### Net info: dirty nets: 0
[09/03 15:04:18     38s] ### Net info: marked as disconnected nets: 0
[09/03 15:04:18     38s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[09/03 15:04:18     38s] #num needed restored net=0
[09/03 15:04:18     38s] #need_extraction net=0 (total=209)
[09/03 15:04:18     38s] ### Net info: fully routed nets: 207
[09/03 15:04:18     38s] ### Net info: trivial (< 2 pins) nets: 2
[09/03 15:04:18     38s] ### Net info: unrouted nets: 0
[09/03 15:04:18     38s] ### Net info: re-extraction nets: 0
[09/03 15:04:18     38s] ### Net info: ignored nets: 0
[09/03 15:04:18     38s] ### Net info: skip routing nets: 0
[09/03 15:04:18     38s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[09/03 15:04:18     38s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[09/03 15:04:18     38s] ### import design signature (35): route=111200046 fixed_route=1843162754 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1888491443 dirty_area=0 del_dirty_area=0 cell=1909831196 placement=1191967574 pin_access=1197756291 inst_pattern=1
[09/03 15:04:18     38s] ### Time Record (DB Import) is uninstalled.
[09/03 15:04:18     38s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[09/03 15:04:18     38s] #RTESIG:78da95d23b4fc330100060667ec5c9ed10a4167c97d8b157449910a0f058a3d0b86944ea
[09/03 15:04:18     38s] #       54b133f0efb1044b511bd3d5feec7bcee6efab0218e1358aa543e425c26341c435d29238
[09/03 15:04:18     38s] #       cf6e08cb70f576cb2e67f3a7e7574a152024adf5a631c30246670670c6fbd63657bf442b
[09/03 15:04:18     38s] #       d8549d33907cf47db780facb56bb760db5d95463e7fff04c68e0d33fe69c802183c4f921
[09/03 15:04:18     38s] #       9c9e300ad8c3eafeee2748d18fdebceccdba6cf6f527d77cfa35f210e220e9630849811f
[09/03 15:04:18     38s] #       c67f168698a56771c1cfe142cb037e2c61998b7855b992b19162ae11d8b66db691362a15
[09/03 15:04:18     38s] #       26e57c65eb6aa8833576dc9d922930db5b33a5286c64ac484229414756129500369d7b30
[09/03 15:04:18     38s] #       32daac80741c11a513d12ebe018b2c0ffd
[09/03 15:04:18     38s] #
[09/03 15:04:18     38s] ### Time Record (Data Preparation) is installed.
[09/03 15:04:18     38s] #RTESIG:78da9592b14ec330108699798a93db21482df82e7162af8832214029b04669e3a65153a7
[09/03 15:04:18     38s] #       8a9d81b7c70296a236a6abfdd9dfdd7f37997e2c726084b728e616911708cf3911574873
[09/03 15:04:18     38s] #       e23cb9232cfcd5fb3dbb9e4c5f5edf2896801035c6e95af73318aceec16ae71a53dffc22
[09/03 15:04:18     38s] #       4ac2a66cad8668d575ed0caa4f53ee9b35547a530eadfb832742011fff31e3040c1944d6
[09/03 15:04:18     38s] #       f5fef40c23813d2d1e1f7e24793738bd3ce875511faa1d577cfc3572af382afa148424c1
[09/03 15:04:18     38s] #       f5c33f1b434ce28b70c12fc1854a8ff05305a799087795c9343452cc1402db36f53610a3
[09/03 15:04:18     38s] #       947e52d695a62afbcab3da0cfb73640ccc74468f528a04b0ef0ec6c5e457379406619a82
[09/03 15:04:18     38s] #       0aec2e4a2f0cb97c60a1543da4c210513c62bbfa024b5c1cb2
[09/03 15:04:18     38s] #
[09/03 15:04:18     38s] ### Time Record (Data Preparation) is uninstalled.
[09/03 15:04:18     38s] ### Time Record (Global Routing) is installed.
[09/03 15:04:18     38s] ### Time Record (Global Routing) is uninstalled.
[09/03 15:04:18     38s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[09/03 15:04:18     38s] #Total number of routable nets = 207.
[09/03 15:04:18     38s] #Total number of nets in the design = 209.
[09/03 15:04:18     38s] #207 routable nets have routed wires.
[09/03 15:04:18     38s] #No nets have been global routed.
[09/03 15:04:18     38s] ### Time Record (Data Preparation) is installed.
[09/03 15:04:18     38s] #Start routing data preparation on Tue Sep  3 15:04:18 2024
[09/03 15:04:18     38s] #
[09/03 15:04:18     38s] #Minimum voltage of a net in the design = 0.000.
[09/03 15:04:18     38s] #Maximum voltage of a net in the design = 1.100.
[09/03 15:04:18     38s] #Voltage range [0.000 - 1.100] has 207 nets.
[09/03 15:04:18     38s] #Voltage range [0.900 - 1.100] has 1 net.
[09/03 15:04:18     38s] #Voltage range [0.000 - 0.000] has 1 net.
[09/03 15:04:18     38s] #Build and mark too close pins for the same net.
[09/03 15:04:18     38s] ### Time Record (Cell Pin Access) is installed.
[09/03 15:04:18     38s] #Rebuild pin access data for design.
[09/03 15:04:18     38s] #Initial pin access analysis.
[09/03 15:04:19     38s] #Detail pin access analysis.
[09/03 15:04:19     38s] ### Time Record (Cell Pin Access) is uninstalled.
[09/03 15:04:19     38s] # Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
[09/03 15:04:19     38s] # Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 15:04:19     38s] # Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 15:04:19     38s] # Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 15:04:19     38s] # Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 15:04:19     38s] # Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 15:04:19     38s] # Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 15:04:19     38s] # Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[09/03 15:04:19     38s] # Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[09/03 15:04:19     38s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1541.71 (MB), peak = 1576.82 (MB)
[09/03 15:04:19     38s] #Regenerating Ggrids automatically.
[09/03 15:04:19     38s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
[09/03 15:04:19     38s] #Using automatically generated G-grids.
[09/03 15:04:19     38s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[09/03 15:04:20     39s] #Done routing data preparation.
[09/03 15:04:20     39s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1545.51 (MB), peak = 1576.82 (MB)
[09/03 15:04:20     39s] #
[09/03 15:04:20     39s] #Finished routing data preparation on Tue Sep  3 15:04:20 2024
[09/03 15:04:20     39s] #
[09/03 15:04:20     39s] #Cpu time = 00:00:01
[09/03 15:04:20     39s] #Elapsed time = 00:00:01
[09/03 15:04:20     39s] #Increased memory = 8.29 (MB)
[09/03 15:04:20     39s] #Total memory = 1545.51 (MB)
[09/03 15:04:20     39s] #Peak memory = 1576.82 (MB)
[09/03 15:04:20     39s] #
[09/03 15:04:20     39s] ### Time Record (Data Preparation) is uninstalled.
[09/03 15:04:20     39s] ### Time Record (Global Routing) is installed.
[09/03 15:04:20     39s] #
[09/03 15:04:20     39s] #Start global routing on Tue Sep  3 15:04:20 2024
[09/03 15:04:20     39s] #
[09/03 15:04:20     39s] #
[09/03 15:04:20     39s] #Start global routing initialization on Tue Sep  3 15:04:20 2024
[09/03 15:04:20     39s] #
[09/03 15:04:20     39s] #WARNING (NRGR-22) Design is already detail routed.
[09/03 15:04:20     39s] ### Time Record (Global Routing) is uninstalled.
[09/03 15:04:20     39s] ### Time Record (Data Preparation) is installed.
[09/03 15:04:20     39s] ### Time Record (Data Preparation) is uninstalled.
[09/03 15:04:20     39s] ### track-assign external-init starts on Tue Sep  3 15:04:20 2024 with memory = 1545.51 (MB), peak = 1576.82 (MB)
[09/03 15:04:20     39s] ### Time Record (Track Assignment) is installed.
[09/03 15:04:20     39s] ### Time Record (Track Assignment) is uninstalled.
[09/03 15:04:20     39s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:20     39s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/03 15:04:20     39s] #Cpu time = 00:00:01
[09/03 15:04:20     39s] #Elapsed time = 00:00:01
[09/03 15:04:20     39s] #Increased memory = 8.37 (MB)
[09/03 15:04:20     39s] #Total memory = 1545.51 (MB)
[09/03 15:04:20     39s] #Peak memory = 1576.82 (MB)
[09/03 15:04:20     39s] ### Time Record (Detail Routing) is installed.
[09/03 15:04:20     39s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[09/03 15:04:20     39s] #
[09/03 15:04:20     39s] #Start Detail Routing..
[09/03 15:04:20     39s] #start 1st optimization iteration ...
[09/03 15:04:20     39s] ### Routing stats:
[09/03 15:04:20     39s] #   number of violations = 0
[09/03 15:04:20     39s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1545.53 (MB), peak = 1576.82 (MB)
[09/03 15:04:20     39s] #Complete Detail Routing.
[09/03 15:04:20     39s] #Total wire length = 2800 um.
[09/03 15:04:20     39s] #Total half perimeter of net bounding box = 2994 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal1 = 97 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal2 = 1479 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal3 = 1212 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal4 = 11 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal6 = 0 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal7 = 0 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal8 = 0 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal9 = 0 um.
[09/03 15:04:20     39s] #Total number of vias = 931
[09/03 15:04:20     39s] #Up-Via Summary (total 931):
[09/03 15:04:20     39s] #           
[09/03 15:04:20     39s] #-----------------------
[09/03 15:04:20     39s] # Metal1            534
[09/03 15:04:20     39s] # Metal2            396
[09/03 15:04:20     39s] # Metal3              1
[09/03 15:04:20     39s] #-----------------------
[09/03 15:04:20     39s] #                   931 
[09/03 15:04:20     39s] #
[09/03 15:04:20     39s] #Total number of DRC violations = 0
[09/03 15:04:20     39s] ### Time Record (Detail Routing) is uninstalled.
[09/03 15:04:20     39s] #Cpu time = 00:00:00
[09/03 15:04:20     39s] #Elapsed time = 00:00:00
[09/03 15:04:20     39s] #Increased memory = 0.02 (MB)
[09/03 15:04:20     39s] #Total memory = 1545.53 (MB)
[09/03 15:04:20     39s] #Peak memory = 1576.82 (MB)
[09/03 15:04:20     39s] ### Time Record (Post Route Wire Spreading) is installed.
[09/03 15:04:20     39s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[09/03 15:04:20     39s] #
[09/03 15:04:20     39s] #Start Post Route wire spreading..
[09/03 15:04:20     39s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[09/03 15:04:20     39s] #
[09/03 15:04:20     39s] #Start DRC checking..
[09/03 15:04:20     39s] #   number of violations = 0
[09/03 15:04:20     39s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1546.39 (MB), peak = 1576.82 (MB)
[09/03 15:04:20     39s] #CELL_VIEW AR_8,init has no DRC violation.
[09/03 15:04:20     39s] #Total number of DRC violations = 0
[09/03 15:04:20     39s] #Total number of process antenna violations = 0
[09/03 15:04:20     39s] #Total number of net violated process antenna rule = 0
[09/03 15:04:20     39s] #
[09/03 15:04:20     39s] #Start data preparation for wire spreading...
[09/03 15:04:20     39s] #
[09/03 15:04:20     39s] #Data preparation is done on Tue Sep  3 15:04:20 2024
[09/03 15:04:20     39s] #
[09/03 15:04:20     39s] ### track-assign engine-init starts on Tue Sep  3 15:04:20 2024 with memory = 1546.39 (MB), peak = 1576.82 (MB)
[09/03 15:04:20     39s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:20     39s] #
[09/03 15:04:20     39s] #Start Post Route Wire Spread.
[09/03 15:04:20     39s] #Done with 14 horizontal wires in 1 hboxes and 9 vertical wires in 1 hboxes.
[09/03 15:04:20     39s] #Complete Post Route Wire Spread.
[09/03 15:04:20     39s] #
[09/03 15:04:20     39s] #Total wire length = 2804 um.
[09/03 15:04:20     39s] #Total half perimeter of net bounding box = 2994 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal1 = 97 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal2 = 1481 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal3 = 1215 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal4 = 11 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal6 = 0 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal7 = 0 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal8 = 0 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal9 = 0 um.
[09/03 15:04:20     39s] #Total number of vias = 931
[09/03 15:04:20     39s] #Up-Via Summary (total 931):
[09/03 15:04:20     39s] #           
[09/03 15:04:20     39s] #-----------------------
[09/03 15:04:20     39s] # Metal1            534
[09/03 15:04:20     39s] # Metal2            396
[09/03 15:04:20     39s] # Metal3              1
[09/03 15:04:20     39s] #-----------------------
[09/03 15:04:20     39s] #                   931 
[09/03 15:04:20     39s] #
[09/03 15:04:20     39s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[09/03 15:04:20     39s] #
[09/03 15:04:20     39s] #Start DRC checking..
[09/03 15:04:20     39s] #   number of violations = 0
[09/03 15:04:20     39s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1545.44 (MB), peak = 1576.82 (MB)
[09/03 15:04:20     39s] #CELL_VIEW AR_8,init has no DRC violation.
[09/03 15:04:20     39s] #Total number of DRC violations = 0
[09/03 15:04:20     39s] #Total number of process antenna violations = 0
[09/03 15:04:20     39s] #Total number of net violated process antenna rule = 0
[09/03 15:04:20     39s] #   number of violations = 0
[09/03 15:04:20     39s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1545.44 (MB), peak = 1576.82 (MB)
[09/03 15:04:20     39s] #CELL_VIEW AR_8,init has no DRC violation.
[09/03 15:04:20     39s] #Total number of DRC violations = 0
[09/03 15:04:20     39s] #Total number of process antenna violations = 0
[09/03 15:04:20     39s] #Total number of net violated process antenna rule = 0
[09/03 15:04:20     39s] #Post Route wire spread is done.
[09/03 15:04:20     39s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/03 15:04:20     39s] #Total wire length = 2804 um.
[09/03 15:04:20     39s] #Total half perimeter of net bounding box = 2994 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal1 = 97 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal2 = 1481 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal3 = 1215 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal4 = 11 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal6 = 0 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal7 = 0 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal8 = 0 um.
[09/03 15:04:20     39s] #Total wire length on LAYER Metal9 = 0 um.
[09/03 15:04:20     39s] #Total number of vias = 931
[09/03 15:04:20     39s] #Up-Via Summary (total 931):
[09/03 15:04:20     39s] #           
[09/03 15:04:20     39s] #-----------------------
[09/03 15:04:20     39s] # Metal1            534
[09/03 15:04:20     39s] # Metal2            396
[09/03 15:04:20     39s] # Metal3              1
[09/03 15:04:20     39s] #-----------------------
[09/03 15:04:20     39s] #                   931 
[09/03 15:04:20     39s] #
[09/03 15:04:20     39s] #detailRoute Statistics:
[09/03 15:04:20     39s] #Cpu time = 00:00:00
[09/03 15:04:20     39s] #Elapsed time = 00:00:00
[09/03 15:04:20     39s] #Increased memory = -0.07 (MB)
[09/03 15:04:20     39s] #Total memory = 1545.44 (MB)
[09/03 15:04:20     39s] #Peak memory = 1576.82 (MB)
[09/03 15:04:20     39s] ### global_detail_route design signature (54): route=724575747 flt_obj=0 vio=1905142130 shield_wire=1
[09/03 15:04:20     39s] ### Time Record (DB Export) is installed.
[09/03 15:04:20     39s] ### export design design signature (55): route=724575747 fixed_route=1843162754 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1997859746 dirty_area=0 del_dirty_area=0 cell=1909831196 placement=1191967574 pin_access=1197756291 inst_pattern=1
[09/03 15:04:20     39s] #	no debugging net set
[09/03 15:04:20     39s] ### Time Record (DB Export) is uninstalled.
[09/03 15:04:20     39s] ### Time Record (Post Callback) is installed.
[09/03 15:04:20     39s] ### Time Record (Post Callback) is uninstalled.
[09/03 15:04:20     39s] #
[09/03 15:04:20     39s] #globalDetailRoute statistics:
[09/03 15:04:20     39s] #Cpu time = 00:00:01
[09/03 15:04:20     39s] #Elapsed time = 00:00:01
[09/03 15:04:20     39s] #Increased memory = 4.59 (MB)
[09/03 15:04:20     39s] #Total memory = 1541.15 (MB)
[09/03 15:04:20     39s] #Peak memory = 1576.82 (MB)
[09/03 15:04:20     39s] #Number of warnings = 3
[09/03 15:04:20     39s] #Total number of warnings = 10
[09/03 15:04:20     39s] #Number of fails = 0
[09/03 15:04:20     39s] #Total number of fails = 0
[09/03 15:04:20     39s] #Complete globalDetailRoute on Tue Sep  3 15:04:20 2024
[09/03 15:04:20     39s] #
[09/03 15:04:20     39s] ### import design signature (56): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1197756291 inst_pattern=1
[09/03 15:04:20     39s] ### Time Record (globalDetailRoute) is uninstalled.
[09/03 15:04:20     39s] #Default setup view is reset to setup.
[09/03 15:04:20     39s] #Default setup view is reset to setup.
[09/03 15:04:20     39s] AAE_INFO: Post Route call back at the end of routeDesign
[09/03 15:04:20     39s] #routeDesign: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1541.25 (MB), peak = 1576.82 (MB)
[09/03 15:04:20     39s] *** Message Summary: 0 warning(s), 0 error(s)
[09/03 15:04:20     39s] 
[09/03 15:04:20     39s] ### Time Record (routeDesign) is uninstalled.
[09/03 15:04:20     39s] ### 
[09/03 15:04:20     39s] ###   Scalability Statistics
[09/03 15:04:20     39s] ### 
[09/03 15:04:20     39s] ### --------------------------------+----------------+----------------+----------------+
[09/03 15:04:20     39s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[09/03 15:04:20     39s] ### --------------------------------+----------------+----------------+----------------+
[09/03 15:04:20     39s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:20     39s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:20     39s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:20     39s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:20     39s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:20     39s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[09/03 15:04:20     39s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[09/03 15:04:20     39s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:20     39s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:20     39s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:20     39s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:20     39s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[09/03 15:04:20     39s] ### --------------------------------+----------------+----------------+----------------+
[09/03 15:04:20     39s] ### 
[09/03 15:04:20     39s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[09/03 15:04:20     39s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[09/03 15:04:20     39s] <CMD> routeDesign -globalDetail
[09/03 15:04:20     39s] ### Time Record (routeDesign) is installed.
[09/03 15:04:20     39s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1541.24 (MB), peak = 1576.82 (MB)
[09/03 15:04:20     39s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[09/03 15:04:20     39s] #**INFO: setDesignMode -flowEffort standard
[09/03 15:04:20     39s] #**INFO: setDesignMode -powerEffort none
[09/03 15:04:20     39s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/03 15:04:20     39s] **INFO: User settings:
[09/03 15:04:20     39s] setNanoRouteMode -drouteEndIteration                            1
[09/03 15:04:20     39s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[09/03 15:04:20     39s] setNanoRouteMode -droutePostRouteWidenWireRule                  LEFDefaultRouteSpec_gpdk090
[09/03 15:04:20     39s] setNanoRouteMode -extractThirdPartyCompatible                   false
[09/03 15:04:20     39s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[09/03 15:04:20     39s] setNanoRouteMode -routeBottomRoutingLayer                       1
[09/03 15:04:20     39s] setNanoRouteMode -routeTopRoutingLayer                          9
[09/03 15:04:20     39s] setNanoRouteMode -routeWithSiDriven                             false
[09/03 15:04:20     39s] setNanoRouteMode -routeWithTimingDriven                         false
[09/03 15:04:20     39s] setNanoRouteMode -timingEngine                                  {}
[09/03 15:04:20     39s] setExtractRCMode -engine                                        preRoute
[09/03 15:04:20     39s] setDelayCalMode -engine                                         aae
[09/03 15:04:20     39s] setDelayCalMode -ignoreNetLoad                                  false
[09/03 15:04:20     39s] 
[09/03 15:04:20     39s] #**INFO: multi-cut via swapping will not be performed after routing.
[09/03 15:04:20     39s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/03 15:04:20     39s] OPERPROF: Starting checkPlace at level 1, MEM:1887.2M, EPOCH TIME: 1725356060.497665
[09/03 15:04:20     39s] Processing tracks to init pin-track alignment.
[09/03 15:04:20     39s] z: 2, totalTracks: 1
[09/03 15:04:20     39s] z: 4, totalTracks: 1
[09/03 15:04:20     39s] z: 6, totalTracks: 1
[09/03 15:04:20     39s] z: 8, totalTracks: 1
[09/03 15:04:20     39s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 15:04:20     39s] All LLGs are deleted
[09/03 15:04:20     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:20     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:20     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1887.2M, EPOCH TIME: 1725356060.499167
[09/03 15:04:20     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1887.2M, EPOCH TIME: 1725356060.499362
[09/03 15:04:20     39s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1887.2M, EPOCH TIME: 1725356060.499400
[09/03 15:04:20     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:20     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:20     39s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1887.2M, EPOCH TIME: 1725356060.499549
[09/03 15:04:20     39s] Max number of tech site patterns supported in site array is 256.
[09/03 15:04:20     39s] Core basic site is gsclib090site
[09/03 15:04:20     39s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1887.2M, EPOCH TIME: 1725356060.499627
[09/03 15:04:20     39s] After signature check, allow fast init is true, keep pre-filter is true.
[09/03 15:04:20     39s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/03 15:04:20     39s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1887.2M, EPOCH TIME: 1725356060.499716
[09/03 15:04:20     39s] SiteArray: non-trimmed site array dimensions = 12 x 205
[09/03 15:04:20     39s] SiteArray: use 16,384 bytes
[09/03 15:04:20     39s] SiteArray: current memory after site array memory allocation 1887.2M
[09/03 15:04:20     39s] SiteArray: FP blocked sites are writable
[09/03 15:04:20     39s] SiteArray: number of non floorplan blocked sites for llg default is 2460
[09/03 15:04:20     39s] Atter site array init, number of instance map data is 0.
[09/03 15:04:20     39s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.000, MEM:1887.2M, EPOCH TIME: 1725356060.500008
[09/03 15:04:20     39s] 
[09/03 15:04:20     39s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 15:04:20     39s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.001, MEM:1887.2M, EPOCH TIME: 1725356060.500082
[09/03 15:04:20     39s] Begin checking placement ... (start mem=1887.2M, init mem=1887.2M)
[09/03 15:04:20     39s] Begin checking exclusive groups violation ...
[09/03 15:04:20     39s] There are 0 groups to check, max #box is 0, total #box is 0
[09/03 15:04:20     39s] Finished checking exclusive groups violations. Found 0 Vio.
[09/03 15:04:20     39s] 
[09/03 15:04:20     39s] Running CheckPlace using 1 thread in normal mode...
[09/03 15:04:20     39s] 
[09/03 15:04:20     39s] ...checkPlace normal is done!
[09/03 15:04:20     39s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1887.2M, EPOCH TIME: 1725356060.501268
[09/03 15:04:20     39s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1887.2M, EPOCH TIME: 1725356060.501345
[09/03 15:04:20     39s] *info: Placed = 231            (Fixed = 84)
[09/03 15:04:20     39s] *info: Unplaced = 0           
[09/03 15:04:20     39s] Placement Density:75.00%(1301/1735)
[09/03 15:04:20     39s] Placement Density (including fixed std cells):76.71%(1428/1862)
[09/03 15:04:20     39s] All LLGs are deleted
[09/03 15:04:20     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:231).
[09/03 15:04:20     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:20     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1887.2M, EPOCH TIME: 1725356060.501513
[09/03 15:04:20     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1887.2M, EPOCH TIME: 1725356060.501711
[09/03 15:04:20     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:20     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:20     39s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1887.2M)
[09/03 15:04:20     39s] OPERPROF: Finished checkPlace at level 1, CPU:0.000, REAL:0.005, MEM:1887.2M, EPOCH TIME: 1725356060.502863
[09/03 15:04:20     39s] 
[09/03 15:04:20     39s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/03 15:04:20     39s] *** Changed status on (0) nets in Clock.
[09/03 15:04:20     39s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1887.2M) ***
[09/03 15:04:20     39s] 
[09/03 15:04:20     39s] globalDetailRoute
[09/03 15:04:20     39s] 
[09/03 15:04:20     39s] #Start globalDetailRoute on Tue Sep  3 15:04:20 2024
[09/03 15:04:20     39s] #
[09/03 15:04:20     39s] ### Time Record (globalDetailRoute) is installed.
[09/03 15:04:20     39s] ### Time Record (Pre Callback) is installed.
[09/03 15:04:20     39s] ### Time Record (Pre Callback) is uninstalled.
[09/03 15:04:20     39s] ### Time Record (DB Import) is installed.
[09/03 15:04:20     39s] ### Time Record (Timing Data Generation) is installed.
[09/03 15:04:20     39s] #Warning: design is detail-routed. Trial route is skipped!
[09/03 15:04:20     39s] ### Time Record (Timing Data Generation) is uninstalled.
[09/03 15:04:20     39s] ### Net info: total nets: 209
[09/03 15:04:20     39s] ### Net info: dirty nets: 0
[09/03 15:04:20     39s] ### Net info: marked as disconnected nets: 0
[09/03 15:04:20     39s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[09/03 15:04:20     39s] #num needed restored net=0
[09/03 15:04:20     39s] #need_extraction net=0 (total=209)
[09/03 15:04:20     39s] ### Net info: fully routed nets: 207
[09/03 15:04:20     39s] ### Net info: trivial (< 2 pins) nets: 2
[09/03 15:04:20     39s] ### Net info: unrouted nets: 0
[09/03 15:04:20     39s] ### Net info: re-extraction nets: 0
[09/03 15:04:20     39s] ### Net info: ignored nets: 0
[09/03 15:04:20     39s] ### Net info: skip routing nets: 0
[09/03 15:04:20     39s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[09/03 15:04:20     39s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[09/03 15:04:20     39s] ### import design signature (57): route=1757872411 fixed_route=1843162754 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1888491443 dirty_area=0 del_dirty_area=0 cell=1909831196 placement=1191967574 pin_access=1197756291 inst_pattern=1
[09/03 15:04:20     39s] ### Time Record (DB Import) is uninstalled.
[09/03 15:04:20     39s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[09/03 15:04:20     39s] #RTESIG:78da95d23b4fc330100060667ec5c9ed10a4167c97d8b157449910a0f058a3d0b86944ea
[09/03 15:04:20     39s] #       54b133f0efb1044b511bd3d5feec7bcee6efab0218e1358aa543e425c26341c435d29238
[09/03 15:04:20     39s] #       cf6e08cb70f576cb2e67f3a7e7574a152024adf5a631c30246670670c6fbd63657bf442b
[09/03 15:04:20     39s] #       d8549d33907cf47db780facb56bb760db5d95463e7fff04c68e0d33fe69c802183c4f921
[09/03 15:04:20     39s] #       9c9e300ad8c3eafeee2748d18fdebceccdba6cf6f527d77cfa35f210e220e9630849811f
[09/03 15:04:20     39s] #       c67f168698a56771c1cfe142cb037e2c61998b7855b992b19162ae11d8b66db691362a15
[09/03 15:04:20     39s] #       26e57c65eb6aa8833576dc9d922930db5b33a5286c64ac484229414756129500369d7b30
[09/03 15:04:20     39s] #       32daac80741c11a513d12ebe018b2c0ffd
[09/03 15:04:20     39s] #
[09/03 15:04:20     39s] ### Time Record (Data Preparation) is installed.
[09/03 15:04:20     39s] #RTESIG:78da9592b14ec330108699798a93db21482df82e7162af8832214029b04669e3a65153a7
[09/03 15:04:20     39s] #       8a9d81b7c70296a236a6abfdd9dfdd7f37997e2c726084b728e616911708cf3911574873
[09/03 15:04:20     39s] #       e23cb9232cfcd5fb3dbb9e4c5f5edf2896801035c6e95af73318aceec16ae71a53dffc22
[09/03 15:04:20     39s] #       4ac2a66cad8668d575ed0caa4f53ee9b35547a530eadfb832742011fff31e3040c1944d6
[09/03 15:04:20     39s] #       f5fef40c23813d2d1e1f7e24793738bd3ce875511faa1d577cfc3572af382afa148424c1
[09/03 15:04:20     39s] #       f5c33f1b434ce28b70c12fc1854a8ff05305a799087795c9343452cc1402db36f53610a3
[09/03 15:04:20     39s] #       947e52d695a62afbcab3da0cfb73640ccc74468f528a04b0ef0ec6c5e457379406619a82
[09/03 15:04:20     39s] #       0aec2e4a2f0cb97c60a1543da4c210513c62bbfa024b5c1cb2
[09/03 15:04:20     39s] #
[09/03 15:04:20     39s] ### Time Record (Data Preparation) is uninstalled.
[09/03 15:04:20     39s] ### Time Record (Global Routing) is installed.
[09/03 15:04:20     39s] ### Time Record (Global Routing) is uninstalled.
[09/03 15:04:20     39s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[09/03 15:04:20     39s] #Total number of routable nets = 207.
[09/03 15:04:20     39s] #Total number of nets in the design = 209.
[09/03 15:04:20     39s] #207 routable nets have routed wires.
[09/03 15:04:20     39s] #No nets have been global routed.
[09/03 15:04:20     39s] ### Time Record (Data Preparation) is installed.
[09/03 15:04:20     39s] #Start routing data preparation on Tue Sep  3 15:04:20 2024
[09/03 15:04:20     39s] #
[09/03 15:04:20     39s] #Minimum voltage of a net in the design = 0.000.
[09/03 15:04:20     39s] #Maximum voltage of a net in the design = 1.100.
[09/03 15:04:20     39s] #Voltage range [0.000 - 1.100] has 207 nets.
[09/03 15:04:20     39s] #Voltage range [0.900 - 1.100] has 1 net.
[09/03 15:04:20     39s] #Voltage range [0.000 - 0.000] has 1 net.
[09/03 15:04:20     39s] #Build and mark too close pins for the same net.
[09/03 15:04:20     39s] ### Time Record (Cell Pin Access) is installed.
[09/03 15:04:20     39s] #Rebuild pin access data for design.
[09/03 15:04:20     39s] #Initial pin access analysis.
[09/03 15:04:20     40s] #Detail pin access analysis.
[09/03 15:04:20     40s] ### Time Record (Cell Pin Access) is uninstalled.
[09/03 15:04:20     40s] # Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
[09/03 15:04:20     40s] # Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 15:04:20     40s] # Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 15:04:20     40s] # Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 15:04:20     40s] # Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 15:04:20     40s] # Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 15:04:20     40s] # Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 15:04:20     40s] # Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[09/03 15:04:20     40s] # Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[09/03 15:04:20     40s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1545.50 (MB), peak = 1580.62 (MB)
[09/03 15:04:20     40s] #Regenerating Ggrids automatically.
[09/03 15:04:20     40s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
[09/03 15:04:20     40s] #Using automatically generated G-grids.
[09/03 15:04:20     40s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[09/03 15:04:21     40s] #Done routing data preparation.
[09/03 15:04:21     40s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1549.30 (MB), peak = 1580.62 (MB)
[09/03 15:04:21     40s] #
[09/03 15:04:21     40s] #Finished routing data preparation on Tue Sep  3 15:04:21 2024
[09/03 15:04:21     40s] #
[09/03 15:04:21     40s] #Cpu time = 00:00:01
[09/03 15:04:21     40s] #Elapsed time = 00:00:01
[09/03 15:04:21     40s] #Increased memory = 7.57 (MB)
[09/03 15:04:21     40s] #Total memory = 1549.30 (MB)
[09/03 15:04:21     40s] #Peak memory = 1580.62 (MB)
[09/03 15:04:21     40s] #
[09/03 15:04:21     40s] ### Time Record (Data Preparation) is uninstalled.
[09/03 15:04:21     40s] ### Time Record (Global Routing) is installed.
[09/03 15:04:21     40s] #
[09/03 15:04:21     40s] #Start global routing on Tue Sep  3 15:04:21 2024
[09/03 15:04:21     40s] #
[09/03 15:04:21     40s] #
[09/03 15:04:21     40s] #Start global routing initialization on Tue Sep  3 15:04:21 2024
[09/03 15:04:21     40s] #
[09/03 15:04:21     40s] #WARNING (NRGR-22) Design is already detail routed.
[09/03 15:04:21     40s] ### Time Record (Global Routing) is uninstalled.
[09/03 15:04:21     40s] ### Time Record (Data Preparation) is installed.
[09/03 15:04:21     40s] ### Time Record (Data Preparation) is uninstalled.
[09/03 15:04:21     40s] ### track-assign external-init starts on Tue Sep  3 15:04:21 2024 with memory = 1549.30 (MB), peak = 1580.62 (MB)
[09/03 15:04:21     40s] ### Time Record (Track Assignment) is installed.
[09/03 15:04:21     40s] ### Time Record (Track Assignment) is uninstalled.
[09/03 15:04:21     40s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:21     40s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/03 15:04:21     40s] #Cpu time = 00:00:01
[09/03 15:04:21     40s] #Elapsed time = 00:00:01
[09/03 15:04:21     40s] #Increased memory = 7.57 (MB)
[09/03 15:04:21     40s] #Total memory = 1549.30 (MB)
[09/03 15:04:21     40s] #Peak memory = 1580.62 (MB)
[09/03 15:04:21     40s] ### Time Record (Detail Routing) is installed.
[09/03 15:04:21     40s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[09/03 15:04:21     40s] #
[09/03 15:04:21     40s] #Start Detail Routing..
[09/03 15:04:21     40s] #start 1st optimization iteration ...
[09/03 15:04:21     40s] ### Routing stats:
[09/03 15:04:21     40s] #   number of violations = 0
[09/03 15:04:21     40s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1549.30 (MB), peak = 1580.62 (MB)
[09/03 15:04:21     40s] #Complete Detail Routing.
[09/03 15:04:21     40s] #Total wire length = 2804 um.
[09/03 15:04:21     40s] #Total half perimeter of net bounding box = 2994 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal1 = 97 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal2 = 1481 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal3 = 1215 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal4 = 11 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal6 = 0 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal7 = 0 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal8 = 0 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal9 = 0 um.
[09/03 15:04:21     40s] #Total number of vias = 931
[09/03 15:04:21     40s] #Up-Via Summary (total 931):
[09/03 15:04:21     40s] #           
[09/03 15:04:21     40s] #-----------------------
[09/03 15:04:21     40s] # Metal1            534
[09/03 15:04:21     40s] # Metal2            396
[09/03 15:04:21     40s] # Metal3              1
[09/03 15:04:21     40s] #-----------------------
[09/03 15:04:21     40s] #                   931 
[09/03 15:04:21     40s] #
[09/03 15:04:21     40s] #Total number of DRC violations = 0
[09/03 15:04:21     40s] ### Time Record (Detail Routing) is uninstalled.
[09/03 15:04:21     40s] #Cpu time = 00:00:00
[09/03 15:04:21     40s] #Elapsed time = 00:00:00
[09/03 15:04:21     40s] #Increased memory = 0.00 (MB)
[09/03 15:04:21     40s] #Total memory = 1549.30 (MB)
[09/03 15:04:21     40s] #Peak memory = 1580.62 (MB)
[09/03 15:04:21     40s] ### Time Record (Post Route Wire Spreading) is installed.
[09/03 15:04:21     40s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[09/03 15:04:21     40s] #
[09/03 15:04:21     40s] #Start Post Route wire spreading..
[09/03 15:04:21     40s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[09/03 15:04:21     40s] #
[09/03 15:04:21     40s] #Start DRC checking..
[09/03 15:04:21     40s] #   number of violations = 0
[09/03 15:04:21     40s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1550.21 (MB), peak = 1580.62 (MB)
[09/03 15:04:21     40s] #CELL_VIEW AR_8,init has no DRC violation.
[09/03 15:04:21     40s] #Total number of DRC violations = 0
[09/03 15:04:21     40s] #Total number of process antenna violations = 0
[09/03 15:04:21     40s] #Total number of net violated process antenna rule = 0
[09/03 15:04:21     40s] #
[09/03 15:04:21     40s] #Start data preparation for wire spreading...
[09/03 15:04:21     40s] #
[09/03 15:04:21     40s] #Data preparation is done on Tue Sep  3 15:04:21 2024
[09/03 15:04:21     40s] #
[09/03 15:04:21     40s] ### track-assign engine-init starts on Tue Sep  3 15:04:21 2024 with memory = 1550.21 (MB), peak = 1580.62 (MB)
[09/03 15:04:21     40s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[09/03 15:04:21     40s] #
[09/03 15:04:21     40s] #Start Post Route Wire Spread.
[09/03 15:04:21     40s] #Done with 9 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
[09/03 15:04:21     40s] #Complete Post Route Wire Spread.
[09/03 15:04:21     40s] #
[09/03 15:04:21     40s] #Total wire length = 2804 um.
[09/03 15:04:21     40s] #Total half perimeter of net bounding box = 2994 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal1 = 97 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal2 = 1481 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal3 = 1215 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal4 = 11 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal6 = 0 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal7 = 0 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal8 = 0 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal9 = 0 um.
[09/03 15:04:21     40s] #Total number of vias = 931
[09/03 15:04:21     40s] #Up-Via Summary (total 931):
[09/03 15:04:21     40s] #           
[09/03 15:04:21     40s] #-----------------------
[09/03 15:04:21     40s] # Metal1            534
[09/03 15:04:21     40s] # Metal2            396
[09/03 15:04:21     40s] # Metal3              1
[09/03 15:04:21     40s] #-----------------------
[09/03 15:04:21     40s] #                   931 
[09/03 15:04:21     40s] #
[09/03 15:04:21     40s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[09/03 15:04:21     40s] #
[09/03 15:04:21     40s] #Start DRC checking..
[09/03 15:04:21     40s] #   number of violations = 0
[09/03 15:04:21     40s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1549.46 (MB), peak = 1580.62 (MB)
[09/03 15:04:21     40s] #CELL_VIEW AR_8,init has no DRC violation.
[09/03 15:04:21     40s] #Total number of DRC violations = 0
[09/03 15:04:21     40s] #Total number of process antenna violations = 0
[09/03 15:04:21     40s] #Total number of net violated process antenna rule = 0
[09/03 15:04:21     40s] #   number of violations = 0
[09/03 15:04:21     40s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1549.46 (MB), peak = 1580.62 (MB)
[09/03 15:04:21     40s] #CELL_VIEW AR_8,init has no DRC violation.
[09/03 15:04:21     40s] #Total number of DRC violations = 0
[09/03 15:04:21     40s] #Total number of process antenna violations = 0
[09/03 15:04:21     40s] #Total number of net violated process antenna rule = 0
[09/03 15:04:21     40s] #Post Route wire spread is done.
[09/03 15:04:21     40s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/03 15:04:21     40s] #Total wire length = 2804 um.
[09/03 15:04:21     40s] #Total half perimeter of net bounding box = 2994 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal1 = 97 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal2 = 1481 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal3 = 1215 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal4 = 11 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal5 = 0 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal6 = 0 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal7 = 0 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal8 = 0 um.
[09/03 15:04:21     40s] #Total wire length on LAYER Metal9 = 0 um.
[09/03 15:04:21     40s] #Total number of vias = 931
[09/03 15:04:21     40s] #Up-Via Summary (total 931):
[09/03 15:04:21     40s] #           
[09/03 15:04:21     40s] #-----------------------
[09/03 15:04:21     40s] # Metal1            534
[09/03 15:04:21     40s] # Metal2            396
[09/03 15:04:21     40s] # Metal3              1
[09/03 15:04:21     40s] #-----------------------
[09/03 15:04:21     40s] #                   931 
[09/03 15:04:21     40s] #
[09/03 15:04:21     40s] #detailRoute Statistics:
[09/03 15:04:21     40s] #Cpu time = 00:00:00
[09/03 15:04:21     40s] #Elapsed time = 00:00:00
[09/03 15:04:21     40s] #Increased memory = 0.16 (MB)
[09/03 15:04:21     40s] #Total memory = 1549.46 (MB)
[09/03 15:04:21     40s] #Peak memory = 1580.62 (MB)
[09/03 15:04:21     40s] ### global_detail_route design signature (76): route=724575747 flt_obj=0 vio=1905142130 shield_wire=1
[09/03 15:04:21     40s] ### Time Record (DB Export) is installed.
[09/03 15:04:21     40s] ### export design design signature (77): route=724575747 fixed_route=1843162754 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1733895091 dirty_area=0 del_dirty_area=0 cell=1909831196 placement=1191967574 pin_access=1197756291 inst_pattern=1
[09/03 15:04:21     40s] #	no debugging net set
[09/03 15:04:21     40s] ### Time Record (DB Export) is uninstalled.
[09/03 15:04:21     40s] ### Time Record (Post Callback) is installed.
[09/03 15:04:21     40s] ### Time Record (Post Callback) is uninstalled.
[09/03 15:04:21     40s] #
[09/03 15:04:21     40s] #globalDetailRoute statistics:
[09/03 15:04:21     40s] #Cpu time = 00:00:01
[09/03 15:04:21     40s] #Elapsed time = 00:00:01
[09/03 15:04:21     40s] #Increased memory = 3.93 (MB)
[09/03 15:04:21     40s] #Total memory = 1545.16 (MB)
[09/03 15:04:21     40s] #Peak memory = 1580.62 (MB)
[09/03 15:04:21     40s] #Number of warnings = 3
[09/03 15:04:21     40s] #Total number of warnings = 14
[09/03 15:04:21     40s] #Number of fails = 0
[09/03 15:04:21     40s] #Total number of fails = 0
[09/03 15:04:21     40s] #Complete globalDetailRoute on Tue Sep  3 15:04:21 2024
[09/03 15:04:21     40s] #
[09/03 15:04:21     40s] ### import design signature (78): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1197756291 inst_pattern=1
[09/03 15:04:21     40s] ### Time Record (globalDetailRoute) is uninstalled.
[09/03 15:04:21     40s] #Default setup view is reset to setup.
[09/03 15:04:21     40s] #Default setup view is reset to setup.
[09/03 15:04:21     40s] AAE_INFO: Post Route call back at the end of routeDesign
[09/03 15:04:21     40s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1545.05 (MB), peak = 1580.62 (MB)
[09/03 15:04:21     40s] *** Message Summary: 0 warning(s), 0 error(s)
[09/03 15:04:21     40s] 
[09/03 15:04:21     40s] ### Time Record (routeDesign) is uninstalled.
[09/03 15:04:21     40s] ### 
[09/03 15:04:21     40s] ###   Scalability Statistics
[09/03 15:04:21     40s] ### 
[09/03 15:04:21     40s] ### --------------------------------+----------------+----------------+----------------+
[09/03 15:04:21     40s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[09/03 15:04:21     40s] ### --------------------------------+----------------+----------------+----------------+
[09/03 15:04:21     40s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:21     40s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:21     40s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:21     40s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:21     40s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:21     40s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:21     40s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:21     40s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:21     40s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:21     40s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:21     40s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[09/03 15:04:21     40s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[09/03 15:04:21     40s] ### --------------------------------+----------------+----------------+----------------+
[09/03 15:04:21     40s] ### 
[09/03 15:04:24     41s] <CMD> getFillerMode -quiet
[09/03 15:04:30     41s] <CMD> addFiller -cell FILL32 FILL4 FILL16 FILL8 FILL64 FILL2 FILL1 -prefix FILLER
[09/03 15:04:30     41s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[09/03 15:04:30     41s] Type 'man IMPSP-5217' for more detail.
[09/03 15:04:30     41s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1901.3M, EPOCH TIME: 1725356070.868196
[09/03 15:04:30     41s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:1901.3M, EPOCH TIME: 1725356070.868363
[09/03 15:04:30     41s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1901.3M, EPOCH TIME: 1725356070.868461
[09/03 15:04:30     41s] Processing tracks to init pin-track alignment.
[09/03 15:04:30     41s] z: 2, totalTracks: 1
[09/03 15:04:30     41s] z: 4, totalTracks: 1
[09/03 15:04:30     41s] z: 6, totalTracks: 1
[09/03 15:04:30     41s] z: 8, totalTracks: 1
[09/03 15:04:30     41s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 15:04:30     41s] All LLGs are deleted
[09/03 15:04:30     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:30     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:30     41s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1901.3M, EPOCH TIME: 1725356070.870465
[09/03 15:04:30     41s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1901.3M, EPOCH TIME: 1725356070.870695
[09/03 15:04:30     41s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1901.3M, EPOCH TIME: 1725356070.870755
[09/03 15:04:30     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:30     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:30     41s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1901.3M, EPOCH TIME: 1725356070.870900
[09/03 15:04:30     41s] Max number of tech site patterns supported in site array is 256.
[09/03 15:04:30     41s] Core basic site is gsclib090site
[09/03 15:04:30     41s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1901.3M, EPOCH TIME: 1725356070.878392
[09/03 15:04:30     41s] After signature check, allow fast init is false, keep pre-filter is true.
[09/03 15:04:30     41s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/03 15:04:30     41s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.001, MEM:1901.3M, EPOCH TIME: 1725356070.878895
[09/03 15:04:30     41s] SiteArray: non-trimmed site array dimensions = 12 x 205
[09/03 15:04:30     41s] SiteArray: use 16,384 bytes
[09/03 15:04:30     41s] SiteArray: current memory after site array memory allocation 1901.3M
[09/03 15:04:30     41s] SiteArray: FP blocked sites are writable
[09/03 15:04:30     41s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/03 15:04:30     41s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1901.3M, EPOCH TIME: 1725356070.879306
[09/03 15:04:30     41s] Process 2300 wires and vias for routing blockage and capacity analysis
[09/03 15:04:30     41s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.001, MEM:1901.3M, EPOCH TIME: 1725356070.879828
[09/03 15:04:30     41s] SiteArray: number of non floorplan blocked sites for llg default is 2460
[09/03 15:04:30     41s] Atter site array init, number of instance map data is 0.
[09/03 15:04:30     41s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.010, MEM:1901.3M, EPOCH TIME: 1725356070.880471
[09/03 15:04:30     41s] 
[09/03 15:04:30     41s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 15:04:30     41s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.010, MEM:1901.3M, EPOCH TIME: 1725356070.880709
[09/03 15:04:30     41s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1901.3M, EPOCH TIME: 1725356070.880758
[09/03 15:04:30     41s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1901.3M, EPOCH TIME: 1725356070.880804
[09/03 15:04:30     41s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1901.3MB).
[09/03 15:04:30     41s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.012, MEM:1901.3M, EPOCH TIME: 1725356070.880907
[09/03 15:04:30     41s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.020, REAL:0.013, MEM:1901.3M, EPOCH TIME: 1725356070.880951
[09/03 15:04:30     41s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1901.3M, EPOCH TIME: 1725356070.880990
[09/03 15:04:30     41s]   Signal wire search tree: 2259 elements. (cpu=0:00:00.0, mem=0.0M)
[09/03 15:04:30     41s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1901.3M, EPOCH TIME: 1725356070.881555
[09/03 15:04:30     41s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1901.3M, EPOCH TIME: 1725356070.881884
[09/03 15:04:30     41s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1901.3M, EPOCH TIME: 1725356070.881934
[09/03 15:04:30     41s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1901.3M, EPOCH TIME: 1725356070.882039
[09/03 15:04:30     41s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1901.3M, EPOCH TIME: 1725356070.882091
[09/03 15:04:30     41s] AddFiller init all instances time CPU:0.000, REAL:0.000
[09/03 15:04:30     41s] AddFiller main function time CPU:0.002, REAL:0.002
[09/03 15:04:30     41s] Filler instance commit time CPU:0.000, REAL:0.000
[09/03 15:04:30     41s] *INFO: Adding fillers to top-module.
[09/03 15:04:30     41s] *INFO:   Added 0 filler inst  (cell FILL64 / prefix FILLER).
[09/03 15:04:30     41s] *INFO:   Added 1 filler inst  (cell FILL32 / prefix FILLER).
[09/03 15:04:30     41s] *INFO:   Added 11 filler insts (cell FILL16 / prefix FILLER).
[09/03 15:04:30     41s] *INFO:   Added 19 filler insts (cell FILL8 / prefix FILLER).
[09/03 15:04:30     41s] *INFO:   Added 28 filler insts (cell FILL4 / prefix FILLER).
[09/03 15:04:30     41s] *INFO:   Added 34 filler insts (cell FILL2 / prefix FILLER).
[09/03 15:04:30     41s] *INFO:   Added 33 filler insts (cell FILL1 / prefix FILLER).
[09/03 15:04:30     41s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.000, REAL:0.002, MEM:1901.3M, EPOCH TIME: 1725356070.884557
[09/03 15:04:30     41s] *INFO: Total 126 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[09/03 15:04:30     41s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.000, REAL:0.003, MEM:1901.3M, EPOCH TIME: 1725356070.884636
[09/03 15:04:30     41s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1901.3M, EPOCH TIME: 1725356070.884680
[09/03 15:04:30     41s] For 126 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:1901.3M, EPOCH TIME: 1725356070.884755
[09/03 15:04:30     41s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.000, REAL:0.003, MEM:1901.3M, EPOCH TIME: 1725356070.884793
[09/03 15:04:30     41s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.000, REAL:0.003, MEM:1901.3M, EPOCH TIME: 1725356070.884830
[09/03 15:04:30     41s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:1901.3M, EPOCH TIME: 1725356070.884878
[09/03 15:04:30     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:357).
[09/03 15:04:30     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:30     41s] All LLGs are deleted
[09/03 15:04:30     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:30     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:30     41s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1901.3M, EPOCH TIME: 1725356070.885652
[09/03 15:04:30     41s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1901.3M, EPOCH TIME: 1725356070.885881
[09/03 15:04:30     41s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.010, REAL:0.002, MEM:1891.3M, EPOCH TIME: 1725356070.886923
[09/03 15:04:30     41s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.030, REAL:0.019, MEM:1891.3M, EPOCH TIME: 1725356070.886979
[09/03 15:04:31     41s] <CMD> addFiller -cell FILL32 FILL4 FILL16 FILL8 FILL64 FILL2 FILL1 -prefix FILLER
[09/03 15:04:31     41s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[09/03 15:04:31     41s] Type 'man IMPSP-5217' for more detail.
[09/03 15:04:31     41s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1901.5M, EPOCH TIME: 1725356071.670227
[09/03 15:04:31     41s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:1901.5M, EPOCH TIME: 1725356071.670382
[09/03 15:04:31     41s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1901.5M, EPOCH TIME: 1725356071.670481
[09/03 15:04:31     41s] Processing tracks to init pin-track alignment.
[09/03 15:04:31     41s] z: 2, totalTracks: 1
[09/03 15:04:31     41s] z: 4, totalTracks: 1
[09/03 15:04:31     41s] z: 6, totalTracks: 1
[09/03 15:04:31     41s] z: 8, totalTracks: 1
[09/03 15:04:31     41s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 15:04:31     41s] All LLGs are deleted
[09/03 15:04:31     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:31     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:31     41s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1901.5M, EPOCH TIME: 1725356071.672522
[09/03 15:04:31     41s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1901.5M, EPOCH TIME: 1725356071.672764
[09/03 15:04:31     41s] # Building AR_8 llgBox search-tree.
[09/03 15:04:31     41s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1901.5M, EPOCH TIME: 1725356071.672861
[09/03 15:04:31     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:31     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:31     41s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1901.5M, EPOCH TIME: 1725356071.673034
[09/03 15:04:31     41s] Max number of tech site patterns supported in site array is 256.
[09/03 15:04:31     41s] Core basic site is gsclib090site
[09/03 15:04:31     41s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1901.5M, EPOCH TIME: 1725356071.680542
[09/03 15:04:31     41s] After signature check, allow fast init is true, keep pre-filter is true.
[09/03 15:04:31     41s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[09/03 15:04:31     41s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.001, MEM:1901.5M, EPOCH TIME: 1725356071.681075
[09/03 15:04:31     41s] SiteArray: non-trimmed site array dimensions = 12 x 205
[09/03 15:04:31     41s] SiteArray: use 16,384 bytes
[09/03 15:04:31     41s] SiteArray: current memory after site array memory allocation 1901.5M
[09/03 15:04:31     41s] SiteArray: FP blocked sites are writable
[09/03 15:04:31     41s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/03 15:04:31     41s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1901.5M, EPOCH TIME: 1725356071.681512
[09/03 15:04:31     41s] Process 2300 wires and vias for routing blockage and capacity analysis
[09/03 15:04:31     41s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.001, MEM:1901.5M, EPOCH TIME: 1725356071.682056
[09/03 15:04:31     41s] SiteArray: number of non floorplan blocked sites for llg default is 2460
[09/03 15:04:31     41s] Atter site array init, number of instance map data is 0.
[09/03 15:04:31     41s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.010, MEM:1901.5M, EPOCH TIME: 1725356071.682693
[09/03 15:04:31     41s] 
[09/03 15:04:31     41s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 15:04:31     41s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:1901.5M, EPOCH TIME: 1725356071.682955
[09/03 15:04:31     41s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1901.5M, EPOCH TIME: 1725356071.682999
[09/03 15:04:31     41s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1901.5M, EPOCH TIME: 1725356071.683042
[09/03 15:04:31     41s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1901.5MB).
[09/03 15:04:31     41s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.013, MEM:1901.5M, EPOCH TIME: 1725356071.683159
[09/03 15:04:31     41s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.010, REAL:0.013, MEM:1901.5M, EPOCH TIME: 1725356071.683195
[09/03 15:04:31     41s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1901.5M, EPOCH TIME: 1725356071.683233
[09/03 15:04:31     41s]   Signal wire search tree: 2259 elements. (cpu=0:00:00.0, mem=0.0M)
[09/03 15:04:31     41s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1901.5M, EPOCH TIME: 1725356071.683762
[09/03 15:04:31     41s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1901.5M, EPOCH TIME: 1725356071.684169
[09/03 15:04:31     41s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1901.5M, EPOCH TIME: 1725356071.684212
[09/03 15:04:31     41s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1901.5M, EPOCH TIME: 1725356071.684282
[09/03 15:04:31     41s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1901.5M, EPOCH TIME: 1725356071.684323
[09/03 15:04:31     41s] AddFiller init all instances time CPU:0.000, REAL:0.000
[09/03 15:04:31     41s] AddFiller main function time CPU:0.000, REAL:0.000
[09/03 15:04:31     41s] Filler instance commit time CPU:0.000, REAL:0.000
[09/03 15:04:31     41s] *INFO: Adding fillers to top-module.
[09/03 15:04:31     41s] *INFO:   Added 0 filler inst of any cell-type.
[09/03 15:04:31     41s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.000, REAL:0.000, MEM:1901.5M, EPOCH TIME: 1725356071.684730
[09/03 15:04:31     41s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.000, REAL:0.000, MEM:1901.5M, EPOCH TIME: 1725356071.684778
[09/03 15:04:31     41s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.000, REAL:0.001, MEM:1901.5M, EPOCH TIME: 1725356071.684833
[09/03 15:04:31     41s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.000, REAL:0.001, MEM:1901.5M, EPOCH TIME: 1725356071.684871
[09/03 15:04:31     41s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:1901.5M, EPOCH TIME: 1725356071.684912
[09/03 15:04:31     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:357).
[09/03 15:04:31     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:31     41s] All LLGs are deleted
[09/03 15:04:31     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:31     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 15:04:31     41s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1901.5M, EPOCH TIME: 1725356071.685706
[09/03 15:04:31     41s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1901.5M, EPOCH TIME: 1725356071.685929
[09/03 15:04:31     41s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.010, REAL:0.002, MEM:1891.5M, EPOCH TIME: 1725356071.686986
[09/03 15:04:31     41s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.020, REAL:0.017, MEM:1891.5M, EPOCH TIME: 1725356071.687050
[09/03 15:05:13     44s] <CMD> saveDesign route.enc
[09/03 15:05:13     44s] #% Begin save design ... (date=09/03 15:05:13, mem=1546.2M)
[09/03 15:05:13     44s] % Begin Save ccopt configuration ... (date=09/03 15:05:13, mem=1546.2M)
[09/03 15:05:13     44s] % End Save ccopt configuration ... (date=09/03 15:05:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1546.4M, current mem=1546.4M)
[09/03 15:05:13     44s] % Begin Save netlist data ... (date=09/03 15:05:13, mem=1546.4M)
[09/03 15:05:13     44s] Writing Binary DB to route.enc.dat/AR_8.v.bin in single-threaded mode...
[09/03 15:05:13     44s] % End Save netlist data ... (date=09/03 15:05:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1546.4M, current mem=1546.4M)
[09/03 15:05:13     44s] Saving symbol-table file ...
[09/03 15:05:14     44s] Saving congestion map file route.enc.dat/AR_8.route.congmap.gz ...
[09/03 15:05:14     44s] % Begin Save AAE data ... (date=09/03 15:05:14, mem=1546.5M)
[09/03 15:05:14     44s] Saving AAE Data ...
[09/03 15:05:14     44s] % End Save AAE data ... (date=09/03 15:05:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1546.5M, current mem=1546.5M)
[09/03 15:05:14     44s] Saving preference file route.enc.dat/gui.pref.tcl ...
[09/03 15:05:14     44s] Saving mode setting ...
[09/03 15:05:14     44s] Saving global file ...
[09/03 15:05:14     44s] % Begin Save floorplan data ... (date=09/03 15:05:14, mem=1546.8M)
[09/03 15:05:14     44s] Saving floorplan file ...
[09/03 15:05:14     44s] % End Save floorplan data ... (date=09/03 15:05:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1546.8M, current mem=1546.8M)
[09/03 15:05:14     44s] Saving Drc markers ...
[09/03 15:05:14     44s] ... No Drc file written since there is no markers found.
[09/03 15:05:14     44s] % Begin Save placement data ... (date=09/03 15:05:14, mem=1546.8M)
[09/03 15:05:14     44s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/03 15:05:14     44s] Save Adaptive View Pruning View Names to Binary file
[09/03 15:05:14     44s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1895.2M) ***
[09/03 15:05:14     44s] % End Save placement data ... (date=09/03 15:05:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1546.8M, current mem=1546.8M)
[09/03 15:05:14     44s] % Begin Save routing data ... (date=09/03 15:05:14, mem=1546.8M)
[09/03 15:05:14     44s] Saving route file ...
[09/03 15:05:14     44s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1892.2M) ***
[09/03 15:05:14     44s] % End Save routing data ... (date=09/03 15:05:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1546.9M, current mem=1546.9M)
[09/03 15:05:14     44s] Saving property file route.enc.dat/AR_8.prop
[09/03 15:05:14     44s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1895.2M) ***
[09/03 15:05:14     44s] #Saving pin access data to file route.enc.dat/AR_8.apa ...
[09/03 15:05:14     44s] #
[09/03 15:05:14     44s] % Begin Save power constraints data ... (date=09/03 15:05:14, mem=1547.0M)
[09/03 15:05:14     44s] % End Save power constraints data ... (date=09/03 15:05:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1547.0M, current mem=1547.0M)
[09/03 15:05:14     44s] 'couldn't execute "cp": not owner'.
[09/03 15:05:14     44s] #% End save design ... (date=09/03 15:05:14, total cpu=0:00:00.2, real=0:00:01.0, peak res=1547.0M, current mem=1547.0M)
[09/03 15:05:14     44s] *** Message Summary: 0 warning(s), 0 error(s)
[09/03 15:05:14     44s] 
[09/03 15:05:26     45s] <CMD> saveNetlist AR_8pd.v
[09/03 15:05:26     45s] Writing Netlist "AR_8pd.v" ...
[09/03 15:05:39     46s] <CMD> streamOut AR_8.gds -libName DesignLib -units 2000 -mode ALL
[09/03 15:05:39     46s] Parse flat map file...
[09/03 15:05:39     46s] Writing GDSII file ...
[09/03 15:05:39     46s] 	****** db unit per micron = 2000 ******
[09/03 15:05:39     46s] 	****** output gds2 file unit per micron = 2000 ******
[09/03 15:05:39     46s] 	****** unit scaling factor = 1 ******
[09/03 15:05:39     46s] Output for instance
[09/03 15:05:39     46s] Output for bump
[09/03 15:05:39     46s] Output for physical terminals
[09/03 15:05:39     46s] Output for logical terminals
[09/03 15:05:39     46s] Output for regular nets
[09/03 15:05:39     46s] Output for special nets and metal fills
[09/03 15:05:39     46s] Output for via structure generation total number 14
[09/03 15:05:39     46s] Statistics for GDS generated (version 3)
[09/03 15:05:39     46s] ----------------------------------------
[09/03 15:05:39     46s] Stream Out Layer Mapping Information:
[09/03 15:05:39     46s] GDS Layer Number          GDS Layer Name
[09/03 15:05:39     46s] ----------------------------------------
[09/03 15:05:39     46s]     191                             COMP
[09/03 15:05:39     46s]     192                          DIEAREA
[09/03 15:05:39     46s]     181                           Metal9
[09/03 15:05:39     46s]     179                           Metal9
[09/03 15:05:39     46s]     178                           Metal9
[09/03 15:05:39     46s]     177                           Metal9
[09/03 15:05:39     46s]     176                           Metal9
[09/03 15:05:39     46s]     175                             Via8
[09/03 15:05:39     46s]     174                             Via8
[09/03 15:05:39     46s]     170                             Via8
[09/03 15:05:39     46s]     160                           Metal8
[09/03 15:05:39     46s]     158                           Metal8
[09/03 15:05:39     46s]     157                           Metal8
[09/03 15:05:39     46s]     156                           Metal8
[09/03 15:05:39     46s]     155                           Metal8
[09/03 15:05:39     46s]     154                             Via7
[09/03 15:05:39     46s]     153                             Via7
[09/03 15:05:39     46s]     149                             Via7
[09/03 15:05:39     46s]     139                           Metal7
[09/03 15:05:39     46s]     137                           Metal7
[09/03 15:05:39     46s]     136                           Metal7
[09/03 15:05:39     46s]     135                           Metal7
[09/03 15:05:39     46s]     134                           Metal7
[09/03 15:05:39     46s]     133                             Via6
[09/03 15:05:39     46s]     132                             Via6
[09/03 15:05:39     46s]     131                             Via6
[09/03 15:05:39     46s]     130                             Via6
[09/03 15:05:39     46s]     129                             Via6
[09/03 15:05:39     46s]     128                             Via6
[09/03 15:05:39     46s]     127                             Via6
[09/03 15:05:39     46s]     122                           Metal6
[09/03 15:05:39     46s]     121                           Metal6
[09/03 15:05:39     46s]     120                           Metal6
[09/03 15:05:39     46s]     119                           Metal6
[09/03 15:05:39     46s]     118                           Metal6
[09/03 15:05:39     46s]     53                            Metal3
[09/03 15:05:39     46s]     52                            Metal3
[09/03 15:05:39     46s]     185                           Metal9
[09/03 15:05:39     46s]     48                              Via2
[09/03 15:05:39     46s]     29                            Metal2
[09/03 15:05:39     46s]     180                           Metal9
[09/03 15:05:39     46s]     47                              Via2
[09/03 15:05:39     46s]     182                           Metal9
[09/03 15:05:39     46s]     44                              Via2
[09/03 15:05:39     46s]     43                              Via2
[09/03 15:05:39     46s]     172                             Via8
[09/03 15:05:39     46s]     38                            Metal2
[09/03 15:05:39     46s]     95                            Metal5
[09/03 15:05:39     46s]     36                            Metal2
[09/03 15:05:39     46s]     93                            Metal5
[09/03 15:05:39     46s]     112                             Via5
[09/03 15:05:39     46s]     55                            Metal3
[09/03 15:05:39     46s]     113                           Metal6
[09/03 15:05:39     46s]     32                            Metal2
[09/03 15:05:39     46s]     54                            Metal3
[09/03 15:05:39     46s]     31                            Metal2
[09/03 15:05:39     46s]     107                             Via5
[09/03 15:05:39     46s]     30                            Metal2
[09/03 15:05:39     46s]     49                              Via2
[09/03 15:05:39     46s]     106                             Via5
[09/03 15:05:39     46s]     33                            Metal2
[09/03 15:05:39     46s]     109                             Via5
[09/03 15:05:39     46s]     10                            Metal1
[09/03 15:05:39     46s]     86                              Via4
[09/03 15:05:39     46s]     50                            Metal3
[09/03 15:05:39     46s]     69                              Via3
[09/03 15:05:39     46s]     143                           Metal7
[09/03 15:05:39     46s]     6                               Cont
[09/03 15:05:39     46s]     169                             Via8
[09/03 15:05:39     46s]     35                            Metal2
[09/03 15:05:39     46s]     8                             Metal1
[09/03 15:05:39     46s]     164                           Metal8
[09/03 15:05:39     46s]     27                              Via1
[09/03 15:05:39     46s]     141                           Metal7
[09/03 15:05:39     46s]     3                               Cont
[09/03 15:05:39     46s]     51                            Metal3
[09/03 15:05:39     46s]     70                              Via3
[09/03 15:05:39     46s]     7                               Cont
[09/03 15:05:39     46s]     64                              Via3
[09/03 15:05:39     46s]     173                             Via8
[09/03 15:05:39     46s]     34                            Metal2
[09/03 15:05:39     46s]     92                            Metal5
[09/03 15:05:39     46s]     111                             Via5
[09/03 15:05:39     46s]     11                            Metal1
[09/03 15:05:39     46s]     142                           Metal7
[09/03 15:05:39     46s]     4                               Cont
[09/03 15:05:39     46s]     9                             Metal1
[09/03 15:05:39     46s]     28                              Via1
[09/03 15:05:39     46s]     85                              Via4
[09/03 15:05:39     46s]     138                           Metal7
[09/03 15:05:39     46s]     5                               Cont
[09/03 15:05:39     46s]     12                            Metal1
[09/03 15:05:39     46s]     88                              Via4
[09/03 15:05:39     46s]     183                           Metal9
[09/03 15:05:39     46s]     45                              Via2
[09/03 15:05:39     46s]     22                              Via1
[09/03 15:05:39     46s]     152                             Via7
[09/03 15:05:39     46s]     13                            Metal1
[09/03 15:05:39     46s]     71                            Metal4
[09/03 15:05:39     46s]     90                              Via4
[09/03 15:05:39     46s]     184                           Metal9
[09/03 15:05:39     46s]     46                              Via2
[09/03 15:05:39     46s]     161                           Metal8
[09/03 15:05:39     46s]     23                              Via1
[09/03 15:05:39     46s]     171                             Via8
[09/03 15:05:39     46s]     37                            Metal2
[09/03 15:05:39     46s]     94                            Metal5
[09/03 15:05:39     46s]     148                             Via7
[09/03 15:05:39     46s]     14                            Metal1
[09/03 15:05:39     46s]     15                            Metal1
[09/03 15:05:39     46s]     72                            Metal4
[09/03 15:05:39     46s]     91                              Via4
[09/03 15:05:39     46s]     150                             Via7
[09/03 15:05:39     46s]     16                            Metal1
[09/03 15:05:39     46s]     73                            Metal4
[09/03 15:05:39     46s]     159                           Metal8
[09/03 15:05:39     46s]     26                              Via1
[09/03 15:05:39     46s]     151                             Via7
[09/03 15:05:39     46s]     17                            Metal1
[09/03 15:05:39     46s]     74                            Metal4
[09/03 15:05:39     46s]     1                               Cont
[09/03 15:05:39     46s]     162                           Metal8
[09/03 15:05:39     46s]     24                              Via1
[09/03 15:05:39     46s]     140                           Metal7
[09/03 15:05:39     46s]     2                               Cont
[09/03 15:05:39     46s]     163                           Metal8
[09/03 15:05:39     46s]     25                              Via1
[09/03 15:05:39     46s]     56                            Metal3
[09/03 15:05:39     46s]     57                            Metal3
[09/03 15:05:39     46s]     114                           Metal6
[09/03 15:05:39     46s]     58                            Metal3
[09/03 15:05:39     46s]     115                           Metal6
[09/03 15:05:39     46s]     59                            Metal3
[09/03 15:05:39     46s]     116                           Metal6
[09/03 15:05:39     46s]     65                              Via3
[09/03 15:05:39     46s]     66                              Via3
[09/03 15:05:39     46s]     67                              Via3
[09/03 15:05:39     46s]     68                              Via3
[09/03 15:05:39     46s]     75                            Metal4
[09/03 15:05:39     46s]     76                            Metal4
[09/03 15:05:39     46s]     77                            Metal4
[09/03 15:05:39     46s]     78                            Metal4
[09/03 15:05:39     46s]     79                            Metal4
[09/03 15:05:39     46s]     80                            Metal4
[09/03 15:05:39     46s]     87                              Via4
[09/03 15:05:39     46s]     89                              Via4
[09/03 15:05:39     46s]     96                            Metal5
[09/03 15:05:39     46s]     97                            Metal5
[09/03 15:05:39     46s]     98                            Metal5
[09/03 15:05:39     46s]     99                            Metal5
[09/03 15:05:39     46s]     100                           Metal5
[09/03 15:05:39     46s]     101                           Metal5
[09/03 15:05:39     46s]     108                             Via5
[09/03 15:05:39     46s]     110                             Via5
[09/03 15:05:39     46s]     117                           Metal6
[09/03 15:05:39     46s]     189                           Metal9
[09/03 15:05:39     46s]     188                           Metal9
[09/03 15:05:39     46s]     187                           Metal9
[09/03 15:05:39     46s]     186                           Metal9
[09/03 15:05:39     46s]     168                           Metal8
[09/03 15:05:39     46s]     167                           Metal8
[09/03 15:05:39     46s]     166                           Metal8
[09/03 15:05:39     46s]     165                           Metal8
[09/03 15:05:39     46s]     147                           Metal7
[09/03 15:05:39     46s]     146                           Metal7
[09/03 15:05:39     46s]     145                           Metal7
[09/03 15:05:39     46s]     144                           Metal7
[09/03 15:05:39     46s]     63                            Metal3
[09/03 15:05:39     46s]     62                            Metal3
[09/03 15:05:39     46s]     39                            Metal2
[09/03 15:05:39     46s]     105                           Metal5
[09/03 15:05:39     46s]     103                           Metal5
[09/03 15:05:39     46s]     123                           Metal6
[09/03 15:05:39     46s]     42                            Metal2
[09/03 15:05:39     46s]     41                            Metal2
[09/03 15:05:39     46s]     40                            Metal2
[09/03 15:05:39     46s]     20                            Metal1
[09/03 15:05:39     46s]     60                            Metal3
[09/03 15:05:39     46s]     18                            Metal1
[09/03 15:05:39     46s]     61                            Metal3
[09/03 15:05:39     46s]     102                           Metal5
[09/03 15:05:39     46s]     21                            Metal1
[09/03 15:05:39     46s]     19                            Metal1
[09/03 15:05:39     46s]     81                            Metal4
[09/03 15:05:39     46s]     104                           Metal5
[09/03 15:05:39     46s]     82                            Metal4
[09/03 15:05:39     46s]     83                            Metal4
[09/03 15:05:39     46s]     84                            Metal4
[09/03 15:05:39     46s]     124                           Metal6
[09/03 15:05:39     46s]     125                           Metal6
[09/03 15:05:39     46s]     126                           Metal6
[09/03 15:05:39     46s] 
[09/03 15:05:39     46s] 
[09/03 15:05:39     46s] Stream Out Information Processed for GDS version 3:
[09/03 15:05:39     46s] Units: 2000 DBU
[09/03 15:05:39     46s] 
[09/03 15:05:39     46s] Object                             Count
[09/03 15:05:39     46s] ----------------------------------------
[09/03 15:05:39     46s] Instances                            357
[09/03 15:05:39     46s] 
[09/03 15:05:39     46s] Ports/Pins                            32
[09/03 15:05:39     46s]     metal layer Metal2                24
[09/03 15:05:39     46s]     metal layer Metal3                 7
[09/03 15:05:39     46s]     metal layer Metal4                 1
[09/03 15:05:39     46s] 
[09/03 15:05:39     46s] Nets                                1328
[09/03 15:05:39     46s]     metal layer Metal1                69
[09/03 15:05:39     46s]     metal layer Metal2               822
[09/03 15:05:39     46s]     metal layer Metal3               436
[09/03 15:05:39     46s]     metal layer Metal4                 1
[09/03 15:05:39     46s] 
[09/03 15:05:39     46s]     Via Instances                    931
[09/03 15:05:39     46s] 
[09/03 15:05:39     46s] Special Nets                          59
[09/03 15:05:39     46s]     metal layer Metal1                39
[09/03 15:05:39     46s]     metal layer Metal8                10
[09/03 15:05:39     46s]     metal layer Metal9                10
[09/03 15:05:39     46s] 
[09/03 15:05:39     46s]     Via Instances                    232
[09/03 15:05:39     46s] 
[09/03 15:05:39     46s] Metal Fills                            0
[09/03 15:05:39     46s] 
[09/03 15:05:39     46s]     Via Instances                      0
[09/03 15:05:39     46s] 
[09/03 15:05:39     46s] Metal FillOPCs                         0
[09/03 15:05:39     46s] 
[09/03 15:05:39     46s]     Via Instances                      0
[09/03 15:05:39     46s] 
[09/03 15:05:39     46s] Metal FillDRCs                         0
[09/03 15:05:39     46s] 
[09/03 15:05:39     46s]     Via Instances                      0
[09/03 15:05:39     46s] 
[09/03 15:05:39     46s] Text                                 241
[09/03 15:05:39     46s]     metal layer Metal1                11
[09/03 15:05:39     46s]     metal layer Metal2               162
[09/03 15:05:39     46s]     metal layer Metal3                64
[09/03 15:05:39     46s]     metal layer Metal4                 2
[09/03 15:05:39     46s]     metal layer Metal8                 2
[09/03 15:05:39     46s] 
[09/03 15:05:39     46s] 
[09/03 15:05:39     46s] Blockages                              0
[09/03 15:05:39     46s] 
[09/03 15:05:39     46s] 
[09/03 15:05:39     46s] Custom Text                            0
[09/03 15:05:39     46s] 
[09/03 15:05:39     46s] 
[09/03 15:05:39     46s] Custom Box                             0
[09/03 15:05:39     46s] 
[09/03 15:05:39     46s] Trim Metal                             0
[09/03 15:05:39     46s] 
[09/03 15:05:39     46s] ######Streamout is finished!
[09/03 15:05:49     47s] 
--------------------------------------------------------------------------------
Exiting Innovus on Tue Sep  3 15:05:49 2024
  Total CPU time:     0:00:50
  Total real time:    0:06:25
  Peak memory (main): 1561.37MB

[09/03 15:05:49     47s] 
[09/03 15:05:49     47s] *** Memory Usage v#1 (Current mem = 1902.410M, initial mem = 476.031M) ***
[09/03 15:05:49     47s] 
[09/03 15:05:49     47s] *** Summary of all messages that are not suppressed in this session:
[09/03 15:05:49     47s] Severity  ID               Count  Summary                                  
[09/03 15:05:49     47s] WARNING   IMPLF-151           41  The viaRule '%s' has been defined, the c...
[09/03 15:05:49     47s] WARNING   IMPLF-58           487  MACRO '%s' has been found in the databas...
[09/03 15:05:49     47s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[09/03 15:05:49     47s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/03 15:05:49     47s] ERROR     IMPLF-223          103  The LEF via '%s' definition already exis...
[09/03 15:05:49     47s] WARNING   IMPLF-105            4  The layer '%s' specified in SAMENET spac...
[09/03 15:05:49     47s] WARNING   IMPLF-119           27  LAYER '%s' has been found in the databas...
[09/03 15:05:49     47s] WARNING   IMPFP-325            2  Floorplan of the design is resized. All ...
[09/03 15:05:49     47s] WARNING   IMPFP-3961           6  The techSite '%s' has no related standar...
[09/03 15:05:49     47s] WARNING   IMPEXT-2766          9  The sheet resistance for layer %s is not...
[09/03 15:05:49     47s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[09/03 15:05:49     47s] WARNING   IMPEXT-2776          8  The via resistance between layers %s and...
[09/03 15:05:49     47s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[09/03 15:05:49     47s] WARNING   IMPDC-1629           4  The default delay limit was set to %d. T...
[09/03 15:05:49     47s] WARNING   IMPPP-170            6  The power planner failed to create a wir...
[09/03 15:05:49     47s] WARNING   IMPSR-468           16  Cannot find any standard cell pin connec...
[09/03 15:05:49     47s] WARNING   IMPSR-1253           4  Unable to find any standard cell pin con...
[09/03 15:05:49     47s] WARNING   IMPSR-1254           4  Unable to connect the specified objects,...
[09/03 15:05:49     47s] WARNING   IMPSR-1256           4  Unable to find any CORE class pad pin of...
[09/03 15:05:49     47s] WARNING   IMPSP-5134           2  Setting %s to %0.3f (microns) as a multi...
[09/03 15:05:49     47s] WARNING   IMPSP-5217           2  addFiller command is running on a postRo...
[09/03 15:05:49     47s] WARNING   IMPSP-5224           4  Option '%s' for command addEndCap is obs...
[09/03 15:05:49     47s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[09/03 15:05:49     47s] WARNING   IMPSP-9042           2  Scan chains were not defined, -place_glo...
[09/03 15:05:49     47s] WARNING   IMPSP-5534           6  '%s' and '%s' are using the same endcap ...
[09/03 15:05:49     47s] ERROR     IMPSP-5106           2  AddEndCap cannot place end cap cells at ...
[09/03 15:05:49     47s] WARNING   IMPSP-5119          24  AddEndCap is unable to add %s-cap cell (...
[09/03 15:05:49     47s] WARNING   IMPOAX-793          10  Problem in processing library definition...
[09/03 15:05:49     47s] WARNING   TCLCMD-1178         16  set_output_delay command specified witho...
[09/03 15:05:49     47s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[09/03 15:05:49     47s] WARNING   TCLCMD-1535         16  set_input_delay command specified withou...
[09/03 15:05:49     47s] *** Message Summary: 1669 warning(s), 105 error(s)
[09/03 15:05:49     47s] 
[09/03 15:05:49     47s] --- Ending "Innovus" (totcpu=0:00:47.8, real=0:06:24, mem=1902.4M) ---
