# 🖥️ Senbagaseelan V — RISC-V SoC Tapeout (VSD)
<div align="center">

<!-- RISC-V Badge -->
![RISC-V](https://img.shields.io/badge/RISC--V-SoC-%23007ACC?style=for-the-badge&logo=riscv&logoColor=white&labelColor=%231F2937&color=%233595FF)

<!-- Tapeout Program Badge -->
![Tapeout Program](https://img.shields.io/badge/Tapeout-Program-%23FF6B6B?style=for-the-badge&logoColor=white&labelColor=%231F2937)

<!-- Participants Badge -->
![Participants](https://img.shields.io/badge/Participants-3500+-%2332CD32?style=for-the-badge&logoColor=white&labelColor=%231F2937)

<!-- Country Badge -->
![Country](https://img.shields.io/badge/Location-India-%23FFB400?style=for-the-badge&logo=flag-in&logoColor=white&labelColor=%231F2937)

</div>

Welcome to my **RISC-V SoC Tapeout Program VSD journey**, documenting each milestone from **RTL design to tool verification** and layout practices.

---

## 📌 About This Repository
This repository captures my **week-by-week progress** for the VLSI System Design (VSD) program, including:

- RTL Coding & Processor Design  
- Simulation & Verification using open-source tools  
- Layout & Physical Verification (DRC/LVS)  
- Tool installation & environment setup  
- Hands-on SoC integration workflows  

---

## 🗂️ Week 0 — Setup & Toolchain Configuration

This week focuses on **preparing the complete VSD environment** to ensure smooth RTL-to-GDSII workflows.

<details>
<summary><b>Week 0 Highlights</b></summary>

- Installed core open-source EDA tools  
- Verified versions of all required tools (Git, Docker, Python3, pip, Make)  
- Organized documentation for subsequent weeks  

</details>

---

### 📌 Task Overview

| Task ID | Task Name | Description | Status |
|---------|-----------|-------------|--------|
| **Task 1** | [Digital VLSI SoC Design & Planning](./Task1-Digital%20VLSI%20SoC%20Design%20and%20Planning%20Summary.md) | Documenting SoC design flow, RTL modeling, and SoC integration steps | ✅ Completed |
| **Task 2** | [Tool Setup & Installation](./Task2-Tool%20Setup%20and%20Installation.md) | Installation & verification of core EDA tools | ✅ Completed |

---

### 🛠️ Installed Tools

#### Core Design & Simulation Tools

| Tool | Category | Description | Status |
|------|---------|-------------|--------|
| 🧠 **Yosys** | RTL Synthesis | Converts RTL to gate-level netlists | ✅ Installed & Verified |
| 📟 **Iverilog** | Simulation | Compiles & simulates Verilog designs | ✅ Installed & Verified |
| 📊 **GTKWave** | Waveform Viewer | Visualizes simulation waveforms | ✅ Installed & Verified |
| ⚡ **NGSpice** | Circuit Simulation | Analog & mixed-signal simulation | ✅ Installed & Verified |
| 🎨 **Magic VLSI** | Layout Tool | Layout creation & DRC/LVS verification | ✅ Installed & Verified |
| 🛠️ **Tool Versions** | Environment | Git, Docker, Python3, pip, Make | ✅ Verified |

---

### 📈 Week 0 Progress

<div align="center">

| Week | Focus Area | Status |
|------|------------|--------|
| Week 0 | Tool Installation & Environment Setup | ✅ Completed |
| Week 1 | RTL Design & Simulation | 🔜 Upcoming |
| Week 2 | Layout & DRC/LVS Verification | 🔜 Upcoming |
| Week 3 | Physical Integration & Tapeout Prep | 🔜 Upcoming |

</div>

---

## 🌟 Program Objectives

- **Hands-On Learning**: RTL → Synthesis → Layout → Tapeout  
- **Open-Source EDA Tools**: Yosys, Iverilog, GTKWave, NGSpice, Magic VLSI  
- **Industry Relevance**: Understand real-world SoC design flow  
- **Collaboration**: Part of India’s largest RISC-V tapeout initiative  
- **Skill Development**: Full-stack VLSI engineering exposure  

---

## 🙏 Acknowledgements

- **Program Mentors**: [Kunal Ghosh](https://github.com/kunalg123) & VSD Team  
- **Institutional Support**:  
  - 🌐 RISC-V International — Open ISA leadership  
  - 🇮🇳 India Semiconductor Mission (ISM) — National semiconductor initiatives  
  - 🏭 VLSI Society of India — Professional development & guidance  
  - 🔧 [Efabless](https://github.com/efabless) — Open-source silicon & tapeout  

---

## 🔗 Useful Links

[![VSD Website](https://img.shields.io/badge/VSD-Official%20Website-blue?style=flat-square)](https://vsdiat.vlsisystemdesign.com/)  
[![RISC-V](https://img.shields.io/badge/RISC--V-International-green?style=flat-square)](https://riscv.org/)  
[![Efabless](https://img.shields.io/badge/Efabless-Platform-orange?style=flat-square)](https://efabless.com/)

---

## 👨‍💻 Participant

**Senbagaseelan V**  
📧 senbagaseelan18@gmail.com  

> Documenting my journey through RISC-V SoC Tapeout using open-source VSD tools, with weekly progress, task documentation, and hands-on SoC design experience.
