<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>N:\Projekte\Soundboards\FPGA&nbspSoundboard&nbspGTB\source\HW&nbsp3.x&nbspGOSOF&nbspTang&nbspnano&nbsp9K\src\DFPlayer_Mini_CMD.vhd<br>
N:\Projekte\Soundboards\FPGA&nbspSoundboard&nbspGTB\source\HW&nbsp3.x&nbspGOSOF&nbspTang&nbspnano&nbsp9K\src\GOSOF80.vhd<br>
N:\Projekte\Soundboards\FPGA&nbspSoundboard&nbspGTB\source\HW&nbsp3.x&nbspGOSOF&nbspTang&nbspnano&nbsp9K\src\RIOT\R6532.vhd<br>
N:\Projekte\Soundboards\FPGA&nbspSoundboard&nbspGTB\source\HW&nbsp3.x&nbspGOSOF&nbspTang&nbspnano&nbsp9K\src\RIOT\riot.vhd<br>
N:\Projekte\Soundboards\FPGA&nbspSoundboard&nbspGTB\source\HW&nbsp3.x&nbspGOSOF&nbspTang&nbspnano&nbsp9K\src\RIOT_RAM\RIOT_RAM.vhd<br>
N:\Projekte\Soundboards\FPGA&nbspSoundboard&nbspGTB\source\HW&nbsp3.x&nbspGOSOF&nbspTang&nbspnano&nbsp9K\src\SD_Card.vhd<br>
N:\Projekte\Soundboards\FPGA&nbspSoundboard&nbspGTB\source\HW&nbsp3.x&nbspGOSOF&nbspTang&nbspnano&nbsp9K\src\SPI_Master.vhd<br>
N:\Projekte\Soundboards\FPGA&nbspSoundboard&nbspGTB\source\HW&nbsp3.x&nbspGOSOF&nbspTang&nbspnano&nbsp9K\src\T65\T65.vhd<br>
N:\Projekte\Soundboards\FPGA&nbspSoundboard&nbspGTB\source\HW&nbsp3.x&nbspGOSOF&nbspTang&nbspnano&nbsp9K\src\T65\T65_ALU.vhd<br>
N:\Projekte\Soundboards\FPGA&nbspSoundboard&nbspGTB\source\HW&nbsp3.x&nbspGOSOF&nbspTang&nbspnano&nbsp9K\src\T65\T65_MCode.vhd<br>
N:\Projekte\Soundboards\FPGA&nbspSoundboard&nbspGTB\source\HW&nbsp3.x&nbspGOSOF&nbspTang&nbspnano&nbsp9K\src\T65\T65_Pack.vhd<br>
N:\Projekte\Soundboards\FPGA&nbspSoundboard&nbspGTB\source\HW&nbsp3.x&nbspGOSOF&nbspTang&nbspnano&nbsp9K\src\Votrax-SC01.vhd<br>
N:\Projekte\Soundboards\FPGA&nbspSoundboard&nbspGTB\source\HW&nbsp3.x&nbspGOSOF&nbspTang&nbspnano&nbsp9K\src\background_sound.vhd<br>
N:\Projekte\Soundboards\FPGA&nbspSoundboard&nbspGTB\source\HW&nbsp3.x&nbspGOSOF&nbspTang&nbspnano&nbsp9K\src\cpu_clk_gen.vhd<br>
N:\Projekte\Soundboards\FPGA&nbspSoundboard&nbspGTB\source\HW&nbsp3.x&nbspGOSOF&nbspTang&nbspnano&nbsp9K\src\dac.vhd<br>
N:\Projekte\Soundboards\FPGA&nbspSoundboard&nbspGTB\source\HW&nbsp3.x&nbspGOSOF&nbspTang&nbspnano&nbsp9K\src\gowin_ram16s\Soundrom.vhd<br>
N:\Projekte\Soundboards\FPGA&nbspSoundboard&nbspGTB\source\HW&nbsp3.x&nbspGOSOF&nbspTang&nbspnano&nbsp9K\src\gowin_rpll\gowin_rpll.vhd<br>
N:\Projekte\Soundboards\FPGA&nbspSoundboard&nbspGTB\source\HW&nbsp3.x&nbspGOSOF&nbspTang&nbspnano&nbsp9K\src\gowin_sp\gowin_sp.vhd<br>
N:\Projekte\Soundboards\FPGA&nbspSoundboard&nbspGTB\source\HW&nbsp3.x&nbspGOSOF&nbspTang&nbspnano&nbsp9K\src\slow_to_fast_clock_bus.vhd<br>
N:\Projekte\Soundboards\FPGA&nbspSoundboard&nbspGTB\source\HW&nbsp3.x&nbspGOSOF&nbspTang&nbspnano&nbsp9K\src\sound_input.vhd<br>
N:\Projekte\Soundboards\FPGA&nbspSoundboard&nbspGTB\source\HW&nbsp3.x&nbspGOSOF&nbspTang&nbspnano&nbsp9K\src\soundtest.vhd<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Apr  7 17:53:36 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>gosof80</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.328s, Elapsed time = 0h 0m 0.387s, Peak memory usage = 301.699MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.106s, Peak memory usage = 301.699MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.032s, Peak memory usage = 301.699MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.084s, Peak memory usage = 301.699MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.016s, Peak memory usage = 301.699MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 301.699MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 301.699MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 301.699MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.118s, Peak memory usage = 301.699MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.021s, Peak memory usage = 301.699MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.018s, Peak memory usage = 301.699MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 6s, Elapsed time = 0h 0m 6s, Peak memory usage = 301.699MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.152s, Peak memory usage = 301.699MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.122s, Peak memory usage = 301.699MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 6s, Elapsed time = 0h 0m 7s, Peak memory usage = 301.699MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>37</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>667</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>246</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>40</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>143</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>63</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>118</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1830</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>213</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>502</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1115</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>56</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX2</td>
<td>56</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>106</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>106</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>21</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP1</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>17</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT18X18</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>2135(1903 LUT, 106 ALU, 21 RAM16) / 8640</td>
<td>25%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>667 / 6693</td>
<td>10%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>667 / 6693</td>
<td>10%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>2 / 26</td>
<td>8%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk_27</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_27_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clock_gen/cpu_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clock_gen/cpu_clk_out_s0/Q </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_27</td>
<td>50.000(MHz)</td>
<td>59.558(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clock_gen/cpu_clk</td>
<td>50.000(MHz)</td>
<td>28.081(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/DL_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BAL_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/cpu_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/cpu_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clock_gen/cpu_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>244</td>
<td>clock_gen/cpu_clk_out_s0/Q</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/DL_0_s1/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>CPU/DL_0_s1/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/n907_s/I1</td>
</tr>
<tr>
<td>3.189</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/n907_s/COUT</td>
</tr>
<tr>
<td>3.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/n906_s/CIN</td>
</tr>
<tr>
<td>3.246</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/n906_s/COUT</td>
</tr>
<tr>
<td>3.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/n905_s/CIN</td>
</tr>
<tr>
<td>3.303</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/n905_s/COUT</td>
</tr>
<tr>
<td>3.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/n904_s/CIN</td>
</tr>
<tr>
<td>3.866</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/n904_s/SUM</td>
</tr>
<tr>
<td>4.826</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/n600_s10/I0</td>
</tr>
<tr>
<td>5.858</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/n600_s10/F</td>
</tr>
<tr>
<td>6.818</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/cpu_addr_3_s0/I0</td>
</tr>
<tr>
<td>7.850</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/cpu_addr_3_s0/F</td>
</tr>
<tr>
<td>8.810</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/cpu_addr_3_s/I0</td>
</tr>
<tr>
<td>9.842</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>CPU/cpu_addr_3_s/F</td>
</tr>
<tr>
<td>10.802</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>RIOT_RAM/ram16s_inst_14/AD[3]</td>
</tr>
<tr>
<td>11.061</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>RIOT_RAM/ram16s_inst_14/DO[0]</td>
</tr>
<tr>
<td>12.021</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>RIOT_RAM/mux_inst_3/I1</td>
</tr>
<tr>
<td>13.120</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>RIOT_RAM/mux_inst_3/O</td>
</tr>
<tr>
<td>14.080</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>RIOT_RAM/mux_inst_5/I1</td>
</tr>
<tr>
<td>15.179</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>RIOT_RAM/mux_inst_5/O</td>
</tr>
<tr>
<td>16.139</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>RIOT_RAM/mux_inst_6/I1</td>
</tr>
<tr>
<td>17.238</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>RIOT_RAM/mux_inst_6/O</td>
</tr>
<tr>
<td>18.198</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/n1195_s4/I2</td>
</tr>
<tr>
<td>19.020</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>CPU/n1195_s4/F</td>
</tr>
<tr>
<td>19.980</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/BusA_0_s13/I3</td>
</tr>
<tr>
<td>20.606</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/BusA_0_s13/F</td>
</tr>
<tr>
<td>21.566</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/BusA_0_s12/I2</td>
</tr>
<tr>
<td>22.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/BusA_0_s12/F</td>
</tr>
<tr>
<td>23.348</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/n1231_s/I1</td>
</tr>
<tr>
<td>24.393</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/n1231_s/COUT</td>
</tr>
<tr>
<td>24.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/n1230_s/CIN</td>
</tr>
<tr>
<td>24.956</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/n1230_s/SUM</td>
</tr>
<tr>
<td>25.916</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/n1358_s3/I0</td>
</tr>
<tr>
<td>26.948</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/n1358_s3/F</td>
</tr>
<tr>
<td>27.908</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/n1358_s4/I0</td>
</tr>
<tr>
<td>28.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/n1358_s4/F</td>
</tr>
<tr>
<td>29.900</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/n1358_s1/I0</td>
</tr>
<tr>
<td>30.932</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/n1358_s1/F</td>
</tr>
<tr>
<td>31.892</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/BAL_1_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clock_gen/cpu_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>244</td>
<td>clock_gen/cpu_clk_out_s0/Q</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/BAL_1_s1/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CPU/BAL_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.348, 49.246%; route: 15.360, 49.283%; tC2Q: 0.458, 1.471%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/PC_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>RIOT/s_dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/cpu_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/cpu_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clock_gen/cpu_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>244</td>
<td>clock_gen/cpu_clk_out_s0/Q</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/PC_0_s1/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>CPU/PC_0_s1/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/n907_s/I0</td>
</tr>
<tr>
<td>3.127</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/n907_s/SUM</td>
</tr>
<tr>
<td>4.087</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/n603_s7/I0</td>
</tr>
<tr>
<td>5.119</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/n603_s7/F</td>
</tr>
<tr>
<td>6.079</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/cpu_addr_0_s0/I0</td>
</tr>
<tr>
<td>7.111</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>CPU/cpu_addr_0_s0/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/cpu_addr_0_s/I0</td>
</tr>
<tr>
<td>9.103</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>CPU/cpu_addr_0_s/F</td>
</tr>
<tr>
<td>10.063</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>RIOT/n327_s3/I0</td>
</tr>
<tr>
<td>11.095</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>RIOT/n327_s3/F</td>
</tr>
<tr>
<td>12.055</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>RIOT/n327_s1/I0</td>
</tr>
<tr>
<td>13.087</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>RIOT/n327_s1/F</td>
</tr>
<tr>
<td>14.047</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>RIOT/n327_s0/I0</td>
</tr>
<tr>
<td>15.079</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>RIOT/n327_s0/F</td>
</tr>
<tr>
<td>16.039</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>RIOT/s_dout_6_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clock_gen/cpu_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>244</td>
<td>clock_gen/cpu_clk_out_s0/Q</td>
</tr>
<tr>
<td>10.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>RIOT/s_dout_6_s0/CLK</td>
</tr>
<tr>
<td>10.560</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>RIOT/s_dout_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.175, 46.855%; route: 7.680, 50.152%; tC2Q: 0.458, 2.993%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/PC_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>RIOT/s_dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/cpu_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/cpu_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clock_gen/cpu_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>244</td>
<td>clock_gen/cpu_clk_out_s0/Q</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/PC_0_s1/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>CPU/PC_0_s1/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/n907_s/I0</td>
</tr>
<tr>
<td>3.127</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/n907_s/SUM</td>
</tr>
<tr>
<td>4.087</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/n603_s7/I0</td>
</tr>
<tr>
<td>5.119</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/n603_s7/F</td>
</tr>
<tr>
<td>6.079</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/cpu_addr_0_s0/I0</td>
</tr>
<tr>
<td>7.111</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>CPU/cpu_addr_0_s0/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/cpu_addr_0_s/I0</td>
</tr>
<tr>
<td>9.103</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>CPU/cpu_addr_0_s/F</td>
</tr>
<tr>
<td>10.063</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>RIOT/n326_s4/I2</td>
</tr>
<tr>
<td>10.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>RIOT/n326_s4/F</td>
</tr>
<tr>
<td>11.845</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>RIOT/n326_s1/I1</td>
</tr>
<tr>
<td>12.944</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>RIOT/n326_s1/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>RIOT/n326_s0/I0</td>
</tr>
<tr>
<td>14.936</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>RIOT/n326_s0/F</td>
</tr>
<tr>
<td>15.896</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>RIOT/s_dout_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clock_gen/cpu_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>244</td>
<td>clock_gen/cpu_clk_out_s0/Q</td>
</tr>
<tr>
<td>10.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>RIOT/s_dout_7_s0/CLK</td>
</tr>
<tr>
<td>10.560</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>RIOT/s_dout_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.032, 46.354%; route: 7.680, 50.625%; tC2Q: 0.458, 3.021%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/DL_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BAL_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/cpu_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/cpu_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clock_gen/cpu_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>244</td>
<td>clock_gen/cpu_clk_out_s0/Q</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/DL_0_s1/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>CPU/DL_0_s1/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/n907_s/I1</td>
</tr>
<tr>
<td>3.189</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/n907_s/COUT</td>
</tr>
<tr>
<td>3.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/n906_s/CIN</td>
</tr>
<tr>
<td>3.246</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/n906_s/COUT</td>
</tr>
<tr>
<td>3.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/n905_s/CIN</td>
</tr>
<tr>
<td>3.303</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/n905_s/COUT</td>
</tr>
<tr>
<td>3.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/n904_s/CIN</td>
</tr>
<tr>
<td>3.866</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/n904_s/SUM</td>
</tr>
<tr>
<td>4.826</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/n600_s10/I0</td>
</tr>
<tr>
<td>5.858</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/n600_s10/F</td>
</tr>
<tr>
<td>6.818</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/cpu_addr_3_s0/I0</td>
</tr>
<tr>
<td>7.850</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/cpu_addr_3_s0/F</td>
</tr>
<tr>
<td>8.810</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/cpu_addr_3_s/I0</td>
</tr>
<tr>
<td>9.842</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>CPU/cpu_addr_3_s/F</td>
</tr>
<tr>
<td>10.802</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>RIOT_RAM/ram16s_inst_14/AD[3]</td>
</tr>
<tr>
<td>11.061</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>RIOT_RAM/ram16s_inst_14/DO[0]</td>
</tr>
<tr>
<td>12.021</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>RIOT_RAM/mux_inst_3/I1</td>
</tr>
<tr>
<td>13.120</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>RIOT_RAM/mux_inst_3/O</td>
</tr>
<tr>
<td>14.080</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>RIOT_RAM/mux_inst_5/I1</td>
</tr>
<tr>
<td>15.179</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>RIOT_RAM/mux_inst_5/O</td>
</tr>
<tr>
<td>16.139</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>RIOT_RAM/mux_inst_6/I1</td>
</tr>
<tr>
<td>17.238</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>RIOT_RAM/mux_inst_6/O</td>
</tr>
<tr>
<td>18.198</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/n1195_s4/I2</td>
</tr>
<tr>
<td>19.020</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>CPU/n1195_s4/F</td>
</tr>
<tr>
<td>19.980</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/BusA_0_s13/I3</td>
</tr>
<tr>
<td>20.606</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/BusA_0_s13/F</td>
</tr>
<tr>
<td>21.566</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/BusA_0_s12/I2</td>
</tr>
<tr>
<td>22.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/BusA_0_s12/F</td>
</tr>
<tr>
<td>23.348</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/n1231_s/I1</td>
</tr>
<tr>
<td>24.051</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/n1231_s/SUM</td>
</tr>
<tr>
<td>25.011</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/n1359_s3/I0</td>
</tr>
<tr>
<td>26.043</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/n1359_s3/F</td>
</tr>
<tr>
<td>27.003</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/n1359_s2/I2</td>
</tr>
<tr>
<td>27.825</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/n1359_s2/F</td>
</tr>
<tr>
<td>28.785</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/n1359_s1/I0</td>
</tr>
<tr>
<td>29.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/n1359_s1/F</td>
</tr>
<tr>
<td>30.777</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/BAL_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clock_gen/cpu_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>244</td>
<td>clock_gen/cpu_clk_out_s0/Q</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/BAL_0_s1/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CPU/BAL_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.233, 47.363%; route: 15.360, 51.112%; tC2Q: 0.458, 1.525%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/PC_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>RIOT/s_dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/cpu_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/cpu_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clock_gen/cpu_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>244</td>
<td>clock_gen/cpu_clk_out_s0/Q</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/PC_0_s1/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>CPU/PC_0_s1/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/n907_s/I0</td>
</tr>
<tr>
<td>3.127</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CPU/n907_s/SUM</td>
</tr>
<tr>
<td>4.087</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/n603_s7/I0</td>
</tr>
<tr>
<td>5.119</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>CPU/n603_s7/F</td>
</tr>
<tr>
<td>6.079</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/cpu_addr_0_s0/I0</td>
</tr>
<tr>
<td>7.111</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>CPU/cpu_addr_0_s0/F</td>
</tr>
<tr>
<td>8.071</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CPU/cpu_addr_0_s/I0</td>
</tr>
<tr>
<td>9.103</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>CPU/cpu_addr_0_s/F</td>
</tr>
<tr>
<td>10.063</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>RIOT/n329_s3/I2</td>
</tr>
<tr>
<td>10.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>RIOT/n329_s3/F</td>
</tr>
<tr>
<td>11.845</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>RIOT/n329_s1/I1</td>
</tr>
<tr>
<td>12.944</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>RIOT/n329_s1/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>RIOT/n329_s0/I2</td>
</tr>
<tr>
<td>14.726</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>RIOT/n329_s0/F</td>
</tr>
<tr>
<td>15.686</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>RIOT/s_dout_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clock_gen/cpu_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>244</td>
<td>clock_gen/cpu_clk_out_s0/Q</td>
</tr>
<tr>
<td>10.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>RIOT/s_dout_4_s0/CLK</td>
</tr>
<tr>
<td>10.560</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>RIOT/s_dout_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.822, 45.601%; route: 7.680, 51.335%; tC2Q: 0.458, 3.064%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
