{
    "controlUnit": {
        "5": { "reg2Loc": 1, "ALUSrc": 0, "memToReg": 0, "regWrite": 0, "memRead": 0, "memWrite": 0, "uncondBranch": 1, "branch": 0, "ALUOp1": 0, "ALUOp0": 1},
        "180": { "reg2Loc": 1, "ALUSrc": 0, "memToReg": 0, "regWrite": 0, "memRead": 0, "memWrite": 0, "uncondBranch": 0, "branch": 1, "ALUOp1": 0, "ALUOp0": 1},
        "1984": { "reg2Loc": 1, "ALUSrc": 1, "memToReg": 0, "regWrite": 0, "memRead": 0, "memWrite": 1, "uncondBranch": 0, "branch": 0, "ALUOp1": 0, "ALUOp0": 0},
        "1986": { "reg2Loc": 0, "ALUSrc": 1, "memToReg": 1, "regWrite": 1, "memRead": 1, "memWrite": 0, "uncondBranch": 0, "branch": 0, "ALUOp1": 0, "ALUOp0": 0},
        "R": {"reg2Loc": 0, "ALUSrc": 0, "memToReg": 0, "regWrite": 1, "memRead": 0, "memWrite": 0, "uncondBranch": 0, "branch": 0, "ALUOp1": 1, "ALUOp0": 0}
    },
    "ALUcontrol": {
        "control": [
			{"ALUOp0": 0, "ALUOp1": 0, "CtrlALU": 2},
			{"ALUOp0": 1, "ALUOp1": 0, "CtrlALU": 7},
			{"ALUOp0": 0, "ALUOp1": 1, "opcode": 1112, "CtrlALU": 2},
			{"ALUOp0": 0, "ALUOp1": 1, "opcode": 1624, "CtrlALU": 6},
			{"ALUOp0": 0, "ALUOp1": 1, "opcode": 1104, "CtrlALU": 0},
			{"ALUOp0": 0, "ALUOp1": 1, "opcode": 1360, "CtrlALU": 1}
		]
    }
}