#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "E:\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\va_math.vpi";
S_0000016b2d3a8320 .scope module, "mux3" "mux3" 2 41;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 8 "y";
P_0000016b2d445290 .param/l "WIDTH" 0 2 41, +C4<00000000000000000000000000001000>;
o0000016b2d462c98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000016b2d4509d0_0 .net "d0", 7 0, o0000016b2d462c98;  0 drivers
o0000016b2d462cc8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000016b2d450430_0 .net "d1", 7 0, o0000016b2d462cc8;  0 drivers
o0000016b2d462cf8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000016b2d44f490_0 .net "d2", 7 0, o0000016b2d462cf8;  0 drivers
o0000016b2d462d28 .functor BUFZ 2, C4<zz>; HiZ drive
v0000016b2d4501b0_0 .net "s", 1 0, o0000016b2d462d28;  0 drivers
v0000016b2d44f530_0 .var "y", 7 0;
E_0000016b2d445050 .event anyedge, v0000016b2d4501b0_0, v0000016b2d4509d0_0, v0000016b2d450430_0, v0000016b2d44f490_0;
S_0000016b2d4568d0 .scope module, "testbench1" "testbench1" 3 12;
 .timescale 0 0;
P_0000016b2d32b800 .param/l "REGBITS" 0 3 12, +C4<00000000000000000000000000000011>;
P_0000016b2d32b838 .param/l "WIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
v0000016b2d4cccd0_0 .var "clk", 0 0;
v0000016b2d4cc5f0_0 .net "kraj", 0 0, v0000016b2d4cc910_0;  1 drivers
v0000016b2d4cbab0_0 .net "mar", 7 0, L_0000016b2d527cc0;  1 drivers
v0000016b2d4cbf10_0 .net "memdata", 7 0, v0000016b2d4cb830_0;  1 drivers
v0000016b2d4cc0f0_0 .net "memread", 0 0, v0000016b2d44f710_0;  1 drivers
v0000016b2d4cce10_0 .net "memwrite", 0 0, v0000016b2d432380_0;  1 drivers
v0000016b2d4cc370_0 .var "reset", 0 0;
v0000016b2d4cbfb0_0 .net "writedata", 7 0, v0000016b2d4b3760_0;  1 drivers
S_0000016b2d456e30 .scope module, "dut" "mips" 3 21, 4 38 0, S_0000016b2d4568d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "memdata";
    .port_info 3 /OUTPUT 1 "memread";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 8 "mar";
    .port_info 6 /OUTPUT 8 "writedata";
P_0000016b2d32c080 .param/l "REGBITS" 0 4 38, +C4<00000000000000000000000000000011>;
P_0000016b2d32c0b8 .param/l "WIDTH" 0 4 38, +C4<00000000000000000000000000001000>;
v0000016b2d4caed0_0 .net "adrend", 1 0, v0000016b2d450070_0;  1 drivers
v0000016b2d4ca2f0_0 .net "adrsrc", 1 0, v0000016b2d450250_0;  1 drivers
v0000016b2d4ca610_0 .net "alucontrol", 2 0, v0000016b2d450f70_0;  1 drivers
v0000016b2d4cb470_0 .net "alusrca", 1 0, v0000016b2d44fd50_0;  1 drivers
v0000016b2d4cb6f0_0 .net "alusrcb", 1 0, v0000016b2d450570_0;  1 drivers
v0000016b2d4ca9d0_0 .net "bckAB", 0 0, v0000016b2d450e30_0;  1 drivers
v0000016b2d4ca390_0 .net "carry", 0 0, v0000016b2d4b2fe0_0;  1 drivers
v0000016b2d4c95d0_0 .net "clk", 0 0, v0000016b2d4cccd0_0;  1 drivers
v0000016b2d4c9670_0 .net "funct", 2 0, L_0000016b2d4cceb0;  1 drivers
v0000016b2d4c9d50_0 .net "instr", 31 0, L_0000016b2d5283a0;  1 drivers
v0000016b2d4cb510_0 .net "iord", 0 0, v0000016b2d451010_0;  1 drivers
v0000016b2d4c9ad0_0 .net "irwrite", 3 0, v0000016b2d4511f0_0;  1 drivers
v0000016b2d4c9710_0 .net "ldAB", 0 0, v0000016b2d451290_0;  1 drivers
v0000016b2d4cabb0_0 .net "ldBB", 0 0, v0000016b2d44fdf0_0;  1 drivers
v0000016b2d4c97b0_0 .net "ldSP", 0 0, v0000016b2d44fe90_0;  1 drivers
v0000016b2d4c9b70_0 .net "mar", 7 0, L_0000016b2d527cc0;  alias, 1 drivers
v0000016b2d4cac50_0 .net "memdata", 7 0, v0000016b2d4cb830_0;  alias, 1 drivers
v0000016b2d4c9f30_0 .net "memread", 0 0, v0000016b2d44f710_0;  alias, 1 drivers
v0000016b2d4c9fd0_0 .net "memtoreg", 0 0, v0000016b2d432ce0_0;  1 drivers
v0000016b2d4ca430_0 .net "memwrite", 0 0, v0000016b2d432380_0;  alias, 1 drivers
v0000016b2d4cacf0_0 .net "op", 5 0, L_0000016b2d4cbd30;  1 drivers
v0000016b2d4cad90_0 .net "pcen", 0 0, L_0000016b2d44e530;  1 drivers
v0000016b2d4c9850_0 .net "pcsrc", 1 0, v0000016b2d431e80_0;  1 drivers
v0000016b2d4c98f0_0 .net "regdst", 0 0, v0000016b2d431020_0;  1 drivers
v0000016b2d4cae30_0 .net "regwrite", 0 0, v0000016b2d4310c0_0;  1 drivers
v0000016b2d4cbe70_0 .net "reset", 0 0, v0000016b2d4cc370_0;  1 drivers
v0000016b2d4ccb90_0 .net "shiftsrc", 2 0, v0000016b2d4312a0_0;  1 drivers
v0000016b2d4cc230_0 .net "srcmdr", 1 0, v0000016b2d4313e0_0;  1 drivers
v0000016b2d4cc870_0 .net "stekSRC", 1 0, v0000016b2d39bc10_0;  1 drivers
v0000016b2d4cbdd0_0 .net "wrCPU", 0 0, v0000016b2d39b3f0_0;  1 drivers
v0000016b2d4cc7d0_0 .net "writedata", 7 0, v0000016b2d4b3760_0;  alias, 1 drivers
v0000016b2d4cc4b0_0 .net "zero", 0 0, L_0000016b2d527a40;  1 drivers
L_0000016b2d4cbd30 .part L_0000016b2d5283a0, 26, 6;
L_0000016b2d4cceb0 .part L_0000016b2d5283a0, 21, 3;
S_0000016b2d462470 .scope module, "cont" "controller" 4 55, 5 10 0, S_0000016b2d456e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 6 "op";
    .port_info 3 /INPUT 3 "funct";
    .port_info 4 /INPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "memread";
    .port_info 6 /OUTPUT 1 "memwrite";
    .port_info 7 /OUTPUT 1 "wrCPU";
    .port_info 8 /OUTPUT 1 "memtoreg";
    .port_info 9 /OUTPUT 1 "iord";
    .port_info 10 /OUTPUT 1 "bckAB";
    .port_info 11 /OUTPUT 1 "ldSP";
    .port_info 12 /OUTPUT 1 "pcen";
    .port_info 13 /OUTPUT 1 "regwrite";
    .port_info 14 /OUTPUT 1 "regdst";
    .port_info 15 /OUTPUT 1 "ldAB";
    .port_info 16 /OUTPUT 1 "ldBB";
    .port_info 17 /OUTPUT 2 "adrend";
    .port_info 18 /OUTPUT 2 "adrsrc";
    .port_info 19 /OUTPUT 2 "pcsrc";
    .port_info 20 /OUTPUT 2 "alusrca";
    .port_info 21 /OUTPUT 2 "alusrcb";
    .port_info 22 /OUTPUT 2 "stekSRC";
    .port_info 23 /OUTPUT 2 "srcmdr";
    .port_info 24 /OUTPUT 3 "shiftsrc";
    .port_info 25 /OUTPUT 3 "alucontrol";
    .port_info 26 /OUTPUT 4 "irwrite";
L_0000016b2d44ea00 .functor AND 1, L_0000016b2d4cc690, L_0000016b2d527a40, C4<1>, C4<1>;
L_0000016b2d44e680 .functor OR 1, v0000016b2d430e40_0, L_0000016b2d44ea00, C4<0>, C4<0>;
L_0000016b2d44ea70 .functor AND 1, L_0000016b2d4cc730, L_0000016b2d4cb8d0, C4<1>, C4<1>;
L_0000016b2d44e530 .functor OR 1, L_0000016b2d44e680, L_0000016b2d44ea70, C4<0>, C4<0>;
v0000016b2d4b0a00_0 .net *"_ivl_1", 0 0, L_0000016b2d4cc690;  1 drivers
L_0000016b2d4ccfe8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016b2d4b05a0_0 .net *"_ivl_11", 30 0, L_0000016b2d4ccfe8;  1 drivers
L_0000016b2d4cd030 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016b2d4b01e0_0 .net/2u *"_ivl_12", 31 0, L_0000016b2d4cd030;  1 drivers
v0000016b2d4aede0_0 .net *"_ivl_14", 0 0, L_0000016b2d4cb8d0;  1 drivers
v0000016b2d4af2e0_0 .net *"_ivl_16", 0 0, L_0000016b2d44ea70;  1 drivers
v0000016b2d4af060_0 .net *"_ivl_2", 0 0, L_0000016b2d44ea00;  1 drivers
v0000016b2d4af7e0_0 .net *"_ivl_4", 0 0, L_0000016b2d44e680;  1 drivers
v0000016b2d4af100_0 .net *"_ivl_7", 0 0, L_0000016b2d4cc730;  1 drivers
v0000016b2d4af420_0 .net *"_ivl_8", 31 0, L_0000016b2d4cc9b0;  1 drivers
v0000016b2d4af560_0 .net "adrend", 1 0, v0000016b2d450070_0;  alias, 1 drivers
v0000016b2d4afba0_0 .net "adrsrc", 1 0, v0000016b2d450250_0;  alias, 1 drivers
v0000016b2d4af9c0_0 .net "alucontrol", 2 0, v0000016b2d450f70_0;  alias, 1 drivers
v0000016b2d4afc40_0 .net "aluop", 1 0, v0000016b2d450a70_0;  1 drivers
v0000016b2d4afce0_0 .net "alusrca", 1 0, v0000016b2d44fd50_0;  alias, 1 drivers
v0000016b2d4b0320_0 .net "alusrcb", 1 0, v0000016b2d450570_0;  alias, 1 drivers
v0000016b2d4afec0_0 .net "bckAB", 0 0, v0000016b2d450e30_0;  alias, 1 drivers
v0000016b2d4aff60_0 .net "branch", 1 0, v0000016b2d450ed0_0;  1 drivers
v0000016b2d4b03c0_0 .net "clk", 0 0, v0000016b2d4cccd0_0;  alias, 1 drivers
v0000016b2d4b0460_0 .net "funct", 2 0, L_0000016b2d4cceb0;  alias, 1 drivers
v0000016b2d4b2290_0 .net "iord", 0 0, v0000016b2d451010_0;  alias, 1 drivers
v0000016b2d4b1d90_0 .net "irwrite", 3 0, v0000016b2d4511f0_0;  alias, 1 drivers
v0000016b2d4b26f0_0 .net "ldAB", 0 0, v0000016b2d451290_0;  alias, 1 drivers
v0000016b2d4b1ed0_0 .net "ldBB", 0 0, v0000016b2d44fdf0_0;  alias, 1 drivers
v0000016b2d4b2330_0 .net "ldSP", 0 0, v0000016b2d44fe90_0;  alias, 1 drivers
v0000016b2d4b1570_0 .net "memread", 0 0, v0000016b2d44f710_0;  alias, 1 drivers
v0000016b2d4b1930_0 .net "memtoreg", 0 0, v0000016b2d432ce0_0;  alias, 1 drivers
v0000016b2d4b25b0_0 .net "memwrite", 0 0, v0000016b2d432380_0;  alias, 1 drivers
v0000016b2d4b1a70_0 .net "op", 5 0, L_0000016b2d4cbd30;  alias, 1 drivers
v0000016b2d4b2b50_0 .net "pcen", 0 0, L_0000016b2d44e530;  alias, 1 drivers
v0000016b2d4b12f0_0 .net "pcsrc", 1 0, v0000016b2d431e80_0;  alias, 1 drivers
v0000016b2d4b1890_0 .net "pcwrite", 0 0, v0000016b2d430e40_0;  1 drivers
v0000016b2d4b0e90_0 .net "regdst", 0 0, v0000016b2d431020_0;  alias, 1 drivers
v0000016b2d4b1b10_0 .net "regwrite", 0 0, v0000016b2d4310c0_0;  alias, 1 drivers
v0000016b2d4b2ab0_0 .net "reset", 0 0, v0000016b2d4cc370_0;  alias, 1 drivers
v0000016b2d4b1070_0 .net "shiftsrc", 2 0, v0000016b2d4312a0_0;  alias, 1 drivers
v0000016b2d4b2a10_0 .net "srcmdr", 1 0, v0000016b2d4313e0_0;  alias, 1 drivers
v0000016b2d4b23d0_0 .net "state", 5 0, v0000016b2d4b06e0_0;  1 drivers
v0000016b2d4b1c50_0 .net "stekSRC", 1 0, v0000016b2d39bc10_0;  alias, 1 drivers
v0000016b2d4b1bb0_0 .net "wrCPU", 0 0, v0000016b2d39b3f0_0;  alias, 1 drivers
v0000016b2d4b14d0_0 .net "zero", 0 0, L_0000016b2d527a40;  alias, 1 drivers
L_0000016b2d4cc690 .part v0000016b2d450ed0_0, 0, 1;
L_0000016b2d4cc730 .part v0000016b2d450ed0_0, 1, 1;
L_0000016b2d4cc9b0 .concat [ 1 31 0 0], L_0000016b2d527a40, L_0000016b2d4ccfe8;
L_0000016b2d4cb8d0 .cmp/eq 32, L_0000016b2d4cc9b0, L_0000016b2d4cd030;
S_0000016b2d369eb0 .scope module, "ac" "aludec" 5 34, 6 10 0, S_0000016b2d462470;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 3 "alucontrol";
v0000016b2d450f70_0 .var "alucontrol", 2 0;
v0000016b2d44f990_0 .net "aluop", 1 0, v0000016b2d450a70_0;  alias, 1 drivers
v0000016b2d44fad0_0 .net "funct", 5 0, L_0000016b2d4cbd30;  alias, 1 drivers
E_0000016b2d4448d0 .event anyedge, v0000016b2d44f990_0, v0000016b2d44fad0_0;
S_0000016b2d36a040 .scope module, "outputlog" "outputlogic" 5 28, 7 10 0, S_0000016b2d462470;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "state";
    .port_info 1 /OUTPUT 1 "memread";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "iord";
    .port_info 5 /OUTPUT 1 "bckAB";
    .port_info 6 /OUTPUT 1 "ldSP";
    .port_info 7 /OUTPUT 1 "regwrite";
    .port_info 8 /OUTPUT 1 "regdst";
    .port_info 9 /OUTPUT 1 "ldAB";
    .port_info 10 /OUTPUT 1 "ldBB";
    .port_info 11 /OUTPUT 2 "adrend";
    .port_info 12 /OUTPUT 2 "adrsrc";
    .port_info 13 /OUTPUT 2 "pcsrc";
    .port_info 14 /OUTPUT 2 "alusrca";
    .port_info 15 /OUTPUT 2 "alusrcb";
    .port_info 16 /OUTPUT 2 "stekSRC";
    .port_info 17 /OUTPUT 2 "srcmdr";
    .port_info 18 /OUTPUT 4 "irwrite";
    .port_info 19 /OUTPUT 1 "pcwrite";
    .port_info 20 /OUTPUT 1 "wrCPU";
    .port_info 21 /OUTPUT 2 "aluop";
    .port_info 22 /OUTPUT 2 "branch";
    .port_info 23 /OUTPUT 3 "shiftsrc";
v0000016b2d450070_0 .var "adrend", 1 0;
v0000016b2d450250_0 .var "adrsrc", 1 0;
v0000016b2d450a70_0 .var "aluop", 1 0;
v0000016b2d44fd50_0 .var "alusrca", 1 0;
v0000016b2d450570_0 .var "alusrcb", 1 0;
v0000016b2d450e30_0 .var "bckAB", 0 0;
v0000016b2d450ed0_0 .var "branch", 1 0;
v0000016b2d451010_0 .var "iord", 0 0;
v0000016b2d4511f0_0 .var "irwrite", 3 0;
v0000016b2d451290_0 .var "ldAB", 0 0;
v0000016b2d44fdf0_0 .var "ldBB", 0 0;
v0000016b2d44fe90_0 .var "ldSP", 0 0;
v0000016b2d44f710_0 .var "memread", 0 0;
v0000016b2d432ce0_0 .var "memtoreg", 0 0;
v0000016b2d432380_0 .var "memwrite", 0 0;
v0000016b2d431e80_0 .var "pcsrc", 1 0;
v0000016b2d430e40_0 .var "pcwrite", 0 0;
v0000016b2d431020_0 .var "regdst", 0 0;
v0000016b2d4310c0_0 .var "regwrite", 0 0;
v0000016b2d4312a0_0 .var "shiftsrc", 2 0;
v0000016b2d4313e0_0 .var "srcmdr", 1 0;
v0000016b2d431700_0 .net "state", 5 0, v0000016b2d4b06e0_0;  alias, 1 drivers
v0000016b2d39bc10_0 .var "stekSRC", 1 0;
v0000016b2d39b3f0_0 .var "wrCPU", 0 0;
E_0000016b2d444710 .event anyedge, v0000016b2d431700_0;
S_0000016b2d37d2b0 .scope module, "statelog" "statelogic" 5 26, 8 10 0, S_0000016b2d462470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 6 "op";
    .port_info 3 /INPUT 3 "funct";
    .port_info 4 /INPUT 1 "zero";
    .port_info 5 /OUTPUT 6 "state";
v0000016b2d39b8f0_0 .var "ADD", 5 0;
v0000016b2d4aee80_0 .var "AND", 5 0;
v0000016b2d4afe20_0 .var "ASL", 5 0;
v0000016b2d4af600_0 .var "ASR", 5 0;
v0000016b2d4afa60_0 .var "BEQL", 5 0;
v0000016b2d4af380_0 .var "BNEQL", 5 0;
v0000016b2d4af880_0 .var "DEC", 5 0;
v0000016b2d4b0be0_0 .var "IMMED", 2 0;
v0000016b2d4af6a0_0 .var "INC", 5 0;
v0000016b2d4afd80_0 .var "JMP", 5 0;
v0000016b2d4b0280_0 .var "LOAD", 5 0;
v0000016b2d4b0820_0 .var "LSL", 5 0;
v0000016b2d4b00a0_0 .var "LSR", 5 0;
v0000016b2d4aef20_0 .var "MEMDIR", 2 0;
v0000016b2d4b0960_0 .var "NOT", 5 0;
v0000016b2d4aed40_0 .var "OR", 5 0;
v0000016b2d4b0640_0 .var "PCREL", 2 0;
v0000016b2d4af740_0 .var "POP", 5 0;
v0000016b2d4b0140_0 .var "PUSH", 5 0;
v0000016b2d4af4c0_0 .var "REGDIR", 2 0;
v0000016b2d4af920_0 .var "REGLOAD", 5 0;
v0000016b2d4b08c0_0 .var "SUB", 5 0;
v0000016b2d4b0aa0_0 .var "XOR", 5 0;
v0000016b2d4afb00_0 .net "clk", 0 0, v0000016b2d4cccd0_0;  alias, 1 drivers
v0000016b2d4af240_0 .var "dvaBajta", 0 0;
v0000016b2d4b0780_0 .net "funct", 2 0, L_0000016b2d4cceb0;  alias, 1 drivers
v0000016b2d4b0000_0 .var "jedanBajt", 0 0;
v0000016b2d4b0b40_0 .var "nextstate", 5 0;
v0000016b2d4b0500_0 .net "op", 5 0, L_0000016b2d4cbd30;  alias, 1 drivers
v0000016b2d4aefc0_0 .net "reset", 0 0, v0000016b2d4cc370_0;  alias, 1 drivers
v0000016b2d4b06e0_0 .var "state", 5 0;
v0000016b2d4af1a0_0 .net "zero", 0 0, L_0000016b2d527a40;  alias, 1 drivers
E_0000016b2d445110 .event posedge, v0000016b2d4afb00_0;
S_0000016b2d37cd40 .scope module, "dp" "datapath" 4 59, 9 11 0, S_0000016b2d456e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "memdata";
    .port_info 3 /INPUT 1 "memtoreg";
    .port_info 4 /INPUT 1 "iord";
    .port_info 5 /INPUT 1 "bckAB";
    .port_info 6 /INPUT 1 "ldSP";
    .port_info 7 /INPUT 1 "pcen";
    .port_info 8 /INPUT 1 "regwrite";
    .port_info 9 /INPUT 1 "regdst";
    .port_info 10 /INPUT 1 "ldAB";
    .port_info 11 /INPUT 1 "ldBB";
    .port_info 12 /INPUT 1 "wrCPU";
    .port_info 13 /INPUT 2 "adrend";
    .port_info 14 /INPUT 2 "adrsrc";
    .port_info 15 /INPUT 2 "pcsrc";
    .port_info 16 /INPUT 2 "alusrca";
    .port_info 17 /INPUT 2 "alusrcb";
    .port_info 18 /INPUT 2 "stekSRC";
    .port_info 19 /INPUT 2 "srcmdr";
    .port_info 20 /INPUT 4 "irwrite";
    .port_info 21 /INPUT 3 "shiftsrc";
    .port_info 22 /INPUT 3 "alucontrol";
    .port_info 23 /OUTPUT 1 "zero";
    .port_info 24 /OUTPUT 1 "carry";
    .port_info 25 /OUTPUT 32 "instr";
    .port_info 26 /OUTPUT 8 "mar";
    .port_info 27 /OUTPUT 8 "writedata";
P_0000016b2d32bc00 .param/l "REGBITS" 0 9 11, +C4<00000000000000000000000000000011>;
P_0000016b2d32bc38 .param/l "WIDTH" 0 9 11, +C4<00000000000000000000000000001000>;
L_0000016b2d44ec30 .functor AND 1, v0000016b2d451290_0, L_0000016b2d5272c0, C4<1>, C4<1>;
v0000016b2d4c5d80_0 .var "CONST_ONE", 7 0;
v0000016b2d4c5a60_0 .var "CONST_ZERO", 7 0;
v0000016b2d4c5240_0 .net "SP", 7 0, v0000016b2d4b6780_0;  1 drivers
v0000016b2d4c5740_0 .net *"_ivl_11", 4 0, L_0000016b2d4cbbf0;  1 drivers
L_0000016b2d4cd6f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000016b2d4c51a0_0 .net/2u *"_ivl_64", 1 0, L_0000016b2d4cd6f0;  1 drivers
v0000016b2d4c5f60_0 .net *"_ivl_66", 0 0, L_0000016b2d5272c0;  1 drivers
v0000016b2d4c54c0_0 .net "acumulatorAB", 7 0, v0000016b2d4b3120_0;  1 drivers
v0000016b2d4c63c0_0 .net "acumulatorBB", 7 0, v0000016b2d4b3f80_0;  1 drivers
v0000016b2d4c56a0_0 .net "adrend", 1 0, v0000016b2d450070_0;  alias, 1 drivers
v0000016b2d4c6460_0 .net "adrsrc", 1 0, v0000016b2d450250_0;  alias, 1 drivers
v0000016b2d4c5ce0_0 .net "alterAB", 7 0, L_0000016b2d528440;  1 drivers
v0000016b2d4c5e20_0 .net "alucontrol", 2 0, v0000016b2d450f70_0;  alias, 1 drivers
v0000016b2d4c57e0_0 .net "aluout", 7 0, v0000016b2d4bb710_0;  1 drivers
v0000016b2d4c68c0_0 .net "aluresult", 7 0, v0000016b2d4b0f30_0;  1 drivers
v0000016b2d4c5880_0 .net "alusrca", 1 0, v0000016b2d44fd50_0;  alias, 1 drivers
v0000016b2d4c5ec0_0 .net "alusrcb", 1 0, v0000016b2d450570_0;  alias, 1 drivers
v0000016b2d4c6000_0 .net "backupAB", 7 0, v0000016b2d4b7a40_0;  1 drivers
v0000016b2d4c60a0_0 .net "bckAB", 0 0, v0000016b2d450e30_0;  alias, 1 drivers
v0000016b2d4c6140_0 .net "carry", 0 0, v0000016b2d4b2fe0_0;  alias, 1 drivers
v0000016b2d4c6500_0 .net "clk", 0 0, v0000016b2d4cccd0_0;  alias, 1 drivers
v0000016b2d4c65a0_0 .net "cout", 0 0, L_0000016b2d5279a0;  1 drivers
v0000016b2d4c6a00_0 .net "decSP", 7 0, v0000016b2d4b6aa0_0;  1 drivers
v0000016b2d4ca570_0 .var "immx4", 7 0;
v0000016b2d4cb290_0 .net "incSP", 7 0, v0000016b2d4b7c20_0;  1 drivers
v0000016b2d4ca110_0 .net "incpc", 7 0, v0000016b2d4bae50_0;  1 drivers
v0000016b2d4ca4d0_0 .net "instr", 31 0, L_0000016b2d5283a0;  alias, 1 drivers
v0000016b2d4c9030_0 .net "instrValue", 7 0, L_0000016b2d44eca0;  1 drivers
v0000016b2d4caf70_0 .net "iord", 0 0, v0000016b2d451010_0;  alias, 1 drivers
v0000016b2d4cb790_0 .net "irwrite", 3 0, v0000016b2d4511f0_0;  alias, 1 drivers
v0000016b2d4c9170_0 .net "ldAB", 0 0, v0000016b2d451290_0;  alias, 1 drivers
v0000016b2d4c9990_0 .net "ldBB", 0 0, v0000016b2d44fdf0_0;  alias, 1 drivers
v0000016b2d4c9c10_0 .net "ldSP", 0 0, v0000016b2d44fe90_0;  alias, 1 drivers
v0000016b2d4ca7f0_0 .net "ldcarry", 0 0, L_0000016b2d44ec30;  1 drivers
v0000016b2d4ca6b0_0 .net "mar", 7 0, L_0000016b2d527cc0;  alias, 1 drivers
v0000016b2d4cb330_0 .net "mdr", 7 0, v0000016b2d4bbdf0_0;  1 drivers
v0000016b2d4c90d0_0 .net "memdata", 7 0, v0000016b2d4cb830_0;  alias, 1 drivers
v0000016b2d4ca890_0 .net "memtoreg", 0 0, v0000016b2d432ce0_0;  alias, 1 drivers
v0000016b2d4c9210_0 .net "mxAB", 7 0, v0000016b2d4c6640_0;  1 drivers
v0000016b2d4cab10_0 .net "mxBB", 7 0, v0000016b2d4c6c80_0;  1 drivers
v0000016b2d4ca070_0 .net "nextpc", 7 0, v0000016b2d4bc610_0;  1 drivers
v0000016b2d4cb010_0 .net "pc", 7 0, v0000016b2d4bb350_0;  1 drivers
v0000016b2d4cb150_0 .net "pcen", 0 0, L_0000016b2d44e530;  alias, 1 drivers
v0000016b2d4cb3d0_0 .net "pcsrc", 1 0, v0000016b2d431e80_0;  alias, 1 drivers
v0000016b2d4ca930_0 .net "ra1", 2 0, L_0000016b2d4cbb50;  1 drivers
v0000016b2d4c9a30_0 .net "ra2", 2 0, L_0000016b2d4cbc90;  1 drivers
v0000016b2d4c9e90_0 .net "rd1", 7 0, L_0000016b2d528da0;  1 drivers
v0000016b2d4cb1f0_0 .net "rd2", 7 0, L_0000016b2d528a80;  1 drivers
v0000016b2d4cb5b0_0 .net "regdst", 0 0, v0000016b2d431020_0;  alias, 1 drivers
v0000016b2d4c9cb0_0 .net "regwrite", 0 0, v0000016b2d4310c0_0;  alias, 1 drivers
v0000016b2d4ca1b0_0 .net "reset", 0 0, v0000016b2d4cc370_0;  alias, 1 drivers
v0000016b2d4c9df0_0 .net "shiftAB", 7 0, v0000016b2d4c6780_0;  1 drivers
v0000016b2d4cb0b0_0 .net "shiftsrc", 2 0, v0000016b2d4312a0_0;  alias, 1 drivers
v0000016b2d4cb650_0 .net "srcmdr", 1 0, v0000016b2d4313e0_0;  alias, 1 drivers
v0000016b2d4ca250_0 .net "stekSRC", 1 0, v0000016b2d39bc10_0;  alias, 1 drivers
o0000016b2d4661a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000016b2d4c92b0_0 .net "stekVAL", 7 0, o0000016b2d4661a8;  0 drivers
v0000016b2d4c9350_0 .net "tmpSP", 7 0, v0000016b2d4bbd50_0;  1 drivers
v0000016b2d4c93f0_0 .net "wa", 2 0, v0000016b2d4b6a00_0;  1 drivers
v0000016b2d4caa70_0 .net "wd", 7 0, v0000016b2d4b7b80_0;  1 drivers
v0000016b2d4c9490_0 .net "wrCPU", 0 0, v0000016b2d39b3f0_0;  alias, 1 drivers
v0000016b2d4c9530_0 .net "writedata", 7 0, v0000016b2d4b3760_0;  alias, 1 drivers
v0000016b2d4ca750_0 .net "zero", 0 0, L_0000016b2d527a40;  alias, 1 drivers
L_0000016b2d4cbb50 .part L_0000016b2d5283a0, 21, 3;
L_0000016b2d4cbbf0 .part L_0000016b2d5283a0, 16, 5;
L_0000016b2d4cbc90 .part L_0000016b2d4cbbf0, 0, 3;
L_0000016b2d527f40 .part v0000016b2d4511f0_0, 0, 1;
L_0000016b2d528580 .part v0000016b2d4511f0_0, 1, 1;
L_0000016b2d527860 .part v0000016b2d4511f0_0, 2, 1;
L_0000016b2d527b80 .part v0000016b2d4511f0_0, 3, 1;
L_0000016b2d5283a0 .concat8 [ 8 8 8 8], v0000016b2d4b7220_0, v0000016b2d4b77c0_0, v0000016b2d4b6500_0, v0000016b2d4b6320_0;
L_0000016b2d5281c0 .part L_0000016b2d5283a0, 8, 8;
L_0000016b2d5286c0 .part v0000016b2d4bb350_0, 0, 6;
L_0000016b2d527900 .part L_0000016b2d44eca0, 2, 6;
L_0000016b2d528260 .part v0000016b2d4b3120_0, 2, 6;
L_0000016b2d528940 .part v0000016b2d4b6780_0, 2, 6;
L_0000016b2d528ee0 .part L_0000016b2d44eca0, 0, 2;
L_0000016b2d528300 .part v0000016b2d4b3120_0, 0, 2;
L_0000016b2d527c20 .part v0000016b2d4b6780_0, 0, 2;
L_0000016b2d527cc0 .concat8 [ 2 6 0 0], v0000016b2d4bcbb0_0, v0000016b2d4b6fa0_0;
L_0000016b2d527ae0 .part L_0000016b2d5283a0, 16, 8;
L_0000016b2d528120 .part v0000016b2d39bc10_0, 1, 1;
L_0000016b2d5284e0 .part L_0000016b2d5283a0, 16, 3;
L_0000016b2d5272c0 .cmp/eq 2, v0000016b2d44fd50_0, L_0000016b2d4cd6f0;
S_0000016b2d378f40 .scope module, "alunit" "alu" 9 89, 10 10 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 3 "alucontrol";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 8 "result";
    .port_info 5 /OUTPUT 1 "cout";
P_0000016b2d444790 .param/l "WIDTH" 0 10 10, +C4<00000000000000000000000000001000>;
v0000016b2d4b34e0_0 .net "a", 7 0, v0000016b2d4b3120_0;  alias, 1 drivers
v0000016b2d4b4660_0 .net "addresult", 7 0, L_0000016b2d5288a0;  1 drivers
v0000016b2d4b3d00_0 .net "alucontrol", 2 0, v0000016b2d450f70_0;  alias, 1 drivers
v0000016b2d4b4700_0 .net "andresult", 7 0, L_0000016b2d44eae0;  1 drivers
v0000016b2d4b48e0_0 .net "b", 7 0, v0000016b2d4b3f80_0;  alias, 1 drivers
v0000016b2d4b4a20_0 .net "clk", 0 0, v0000016b2d4cccd0_0;  alias, 1 drivers
v0000016b2d4b4c00_0 .net "cout", 0 0, L_0000016b2d5279a0;  alias, 1 drivers
v0000016b2d4b4ac0_0 .net "decresult", 7 0, L_0000016b2d528c60;  1 drivers
v0000016b2d4b3a80_0 .net "incresult", 7 0, L_0000016b2d5289e0;  1 drivers
v0000016b2d4b3580_0 .net "notresult", 7 0, L_0000016b2d44edf0;  1 drivers
v0000016b2d4b38a0_0 .net "orresult", 7 0, L_0000016b2d44eb50;  1 drivers
v0000016b2d4b2d60_0 .net "result", 7 0, v0000016b2d4b0f30_0;  alias, 1 drivers
v0000016b2d4b3800_0 .net "rs", 7 0, v0000016b2d4b31c0_0;  1 drivers
v0000016b2d4b4160_0 .net "subresult", 7 0, L_0000016b2d528d00;  1 drivers
v0000016b2d4b2ea0_0 .net "xorresult", 7 0, L_0000016b2d44ebc0;  1 drivers
S_0000016b2d3790d0 .scope module, "addblock" "adder" 10 24, 2 129 0, S_0000016b2d378f40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "y";
    .port_info 4 /OUTPUT 1 "cout";
P_0000016b2d444890 .param/l "WIDTH" 0 2 129, +C4<00000000000000000000000000001000>;
v0000016b2d4b28d0_0 .net *"_ivl_0", 8 0, L_0000016b2d528760;  1 drivers
L_0000016b2d4cd780 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000016b2d4b1e30_0 .net *"_ivl_10", 8 0, L_0000016b2d4cd780;  1 drivers
L_0000016b2d4cd270 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016b2d4b2510_0 .net *"_ivl_3", 0 0, L_0000016b2d4cd270;  1 drivers
v0000016b2d4b2650_0 .net *"_ivl_4", 8 0, L_0000016b2d528bc0;  1 drivers
L_0000016b2d4cd2b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016b2d4b2470_0 .net *"_ivl_7", 0 0, L_0000016b2d4cd2b8;  1 drivers
v0000016b2d4b2790_0 .net *"_ivl_8", 8 0, L_0000016b2d527ea0;  1 drivers
v0000016b2d4b2830_0 .net "a", 7 0, v0000016b2d4b3120_0;  alias, 1 drivers
v0000016b2d4b2970_0 .net "b", 7 0, v0000016b2d4b3f80_0;  alias, 1 drivers
L_0000016b2d4cd300 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016b2d4b2bf0_0 .net "cin", 0 0, L_0000016b2d4cd300;  1 drivers
v0000016b2d4b1cf0_0 .net "cout", 0 0, L_0000016b2d5279a0;  alias, 1 drivers
v0000016b2d4b1f70_0 .net "tmp", 8 0, L_0000016b2d527d60;  1 drivers
v0000016b2d4b2150_0 .net "y", 7 0, L_0000016b2d5288a0;  alias, 1 drivers
L_0000016b2d528760 .concat [ 8 1 0 0], v0000016b2d4b3120_0, L_0000016b2d4cd270;
L_0000016b2d528bc0 .concat [ 8 1 0 0], v0000016b2d4b3f80_0, L_0000016b2d4cd2b8;
L_0000016b2d527ea0 .arith/sum 9, L_0000016b2d528760, L_0000016b2d528bc0;
L_0000016b2d527d60 .arith/sum 9, L_0000016b2d527ea0, L_0000016b2d4cd780;
L_0000016b2d5288a0 .part L_0000016b2d527d60, 0, 8;
L_0000016b2d5279a0 .part L_0000016b2d527d60, 8, 1;
S_0000016b2d379260 .scope module, "andblock" "andN" 10 20, 2 101 0, S_0000016b2d378f40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "y";
P_0000016b2d444d10 .param/l "WIDTH" 0 2 101, +C4<00000000000000000000000000001000>;
L_0000016b2d44eae0 .functor AND 8, v0000016b2d4b3120_0, v0000016b2d4b3f80_0, C4<11111111>, C4<11111111>;
v0000016b2d4b17f0_0 .net "a", 7 0, v0000016b2d4b3120_0;  alias, 1 drivers
v0000016b2d4b20b0_0 .net "b", 7 0, v0000016b2d4b3f80_0;  alias, 1 drivers
v0000016b2d4b1390_0 .net "y", 7 0, L_0000016b2d44eae0;  alias, 1 drivers
S_0000016b2d3752a0 .scope module, "decblock" "dec" 10 26, 2 149 0, S_0000016b2d378f40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "y";
P_0000016b2d444d50 .param/l "WIDTH" 0 2 149, +C4<00000000000000000000000000001000>;
L_0000016b2d4cd390 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000016b2d4b1250_0 .net/2u *"_ivl_0", 7 0, L_0000016b2d4cd390;  1 drivers
v0000016b2d4b19d0_0 .net "a", 7 0, v0000016b2d4b3120_0;  alias, 1 drivers
v0000016b2d4b0d50_0 .net "b", 7 0, v0000016b2d4b3f80_0;  alias, 1 drivers
L_0000016b2d4cd3d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016b2d4b2010_0 .net "cin", 0 0, L_0000016b2d4cd3d8;  1 drivers
v0000016b2d4b21f0_0 .net "y", 7 0, L_0000016b2d528c60;  alias, 1 drivers
L_0000016b2d528c60 .arith/sub 8, v0000016b2d4b3120_0, L_0000016b2d4cd390;
S_0000016b2d375430 .scope module, "f1" "flop" 10 33, 2 16 0, S_0000016b2d378f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /OUTPUT 8 "q";
P_0000016b2d4459d0 .param/l "WIDTH" 0 2 16, +C4<00000000000000000000000000001000>;
v0000016b2d4b0df0_0 .net "clk", 0 0, v0000016b2d4cccd0_0;  alias, 1 drivers
v0000016b2d4b1430_0 .net "d", 7 0, v0000016b2d4b31c0_0;  alias, 1 drivers
v0000016b2d4b0f30_0 .var "q", 7 0;
S_0000016b2d3755c0 .scope module, "incblock" "inc" 10 27, 2 157 0, S_0000016b2d378f40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "y";
P_0000016b2d445ad0 .param/l "WIDTH" 0 2 157, +C4<00000000000000000000000000001000>;
L_0000016b2d4cd420 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000016b2d4b0fd0_0 .net/2u *"_ivl_0", 7 0, L_0000016b2d4cd420;  1 drivers
v0000016b2d4b1110_0 .net "a", 7 0, v0000016b2d4b3120_0;  alias, 1 drivers
v0000016b2d4b11b0_0 .net "b", 7 0, v0000016b2d4b3f80_0;  alias, 1 drivers
L_0000016b2d4cd468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016b2d4b1610_0 .net "cin", 0 0, L_0000016b2d4cd468;  1 drivers
v0000016b2d4b16b0_0 .net "y", 7 0, L_0000016b2d5289e0;  alias, 1 drivers
L_0000016b2d5289e0 .arith/sum 8, v0000016b2d4b3120_0, L_0000016b2d4cd420;
S_0000016b2d36d490 .scope module, "invblock" "inv" 10 23, 2 122 0, S_0000016b2d378f40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "y";
P_0000016b2d445b90 .param/l "WIDTH" 0 2 122, +C4<00000000000000000000000000001000>;
L_0000016b2d44edf0 .functor NOT 8, v0000016b2d4b3120_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000016b2d4b1750_0 .net "a", 7 0, v0000016b2d4b3120_0;  alias, 1 drivers
v0000016b2d4b4340_0 .net "y", 7 0, L_0000016b2d44edf0;  alias, 1 drivers
S_0000016b2d4b5220 .scope module, "orblock" "orN" 10 21, 2 108 0, S_0000016b2d378f40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "y";
P_0000016b2d445690 .param/l "WIDTH" 0 2 108, +C4<00000000000000000000000000001000>;
L_0000016b2d44eb50 .functor OR 8, v0000016b2d4b3120_0, v0000016b2d4b3f80_0, C4<00000000>, C4<00000000>;
v0000016b2d4b42a0_0 .net "a", 7 0, v0000016b2d4b3120_0;  alias, 1 drivers
v0000016b2d4b4520_0 .net "b", 7 0, v0000016b2d4b3f80_0;  alias, 1 drivers
v0000016b2d4b3ee0_0 .net "y", 7 0, L_0000016b2d44eb50;  alias, 1 drivers
S_0000016b2d4b5860 .scope module, "resultmux" "mux8" 10 29, 2 81 0, S_0000016b2d378f40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 8 "d4";
    .port_info 5 /INPUT 8 "d5";
    .port_info 6 /INPUT 8 "d6";
    .port_info 7 /INPUT 8 "d7";
    .port_info 8 /INPUT 3 "s";
    .port_info 9 /OUTPUT 8 "y";
P_0000016b2d445a50 .param/l "WIDTH" 0 2 81, +C4<00000000000000000000000000001000>;
v0000016b2d4b47a0_0 .net "d0", 7 0, L_0000016b2d44eae0;  alias, 1 drivers
v0000016b2d4b39e0_0 .net "d1", 7 0, L_0000016b2d44eb50;  alias, 1 drivers
v0000016b2d4b3440_0 .net "d2", 7 0, L_0000016b2d44ebc0;  alias, 1 drivers
v0000016b2d4b4980_0 .net "d3", 7 0, L_0000016b2d44edf0;  alias, 1 drivers
v0000016b2d4b33a0_0 .net "d4", 7 0, L_0000016b2d5288a0;  alias, 1 drivers
v0000016b2d4b3bc0_0 .net "d5", 7 0, L_0000016b2d528d00;  alias, 1 drivers
v0000016b2d4b40c0_0 .net "d6", 7 0, L_0000016b2d528c60;  alias, 1 drivers
v0000016b2d4b2e00_0 .net "d7", 7 0, L_0000016b2d5289e0;  alias, 1 drivers
v0000016b2d4b3300_0 .net "s", 2 0, v0000016b2d450f70_0;  alias, 1 drivers
v0000016b2d4b31c0_0 .var "y", 7 0;
E_0000016b2d445410/0 .event anyedge, v0000016b2d450f70_0, v0000016b2d4b1390_0, v0000016b2d4b3ee0_0, v0000016b2d4b3440_0;
E_0000016b2d445410/1 .event anyedge, v0000016b2d4b4340_0, v0000016b2d4b2150_0, v0000016b2d4b3bc0_0, v0000016b2d4b21f0_0;
E_0000016b2d445410/2 .event anyedge, v0000016b2d4b16b0_0;
E_0000016b2d445410 .event/or E_0000016b2d445410/0, E_0000016b2d445410/1, E_0000016b2d445410/2;
S_0000016b2d4b4d70 .scope module, "subblock" "sub" 10 25, 2 141 0, S_0000016b2d378f40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "y";
P_0000016b2d446150 .param/l "WIDTH" 0 2 141, +C4<00000000000000000000000000001000>;
v0000016b2d4b4b60_0 .net "a", 7 0, v0000016b2d4b3120_0;  alias, 1 drivers
v0000016b2d4b4480_0 .net "b", 7 0, v0000016b2d4b3f80_0;  alias, 1 drivers
L_0000016b2d4cd348 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016b2d4b4020_0 .net "cin", 0 0, L_0000016b2d4cd348;  1 drivers
v0000016b2d4b3260_0 .net "y", 7 0, L_0000016b2d528d00;  alias, 1 drivers
L_0000016b2d528d00 .arith/sub 8, v0000016b2d4b3120_0, v0000016b2d4b3f80_0;
S_0000016b2d4b59f0 .scope module, "xorblock" "xorN" 10 22, 2 115 0, S_0000016b2d378f40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "y";
P_0000016b2d445990 .param/l "WIDTH" 0 2 115, +C4<00000000000000000000000000001000>;
L_0000016b2d44ebc0 .functor XOR 8, v0000016b2d4b3120_0, v0000016b2d4b3f80_0, C4<00000000>, C4<00000000>;
v0000016b2d4b2f40_0 .net "a", 7 0, v0000016b2d4b3120_0;  alias, 1 drivers
v0000016b2d4b4840_0 .net "b", 7 0, v0000016b2d4b3f80_0;  alias, 1 drivers
v0000016b2d4b45c0_0 .net "y", 7 0, L_0000016b2d44ebc0;  alias, 1 drivers
S_0000016b2d4b4f00 .scope module, "b23" "buffer" 9 109, 2 165 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "y";
P_0000016b2d444850 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000000001>;
v0000016b2d4b3940_0 .net "d0", 0 0, L_0000016b2d5279a0;  alias, 1 drivers
v0000016b2d4b3620_0 .net "s", 0 0, L_0000016b2d44ec30;  alias, 1 drivers
v0000016b2d4b2fe0_0 .var "y", 0 0;
E_0000016b2d445fd0 .event anyedge, v0000016b2d4b3620_0, v0000016b2d4b1cf0_0;
S_0000016b2d4b5090 .scope module, "b27" "buffer" 9 52, 2 165 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "y";
P_0000016b2d445a10 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000001000>;
v0000016b2d4b3080_0 .net "d0", 7 0, v0000016b2d4bbdf0_0;  alias, 1 drivers
v0000016b2d4b36c0_0 .net "s", 0 0, v0000016b2d39b3f0_0;  alias, 1 drivers
v0000016b2d4b3760_0 .var "y", 7 0;
E_0000016b2d446290 .event anyedge, v0000016b2d39b3f0_0, v0000016b2d4b3080_0;
S_0000016b2d4b53b0 .scope module, "b3" "buffer" 9 79, 2 165 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "y";
P_0000016b2d446010 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000001000>;
v0000016b2d4b3da0_0 .net "d0", 7 0, v0000016b2d4c6640_0;  alias, 1 drivers
v0000016b2d4b3c60_0 .net "s", 0 0, v0000016b2d451290_0;  alias, 1 drivers
v0000016b2d4b3120_0 .var "y", 7 0;
E_0000016b2d445350 .event anyedge, v0000016b2d451290_0, v0000016b2d4b3da0_0;
S_0000016b2d4b5540 .scope module, "b4" "buffer" 9 86, 2 165 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "y";
P_0000016b2d445910 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000001000>;
v0000016b2d4b3b20_0 .net "d0", 7 0, v0000016b2d4c6c80_0;  alias, 1 drivers
v0000016b2d4b3e40_0 .net "s", 0 0, v0000016b2d44fdf0_0;  alias, 1 drivers
v0000016b2d4b3f80_0 .var "y", 7 0;
E_0000016b2d445610 .event anyedge, v0000016b2d44fdf0_0, v0000016b2d4b3b20_0;
S_0000016b2d4b56d0 .scope module, "b5" "buffer" 9 93, 2 165 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "y";
P_0000016b2d445390 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000001000>;
v0000016b2d4b4200_0 .net "d0", 7 0, L_0000016b2d44eca0;  alias, 1 drivers
v0000016b2d4b43e0_0 .net "s", 0 0, v0000016b2d4310c0_0;  alias, 1 drivers
v0000016b2d4b7b80_0 .var "y", 7 0;
E_0000016b2d4456d0 .event anyedge, v0000016b2d4310c0_0, v0000016b2d4b4200_0;
S_0000016b2d4b5b80 .scope module, "b6" "buffer" 9 94, 2 165 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 3 "y";
P_0000016b2d446050 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000000011>;
v0000016b2d4b6640_0 .net "d0", 2 0, L_0000016b2d5284e0;  1 drivers
v0000016b2d4b7180_0 .net "s", 0 0, v0000016b2d4310c0_0;  alias, 1 drivers
v0000016b2d4b6a00_0 .var "y", 2 0;
E_0000016b2d4461d0 .event anyedge, v0000016b2d4310c0_0, v0000016b2d4b6640_0;
S_0000016b2d4b80b0 .scope module, "b7" "buffer" 9 80, 2 165 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "y";
P_0000016b2d445710 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000001000>;
v0000016b2d4b68c0_0 .net "d0", 7 0, v0000016b2d4b3120_0;  alias, 1 drivers
v0000016b2d4b6f00_0 .net "s", 0 0, v0000016b2d450e30_0;  alias, 1 drivers
v0000016b2d4b7a40_0 .var "y", 7 0;
E_0000016b2d445750 .event anyedge, v0000016b2d450e30_0, v0000016b2d4b2830_0;
S_0000016b2d4b7d90 .scope module, "d123" "decen" 9 42, 2 188 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "y";
P_0000016b2d445a90 .param/l "WIDTH" 0 2 188, +C4<00000000000000000000000000001000>;
v0000016b2d4b75e0_0 .net "a", 7 0, v0000016b2d4b6780_0;  alias, 1 drivers
L_0000016b2d4cd0c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000016b2d4b5ec0_0 .net "b", 7 0, L_0000016b2d4cd0c0;  1 drivers
v0000016b2d4b5f60_0 .net "clk", 0 0, v0000016b2d4cccd0_0;  alias, 1 drivers
v0000016b2d4b6aa0_0 .var "y", 7 0;
S_0000016b2d4b8a10 .scope module, "fSP" "flopen" 9 44, 2 24 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0000016b2d445cd0 .param/l "WIDTH" 0 2 24, +C4<00000000000000000000000000001000>;
v0000016b2d4b66e0_0 .net "clk", 0 0, v0000016b2d4cccd0_0;  alias, 1 drivers
v0000016b2d4b70e0_0 .net "d", 7 0, v0000016b2d4bbd50_0;  alias, 1 drivers
v0000016b2d4b6000_0 .net "en", 0 0, v0000016b2d44fe90_0;  alias, 1 drivers
v0000016b2d4b6780_0 .var "q", 7 0;
S_0000016b2d4b9820 .scope module, "i1" "incen" 9 41, 2 177 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "y";
P_0000016b2d446250 .param/l "WIDTH" 0 2 177, +C4<00000000000000000000000000001000>;
v0000016b2d4b6960_0 .net "a", 7 0, v0000016b2d4b6780_0;  alias, 1 drivers
L_0000016b2d4cd078 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000016b2d4b7860_0 .net "b", 7 0, L_0000016b2d4cd078;  1 drivers
v0000016b2d4b6280_0 .net "clk", 0 0, v0000016b2d4cccd0_0;  alias, 1 drivers
v0000016b2d4b7c20_0 .var "y", 7 0;
S_0000016b2d4b99b0 .scope module, "ir0" "flopen" 9 57, 2 24 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0000016b2d446190 .param/l "WIDTH" 0 2 24, +C4<00000000000000000000000000001000>;
v0000016b2d4b5d80_0 .net "clk", 0 0, v0000016b2d4cccd0_0;  alias, 1 drivers
v0000016b2d4b7680_0 .net "d", 7 0, v0000016b2d4bbdf0_0;  alias, 1 drivers
v0000016b2d4b5e20_0 .net "en", 0 0, L_0000016b2d527f40;  1 drivers
v0000016b2d4b7220_0 .var "q", 7 0;
S_0000016b2d4b7f20 .scope module, "ir1" "flopen" 9 58, 2 24 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0000016b2d446090 .param/l "WIDTH" 0 2 24, +C4<00000000000000000000000000001000>;
v0000016b2d4b7720_0 .net "clk", 0 0, v0000016b2d4cccd0_0;  alias, 1 drivers
v0000016b2d4b72c0_0 .net "d", 7 0, v0000016b2d4bbdf0_0;  alias, 1 drivers
v0000016b2d4b6b40_0 .net "en", 0 0, L_0000016b2d528580;  1 drivers
v0000016b2d4b77c0_0 .var "q", 7 0;
S_0000016b2d4b8240 .scope module, "ir2" "flopen" 9 59, 2 24 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0000016b2d4453d0 .param/l "WIDTH" 0 2 24, +C4<00000000000000000000000000001000>;
v0000016b2d4b6be0_0 .net "clk", 0 0, v0000016b2d4cccd0_0;  alias, 1 drivers
v0000016b2d4b6c80_0 .net "d", 7 0, v0000016b2d4bbdf0_0;  alias, 1 drivers
v0000016b2d4b65a0_0 .net "en", 0 0, L_0000016b2d527860;  1 drivers
v0000016b2d4b6500_0 .var "q", 7 0;
S_0000016b2d4b9b40 .scope module, "ir3" "flopen" 9 60, 2 24 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0000016b2d445b10 .param/l "WIDTH" 0 2 24, +C4<00000000000000000000000000001000>;
v0000016b2d4b60a0_0 .net "clk", 0 0, v0000016b2d4cccd0_0;  alias, 1 drivers
v0000016b2d4b6e60_0 .net "d", 7 0, v0000016b2d4bbdf0_0;  alias, 1 drivers
v0000016b2d4b7900_0 .net "en", 0 0, L_0000016b2d527b80;  1 drivers
v0000016b2d4b6320_0 .var "q", 7 0;
S_0000016b2d4b8560 .scope module, "m21" "mux2" 9 81, 2 57 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0000016b2d446310 .param/l "WIDTH" 0 2 57, +C4<00000000000000000000000000001000>;
v0000016b2d4b7360_0 .net "d0", 7 0, v0000016b2d4b7a40_0;  alias, 1 drivers
v0000016b2d4b6d20_0 .net "d1", 7 0, o0000016b2d4661a8;  alias, 0 drivers
v0000016b2d4b6dc0_0 .net "s", 0 0, L_0000016b2d528120;  1 drivers
v0000016b2d4b6140_0 .net "y", 7 0, L_0000016b2d528440;  alias, 1 drivers
L_0000016b2d528440 .functor MUXZ 8, v0000016b2d4b7a40_0, o0000016b2d4661a8, L_0000016b2d528120, C4<>;
S_0000016b2d4b8ba0 .scope module, "mxADR1" "mux4" 9 67, 2 65 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "d0";
    .port_info 1 /INPUT 6 "d1";
    .port_info 2 /INPUT 6 "d2";
    .port_info 3 /INPUT 6 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 6 "y";
P_0000016b2d445450 .param/l "WIDTH" 0 2 65, +C4<00000000000000000000000000000110>;
v0000016b2d4b7400_0 .net "d0", 5 0, L_0000016b2d5286c0;  1 drivers
v0000016b2d4b74a0_0 .net "d1", 5 0, L_0000016b2d527900;  1 drivers
v0000016b2d4b7540_0 .net "d2", 5 0, L_0000016b2d528260;  1 drivers
v0000016b2d4b7040_0 .net "d3", 5 0, L_0000016b2d528940;  1 drivers
v0000016b2d4b61e0_0 .net "s", 1 0, v0000016b2d450250_0;  alias, 1 drivers
v0000016b2d4b6fa0_0 .var "y", 5 0;
E_0000016b2d445bd0/0 .event anyedge, v0000016b2d450250_0, v0000016b2d4b7400_0, v0000016b2d4b74a0_0, v0000016b2d4b7540_0;
E_0000016b2d445bd0/1 .event anyedge, v0000016b2d4b7040_0;
E_0000016b2d445bd0 .event/or E_0000016b2d445bd0/0, E_0000016b2d445bd0/1;
S_0000016b2d4b83d0 .scope module, "mxADR2" "mux4" 9 68, 2 65 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "d0";
    .port_info 1 /INPUT 2 "d1";
    .port_info 2 /INPUT 2 "d2";
    .port_info 3 /INPUT 2 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 2 "y";
P_0000016b2d445e10 .param/l "WIDTH" 0 2 65, +C4<00000000000000000000000000000010>;
v0000016b2d4b63c0_0 .net "d0", 1 0, v0000016b2d450070_0;  alias, 1 drivers
v0000016b2d4b79a0_0 .net "d1", 1 0, L_0000016b2d528ee0;  1 drivers
v0000016b2d4b6460_0 .net "d2", 1 0, L_0000016b2d528300;  1 drivers
v0000016b2d4b7ae0_0 .net "d3", 1 0, L_0000016b2d527c20;  1 drivers
v0000016b2d4b6820_0 .net "s", 1 0, v0000016b2d450250_0;  alias, 1 drivers
v0000016b2d4bcbb0_0 .var "y", 1 0;
E_0000016b2d445550/0 .event anyedge, v0000016b2d450250_0, v0000016b2d450070_0, v0000016b2d4b79a0_0, v0000016b2d4b6460_0;
E_0000016b2d445550/1 .event anyedge, v0000016b2d4b7ae0_0;
E_0000016b2d445550 .event/or E_0000016b2d445550/0, E_0000016b2d445550/1;
S_0000016b2d4b9690 .scope module, "mxMDR" "mux4" 9 51, 2 65 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_0000016b2d445790 .param/l "WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
v0000016b2d4bc390_0 .net "d0", 7 0, v0000016b2d4cb830_0;  alias, 1 drivers
v0000016b2d4badb0_0 .net "d1", 7 0, v0000016b2d4b3120_0;  alias, 1 drivers
v0000016b2d4bca70_0 .net "d2", 7 0, v0000016b2d4c5a60_0;  1 drivers
v0000016b2d4bb7b0_0 .net "d3", 7 0, v0000016b2d4c5a60_0;  alias, 1 drivers
v0000016b2d4baef0_0 .net "s", 1 0, v0000016b2d4313e0_0;  alias, 1 drivers
v0000016b2d4bbdf0_0 .var "y", 7 0;
E_0000016b2d445d10/0 .event anyedge, v0000016b2d4313e0_0, v0000016b2d4bc390_0, v0000016b2d4b2830_0, v0000016b2d4bca70_0;
E_0000016b2d445d10/1 .event anyedge, v0000016b2d4bca70_0;
E_0000016b2d445d10 .event/or E_0000016b2d445d10/0, E_0000016b2d445d10/1;
S_0000016b2d4b8d30 .scope module, "mxS" "mux4" 9 43, 2 65 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_0000016b2d445850 .param/l "WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
L_0000016b2d4cd108 .functor BUFT 1, C4<01101000>, C4<0>, C4<0>, C4<0>;
v0000016b2d4baf90_0 .net "d0", 7 0, L_0000016b2d4cd108;  1 drivers
v0000016b2d4bb030_0 .net "d1", 7 0, v0000016b2d4b6aa0_0;  alias, 1 drivers
v0000016b2d4bcc50_0 .net "d2", 7 0, v0000016b2d4b7c20_0;  alias, 1 drivers
L_0000016b2d4cd150 .functor BUFT 1, C4<01101000>, C4<0>, C4<0>, C4<0>;
v0000016b2d4bb5d0_0 .net "d3", 7 0, L_0000016b2d4cd150;  1 drivers
v0000016b2d4bb990_0 .net "s", 1 0, v0000016b2d39bc10_0;  alias, 1 drivers
v0000016b2d4bbd50_0 .var "y", 7 0;
E_0000016b2d445490/0 .event anyedge, v0000016b2d39bc10_0, v0000016b2d4baf90_0, v0000016b2d4b6aa0_0, v0000016b2d4b7c20_0;
E_0000016b2d445490/1 .event anyedge, v0000016b2d4bb5d0_0;
E_0000016b2d445490 .event/or E_0000016b2d445490/0, E_0000016b2d445490/1;
S_0000016b2d4b8880 .scope module, "mxVALUE" "mux2" 9 64, 2 57 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0000016b2d445650 .param/l "WIDTH" 0 2 57, +C4<00000000000000000000000000001000>;
L_0000016b2d44eca0 .functor BUFT 8, L_0000016b2d5281c0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000016b2d4bc570_0 .net "d0", 7 0, L_0000016b2d5281c0;  1 drivers
v0000016b2d4bc2f0_0 .net "d1", 7 0, v0000016b2d4bbdf0_0;  alias, 1 drivers
L_0000016b2d4cd198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016b2d4bb210_0 .net "s", 0 0, L_0000016b2d4cd198;  1 drivers
v0000016b2d4bb850_0 .net "y", 7 0, L_0000016b2d44eca0;  alias, 1 drivers
S_0000016b2d4b86f0 .scope module, "pcCounter" "incen" 9 72, 2 177 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "y";
P_0000016b2d445d50 .param/l "WIDTH" 0 2 177, +C4<00000000000000000000000000001000>;
v0000016b2d4bc430_0 .net "a", 7 0, v0000016b2d4bb350_0;  alias, 1 drivers
L_0000016b2d4cd1e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000016b2d4bc9d0_0 .net "b", 7 0, L_0000016b2d4cd1e0;  1 drivers
v0000016b2d4bb8f0_0 .net "clk", 0 0, v0000016b2d4cccd0_0;  alias, 1 drivers
v0000016b2d4bae50_0 .var "y", 7 0;
S_0000016b2d4b8ec0 .scope module, "pcmux" "mux4" 9 73, 2 65 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_0000016b2d4455d0 .param/l "WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
L_0000016b2d4cd228 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000016b2d4bc930_0 .net "d0", 7 0, L_0000016b2d4cd228;  1 drivers
v0000016b2d4bb0d0_0 .net "d1", 7 0, v0000016b2d4bae50_0;  alias, 1 drivers
v0000016b2d4bc4d0_0 .net "d2", 7 0, L_0000016b2d527ae0;  1 drivers
v0000016b2d4bb2b0_0 .net "d3", 7 0, v0000016b2d4ca570_0;  1 drivers
v0000016b2d4bb170_0 .net "s", 1 0, v0000016b2d431e80_0;  alias, 1 drivers
v0000016b2d4bc610_0 .var "y", 7 0;
E_0000016b2d445e50/0 .event anyedge, v0000016b2d431e80_0, v0000016b2d4bc930_0, v0000016b2d4bae50_0, v0000016b2d4bc4d0_0;
E_0000016b2d445e50/1 .event anyedge, v0000016b2d4bb2b0_0;
E_0000016b2d445e50 .event/or E_0000016b2d445e50/0, E_0000016b2d445e50/1;
S_0000016b2d4b9050 .scope module, "pcreg" "flopenr" 9 75, 2 32 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
P_0000016b2d4460d0 .param/l "WIDTH" 0 2 32, +C4<00000000000000000000000000001000>;
v0000016b2d4bba30_0 .net "clk", 0 0, v0000016b2d4cccd0_0;  alias, 1 drivers
v0000016b2d4bbad0_0 .net "d", 7 0, v0000016b2d4bc610_0;  alias, 1 drivers
v0000016b2d4bbc10_0 .net "en", 0 0, L_0000016b2d44e530;  alias, 1 drivers
v0000016b2d4bb350_0 .var "q", 7 0;
v0000016b2d4bb3f0_0 .net "reset", 0 0, v0000016b2d4cc370_0;  alias, 1 drivers
S_0000016b2d4b91e0 .scope module, "resreg" "flop" 9 90, 2 16 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /OUTPUT 8 "q";
P_0000016b2d445890 .param/l "WIDTH" 0 2 16, +C4<00000000000000000000000000001000>;
v0000016b2d4bc070_0 .net "clk", 0 0, v0000016b2d4cccd0_0;  alias, 1 drivers
v0000016b2d4bb490_0 .net "d", 7 0, v0000016b2d4b0f30_0;  alias, 1 drivers
v0000016b2d4bb710_0 .var "q", 7 0;
S_0000016b2d4b9370 .scope module, "rf" "regfile" 9 95, 11 10 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "regwrite";
    .port_info 2 /INPUT 3 "ra1";
    .port_info 3 /INPUT 3 "ra2";
    .port_info 4 /INPUT 3 "wa";
    .port_info 5 /INPUT 8 "wd";
    .port_info 6 /OUTPUT 8 "rd1";
    .port_info 7 /OUTPUT 8 "rd2";
P_0000016b2d32d100 .param/l "REGBITS" 0 11 10, +C4<00000000000000000000000000000011>;
P_0000016b2d32d138 .param/l "WIDTH" 0 11 10, +C4<00000000000000000000000000001000>;
v0000016b2d4bb530 .array "RAM", 0 7, 7 0;
L_0000016b2d4cd4b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000016b2d4bb670_0 .net/2u *"_ivl_0", 2 0, L_0000016b2d4cd4b0;  1 drivers
L_0000016b2d4cd540 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000016b2d4bbb70_0 .net/2u *"_ivl_10", 7 0, L_0000016b2d4cd540;  1 drivers
L_0000016b2d4cd588 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000016b2d4bbcb0_0 .net/2u *"_ivl_14", 2 0, L_0000016b2d4cd588;  1 drivers
v0000016b2d4bbe90_0 .net *"_ivl_16", 0 0, L_0000016b2d528620;  1 drivers
v0000016b2d4bbf30_0 .net *"_ivl_18", 7 0, L_0000016b2d528e40;  1 drivers
v0000016b2d4bbfd0_0 .net *"_ivl_2", 0 0, L_0000016b2d527fe0;  1 drivers
v0000016b2d4bc110_0 .net *"_ivl_20", 4 0, L_0000016b2d528800;  1 drivers
L_0000016b2d4cd5d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016b2d4bc1b0_0 .net *"_ivl_23", 1 0, L_0000016b2d4cd5d0;  1 drivers
L_0000016b2d4cd618 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000016b2d4bc250_0 .net/2u *"_ivl_24", 7 0, L_0000016b2d4cd618;  1 drivers
v0000016b2d4bc6b0_0 .net *"_ivl_4", 7 0, L_0000016b2d527e00;  1 drivers
v0000016b2d4bc750_0 .net *"_ivl_6", 4 0, L_0000016b2d528080;  1 drivers
L_0000016b2d4cd4f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016b2d4bc7f0_0 .net *"_ivl_9", 1 0, L_0000016b2d4cd4f8;  1 drivers
v0000016b2d4bc890_0 .net "clk", 0 0, v0000016b2d4cccd0_0;  alias, 1 drivers
v0000016b2d4bcb10_0 .var/i "i", 31 0;
v0000016b2d4c4de0_0 .net "ra1", 2 0, L_0000016b2d4cbb50;  alias, 1 drivers
v0000016b2d4c6320_0 .net "ra2", 2 0, L_0000016b2d4cbc90;  alias, 1 drivers
v0000016b2d4c5560_0 .net "rd1", 7 0, L_0000016b2d528da0;  alias, 1 drivers
v0000016b2d4c6820_0 .net "rd2", 7 0, L_0000016b2d528a80;  alias, 1 drivers
v0000016b2d4c6960_0 .net "regwrite", 0 0, v0000016b2d4310c0_0;  alias, 1 drivers
v0000016b2d4c61e0_0 .net "wa", 2 0, v0000016b2d4b6a00_0;  alias, 1 drivers
v0000016b2d4c5600_0 .net "wd", 7 0, v0000016b2d4b7b80_0;  alias, 1 drivers
L_0000016b2d527fe0 .cmp/ne 3, L_0000016b2d4cbb50, L_0000016b2d4cd4b0;
L_0000016b2d527e00 .array/port v0000016b2d4bb530, L_0000016b2d528080;
L_0000016b2d528080 .concat [ 3 2 0 0], L_0000016b2d4cbb50, L_0000016b2d4cd4f8;
L_0000016b2d528da0 .functor MUXZ 8, L_0000016b2d4cd540, L_0000016b2d527e00, L_0000016b2d527fe0, C4<>;
L_0000016b2d528620 .cmp/ne 3, L_0000016b2d4cbc90, L_0000016b2d4cd588;
L_0000016b2d528e40 .array/port v0000016b2d4bb530, L_0000016b2d528800;
L_0000016b2d528800 .concat [ 3 2 0 0], L_0000016b2d4cbc90, L_0000016b2d4cd5d0;
L_0000016b2d528a80 .functor MUXZ 8, L_0000016b2d4cd618, L_0000016b2d528e40, L_0000016b2d528620, C4<>;
S_0000016b2d4b9500 .scope module, "s1" "shift" 9 102, 2 199 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 3 "con";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "y";
P_0000016b2d445e90 .param/l "WIDTH" 0 2 199, +C4<00000000000000000000000000001000>;
v0000016b2d4c5ba0_0 .net "a", 7 0, v0000016b2d4b3120_0;  alias, 1 drivers
v0000016b2d4c5b00_0 .net "clk", 0 0, v0000016b2d4cccd0_0;  alias, 1 drivers
v0000016b2d4c4f20_0 .net "con", 2 0, v0000016b2d4312a0_0;  alias, 1 drivers
v0000016b2d4c6780_0 .var "y", 7 0;
S_0000016b2d4c7f20 .scope module, "src1mux" "mux4" 9 78, 2 65 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_0000016b2d445ed0 .param/l "WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
v0000016b2d4c6280_0 .net "d0", 7 0, v0000016b2d4b3f80_0;  alias, 1 drivers
v0000016b2d4c6be0_0 .net "d1", 7 0, v0000016b2d4bb710_0;  alias, 1 drivers
v0000016b2d4c5920_0 .net "d2", 7 0, v0000016b2d4c6780_0;  alias, 1 drivers
v0000016b2d4c5420_0 .net "d3", 7 0, L_0000016b2d528440;  alias, 1 drivers
v0000016b2d4c6aa0_0 .net "s", 1 0, v0000016b2d44fd50_0;  alias, 1 drivers
v0000016b2d4c6640_0 .var "y", 7 0;
E_0000016b2d445f50/0 .event anyedge, v0000016b2d44fd50_0, v0000016b2d4b2970_0, v0000016b2d4bb710_0, v0000016b2d4c6780_0;
E_0000016b2d445f50/1 .event anyedge, v0000016b2d4b6140_0;
E_0000016b2d445f50 .event/or E_0000016b2d445f50/0, E_0000016b2d445f50/1;
S_0000016b2d4c8880 .scope module, "src2mux" "mux4" 9 84, 2 65 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_0000016b2d445f10 .param/l "WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
v0000016b2d4c52e0_0 .net "d0", 7 0, L_0000016b2d528a80;  alias, 1 drivers
v0000016b2d4c6b40_0 .net "d1", 7 0, v0000016b2d4bbdf0_0;  alias, 1 drivers
v0000016b2d4c5c40_0 .net "d2", 7 0, v0000016b2d4bb350_0;  alias, 1 drivers
v0000016b2d4c5380_0 .net "d3", 7 0, L_0000016b2d44eca0;  alias, 1 drivers
v0000016b2d4c4fc0_0 .net "s", 1 0, v0000016b2d450570_0;  alias, 1 drivers
v0000016b2d4c6c80_0 .var "y", 7 0;
E_0000016b2d446e90/0 .event anyedge, v0000016b2d450570_0, v0000016b2d4c6820_0, v0000016b2d4b3080_0, v0000016b2d4bc430_0;
E_0000016b2d446e90/1 .event anyedge, v0000016b2d4b4200_0;
E_0000016b2d446e90 .event/or E_0000016b2d446e90/0, E_0000016b2d446e90/1;
S_0000016b2d4c8560 .scope module, "zd" "zerodetect" 9 105, 2 10 0, S_0000016b2d37cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 1 "y";
P_0000016b2d446a50 .param/l "WIDTH" 0 2 10, +C4<00000000000000000000000000001000>;
v0000016b2d4c5060_0 .net *"_ivl_0", 31 0, L_0000016b2d528b20;  1 drivers
L_0000016b2d4cd660 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016b2d4c5100_0 .net *"_ivl_3", 23 0, L_0000016b2d4cd660;  1 drivers
L_0000016b2d4cd6a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016b2d4c4e80_0 .net/2u *"_ivl_4", 31 0, L_0000016b2d4cd6a8;  1 drivers
v0000016b2d4c59c0_0 .net "a", 7 0, v0000016b2d4b3120_0;  alias, 1 drivers
v0000016b2d4c66e0_0 .net "y", 0 0, L_0000016b2d527a40;  alias, 1 drivers
L_0000016b2d528b20 .concat [ 8 24 0 0], v0000016b2d4b3120_0, L_0000016b2d4cd660;
L_0000016b2d527a40 .cmp/eq 32, L_0000016b2d528b20, L_0000016b2d4cd6a8;
S_0000016b2d4c83d0 .scope module, "exmem" "exmemory" 3 25, 12 11 0, S_0000016b2d4568d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memread";
    .port_info 2 /INPUT 1 "memwrite";
    .port_info 3 /INPUT 8 "mar";
    .port_info 4 /INPUT 8 "writedata";
    .port_info 5 /OUTPUT 8 "memdata";
    .port_info 6 /OUTPUT 1 "kraj";
P_0000016b2d444cd0 .param/l "WIDTH" 0 12 11, +C4<00000000000000000000000000001000>;
L_0000016b2d44efb0 .functor BUFZ 32, L_0000016b2d525060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000016b2d4cc410_0 .net *"_ivl_0", 31 0, L_0000016b2d525060;  1 drivers
v0000016b2d4ccaf0_0 .net *"_ivl_3", 5 0, L_0000016b2d5277c0;  1 drivers
v0000016b2d4ccc30_0 .net *"_ivl_4", 7 0, L_0000016b2d5251a0;  1 drivers
L_0000016b2d4cd738 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016b2d4cca50_0 .net *"_ivl_7", 1 0, L_0000016b2d4cd738;  1 drivers
v0000016b2d4cc050_0 .net "clk", 0 0, v0000016b2d4cccd0_0;  alias, 1 drivers
v0000016b2d4cc910_0 .var "kraj", 0 0;
v0000016b2d4ccd70_0 .net "mar", 7 0, L_0000016b2d527cc0;  alias, 1 drivers
v0000016b2d4cc2d0 .array "mem", 0 63, 31 0;
v0000016b2d4cb830_0 .var "memdata", 7 0;
v0000016b2d4cb970_0 .net "memread", 0 0, v0000016b2d44f710_0;  alias, 1 drivers
v0000016b2d4cc550_0 .net "memwrite", 0 0, v0000016b2d432380_0;  alias, 1 drivers
v0000016b2d4cba10_0 .net "word", 31 0, L_0000016b2d44efb0;  1 drivers
v0000016b2d4cc190_0 .net "writedata", 7 0, v0000016b2d4b3760_0;  alias, 1 drivers
L_0000016b2d525060 .array/port v0000016b2d4cc2d0, L_0000016b2d5251a0;
L_0000016b2d5277c0 .part L_0000016b2d527cc0, 2, 6;
L_0000016b2d5251a0 .concat [ 6 2 0 0], L_0000016b2d5277c0, L_0000016b2d4cd738;
    .scope S_0000016b2d3a8320;
T_0 ;
    %wait E_0000016b2d445050;
    %load/vec4 v0000016b2d4501b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 1, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v0000016b2d4509d0_0;
    %store/vec4 v0000016b2d44f530_0, 0, 8;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v0000016b2d450430_0;
    %store/vec4 v0000016b2d44f530_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000016b2d44f490_0;
    %store/vec4 v0000016b2d44f530_0, 0, 8;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000016b2d37d2b0;
T_1 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0000016b2d4afd80_0, 0, 6;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000016b2d4afa60_0, 0, 6;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0000016b2d4af380_0, 0, 6;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000016b2d4b0280_0, 0, 6;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0000016b2d4af920_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0000016b2d4af740_0, 0, 6;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v0000016b2d4b0140_0, 0, 6;
    %pushi/vec4 48, 0, 6;
    %store/vec4 v0000016b2d39b8f0_0, 0, 6;
    %pushi/vec4 49, 0, 6;
    %store/vec4 v0000016b2d4b08c0_0, 0, 6;
    %pushi/vec4 50, 0, 6;
    %store/vec4 v0000016b2d4af6a0_0, 0, 6;
    %pushi/vec4 51, 0, 6;
    %store/vec4 v0000016b2d4af880_0, 0, 6;
    %pushi/vec4 52, 0, 6;
    %store/vec4 v0000016b2d4aee80_0, 0, 6;
    %pushi/vec4 53, 0, 6;
    %store/vec4 v0000016b2d4aed40_0, 0, 6;
    %pushi/vec4 54, 0, 6;
    %store/vec4 v0000016b2d4b0aa0_0, 0, 6;
    %pushi/vec4 55, 0, 6;
    %store/vec4 v0000016b2d4b0960_0, 0, 6;
    %pushi/vec4 56, 0, 6;
    %store/vec4 v0000016b2d4af600_0, 0, 6;
    %pushi/vec4 57, 0, 6;
    %store/vec4 v0000016b2d4b00a0_0, 0, 6;
    %pushi/vec4 60, 0, 6;
    %store/vec4 v0000016b2d4afe20_0, 0, 6;
    %pushi/vec4 61, 0, 6;
    %store/vec4 v0000016b2d4b0820_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000016b2d4af4c0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000016b2d4aef20_0, 0, 3;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000016b2d4b0640_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000016b2d4b0be0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016b2d4b0000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016b2d4af240_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000016b2d37d2b0;
T_2 ;
    %wait E_0000016b2d445110;
    %load/vec4 v0000016b2d4aefc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000016b2d4b06e0_0, 0;
    %vpi_call 8 49 "$display", "State = FETCH1r" {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000016b2d4b0b40_0;
    %assign/vec4 v0000016b2d4b06e0_0, 0;
    %load/vec4 v0000016b2d4b06e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %jmp T_2.24;
T_2.2 ;
    %vpi_call 8 54 "$display", "setting SP" {0 0 0};
    %jmp T_2.24;
T_2.3 ;
    %vpi_call 8 55 "$display", "NEW STATE = FETCH1" {0 0 0};
    %jmp T_2.24;
T_2.4 ;
    %vpi_call 8 56 "$display", "NEW STATE = FETCH2" {0 0 0};
    %jmp T_2.24;
T_2.5 ;
    %vpi_call 8 57 "$display", "NEW STATE = FETCH3" {0 0 0};
    %jmp T_2.24;
T_2.6 ;
    %vpi_call 8 58 "$display", "NEW STATE = FETCH4" {0 0 0};
    %jmp T_2.24;
T_2.7 ;
    %vpi_call 8 59 "$display", "NEW STATE = DEKODIRANJE OPERACIJE" {0 0 0};
    %jmp T_2.24;
T_2.8 ;
    %vpi_call 8 60 "$display", "NEW STATE = DEKODIRANJE ADRESE" {0 0 0};
    %jmp T_2.24;
T_2.9 ;
    %vpi_call 8 61 "$display", "NEW STATE = LOAD" {0 0 0};
    %jmp T_2.24;
T_2.10 ;
    %vpi_call 8 62 "$display", "NEW STATE = IMMED" {0 0 0};
    %jmp T_2.24;
T_2.11 ;
    %vpi_call 8 63 "$display", "NEW STATE = REGDIR" {0 0 0};
    %jmp T_2.24;
T_2.12 ;
    %vpi_call 8 64 "$display", "NEW STATE = MEMDIR" {0 0 0};
    %jmp T_2.24;
T_2.13 ;
    %vpi_call 8 65 "$display", "NEW STATE = PC REL" {0 0 0};
    %jmp T_2.24;
T_2.14 ;
    %vpi_call 8 66 "$display", "NEW STATE = ASR" {0 0 0};
    %jmp T_2.24;
T_2.15 ;
    %vpi_call 8 67 "$display", "NEW STATE = LSR" {0 0 0};
    %jmp T_2.24;
T_2.16 ;
    %vpi_call 8 68 "$display", "NEW STATE = ASL" {0 0 0};
    %jmp T_2.24;
T_2.17 ;
    %vpi_call 8 69 "$display", "NEW STATE = LSL" {0 0 0};
    %jmp T_2.24;
T_2.18 ;
    %vpi_call 8 70 "$display", "NEW STATE = JMP" {0 0 0};
    %jmp T_2.24;
T_2.19 ;
    %vpi_call 8 71 "$display", "NEW STATE = JMP IF ZERO" {0 0 0};
    %jmp T_2.24;
T_2.20 ;
    %vpi_call 8 72 "$display", "NEW STATE = JMP IF NOT ZERO" {0 0 0};
    %jmp T_2.24;
T_2.21 ;
    %vpi_call 8 73 "$display", "NEW STATE = POP" {0 0 0};
    %jmp T_2.24;
T_2.22 ;
    %vpi_call 8 74 "$display", "NEW STATE = PUSH" {0 0 0};
    %jmp T_2.24;
T_2.23 ;
    %vpi_call 8 75 "$display", "NEW STATE = END OF PROGRAM" {0 0 0};
    %jmp T_2.24;
T_2.24 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000016b2d37d2b0;
T_3 ;
    %wait E_0000016b2d445110;
    %load/vec4 v0000016b2d4b06e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.0 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.1 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.2 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.3 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.4 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.5 ;
    %load/vec4 v0000016b2d4b0500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %load/vec4 v0000016b2d4afd80_0;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %load/vec4 v0000016b2d4afa60_0;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %load/vec4 v0000016b2d4af380_0;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %load/vec4 v0000016b2d4b0280_0;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %load/vec4 v0000016b2d4af920_0;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %load/vec4 v0000016b2d4af740_0;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %load/vec4 v0000016b2d4b0140_0;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %load/vec4 v0000016b2d39b8f0_0;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %load/vec4 v0000016b2d4b08c0_0;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %load/vec4 v0000016b2d4af6a0_0;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %load/vec4 v0000016b2d4af880_0;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %dup/vec4;
    %load/vec4 v0000016b2d4aee80_0;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %dup/vec4;
    %load/vec4 v0000016b2d4aed40_0;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %dup/vec4;
    %load/vec4 v0000016b2d4b0aa0_0;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %load/vec4 v0000016b2d4b0960_0;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %load/vec4 v0000016b2d4af600_0;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %load/vec4 v0000016b2d4b00a0_0;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %load/vec4 v0000016b2d4afe20_0;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %load/vec4 v0000016b2d4b0820_0;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.55, 6;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.57;
T_3.35 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.57;
T_3.36 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.57;
T_3.37 ;
    %load/vec4 v0000016b2d4af1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.58, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.59, 6;
    %jmp T_3.60;
T_3.58 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.60;
T_3.59 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.60;
T_3.60 ;
    %pop/vec4 1;
    %jmp T_3.57;
T_3.38 ;
    %load/vec4 v0000016b2d4af1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %jmp T_3.63;
T_3.61 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.63;
T_3.63 ;
    %pop/vec4 1;
    %jmp T_3.57;
T_3.39 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.57;
T_3.40 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.57;
T_3.41 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.57;
T_3.42 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.57;
T_3.43 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.57;
T_3.44 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.57;
T_3.45 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.57;
T_3.46 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.57;
T_3.47 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.57;
T_3.48 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.57;
T_3.49 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.57;
T_3.50 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.57;
T_3.51 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.57;
T_3.52 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.57;
T_3.53 ;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.57;
T_3.54 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.57;
T_3.55 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.57;
T_3.57 ;
    %pop/vec4 1;
    %jmp T_3.34;
T_3.6 ;
    %load/vec4 v0000016b2d4b0780_0;
    %dup/vec4;
    %load/vec4 v0000016b2d4af4c0_0;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %dup/vec4;
    %load/vec4 v0000016b2d4aef20_0;
    %cmp/u;
    %jmp/1 T_3.65, 6;
    %dup/vec4;
    %load/vec4 v0000016b2d4b0640_0;
    %cmp/u;
    %jmp/1 T_3.66, 6;
    %dup/vec4;
    %load/vec4 v0000016b2d4b0be0_0;
    %cmp/u;
    %jmp/1 T_3.67, 6;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.69;
T_3.64 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.69;
T_3.65 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.69;
T_3.66 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.69;
T_3.67 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.69;
T_3.69 ;
    %pop/vec4 1;
    %jmp T_3.34;
T_3.7 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.8 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.9 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.10 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.11 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.12 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.13 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.14 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.15 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.16 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.17 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.18 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.19 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.20 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.21 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.22 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.23 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.24 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.25 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.26 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.27 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.28 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.29 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.30 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.31 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.32 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000016b2d4b0b40_0, 0, 6;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000016b2d36a040;
T_4 ;
    %wait E_0000016b2d444710;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000016b2d4511f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016b2d430e40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016b2d450ed0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016b2d4310c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016b2d431020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016b2d44f710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016b2d432380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016b2d44fd50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016b2d450570_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016b2d450a70_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016b2d431e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016b2d451010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016b2d432ce0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016b2d450250_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016b2d450070_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016b2d451290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016b2d44fdf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000016b2d4312a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016b2d450e30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016b2d39bc10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016b2d39b3f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016b2d4313e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016b2d44fe90_0, 0, 1;
    %load/vec4 v0000016b2d431700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %jmp T_4.33;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d44fe90_0, 0, 1;
    %jmp T_4.33;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d44f710_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000016b2d4511f0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016b2d450570_0, 0, 2;
    %jmp T_4.33;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d44f710_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000016b2d4511f0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016b2d450570_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016b2d450070_0, 0, 2;
    %jmp T_4.33;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d44f710_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000016b2d4511f0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016b2d450570_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000016b2d450070_0, 0, 2;
    %jmp T_4.33;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d44f710_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000016b2d4511f0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016b2d450570_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000016b2d450070_0, 0, 2;
    %jmp T_4.33;
T_4.5 ;
    %jmp T_4.33;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d450e30_0, 0, 1;
    %jmp T_4.33;
T_4.7 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000016b2d450570_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d44fdf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d451290_0, 0, 1;
    %jmp T_4.33;
T_4.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000016b2d450570_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d44fdf0_0, 0, 1;
    %jmp T_4.33;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d44fdf0_0, 0, 1;
    %jmp T_4.33;
T_4.10 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016b2d450250_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d44f710_0, 0, 1;
    %jmp T_4.33;
T_4.11 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016b2d450570_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d44fdf0_0, 0, 1;
    %jmp T_4.33;
T_4.12 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000016b2d450570_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d44fdf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d451290_0, 0, 1;
    %jmp T_4.33;
T_4.13 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000016b2d450570_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d44fdf0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016b2d450a70_0, 0, 2;
    %jmp T_4.33;
T_4.14 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016b2d44fd50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d451290_0, 0, 1;
    %jmp T_4.33;
T_4.15 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000016b2d450250_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d44f710_0, 0, 1;
    %jmp T_4.33;
T_4.16 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016b2d450570_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d44fdf0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000016b2d44fd50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d451290_0, 0, 1;
    %jmp T_4.33;
T_4.17 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000016b2d4312a0_0, 0, 3;
    %jmp T_4.33;
T_4.18 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000016b2d4312a0_0, 0, 3;
    %jmp T_4.33;
T_4.19 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000016b2d4312a0_0, 0, 3;
    %jmp T_4.33;
T_4.20 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000016b2d4312a0_0, 0, 3;
    %jmp T_4.33;
T_4.21 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000016b2d431e80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d430e40_0, 0, 1;
    %jmp T_4.33;
T_4.22 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000016b2d431e80_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016b2d450ed0_0, 0, 2;
    %jmp T_4.33;
T_4.23 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000016b2d431e80_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000016b2d450ed0_0, 0, 2;
    %jmp T_4.33;
T_4.24 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016b2d39bc10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d44fe90_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000016b2d450250_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d44f710_0, 0, 1;
    %jmp T_4.33;
T_4.25 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000016b2d450250_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016b2d4313e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d39b3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d432380_0, 0, 1;
    %jmp T_4.33;
T_4.26 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016b2d450570_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d44fdf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d451290_0, 0, 1;
    %jmp T_4.33;
T_4.27 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000016b2d39bc10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d44fe90_0, 0, 1;
    %jmp T_4.33;
T_4.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d4310c0_0, 0, 1;
    %jmp T_4.33;
T_4.29 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000016b2d44fd50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d451290_0, 0, 1;
    %jmp T_4.33;
T_4.30 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016b2d44fd50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d451290_0, 0, 1;
    %jmp T_4.33;
T_4.31 ;
    %jmp T_4.33;
T_4.32 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016b2d431e80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d430e40_0, 0, 1;
    %jmp T_4.33;
T_4.33 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000016b2d369eb0;
T_5 ;
    %wait E_0000016b2d4448d0;
    %load/vec4 v0000016b2d44f990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0000016b2d44fad0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000016b2d450f70_0, 0, 3;
    %jmp T_5.12;
T_5.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000016b2d450f70_0, 0, 3;
    %jmp T_5.12;
T_5.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000016b2d450f70_0, 0, 3;
    %jmp T_5.12;
T_5.5 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000016b2d450f70_0, 0, 3;
    %jmp T_5.12;
T_5.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000016b2d450f70_0, 0, 3;
    %jmp T_5.12;
T_5.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000016b2d450f70_0, 0, 3;
    %jmp T_5.12;
T_5.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000016b2d450f70_0, 0, 3;
    %jmp T_5.12;
T_5.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000016b2d450f70_0, 0, 3;
    %jmp T_5.12;
T_5.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000016b2d450f70_0, 0, 3;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %jmp T_5.2;
T_5.1 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000016b2d450f70_0, 0, 3;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000016b2d4b9820;
T_6 ;
    %wait E_0000016b2d445110;
    %load/vec4 v0000016b2d4b6960_0;
    %addi 1, 0, 8;
    %store/vec4 v0000016b2d4b7c20_0, 0, 8;
    %jmp T_6;
    .thread T_6;
    .scope S_0000016b2d4b7d90;
T_7 ;
    %wait E_0000016b2d445110;
    %load/vec4 v0000016b2d4b75e0_0;
    %subi 1, 0, 8;
    %store/vec4 v0000016b2d4b6aa0_0, 0, 8;
    %jmp T_7;
    .thread T_7;
    .scope S_0000016b2d4b8d30;
T_8 ;
    %wait E_0000016b2d445490;
    %load/vec4 v0000016b2d4bb990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0000016b2d4baf90_0;
    %store/vec4 v0000016b2d4bbd50_0, 0, 8;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0000016b2d4bb030_0;
    %store/vec4 v0000016b2d4bbd50_0, 0, 8;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0000016b2d4bcc50_0;
    %store/vec4 v0000016b2d4bbd50_0, 0, 8;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0000016b2d4bb5d0_0;
    %store/vec4 v0000016b2d4bbd50_0, 0, 8;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000016b2d4b8a10;
T_9 ;
    %wait E_0000016b2d445110;
    %load/vec4 v0000016b2d4b6000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000016b2d4b70e0_0;
    %assign/vec4 v0000016b2d4b6780_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000016b2d4b9690;
T_10 ;
    %wait E_0000016b2d445d10;
    %load/vec4 v0000016b2d4baef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0000016b2d4bc390_0;
    %store/vec4 v0000016b2d4bbdf0_0, 0, 8;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0000016b2d4badb0_0;
    %store/vec4 v0000016b2d4bbdf0_0, 0, 8;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0000016b2d4bca70_0;
    %store/vec4 v0000016b2d4bbdf0_0, 0, 8;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0000016b2d4bb7b0_0;
    %store/vec4 v0000016b2d4bbdf0_0, 0, 8;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000016b2d4b5090;
T_11 ;
    %wait E_0000016b2d446290;
    %load/vec4 v0000016b2d4b36c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000016b2d4b3080_0;
    %assign/vec4 v0000016b2d4b3760_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000016b2d4b99b0;
T_12 ;
    %wait E_0000016b2d445110;
    %load/vec4 v0000016b2d4b5e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000016b2d4b7680_0;
    %assign/vec4 v0000016b2d4b7220_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000016b2d4b7f20;
T_13 ;
    %wait E_0000016b2d445110;
    %load/vec4 v0000016b2d4b6b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000016b2d4b72c0_0;
    %assign/vec4 v0000016b2d4b77c0_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000016b2d4b8240;
T_14 ;
    %wait E_0000016b2d445110;
    %load/vec4 v0000016b2d4b65a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000016b2d4b6c80_0;
    %assign/vec4 v0000016b2d4b6500_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000016b2d4b9b40;
T_15 ;
    %wait E_0000016b2d445110;
    %load/vec4 v0000016b2d4b7900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000016b2d4b6e60_0;
    %assign/vec4 v0000016b2d4b6320_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000016b2d4b8ba0;
T_16 ;
    %wait E_0000016b2d445bd0;
    %load/vec4 v0000016b2d4b61e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0000016b2d4b7400_0;
    %store/vec4 v0000016b2d4b6fa0_0, 0, 6;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0000016b2d4b74a0_0;
    %store/vec4 v0000016b2d4b6fa0_0, 0, 6;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0000016b2d4b7540_0;
    %store/vec4 v0000016b2d4b6fa0_0, 0, 6;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v0000016b2d4b7040_0;
    %store/vec4 v0000016b2d4b6fa0_0, 0, 6;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000016b2d4b83d0;
T_17 ;
    %wait E_0000016b2d445550;
    %load/vec4 v0000016b2d4b6820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v0000016b2d4b63c0_0;
    %store/vec4 v0000016b2d4bcbb0_0, 0, 2;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v0000016b2d4b79a0_0;
    %store/vec4 v0000016b2d4bcbb0_0, 0, 2;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0000016b2d4b6460_0;
    %store/vec4 v0000016b2d4bcbb0_0, 0, 2;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v0000016b2d4b7ae0_0;
    %store/vec4 v0000016b2d4bcbb0_0, 0, 2;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000016b2d4b86f0;
T_18 ;
    %wait E_0000016b2d445110;
    %load/vec4 v0000016b2d4bc430_0;
    %addi 1, 0, 8;
    %store/vec4 v0000016b2d4bae50_0, 0, 8;
    %jmp T_18;
    .thread T_18;
    .scope S_0000016b2d4b8ec0;
T_19 ;
    %wait E_0000016b2d445e50;
    %load/vec4 v0000016b2d4bb170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v0000016b2d4bc930_0;
    %store/vec4 v0000016b2d4bc610_0, 0, 8;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0000016b2d4bb0d0_0;
    %store/vec4 v0000016b2d4bc610_0, 0, 8;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0000016b2d4bc4d0_0;
    %store/vec4 v0000016b2d4bc610_0, 0, 8;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0000016b2d4bb2b0_0;
    %store/vec4 v0000016b2d4bc610_0, 0, 8;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000016b2d4b9050;
T_20 ;
    %wait E_0000016b2d445110;
    %load/vec4 v0000016b2d4bb3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000016b2d4bb350_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000016b2d4bbc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000016b2d4bbad0_0;
    %assign/vec4 v0000016b2d4bb350_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000016b2d4c7f20;
T_21 ;
    %wait E_0000016b2d445f50;
    %load/vec4 v0000016b2d4c6aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %jmp T_21.4;
T_21.0 ;
    %load/vec4 v0000016b2d4c6280_0;
    %store/vec4 v0000016b2d4c6640_0, 0, 8;
    %jmp T_21.4;
T_21.1 ;
    %load/vec4 v0000016b2d4c6be0_0;
    %store/vec4 v0000016b2d4c6640_0, 0, 8;
    %jmp T_21.4;
T_21.2 ;
    %load/vec4 v0000016b2d4c5920_0;
    %store/vec4 v0000016b2d4c6640_0, 0, 8;
    %jmp T_21.4;
T_21.3 ;
    %load/vec4 v0000016b2d4c5420_0;
    %store/vec4 v0000016b2d4c6640_0, 0, 8;
    %jmp T_21.4;
T_21.4 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000016b2d4b53b0;
T_22 ;
    %wait E_0000016b2d445350;
    %load/vec4 v0000016b2d4b3c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000016b2d4b3da0_0;
    %assign/vec4 v0000016b2d4b3120_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000016b2d4b80b0;
T_23 ;
    %wait E_0000016b2d445750;
    %load/vec4 v0000016b2d4b6f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000016b2d4b68c0_0;
    %assign/vec4 v0000016b2d4b7a40_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000016b2d4c8880;
T_24 ;
    %wait E_0000016b2d446e90;
    %load/vec4 v0000016b2d4c4fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %jmp T_24.4;
T_24.0 ;
    %load/vec4 v0000016b2d4c52e0_0;
    %store/vec4 v0000016b2d4c6c80_0, 0, 8;
    %jmp T_24.4;
T_24.1 ;
    %load/vec4 v0000016b2d4c6b40_0;
    %store/vec4 v0000016b2d4c6c80_0, 0, 8;
    %jmp T_24.4;
T_24.2 ;
    %load/vec4 v0000016b2d4c5c40_0;
    %store/vec4 v0000016b2d4c6c80_0, 0, 8;
    %jmp T_24.4;
T_24.3 ;
    %load/vec4 v0000016b2d4c5380_0;
    %store/vec4 v0000016b2d4c6c80_0, 0, 8;
    %jmp T_24.4;
T_24.4 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000016b2d4b5540;
T_25 ;
    %wait E_0000016b2d445610;
    %load/vec4 v0000016b2d4b3e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000016b2d4b3b20_0;
    %assign/vec4 v0000016b2d4b3f80_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000016b2d4b5860;
T_26 ;
    %wait E_0000016b2d445410;
    %load/vec4 v0000016b2d4b3300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %jmp T_26.8;
T_26.0 ;
    %load/vec4 v0000016b2d4b47a0_0;
    %store/vec4 v0000016b2d4b31c0_0, 0, 8;
    %jmp T_26.8;
T_26.1 ;
    %load/vec4 v0000016b2d4b39e0_0;
    %store/vec4 v0000016b2d4b31c0_0, 0, 8;
    %jmp T_26.8;
T_26.2 ;
    %load/vec4 v0000016b2d4b3440_0;
    %store/vec4 v0000016b2d4b31c0_0, 0, 8;
    %jmp T_26.8;
T_26.3 ;
    %load/vec4 v0000016b2d4b4980_0;
    %store/vec4 v0000016b2d4b31c0_0, 0, 8;
    %jmp T_26.8;
T_26.4 ;
    %load/vec4 v0000016b2d4b33a0_0;
    %store/vec4 v0000016b2d4b31c0_0, 0, 8;
    %jmp T_26.8;
T_26.5 ;
    %load/vec4 v0000016b2d4b3bc0_0;
    %store/vec4 v0000016b2d4b31c0_0, 0, 8;
    %jmp T_26.8;
T_26.6 ;
    %load/vec4 v0000016b2d4b40c0_0;
    %store/vec4 v0000016b2d4b31c0_0, 0, 8;
    %jmp T_26.8;
T_26.7 ;
    %load/vec4 v0000016b2d4b2e00_0;
    %store/vec4 v0000016b2d4b31c0_0, 0, 8;
    %jmp T_26.8;
T_26.8 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000016b2d375430;
T_27 ;
    %wait E_0000016b2d445110;
    %load/vec4 v0000016b2d4b1430_0;
    %assign/vec4 v0000016b2d4b0f30_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0000016b2d4b91e0;
T_28 ;
    %wait E_0000016b2d445110;
    %load/vec4 v0000016b2d4bb490_0;
    %assign/vec4 v0000016b2d4bb710_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0000016b2d4b56d0;
T_29 ;
    %wait E_0000016b2d4456d0;
    %load/vec4 v0000016b2d4b43e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0000016b2d4b4200_0;
    %assign/vec4 v0000016b2d4b7b80_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000016b2d4b5b80;
T_30 ;
    %wait E_0000016b2d4461d0;
    %load/vec4 v0000016b2d4b7180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0000016b2d4b6640_0;
    %assign/vec4 v0000016b2d4b6a00_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000016b2d4b9370;
T_31 ;
    %wait E_0000016b2d445110;
    %load/vec4 v0000016b2d4c6960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0000016b2d4c5600_0;
    %load/vec4 v0000016b2d4c61e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016b2d4bb530, 0, 4;
    %delay 1, 0;
    %vpi_call 11 27 "$display", "UPISAN U RAM registar %d:%d", v0000016b2d4c61e0_0, v0000016b2d4c5600_0 {0 0 0};
    %vpi_call 11 28 "$display", "REGFILE STANJE:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016b2d4bcb10_0, 0, 32;
T_31.2 ;
    %load/vec4 v0000016b2d4bcb10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_31.3, 5;
    %vpi_call 11 30 "$display", "Reg %d:%d", v0000016b2d4bcb10_0, &A<v0000016b2d4bb530, v0000016b2d4bcb10_0 > {0 0 0};
    %load/vec4 v0000016b2d4bcb10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016b2d4bcb10_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000016b2d4b9500;
T_32 ;
    %wait E_0000016b2d445110;
    %load/vec4 v0000016b2d4c4f20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %jmp T_32.4;
T_32.0 ;
    %load/vec4 v0000016b2d4c5ba0_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016b2d4c6780_0, 4, 7;
    %load/vec4 v0000016b2d4c5ba0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016b2d4c6780_0, 4, 1;
    %jmp T_32.4;
T_32.1 ;
    %load/vec4 v0000016b2d4c5ba0_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016b2d4c6780_0, 4, 7;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016b2d4c6780_0, 4, 1;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v0000016b2d4c5ba0_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016b2d4c6780_0, 4, 7;
    %load/vec4 v0000016b2d4c5ba0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016b2d4c6780_0, 4, 1;
    %jmp T_32.4;
T_32.3 ;
    %load/vec4 v0000016b2d4c5ba0_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016b2d4c6780_0, 4, 7;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000016b2d4c6780_0, 4, 1;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32;
    .scope S_0000016b2d4b4f00;
T_33 ;
    %wait E_0000016b2d445fd0;
    %load/vec4 v0000016b2d4b3620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0000016b2d4b3940_0;
    %assign/vec4 v0000016b2d4b2fe0_0, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000016b2d37cd40;
T_34 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000016b2d4c5a60_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000016b2d4c5d80_0, 0, 8;
    %end;
    .thread T_34;
    .scope S_0000016b2d37cd40;
T_35 ;
    %wait E_0000016b2d445110;
    %vpi_call 9 113 "$display", "TRENUTNA INSTUKCIJA JE : -> %h <- , PC je: %h, AB je %h , BB je %h, zero flag: %h, SP: %h", v0000016b2d4ca4d0_0, v0000016b2d4cb010_0, v0000016b2d4c54c0_0, v0000016b2d4c63c0_0, v0000016b2d4ca750_0, v0000016b2d4c5240_0 {0 0 0};
    %jmp T_35;
    .thread T_35;
    .scope S_0000016b2d4c83d0;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016b2d4cc910_0, 0, 1;
    %vpi_call 12 24 "$readmemh", "memfile.dat", v0000016b2d4cc2d0 {0 0 0};
    %vpi_call 12 25 "$display", "%h", &A<v0000016b2d4cc2d0, 1> {0 0 0};
    %end;
    .thread T_36;
    .scope S_0000016b2d4c83d0;
T_37 ;
    %wait E_0000016b2d445110;
    %load/vec4 v0000016b2d4cc550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0000016b2d4ccd70_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %jmp T_37.6;
T_37.2 ;
    %load/vec4 v0000016b2d4cc190_0;
    %load/vec4 v0000016b2d4ccd70_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016b2d4cc2d0, 0, 4;
    %jmp T_37.6;
T_37.3 ;
    %load/vec4 v0000016b2d4cc190_0;
    %load/vec4 v0000016b2d4ccd70_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000016b2d4cc2d0, 4, 5;
    %jmp T_37.6;
T_37.4 ;
    %load/vec4 v0000016b2d4cc190_0;
    %load/vec4 v0000016b2d4ccd70_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000016b2d4cc2d0, 4, 5;
    %jmp T_37.6;
T_37.5 ;
    %load/vec4 v0000016b2d4cc190_0;
    %load/vec4 v0000016b2d4ccd70_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000016b2d4cc2d0, 4, 5;
    %jmp T_37.6;
T_37.6 ;
    %pop/vec4 1;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000016b2d4c83d0;
T_38 ;
    %wait E_0000016b2d445110;
    %load/vec4 v0000016b2d4cb970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0000016b2d4ccd70_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %jmp T_38.6;
T_38.2 ;
    %load/vec4 v0000016b2d4cba10_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000016b2d4cb830_0, 0, 8;
    %jmp T_38.6;
T_38.3 ;
    %load/vec4 v0000016b2d4cba10_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0000016b2d4cb830_0, 0, 8;
    %jmp T_38.6;
T_38.4 ;
    %load/vec4 v0000016b2d4cba10_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0000016b2d4cb830_0, 0, 8;
    %jmp T_38.6;
T_38.5 ;
    %load/vec4 v0000016b2d4cba10_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0000016b2d4cb830_0, 0, 8;
    %load/vec4 v0000016b2d4cb830_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_38.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016b2d4cc910_0, 0, 1;
T_38.7 ;
    %jmp T_38.6;
T_38.6 ;
    %pop/vec4 1;
    %vpi_call 12 58 "$display", "MemRead: mar= %h, ByteSel=%h, MemData=%h", &PV<v0000016b2d4ccd70_0, 2, 6>, &PV<v0000016b2d4ccd70_0, 0, 2>, v0000016b2d4cb830_0 {0 0 0};
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000016b2d4568d0;
T_39 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016b2d4cc370_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016b2d4cc370_0, 0;
    %end;
    .thread T_39;
    .scope S_0000016b2d4568d0;
T_40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016b2d4cccd0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016b2d4cccd0_0, 0;
    %delay 5, 0;
    %jmp T_40;
    .thread T_40;
    .scope S_0000016b2d4568d0;
T_41 ;
    %wait E_0000016b2d445110;
    %load/vec4 v0000016b2d4cc0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
T_41.0 ;
    %load/vec4 v0000016b2d4cce10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %vpi_call 3 48 "$display", "Write: mar=%d:Data=%d", v0000016b2d4cbab0_0, v0000016b2d4cbfb0_0 {0 0 0};
    %vpi_call 3 49 "$display", "Simulation completely successful" {0 0 0};
T_41.2 ;
    %load/vec4 v0000016b2d4cce10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.4, 4;
T_41.4 ;
    %load/vec4 v0000016b2d4cc5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %vpi_call 3 61 "$finish" {0 0 0};
T_41.6 ;
    %jmp T_41;
    .thread T_41;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "logic_components.v";
    "testbench1.sv";
    "mips.sv";
    "controller.sv";
    "aludec.sv";
    "outputlogic.sv";
    "statelogic.sv";
    "datapath.sv";
    "alu.sv";
    "regfile.sv";
    "exmemory.sv";
