Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sun May 01 15:47:28 2016
| Host         : LAPTOP-50QHPPJG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Nexys4fpga_timing_summary_routed.rpt -rpx Nexys4fpga_timing_summary_routed.rpx
| Design       : Nexys4fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: PRJ_Demo/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/DRCK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: PRJ_Demo/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/UPDATE (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.804        0.000                      0                 1888        0.060        0.000                      0                 1888        3.000        0.000                       0                   752  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk_out3_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.804        0.000                      0                 1815        0.060        0.000                      0                 1815        3.750        0.000                       0                   720  
  clk_out3_clk_wiz_0       34.460        0.000                      0                   46        0.196        0.000                      0                   46       19.500        0.000                       0                    28  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clk_wiz_0  clk_out1_clk_wiz_0        6.751        0.000                      0                   14        0.275        0.000                      0                   14  
clk_out1_clk_wiz_0  clk_out3_clk_wiz_0        5.854        0.000                      0                   26        0.328        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_Wizard/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_Wizard/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_Wizard/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_Wizard/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_Wizard/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_Wizard/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/WRLDIF/LocX_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.594ns  (logic 3.321ns (38.642%)  route 5.273ns (61.358%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.670    -0.870    ROJO/BOTSIMPGM/clk_out1
    RAMB18_X1Y24         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  ROJO/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.272     2.855    ROJO/BOTSIMCPU/lower_reg_banks/ADDRC0
    SLICE_X60Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.008 f  ROJO/BOTSIMCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.841     3.849    ROJO/BOTSIMCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X58Y62         LUT5 (Prop_lut5_I0_O)        0.357     4.206 f  ROJO/BOTSIMCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=44, routed)          2.395     6.602    ROJO/BOTSIMCPU/port_id[2]
    SLICE_X14Y72         LUT5 (Prop_lut5_I3_O)        0.357     6.959 r  ROJO/BOTSIMCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.765     7.724    ROJO/WRLDIF/write_strobe_flop_2[0]
    SLICE_X14Y77         FDRE                                         r  ROJO/WRLDIF/LocX_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.510     8.490    ROJO/WRLDIF/clk_out1
    SLICE_X14Y77         FDRE                                         r  ROJO/WRLDIF/LocX_int_reg[4]/C
                         clock pessimism              0.487     8.977    
                         clock uncertainty           -0.073     8.904    
    SLICE_X14Y77         FDRE (Setup_fdre_C_CE)      -0.376     8.528    ROJO/WRLDIF/LocX_int_reg[4]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/WRLDIF/RMDist_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.398ns  (logic 3.318ns (39.509%)  route 5.080ns (60.491%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.670    -0.870    ROJO/BOTSIMPGM/clk_out1
    RAMB18_X1Y24         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  ROJO/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.433     3.017    ROJO/BOTSIMCPU/lower_reg_banks/ADDRA0
    SLICE_X60Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.167 f  ROJO/BOTSIMCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.982     4.149    ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y62         LUT5 (Prop_lut5_I0_O)        0.356     4.505 f  ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=53, routed)          2.093     6.598    ROJO/BOTSIMCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X15Y74         LUT5 (Prop_lut5_I1_O)        0.358     6.956 r  ROJO/BOTSIMCPU/RMDist_int[7]_i_1/O
                         net (fo=8, routed)           0.572     7.528    ROJO/WRLDIF/write_strobe_flop_7[0]
    SLICE_X14Y74         FDRE                                         r  ROJO/WRLDIF/RMDist_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.507     8.487    ROJO/WRLDIF/clk_out1
    SLICE_X14Y74         FDRE                                         r  ROJO/WRLDIF/RMDist_int_reg[0]/C
                         clock pessimism              0.487     8.974    
                         clock uncertainty           -0.073     8.901    
    SLICE_X14Y74         FDRE (Setup_fdre_C_CE)      -0.377     8.524    ROJO/WRLDIF/RMDist_int_reg[0]
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/WRLDIF/RMDist_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.398ns  (logic 3.318ns (39.509%)  route 5.080ns (60.491%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.670    -0.870    ROJO/BOTSIMPGM/clk_out1
    RAMB18_X1Y24         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  ROJO/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.433     3.017    ROJO/BOTSIMCPU/lower_reg_banks/ADDRA0
    SLICE_X60Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.167 f  ROJO/BOTSIMCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.982     4.149    ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y62         LUT5 (Prop_lut5_I0_O)        0.356     4.505 f  ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=53, routed)          2.093     6.598    ROJO/BOTSIMCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X15Y74         LUT5 (Prop_lut5_I1_O)        0.358     6.956 r  ROJO/BOTSIMCPU/RMDist_int[7]_i_1/O
                         net (fo=8, routed)           0.572     7.528    ROJO/WRLDIF/write_strobe_flop_7[0]
    SLICE_X14Y74         FDRE                                         r  ROJO/WRLDIF/RMDist_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.507     8.487    ROJO/WRLDIF/clk_out1
    SLICE_X14Y74         FDRE                                         r  ROJO/WRLDIF/RMDist_int_reg[1]/C
                         clock pessimism              0.487     8.974    
                         clock uncertainty           -0.073     8.901    
    SLICE_X14Y74         FDRE (Setup_fdre_C_CE)      -0.377     8.524    ROJO/WRLDIF/RMDist_int_reg[1]
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/WRLDIF/RMDist_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.398ns  (logic 3.318ns (39.509%)  route 5.080ns (60.491%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.670    -0.870    ROJO/BOTSIMPGM/clk_out1
    RAMB18_X1Y24         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  ROJO/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.433     3.017    ROJO/BOTSIMCPU/lower_reg_banks/ADDRA0
    SLICE_X60Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.167 f  ROJO/BOTSIMCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.982     4.149    ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y62         LUT5 (Prop_lut5_I0_O)        0.356     4.505 f  ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=53, routed)          2.093     6.598    ROJO/BOTSIMCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X15Y74         LUT5 (Prop_lut5_I1_O)        0.358     6.956 r  ROJO/BOTSIMCPU/RMDist_int[7]_i_1/O
                         net (fo=8, routed)           0.572     7.528    ROJO/WRLDIF/write_strobe_flop_7[0]
    SLICE_X14Y74         FDRE                                         r  ROJO/WRLDIF/RMDist_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.507     8.487    ROJO/WRLDIF/clk_out1
    SLICE_X14Y74         FDRE                                         r  ROJO/WRLDIF/RMDist_int_reg[2]/C
                         clock pessimism              0.487     8.974    
                         clock uncertainty           -0.073     8.901    
    SLICE_X14Y74         FDRE (Setup_fdre_C_CE)      -0.377     8.524    ROJO/WRLDIF/RMDist_int_reg[2]
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/WRLDIF/RMDist_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.398ns  (logic 3.318ns (39.509%)  route 5.080ns (60.491%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.670    -0.870    ROJO/BOTSIMPGM/clk_out1
    RAMB18_X1Y24         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  ROJO/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.433     3.017    ROJO/BOTSIMCPU/lower_reg_banks/ADDRA0
    SLICE_X60Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.167 f  ROJO/BOTSIMCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.982     4.149    ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y62         LUT5 (Prop_lut5_I0_O)        0.356     4.505 f  ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=53, routed)          2.093     6.598    ROJO/BOTSIMCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X15Y74         LUT5 (Prop_lut5_I1_O)        0.358     6.956 r  ROJO/BOTSIMCPU/RMDist_int[7]_i_1/O
                         net (fo=8, routed)           0.572     7.528    ROJO/WRLDIF/write_strobe_flop_7[0]
    SLICE_X14Y74         FDRE                                         r  ROJO/WRLDIF/RMDist_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.507     8.487    ROJO/WRLDIF/clk_out1
    SLICE_X14Y74         FDRE                                         r  ROJO/WRLDIF/RMDist_int_reg[3]/C
                         clock pessimism              0.487     8.974    
                         clock uncertainty           -0.073     8.901    
    SLICE_X14Y74         FDRE (Setup_fdre_C_CE)      -0.377     8.524    ROJO/WRLDIF/RMDist_int_reg[3]
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/WRLDIF/RMDist_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.398ns  (logic 3.318ns (39.509%)  route 5.080ns (60.491%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.670    -0.870    ROJO/BOTSIMPGM/clk_out1
    RAMB18_X1Y24         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  ROJO/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.433     3.017    ROJO/BOTSIMCPU/lower_reg_banks/ADDRA0
    SLICE_X60Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.167 f  ROJO/BOTSIMCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.982     4.149    ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y62         LUT5 (Prop_lut5_I0_O)        0.356     4.505 f  ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=53, routed)          2.093     6.598    ROJO/BOTSIMCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X15Y74         LUT5 (Prop_lut5_I1_O)        0.358     6.956 r  ROJO/BOTSIMCPU/RMDist_int[7]_i_1/O
                         net (fo=8, routed)           0.572     7.528    ROJO/WRLDIF/write_strobe_flop_7[0]
    SLICE_X14Y74         FDRE                                         r  ROJO/WRLDIF/RMDist_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.507     8.487    ROJO/WRLDIF/clk_out1
    SLICE_X14Y74         FDRE                                         r  ROJO/WRLDIF/RMDist_int_reg[4]/C
                         clock pessimism              0.487     8.974    
                         clock uncertainty           -0.073     8.901    
    SLICE_X14Y74         FDRE (Setup_fdre_C_CE)      -0.377     8.524    ROJO/WRLDIF/RMDist_int_reg[4]
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/WRLDIF/RMDist_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.398ns  (logic 3.318ns (39.509%)  route 5.080ns (60.491%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.670    -0.870    ROJO/BOTSIMPGM/clk_out1
    RAMB18_X1Y24         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  ROJO/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.433     3.017    ROJO/BOTSIMCPU/lower_reg_banks/ADDRA0
    SLICE_X60Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.167 f  ROJO/BOTSIMCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.982     4.149    ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y62         LUT5 (Prop_lut5_I0_O)        0.356     4.505 f  ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=53, routed)          2.093     6.598    ROJO/BOTSIMCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X15Y74         LUT5 (Prop_lut5_I1_O)        0.358     6.956 r  ROJO/BOTSIMCPU/RMDist_int[7]_i_1/O
                         net (fo=8, routed)           0.572     7.528    ROJO/WRLDIF/write_strobe_flop_7[0]
    SLICE_X14Y74         FDRE                                         r  ROJO/WRLDIF/RMDist_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.507     8.487    ROJO/WRLDIF/clk_out1
    SLICE_X14Y74         FDRE                                         r  ROJO/WRLDIF/RMDist_int_reg[5]/C
                         clock pessimism              0.487     8.974    
                         clock uncertainty           -0.073     8.901    
    SLICE_X14Y74         FDRE (Setup_fdre_C_CE)      -0.377     8.524    ROJO/WRLDIF/RMDist_int_reg[5]
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/WRLDIF/RMDist_int_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.398ns  (logic 3.318ns (39.509%)  route 5.080ns (60.491%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.670    -0.870    ROJO/BOTSIMPGM/clk_out1
    RAMB18_X1Y24         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  ROJO/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.433     3.017    ROJO/BOTSIMCPU/lower_reg_banks/ADDRA0
    SLICE_X60Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.167 f  ROJO/BOTSIMCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.982     4.149    ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y62         LUT5 (Prop_lut5_I0_O)        0.356     4.505 f  ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=53, routed)          2.093     6.598    ROJO/BOTSIMCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X15Y74         LUT5 (Prop_lut5_I1_O)        0.358     6.956 r  ROJO/BOTSIMCPU/RMDist_int[7]_i_1/O
                         net (fo=8, routed)           0.572     7.528    ROJO/WRLDIF/write_strobe_flop_7[0]
    SLICE_X14Y74         FDRE                                         r  ROJO/WRLDIF/RMDist_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.507     8.487    ROJO/WRLDIF/clk_out1
    SLICE_X14Y74         FDRE                                         r  ROJO/WRLDIF/RMDist_int_reg[6]/C
                         clock pessimism              0.487     8.974    
                         clock uncertainty           -0.073     8.901    
    SLICE_X14Y74         FDRE (Setup_fdre_C_CE)      -0.377     8.524    ROJO/WRLDIF/RMDist_int_reg[6]
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/WRLDIF/RMDist_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.398ns  (logic 3.318ns (39.509%)  route 5.080ns (60.491%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.670    -0.870    ROJO/BOTSIMPGM/clk_out1
    RAMB18_X1Y24         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  ROJO/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.433     3.017    ROJO/BOTSIMCPU/lower_reg_banks/ADDRA0
    SLICE_X60Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.167 f  ROJO/BOTSIMCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.982     4.149    ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y62         LUT5 (Prop_lut5_I0_O)        0.356     4.505 f  ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=53, routed)          2.093     6.598    ROJO/BOTSIMCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X15Y74         LUT5 (Prop_lut5_I1_O)        0.358     6.956 r  ROJO/BOTSIMCPU/RMDist_int[7]_i_1/O
                         net (fo=8, routed)           0.572     7.528    ROJO/WRLDIF/write_strobe_flop_7[0]
    SLICE_X14Y74         FDRE                                         r  ROJO/WRLDIF/RMDist_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.507     8.487    ROJO/WRLDIF/clk_out1
    SLICE_X14Y74         FDRE                                         r  ROJO/WRLDIF/RMDist_int_reg[7]/C
                         clock pessimism              0.487     8.974    
                         clock uncertainty           -0.073     8.901    
    SLICE_X14Y74         FDRE (Setup_fdre_C_CE)      -0.377     8.524    ROJO/WRLDIF/RMDist_int_reg[7]
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/WRLDIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.921ns  (logic 3.442ns (38.581%)  route 5.479ns (61.419%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.670    -0.870    ROJO/BOTSIMPGM/clk_out1
    RAMB18_X1Y24         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.584 r  ROJO/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.433     3.017    ROJO/BOTSIMCPU/lower_reg_banks/ADDRA0
    SLICE_X60Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.167 r  ROJO/BOTSIMCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.982     4.149    ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y62         LUT5 (Prop_lut5_I0_O)        0.356     4.505 r  ROJO/BOTSIMCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=53, routed)          1.370     5.875    ROJO/WRLDIF/kcpsm6_rom[0]
    SLICE_X28Y71         LUT6 (Prop_lut6_I4_O)        0.332     6.207 r  ROJO/WRLDIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           1.695     7.901    ROJO/BOTSIMCPU/BotInfo_int_reg[1]
    SLICE_X58Y69         LUT5 (Prop_lut5_I2_O)        0.150     8.051 r  ROJO/BOTSIMCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     8.051    ROJO/WRLDIF/RMDist_int_reg[7]_0[1]
    SLICE_X58Y69         FDRE                                         r  ROJO/WRLDIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.498     8.478    ROJO/WRLDIF/clk_out1
    SLICE_X58Y69         FDRE                                         r  ROJO/WRLDIF/DataOut_reg[1]/C
                         clock pessimism              0.559     9.037    
                         clock uncertainty           -0.073     8.964    
    SLICE_X58Y69         FDRE (Setup_fdre_C_D)        0.092     9.056    ROJO/WRLDIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  1.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 APPCPU/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            APPCPU/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.598    -0.566    APPCPU/clk_out1
    SLICE_X7Y66          FDRE                                         r  APPCPU/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  APPCPU/address_loop[4].pc_flop/Q
                         net (fo=3, routed)           0.079    -0.346    APPCPU/stack_ram_high/DIA0
    SLICE_X6Y66          RAMD32                                       r  APPCPU/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.867    -0.806    APPCPU/stack_ram_high/WCLK
    SLICE_X6Y66          RAMD32                                       r  APPCPU/stack_ram_high/RAMA/CLK
                         clock pessimism              0.253    -0.553    
    SLICE_X6Y66          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.406    APPCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ROJO/BOTSIMCPU/flag_enable_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/BOTSIMCPU/carry_flag_flop/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.002%)  route 0.153ns (51.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.560    -0.604    ROJO/BOTSIMCPU/clk_out1
    SLICE_X53Y64         FDRE                                         r  ROJO/BOTSIMCPU/flag_enable_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  ROJO/BOTSIMCPU/flag_enable_flop/Q
                         net (fo=2, routed)           0.153    -0.311    ROJO/BOTSIMCPU/flag_enable
    SLICE_X51Y63         FDRE                                         r  ROJO/BOTSIMCPU/carry_flag_flop/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.830    -0.843    ROJO/BOTSIMCPU/clk_out1
    SLICE_X51Y63         FDRE                                         r  ROJO/BOTSIMCPU/carry_flag_flop/C
                         clock pessimism              0.504    -0.339    
    SLICE_X51Y63         FDRE (Hold_fdre_C_CE)       -0.039    -0.378    ROJO/BOTSIMCPU/carry_flag_flop
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ROJO/BOTSIMCPU/flag_enable_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/BOTSIMCPU/zero_flag_flop/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.002%)  route 0.153ns (51.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.560    -0.604    ROJO/BOTSIMCPU/clk_out1
    SLICE_X53Y64         FDRE                                         r  ROJO/BOTSIMCPU/flag_enable_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  ROJO/BOTSIMCPU/flag_enable_flop/Q
                         net (fo=2, routed)           0.153    -0.311    ROJO/BOTSIMCPU/flag_enable
    SLICE_X51Y63         FDRE                                         r  ROJO/BOTSIMCPU/zero_flag_flop/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.830    -0.843    ROJO/BOTSIMCPU/clk_out1
    SLICE_X51Y63         FDRE                                         r  ROJO/BOTSIMCPU/zero_flag_flop/C
                         clock pessimism              0.504    -0.339    
    SLICE_X51Y63         FDRE (Hold_fdre_C_CE)       -0.039    -0.378    ROJO/BOTSIMCPU/zero_flag_flop
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 APPCPU/interrupt_ack_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N4IF/interrupt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.567    -0.597    APPCPU/clk_out1
    SLICE_X11Y69         FDRE                                         r  APPCPU/interrupt_ack_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  APPCPU/interrupt_ack_flop/Q
                         net (fo=1, routed)           0.054    -0.402    N4IF/interrupt_ack
    SLICE_X10Y69         LUT4 (Prop_lut4_I3_O)        0.045    -0.357 r  N4IF/interrupt_i_1/O
                         net (fo=1, routed)           0.000    -0.357    N4IF/interrupt_i_1_n_0
    SLICE_X10Y69         FDRE                                         r  N4IF/interrupt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.836    -0.837    N4IF/clk_out1
    SLICE_X10Y69         FDRE                                         r  N4IF/interrupt_reg/C
                         clock pessimism              0.253    -0.584    
    SLICE_X10Y69         FDRE (Hold_fdre_C_D)         0.121    -0.463    N4IF/interrupt_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ROJO/BOTSIMCPU/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/BOTSIMCPU/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.229%)  route 0.128ns (43.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.562    -0.602    ROJO/BOTSIMCPU/clk_out1
    SLICE_X56Y62         FDRE                                         r  ROJO/BOTSIMCPU/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  ROJO/BOTSIMCPU/address_loop[4].pc_flop/Q
                         net (fo=3, routed)           0.128    -0.311    ROJO/BOTSIMCPU/stack_ram_high/DIA0
    SLICE_X54Y62         RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.830    -0.843    ROJO/BOTSIMCPU/stack_ram_high/WCLK
    SLICE_X54Y62         RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMA/CLK
                         clock pessimism              0.275    -0.568    
    SLICE_X54Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.421    ROJO/BOTSIMCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ROJO/BOTSIMCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/BOTSIMCPU/stack_ram_high/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.957%)  route 0.300ns (68.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.560    -0.604    ROJO/BOTSIMCPU/clk_out1
    SLICE_X55Y63         FDRE                                         r  ROJO/BOTSIMCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  ROJO/BOTSIMCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.300    -0.163    ROJO/BOTSIMCPU/stack_ram_high/ADDRD1
    SLICE_X54Y62         RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.830    -0.843    ROJO/BOTSIMCPU/stack_ram_high/WCLK
    SLICE_X54Y62         RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMA/CLK
                         clock pessimism              0.255    -0.588    
    SLICE_X54Y62         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.279    ROJO/BOTSIMCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ROJO/BOTSIMCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/BOTSIMCPU/stack_ram_high/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.957%)  route 0.300ns (68.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.560    -0.604    ROJO/BOTSIMCPU/clk_out1
    SLICE_X55Y63         FDRE                                         r  ROJO/BOTSIMCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  ROJO/BOTSIMCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.300    -0.163    ROJO/BOTSIMCPU/stack_ram_high/ADDRD1
    SLICE_X54Y62         RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.830    -0.843    ROJO/BOTSIMCPU/stack_ram_high/WCLK
    SLICE_X54Y62         RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.255    -0.588    
    SLICE_X54Y62         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.279    ROJO/BOTSIMCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ROJO/BOTSIMCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/BOTSIMCPU/stack_ram_high/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.957%)  route 0.300ns (68.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.560    -0.604    ROJO/BOTSIMCPU/clk_out1
    SLICE_X55Y63         FDRE                                         r  ROJO/BOTSIMCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  ROJO/BOTSIMCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.300    -0.163    ROJO/BOTSIMCPU/stack_ram_high/ADDRD1
    SLICE_X54Y62         RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.830    -0.843    ROJO/BOTSIMCPU/stack_ram_high/WCLK
    SLICE_X54Y62         RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMB/CLK
                         clock pessimism              0.255    -0.588    
    SLICE_X54Y62         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.279    ROJO/BOTSIMCPU/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ROJO/BOTSIMCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/BOTSIMCPU/stack_ram_high/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.957%)  route 0.300ns (68.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.560    -0.604    ROJO/BOTSIMCPU/clk_out1
    SLICE_X55Y63         FDRE                                         r  ROJO/BOTSIMCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  ROJO/BOTSIMCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.300    -0.163    ROJO/BOTSIMCPU/stack_ram_high/ADDRD1
    SLICE_X54Y62         RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.830    -0.843    ROJO/BOTSIMCPU/stack_ram_high/WCLK
    SLICE_X54Y62         RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMB_D1/CLK
                         clock pessimism              0.255    -0.588    
    SLICE_X54Y62         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.279    ROJO/BOTSIMCPU/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ROJO/BOTSIMCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/BOTSIMCPU/stack_ram_high/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.957%)  route 0.300ns (68.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.560    -0.604    ROJO/BOTSIMCPU/clk_out1
    SLICE_X55Y63         FDRE                                         r  ROJO/BOTSIMCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  ROJO/BOTSIMCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.300    -0.163    ROJO/BOTSIMCPU/stack_ram_high/ADDRD1
    SLICE_X54Y62         RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.830    -0.843    ROJO/BOTSIMCPU/stack_ram_high/WCLK
    SLICE_X54Y62         RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.255    -0.588    
    SLICE_X54Y62         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.279    ROJO/BOTSIMCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_Wizard/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16     ROJO/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16     ROJO/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24     ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clock_Wizard/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_Wizard/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y69     APPCPU/active_interrupt_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y65      APPCPU/address_loop[0].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y66      APPCPU/address_loop[0].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y67      APPCPU/address_loop[10].pc_flop/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock_Wizard/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y70      APPCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y70      APPCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y64     ROJO/BOTSIMCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y64     ROJO/BOTSIMCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y62     ROJO/BOTSIMCPU/stack_ram_high/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y62     ROJO/BOTSIMCPU/stack_ram_high/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y62     ROJO/BOTSIMCPU/stack_ram_high/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y61     ROJO/BOTSIMCPU/stack_ram_low/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y61     ROJO/BOTSIMCPU/stack_ram_low/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y61     ROJO/BOTSIMCPU/stack_ram_low/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y66      APPCPU/stack_ram_high/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y66      APPCPU/stack_ram_high/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y66      APPCPU/stack_ram_high/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y66      APPCPU/stack_ram_high/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y66      APPCPU/stack_ram_high/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y66      APPCPU/stack_ram_high/RAMD_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y64     ROJO/BOTSIMCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y64     ROJO/BOTSIMCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y64     ROJO/BOTSIMCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y64     ROJO/BOTSIMCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.460ns  (required time - arrival time)
  Source:                 generate_dtg/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            generate_dtg/pixel_row_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 0.828ns (16.573%)  route 4.168ns (83.427%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.634    -0.906    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  generate_dtg/pixel_row_reg[2]/Q
                         net (fo=7, routed)           2.209     1.759    generate_dtg/vid_addr_reg[13][0]
    SLICE_X8Y80          LUT2 (Prop_lut2_I0_O)        0.124     1.883 f  generate_dtg/vert_sync_i_2/O
                         net (fo=2, routed)           0.621     2.504    generate_dtg/vert_sync_i_2_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124     2.628 f  generate_dtg/pixel_row[9]_i_4/O
                         net (fo=1, routed)           0.495     3.123    generate_dtg/pixel_row[9]_i_4_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124     3.247 r  generate_dtg/pixel_row[9]_i_1/O
                         net (fo=10, routed)          0.843     4.090    generate_dtg/pixel_row[9]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  generate_dtg/pixel_row_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.087    35.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402    36.888    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.513    38.493    generate_dtg/CLK
    SLICE_X9Y79          FDRE                                         r  generate_dtg/pixel_row_reg[6]/C
                         clock pessimism              0.577    39.070    
                         clock uncertainty           -0.091    38.980    
    SLICE_X9Y79          FDRE (Setup_fdre_C_R)       -0.429    38.551    generate_dtg/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                         38.551    
                         arrival time                          -4.090    
  -------------------------------------------------------------------
                         slack                                 34.460    

Slack (MET) :             34.460ns  (required time - arrival time)
  Source:                 generate_dtg/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            generate_dtg/pixel_row_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 0.828ns (16.573%)  route 4.168ns (83.427%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.634    -0.906    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  generate_dtg/pixel_row_reg[2]/Q
                         net (fo=7, routed)           2.209     1.759    generate_dtg/vid_addr_reg[13][0]
    SLICE_X8Y80          LUT2 (Prop_lut2_I0_O)        0.124     1.883 f  generate_dtg/vert_sync_i_2/O
                         net (fo=2, routed)           0.621     2.504    generate_dtg/vert_sync_i_2_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124     2.628 f  generate_dtg/pixel_row[9]_i_4/O
                         net (fo=1, routed)           0.495     3.123    generate_dtg/pixel_row[9]_i_4_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124     3.247 r  generate_dtg/pixel_row[9]_i_1/O
                         net (fo=10, routed)          0.843     4.090    generate_dtg/pixel_row[9]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  generate_dtg/pixel_row_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.087    35.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402    36.888    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.513    38.493    generate_dtg/CLK
    SLICE_X9Y79          FDRE                                         r  generate_dtg/pixel_row_reg[7]/C
                         clock pessimism              0.577    39.070    
                         clock uncertainty           -0.091    38.980    
    SLICE_X9Y79          FDRE (Setup_fdre_C_R)       -0.429    38.551    generate_dtg/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                         38.551    
                         arrival time                          -4.090    
  -------------------------------------------------------------------
                         slack                                 34.460    

Slack (MET) :             34.460ns  (required time - arrival time)
  Source:                 generate_dtg/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            generate_dtg/pixel_row_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 0.828ns (16.573%)  route 4.168ns (83.427%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.634    -0.906    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  generate_dtg/pixel_row_reg[2]/Q
                         net (fo=7, routed)           2.209     1.759    generate_dtg/vid_addr_reg[13][0]
    SLICE_X8Y80          LUT2 (Prop_lut2_I0_O)        0.124     1.883 f  generate_dtg/vert_sync_i_2/O
                         net (fo=2, routed)           0.621     2.504    generate_dtg/vert_sync_i_2_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124     2.628 f  generate_dtg/pixel_row[9]_i_4/O
                         net (fo=1, routed)           0.495     3.123    generate_dtg/pixel_row[9]_i_4_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124     3.247 r  generate_dtg/pixel_row[9]_i_1/O
                         net (fo=10, routed)          0.843     4.090    generate_dtg/pixel_row[9]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  generate_dtg/pixel_row_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.087    35.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402    36.888    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.513    38.493    generate_dtg/CLK
    SLICE_X9Y79          FDRE                                         r  generate_dtg/pixel_row_reg[8]/C
                         clock pessimism              0.577    39.070    
                         clock uncertainty           -0.091    38.980    
    SLICE_X9Y79          FDRE (Setup_fdre_C_R)       -0.429    38.551    generate_dtg/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                         38.551    
                         arrival time                          -4.090    
  -------------------------------------------------------------------
                         slack                                 34.460    

Slack (MET) :             34.460ns  (required time - arrival time)
  Source:                 generate_dtg/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            generate_dtg/pixel_row_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 0.828ns (16.573%)  route 4.168ns (83.427%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.634    -0.906    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  generate_dtg/pixel_row_reg[2]/Q
                         net (fo=7, routed)           2.209     1.759    generate_dtg/vid_addr_reg[13][0]
    SLICE_X8Y80          LUT2 (Prop_lut2_I0_O)        0.124     1.883 f  generate_dtg/vert_sync_i_2/O
                         net (fo=2, routed)           0.621     2.504    generate_dtg/vert_sync_i_2_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124     2.628 f  generate_dtg/pixel_row[9]_i_4/O
                         net (fo=1, routed)           0.495     3.123    generate_dtg/pixel_row[9]_i_4_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124     3.247 r  generate_dtg/pixel_row[9]_i_1/O
                         net (fo=10, routed)          0.843     4.090    generate_dtg/pixel_row[9]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  generate_dtg/pixel_row_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.087    35.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402    36.888    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.513    38.493    generate_dtg/CLK
    SLICE_X9Y79          FDRE                                         r  generate_dtg/pixel_row_reg[9]/C
                         clock pessimism              0.577    39.070    
                         clock uncertainty           -0.091    38.980    
    SLICE_X9Y79          FDRE (Setup_fdre_C_R)       -0.429    38.551    generate_dtg/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                         38.551    
                         arrival time                          -4.090    
  -------------------------------------------------------------------
                         slack                                 34.460    

Slack (MET) :             34.575ns  (required time - arrival time)
  Source:                 generate_dtg/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            generate_dtg/pixel_row_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.828ns (16.881%)  route 4.077ns (83.119%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.634    -0.906    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  generate_dtg/pixel_row_reg[2]/Q
                         net (fo=7, routed)           2.209     1.759    generate_dtg/vid_addr_reg[13][0]
    SLICE_X8Y80          LUT2 (Prop_lut2_I0_O)        0.124     1.883 f  generate_dtg/vert_sync_i_2/O
                         net (fo=2, routed)           0.621     2.504    generate_dtg/vert_sync_i_2_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124     2.628 f  generate_dtg/pixel_row[9]_i_4/O
                         net (fo=1, routed)           0.495     3.123    generate_dtg/pixel_row[9]_i_4_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124     3.247 r  generate_dtg/pixel_row[9]_i_1/O
                         net (fo=10, routed)          0.752     3.999    generate_dtg/pixel_row[9]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.087    35.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402    36.888    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.513    38.493    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[0]/C
                         clock pessimism              0.601    39.094    
                         clock uncertainty           -0.091    39.004    
    SLICE_X9Y80          FDRE (Setup_fdre_C_R)       -0.429    38.575    generate_dtg/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                         38.575    
                         arrival time                          -3.999    
  -------------------------------------------------------------------
                         slack                                 34.575    

Slack (MET) :             34.575ns  (required time - arrival time)
  Source:                 generate_dtg/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            generate_dtg/pixel_row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.828ns (16.881%)  route 4.077ns (83.119%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.634    -0.906    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  generate_dtg/pixel_row_reg[2]/Q
                         net (fo=7, routed)           2.209     1.759    generate_dtg/vid_addr_reg[13][0]
    SLICE_X8Y80          LUT2 (Prop_lut2_I0_O)        0.124     1.883 f  generate_dtg/vert_sync_i_2/O
                         net (fo=2, routed)           0.621     2.504    generate_dtg/vert_sync_i_2_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124     2.628 f  generate_dtg/pixel_row[9]_i_4/O
                         net (fo=1, routed)           0.495     3.123    generate_dtg/pixel_row[9]_i_4_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124     3.247 r  generate_dtg/pixel_row[9]_i_1/O
                         net (fo=10, routed)          0.752     3.999    generate_dtg/pixel_row[9]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.087    35.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402    36.888    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.513    38.493    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[1]/C
                         clock pessimism              0.601    39.094    
                         clock uncertainty           -0.091    39.004    
    SLICE_X9Y80          FDRE (Setup_fdre_C_R)       -0.429    38.575    generate_dtg/pixel_row_reg[1]
  -------------------------------------------------------------------
                         required time                         38.575    
                         arrival time                          -3.999    
  -------------------------------------------------------------------
                         slack                                 34.575    

Slack (MET) :             34.575ns  (required time - arrival time)
  Source:                 generate_dtg/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            generate_dtg/pixel_row_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.828ns (16.881%)  route 4.077ns (83.119%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.634    -0.906    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  generate_dtg/pixel_row_reg[2]/Q
                         net (fo=7, routed)           2.209     1.759    generate_dtg/vid_addr_reg[13][0]
    SLICE_X8Y80          LUT2 (Prop_lut2_I0_O)        0.124     1.883 f  generate_dtg/vert_sync_i_2/O
                         net (fo=2, routed)           0.621     2.504    generate_dtg/vert_sync_i_2_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124     2.628 f  generate_dtg/pixel_row[9]_i_4/O
                         net (fo=1, routed)           0.495     3.123    generate_dtg/pixel_row[9]_i_4_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124     3.247 r  generate_dtg/pixel_row[9]_i_1/O
                         net (fo=10, routed)          0.752     3.999    generate_dtg/pixel_row[9]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.087    35.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402    36.888    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.513    38.493    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[2]/C
                         clock pessimism              0.601    39.094    
                         clock uncertainty           -0.091    39.004    
    SLICE_X9Y80          FDRE (Setup_fdre_C_R)       -0.429    38.575    generate_dtg/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                         38.575    
                         arrival time                          -3.999    
  -------------------------------------------------------------------
                         slack                                 34.575    

Slack (MET) :             34.575ns  (required time - arrival time)
  Source:                 generate_dtg/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            generate_dtg/pixel_row_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.828ns (16.881%)  route 4.077ns (83.119%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.634    -0.906    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  generate_dtg/pixel_row_reg[2]/Q
                         net (fo=7, routed)           2.209     1.759    generate_dtg/vid_addr_reg[13][0]
    SLICE_X8Y80          LUT2 (Prop_lut2_I0_O)        0.124     1.883 f  generate_dtg/vert_sync_i_2/O
                         net (fo=2, routed)           0.621     2.504    generate_dtg/vert_sync_i_2_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124     2.628 f  generate_dtg/pixel_row[9]_i_4/O
                         net (fo=1, routed)           0.495     3.123    generate_dtg/pixel_row[9]_i_4_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124     3.247 r  generate_dtg/pixel_row[9]_i_1/O
                         net (fo=10, routed)          0.752     3.999    generate_dtg/pixel_row[9]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.087    35.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402    36.888    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.513    38.493    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[3]/C
                         clock pessimism              0.601    39.094    
                         clock uncertainty           -0.091    39.004    
    SLICE_X9Y80          FDRE (Setup_fdre_C_R)       -0.429    38.575    generate_dtg/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                         38.575    
                         arrival time                          -3.999    
  -------------------------------------------------------------------
                         slack                                 34.575    

Slack (MET) :             34.575ns  (required time - arrival time)
  Source:                 generate_dtg/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            generate_dtg/pixel_row_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.828ns (16.881%)  route 4.077ns (83.119%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.634    -0.906    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  generate_dtg/pixel_row_reg[2]/Q
                         net (fo=7, routed)           2.209     1.759    generate_dtg/vid_addr_reg[13][0]
    SLICE_X8Y80          LUT2 (Prop_lut2_I0_O)        0.124     1.883 f  generate_dtg/vert_sync_i_2/O
                         net (fo=2, routed)           0.621     2.504    generate_dtg/vert_sync_i_2_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124     2.628 f  generate_dtg/pixel_row[9]_i_4/O
                         net (fo=1, routed)           0.495     3.123    generate_dtg/pixel_row[9]_i_4_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124     3.247 r  generate_dtg/pixel_row[9]_i_1/O
                         net (fo=10, routed)          0.752     3.999    generate_dtg/pixel_row[9]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.087    35.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402    36.888    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.513    38.493    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[4]/C
                         clock pessimism              0.601    39.094    
                         clock uncertainty           -0.091    39.004    
    SLICE_X9Y80          FDRE (Setup_fdre_C_R)       -0.429    38.575    generate_dtg/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                         38.575    
                         arrival time                          -3.999    
  -------------------------------------------------------------------
                         slack                                 34.575    

Slack (MET) :             34.575ns  (required time - arrival time)
  Source:                 generate_dtg/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            generate_dtg/pixel_row_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.828ns (16.881%)  route 4.077ns (83.119%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.634    -0.906    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  generate_dtg/pixel_row_reg[2]/Q
                         net (fo=7, routed)           2.209     1.759    generate_dtg/vid_addr_reg[13][0]
    SLICE_X8Y80          LUT2 (Prop_lut2_I0_O)        0.124     1.883 f  generate_dtg/vert_sync_i_2/O
                         net (fo=2, routed)           0.621     2.504    generate_dtg/vert_sync_i_2_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124     2.628 f  generate_dtg/pixel_row[9]_i_4/O
                         net (fo=1, routed)           0.495     3.123    generate_dtg/pixel_row[9]_i_4_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124     3.247 r  generate_dtg/pixel_row[9]_i_1/O
                         net (fo=10, routed)          0.752     3.999    generate_dtg/pixel_row[9]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.087    35.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402    36.888    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.513    38.493    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[5]/C
                         clock pessimism              0.601    39.094    
                         clock uncertainty           -0.091    39.004    
    SLICE_X9Y80          FDRE (Setup_fdre_C_R)       -0.429    38.575    generate_dtg/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                         38.575    
                         arrival time                          -3.999    
  -------------------------------------------------------------------
                         slack                                 34.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 generate_dtg/pixel_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            generate_dtg/video_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.029%)  route 0.165ns (46.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.567    -0.597    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  generate_dtg/pixel_row_reg[5]/Q
                         net (fo=9, routed)           0.165    -0.292    generate_dtg/vid_addr_reg[13][3]
    SLICE_X10Y79         LUT6 (Prop_lut6_I0_O)        0.045    -0.247 r  generate_dtg/video_on_i_1/O
                         net (fo=1, routed)           0.000    -0.247    generate_dtg/video_on0
    SLICE_X10Y79         FDRE                                         r  generate_dtg/video_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.835    -0.838    generate_dtg/CLK
    SLICE_X10Y79         FDRE                                         r  generate_dtg/video_on_reg/C
                         clock pessimism              0.275    -0.563    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.121    -0.442    generate_dtg/video_on_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 generate_dtg/pixel_column_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            generate_dtg/pixel_column_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.243%)  route 0.104ns (29.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.566    -0.598    generate_dtg/CLK
    SLICE_X10Y79         FDRE                                         r  generate_dtg/pixel_column_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  generate_dtg/pixel_column_reg[7]/Q
                         net (fo=8, routed)           0.104    -0.346    generate_dtg/Q[5]
    SLICE_X10Y79         LUT6 (Prop_lut6_I3_O)        0.098    -0.248 r  generate_dtg/pixel_column[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    generate_dtg/pixel_column[9]_i_1_n_0
    SLICE_X10Y79         FDRE                                         r  generate_dtg/pixel_column_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.835    -0.838    generate_dtg/CLK
    SLICE_X10Y79         FDRE                                         r  generate_dtg/pixel_column_reg[9]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.121    -0.477    generate_dtg/pixel_column_reg[9]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 generate_dtg/pixel_column_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            generate_dtg/pixel_column_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.246ns (69.844%)  route 0.106ns (30.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.566    -0.598    generate_dtg/CLK
    SLICE_X10Y79         FDRE                                         r  generate_dtg/pixel_column_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  generate_dtg/pixel_column_reg[7]/Q
                         net (fo=8, routed)           0.106    -0.344    generate_dtg/Q[5]
    SLICE_X10Y79         LUT6 (Prop_lut6_I1_O)        0.098    -0.246 r  generate_dtg/pixel_column[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    generate_dtg/pixel_column[8]_i_1_n_0
    SLICE_X10Y79         FDRE                                         r  generate_dtg/pixel_column_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.835    -0.838    generate_dtg/CLK
    SLICE_X10Y79         FDRE                                         r  generate_dtg/pixel_column_reg[8]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.120    -0.478    generate_dtg/pixel_column_reg[8]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 generate_dtg/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            generate_dtg/vert_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.535%)  route 0.205ns (52.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.567    -0.597    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  generate_dtg/pixel_row_reg[0]/Q
                         net (fo=8, routed)           0.205    -0.251    generate_dtg/pixel_row[0]
    SLICE_X10Y80         LUT6 (Prop_lut6_I1_O)        0.045    -0.206 r  generate_dtg/vert_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.206    generate_dtg/vert_sync_i_1_n_0
    SLICE_X10Y80         FDRE                                         r  generate_dtg/vert_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.836    -0.837    generate_dtg/CLK
    SLICE_X10Y80         FDRE                                         r  generate_dtg/vert_sync_reg/C
                         clock pessimism              0.275    -0.562    
    SLICE_X10Y80         FDRE (Hold_fdre_C_D)         0.121    -0.441    generate_dtg/vert_sync_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 generate_dtg/pixel_column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            generate_dtg/pixel_column_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.568    -0.596    generate_dtg/CLK
    SLICE_X8Y81          FDRE                                         r  generate_dtg/pixel_column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  generate_dtg/pixel_column_reg[0]/Q
                         net (fo=7, routed)           0.160    -0.272    generate_dtg/pixel_column[0]
    SLICE_X8Y81          LUT1 (Prop_lut1_I0_O)        0.045    -0.227 r  generate_dtg/pixel_column[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    generate_dtg/pixel_column_0[0]
    SLICE_X8Y81          FDRE                                         r  generate_dtg/pixel_column_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.837    -0.836    generate_dtg/CLK
    SLICE_X8Y81          FDRE                                         r  generate_dtg/pixel_column_reg[0]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X8Y81          FDRE (Hold_fdre_C_D)         0.121    -0.475    generate_dtg/pixel_column_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 generate_dtg/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            generate_dtg/pixel_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.567    -0.597    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  generate_dtg/pixel_row_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.277    generate_dtg/pixel_row[0]
    SLICE_X9Y80          LUT2 (Prop_lut2_I0_O)        0.042    -0.235 r  generate_dtg/pixel_row[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    generate_dtg/pixel_row[1]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.836    -0.837    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[1]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X9Y80          FDRE (Hold_fdre_C_D)         0.107    -0.490    generate_dtg/pixel_row_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 generate_dtg/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            generate_dtg/pixel_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.567    -0.597    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  generate_dtg/pixel_row_reg[0]/Q
                         net (fo=8, routed)           0.181    -0.275    generate_dtg/pixel_row[0]
    SLICE_X9Y80          LUT4 (Prop_lut4_I1_O)        0.043    -0.232 r  generate_dtg/pixel_row[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    generate_dtg/p_0_in[3]
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.836    -0.837    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[3]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X9Y80          FDRE (Hold_fdre_C_D)         0.107    -0.490    generate_dtg/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 generate_dtg/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            generate_dtg/pixel_row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.198%)  route 0.177ns (48.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.567    -0.597    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  generate_dtg/pixel_row_reg[0]/Q
                         net (fo=8, routed)           0.177    -0.279    generate_dtg/pixel_row[0]
    SLICE_X9Y80          LUT5 (Prop_lut5_I3_O)        0.045    -0.234 r  generate_dtg/pixel_row[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    generate_dtg/p_0_in[4]
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.836    -0.837    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[4]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X9Y80          FDRE (Hold_fdre_C_D)         0.092    -0.505    generate_dtg/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 generate_dtg/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            generate_dtg/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.198%)  route 0.177ns (48.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.567    -0.597    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  generate_dtg/pixel_row_reg[0]/Q
                         net (fo=8, routed)           0.177    -0.279    generate_dtg/pixel_row[0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  generate_dtg/pixel_row[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    generate_dtg/p_0_in[5]
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.836    -0.837    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[5]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X9Y80          FDRE (Hold_fdre_C_D)         0.092    -0.505    generate_dtg/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 generate_dtg/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            generate_dtg/pixel_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.567    -0.597    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  generate_dtg/pixel_row_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.277    generate_dtg/pixel_row[0]
    SLICE_X9Y80          LUT1 (Prop_lut1_I0_O)        0.045    -0.232 r  generate_dtg/pixel_row[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    generate_dtg/p_0_in[0]
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.836    -0.837    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[0]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X9Y80          FDRE (Hold_fdre_C_D)         0.091    -0.506    generate_dtg/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_Wizard/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clock_Wizard/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock_Wizard/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y81      generate_dtg/pixel_column_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y81      generate_dtg/pixel_column_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y81      generate_dtg/pixel_column_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y81      generate_dtg/pixel_column_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y81      generate_dtg/pixel_column_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y80     generate_dtg/pixel_column_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y79     generate_dtg/pixel_column_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y79     generate_dtg/pixel_column_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clock_Wizard/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y81      generate_dtg/pixel_column_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y81      generate_dtg/pixel_column_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y81      generate_dtg/pixel_column_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y81      generate_dtg/pixel_column_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y81      generate_dtg/pixel_column_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y79     generate_dtg/pixel_column_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y79     generate_dtg/pixel_column_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y79     generate_dtg/pixel_column_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y79      generate_dtg/pixel_row_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y79      generate_dtg/pixel_row_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y81      generate_dtg/pixel_column_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y81      generate_dtg/pixel_column_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y81      generate_dtg/pixel_column_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y81      generate_dtg/pixel_column_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y81      generate_dtg/pixel_column_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y80     generate_dtg/pixel_column_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y79     generate_dtg/pixel_column_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y79     generate_dtg/pixel_column_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y79     generate_dtg/pixel_column_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y80      generate_dtg/pixel_row_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_Wizard/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clock_Wizard/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_Wizard/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_Wizard/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_Wizard/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock_Wizard/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 generate_dtg/pixel_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROJO/MAP/vid_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 0.456ns (16.137%)  route 2.370ns (83.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.634    -0.906    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  generate_dtg/pixel_row_reg[4]/Q
                         net (fo=6, routed)           2.370     1.920    ROJO/MAP/pixel_row_reg[8][9]
    SLICE_X8Y80          FDRE                                         r  ROJO/MAP/vid_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.513     8.493    ROJO/MAP/clk_out1
    SLICE_X8Y80          FDRE                                         r  ROJO/MAP/vid_addr_reg[9]/C
                         clock pessimism              0.402     8.895    
                         clock uncertainty           -0.211     8.684    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)       -0.013     8.671    ROJO/MAP/vid_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.671    
                         arrival time                          -1.920    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.868ns  (required time - arrival time)
  Source:                 generate_dtg/pixel_column_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROJO/MAP/vid_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.518ns (19.454%)  route 2.145ns (80.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.635    -0.905    generate_dtg/CLK
    SLICE_X8Y81          FDRE                                         r  generate_dtg/pixel_column_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  generate_dtg/pixel_column_reg[4]/Q
                         net (fo=5, routed)           2.145     1.758    ROJO/MAP/pixel_row_reg[8][2]
    SLICE_X8Y80          FDRE                                         r  ROJO/MAP/vid_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.513     8.493    ROJO/MAP/clk_out1
    SLICE_X8Y80          FDRE                                         r  ROJO/MAP/vid_addr_reg[2]/C
                         clock pessimism              0.402     8.895    
                         clock uncertainty           -0.211     8.684    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)       -0.058     8.626    ROJO/MAP/vid_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.626    
                         arrival time                          -1.758    
  -------------------------------------------------------------------
                         slack                                  6.868    

Slack (MET) :             7.088ns  (required time - arrival time)
  Source:                 generate_dtg/pixel_column_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROJO/MAP/vid_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.478ns (20.908%)  route 1.808ns (79.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.634    -0.906    generate_dtg/CLK
    SLICE_X10Y79         FDRE                                         r  generate_dtg/pixel_column_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.428 r  generate_dtg/pixel_column_reg[7]/Q
                         net (fo=8, routed)           1.808     1.381    ROJO/MAP/pixel_row_reg[8][5]
    SLICE_X8Y80          FDRE                                         r  ROJO/MAP/vid_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.513     8.493    ROJO/MAP/clk_out1
    SLICE_X8Y80          FDRE                                         r  ROJO/MAP/vid_addr_reg[5]/C
                         clock pessimism              0.402     8.895    
                         clock uncertainty           -0.211     8.684    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)       -0.216     8.468    ROJO/MAP/vid_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -1.381    
  -------------------------------------------------------------------
                         slack                                  7.088    

Slack (MET) :             7.161ns  (required time - arrival time)
  Source:                 generate_dtg/pixel_column_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROJO/MAP/vid_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.518ns (21.573%)  route 1.883ns (78.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.634    -0.906    generate_dtg/CLK
    SLICE_X10Y79         FDRE                                         r  generate_dtg/pixel_column_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.388 r  generate_dtg/pixel_column_reg[8]/Q
                         net (fo=7, routed)           1.883     1.495    ROJO/MAP/pixel_row_reg[8][6]
    SLICE_X8Y80          FDRE                                         r  ROJO/MAP/vid_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.513     8.493    ROJO/MAP/clk_out1
    SLICE_X8Y80          FDRE                                         r  ROJO/MAP/vid_addr_reg[6]/C
                         clock pessimism              0.402     8.895    
                         clock uncertainty           -0.211     8.684    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)       -0.028     8.656    ROJO/MAP/vid_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                  7.161    

Slack (MET) :             7.215ns  (required time - arrival time)
  Source:                 generate_dtg/pixel_row_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROJO/MAP/vid_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.419ns (19.281%)  route 1.754ns (80.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.633    -0.907    generate_dtg/CLK
    SLICE_X9Y79          FDRE                                         r  generate_dtg/pixel_row_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.419    -0.488 r  generate_dtg/pixel_row_reg[7]/Q
                         net (fo=7, routed)           1.754     1.266    ROJO/MAP/pixel_row_reg[8][12]
    SLICE_X8Y79          FDRE                                         r  ROJO/MAP/vid_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.513     8.493    ROJO/MAP/clk_out1
    SLICE_X8Y79          FDRE                                         r  ROJO/MAP/vid_addr_reg[12]/C
                         clock pessimism              0.402     8.895    
                         clock uncertainty           -0.211     8.684    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)       -0.203     8.481    ROJO/MAP/vid_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.481    
                         arrival time                          -1.266    
  -------------------------------------------------------------------
                         slack                                  7.215    

Slack (MET) :             7.240ns  (required time - arrival time)
  Source:                 generate_dtg/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROJO/MAP/vid_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.456ns (19.541%)  route 1.878ns (80.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.634    -0.906    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  generate_dtg/pixel_row_reg[2]/Q
                         net (fo=7, routed)           1.878     1.428    ROJO/MAP/pixel_row_reg[8][7]
    SLICE_X8Y80          FDRE                                         r  ROJO/MAP/vid_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.513     8.493    ROJO/MAP/clk_out1
    SLICE_X8Y80          FDRE                                         r  ROJO/MAP/vid_addr_reg[7]/C
                         clock pessimism              0.402     8.895    
                         clock uncertainty           -0.211     8.684    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)       -0.016     8.668    ROJO/MAP/vid_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -1.428    
  -------------------------------------------------------------------
                         slack                                  7.240    

Slack (MET) :             7.244ns  (required time - arrival time)
  Source:                 generate_dtg/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROJO/MAP/vid_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.518ns (22.546%)  route 1.779ns (77.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.635    -0.905    generate_dtg/CLK
    SLICE_X8Y81          FDRE                                         r  generate_dtg/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  generate_dtg/pixel_column_reg[2]/Q
                         net (fo=7, routed)           1.779     1.393    ROJO/MAP/pixel_row_reg[8][0]
    SLICE_X8Y79          FDRE                                         r  ROJO/MAP/vid_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.513     8.493    ROJO/MAP/clk_out1
    SLICE_X8Y79          FDRE                                         r  ROJO/MAP/vid_addr_reg[0]/C
                         clock pessimism              0.402     8.895    
                         clock uncertainty           -0.211     8.684    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)       -0.047     8.637    ROJO/MAP/vid_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.637    
                         arrival time                          -1.393    
  -------------------------------------------------------------------
                         slack                                  7.244    

Slack (MET) :             7.272ns  (required time - arrival time)
  Source:                 generate_dtg/pixel_column_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROJO/MAP/vid_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.456ns (19.788%)  route 1.848ns (80.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.635    -0.905    generate_dtg/CLK
    SLICE_X9Y81          FDRE                                         r  generate_dtg/pixel_column_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  generate_dtg/pixel_column_reg[5]/Q
                         net (fo=10, routed)          1.848     1.400    ROJO/MAP/pixel_row_reg[8][3]
    SLICE_X8Y79          FDRE                                         r  ROJO/MAP/vid_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.513     8.493    ROJO/MAP/clk_out1
    SLICE_X8Y79          FDRE                                         r  ROJO/MAP/vid_addr_reg[3]/C
                         clock pessimism              0.402     8.895    
                         clock uncertainty           -0.211     8.684    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)       -0.013     8.671    ROJO/MAP/vid_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.671    
                         arrival time                          -1.400    
  -------------------------------------------------------------------
                         slack                                  7.272    

Slack (MET) :             7.281ns  (required time - arrival time)
  Source:                 generate_dtg/pixel_column_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROJO/MAP/vid_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.518ns (22.871%)  route 1.747ns (77.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.635    -0.905    generate_dtg/CLK
    SLICE_X10Y80         FDRE                                         r  generate_dtg/pixel_column_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  generate_dtg/pixel_column_reg[6]/Q
                         net (fo=10, routed)          1.747     1.360    ROJO/MAP/pixel_row_reg[8][4]
    SLICE_X8Y80          FDRE                                         r  ROJO/MAP/vid_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.513     8.493    ROJO/MAP/clk_out1
    SLICE_X8Y80          FDRE                                         r  ROJO/MAP/vid_addr_reg[4]/C
                         clock pessimism              0.402     8.895    
                         clock uncertainty           -0.211     8.684    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)       -0.043     8.641    ROJO/MAP/vid_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -1.360    
  -------------------------------------------------------------------
                         slack                                  7.281    

Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 generate_dtg/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROJO/MAP/vid_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.456ns (20.276%)  route 1.793ns (79.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.826    -4.111 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.475    -2.636    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.633    -0.907    generate_dtg/CLK
    SLICE_X9Y79          FDRE                                         r  generate_dtg/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  generate_dtg/pixel_row_reg[6]/Q
                         net (fo=8, routed)           1.793     1.342    ROJO/MAP/pixel_row_reg[8][11]
    SLICE_X8Y79          FDRE                                         r  ROJO/MAP/vid_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.513     8.493    ROJO/MAP/clk_out1
    SLICE_X8Y79          FDRE                                         r  ROJO/MAP/vid_addr_reg[11]/C
                         clock pessimism              0.402     8.895    
                         clock uncertainty           -0.211     8.684    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)       -0.045     8.639    ROJO/MAP/vid_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.639    
                         arrival time                          -1.342    
  -------------------------------------------------------------------
                         slack                                  7.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 generate_dtg/pixel_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROJO/MAP/vid_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.141ns (16.253%)  route 0.727ns (83.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.567    -0.597    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  generate_dtg/pixel_row_reg[5]/Q
                         net (fo=9, routed)           0.727     0.270    ROJO/MAP/pixel_row_reg[8][10]
    SLICE_X8Y79          FDRE                                         r  ROJO/MAP/vid_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.835    -0.838    ROJO/MAP/clk_out1
    SLICE_X8Y79          FDRE                                         r  ROJO/MAP/vid_addr_reg[10]/C
                         clock pessimism              0.547    -0.292    
                         clock uncertainty            0.211    -0.081    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.076    -0.005    ROJO/MAP/vid_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 generate_dtg/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROJO/MAP/vid_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.141ns (15.547%)  route 0.766ns (84.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.566    -0.598    generate_dtg/CLK
    SLICE_X9Y79          FDRE                                         r  generate_dtg/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  generate_dtg/pixel_row_reg[6]/Q
                         net (fo=8, routed)           0.766     0.309    ROJO/MAP/pixel_row_reg[8][11]
    SLICE_X8Y79          FDRE                                         r  ROJO/MAP/vid_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.835    -0.838    ROJO/MAP/clk_out1
    SLICE_X8Y79          FDRE                                         r  ROJO/MAP/vid_addr_reg[11]/C
                         clock pessimism              0.547    -0.292    
                         clock uncertainty            0.211    -0.081    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.076    -0.005    ROJO/MAP/vid_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 generate_dtg/pixel_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROJO/MAP/vid_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.164ns (17.588%)  route 0.768ns (82.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.568    -0.596    generate_dtg/CLK
    SLICE_X8Y81          FDRE                                         r  generate_dtg/pixel_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  generate_dtg/pixel_column_reg[2]/Q
                         net (fo=7, routed)           0.768     0.336    ROJO/MAP/pixel_row_reg[8][0]
    SLICE_X8Y79          FDRE                                         r  ROJO/MAP/vid_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.835    -0.838    ROJO/MAP/clk_out1
    SLICE_X8Y79          FDRE                                         r  ROJO/MAP/vid_addr_reg[0]/C
                         clock pessimism              0.547    -0.292    
                         clock uncertainty            0.211    -0.081    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.075    -0.006    ROJO/MAP/vid_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 generate_dtg/pixel_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROJO/MAP/vid_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.128ns (14.875%)  route 0.733ns (85.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.567    -0.597    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  generate_dtg/pixel_row_reg[3]/Q
                         net (fo=6, routed)           0.733     0.263    ROJO/MAP/pixel_row_reg[8][8]
    SLICE_X8Y80          FDRE                                         r  ROJO/MAP/vid_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.836    -0.837    ROJO/MAP/clk_out1
    SLICE_X8Y80          FDRE                                         r  ROJO/MAP/vid_addr_reg[8]/C
                         clock pessimism              0.547    -0.291    
                         clock uncertainty            0.211    -0.080    
    SLICE_X8Y80          FDRE (Hold_fdre_C_D)         0.000    -0.080    ROJO/MAP/vid_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 generate_dtg/pixel_column_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROJO/MAP/vid_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.164ns (16.930%)  route 0.805ns (83.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.568    -0.596    generate_dtg/CLK
    SLICE_X8Y81          FDRE                                         r  generate_dtg/pixel_column_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  generate_dtg/pixel_column_reg[4]/Q
                         net (fo=5, routed)           0.805     0.372    ROJO/MAP/pixel_row_reg[8][2]
    SLICE_X8Y80          FDRE                                         r  ROJO/MAP/vid_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.836    -0.837    ROJO/MAP/clk_out1
    SLICE_X8Y80          FDRE                                         r  ROJO/MAP/vid_addr_reg[2]/C
                         clock pessimism              0.547    -0.291    
                         clock uncertainty            0.211    -0.080    
    SLICE_X8Y80          FDRE (Hold_fdre_C_D)         0.089     0.009    ROJO/MAP/vid_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 generate_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROJO/MAP/vid_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.148ns (16.829%)  route 0.731ns (83.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.568    -0.596    generate_dtg/CLK
    SLICE_X8Y81          FDRE                                         r  generate_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  generate_dtg/pixel_column_reg[3]/Q
                         net (fo=6, routed)           0.731     0.283    ROJO/MAP/pixel_row_reg[8][1]
    SLICE_X8Y79          FDRE                                         r  ROJO/MAP/vid_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.835    -0.838    ROJO/MAP/clk_out1
    SLICE_X8Y79          FDRE                                         r  ROJO/MAP/vid_addr_reg[1]/C
                         clock pessimism              0.547    -0.292    
                         clock uncertainty            0.211    -0.081    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)        -0.001    -0.082    ROJO/MAP/vid_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 generate_dtg/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROJO/MAP/vid_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.128ns (14.391%)  route 0.761ns (85.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.566    -0.598    generate_dtg/CLK
    SLICE_X9Y79          FDRE                                         r  generate_dtg/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  generate_dtg/pixel_row_reg[8]/Q
                         net (fo=6, routed)           0.761     0.291    ROJO/MAP/pixel_row_reg[8][13]
    SLICE_X8Y79          FDRE                                         r  ROJO/MAP/vid_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.835    -0.838    ROJO/MAP/clk_out1
    SLICE_X8Y79          FDRE                                         r  ROJO/MAP/vid_addr_reg[13]/C
                         clock pessimism              0.547    -0.292    
                         clock uncertainty            0.211    -0.081    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.007    -0.074    ROJO/MAP/vid_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 generate_dtg/pixel_column_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROJO/MAP/vid_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.164ns (17.015%)  route 0.800ns (82.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.567    -0.597    generate_dtg/CLK
    SLICE_X10Y80         FDRE                                         r  generate_dtg/pixel_column_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  generate_dtg/pixel_column_reg[6]/Q
                         net (fo=10, routed)          0.800     0.367    ROJO/MAP/pixel_row_reg[8][4]
    SLICE_X8Y80          FDRE                                         r  ROJO/MAP/vid_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.836    -0.837    ROJO/MAP/clk_out1
    SLICE_X8Y80          FDRE                                         r  ROJO/MAP/vid_addr_reg[4]/C
                         clock pessimism              0.547    -0.291    
                         clock uncertainty            0.211    -0.080    
    SLICE_X8Y80          FDRE (Hold_fdre_C_D)         0.076    -0.004    ROJO/MAP/vid_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 generate_dtg/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROJO/MAP/vid_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.680%)  route 0.820ns (85.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.567    -0.597    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  generate_dtg/pixel_row_reg[2]/Q
                         net (fo=7, routed)           0.820     0.363    ROJO/MAP/pixel_row_reg[8][7]
    SLICE_X8Y80          FDRE                                         r  ROJO/MAP/vid_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.836    -0.837    ROJO/MAP/clk_out1
    SLICE_X8Y80          FDRE                                         r  ROJO/MAP/vid_addr_reg[7]/C
                         clock pessimism              0.547    -0.291    
                         clock uncertainty            0.211    -0.080    
    SLICE_X8Y80          FDRE (Hold_fdre_C_D)         0.060    -0.020    ROJO/MAP/vid_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 generate_dtg/pixel_column_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROJO/MAP/vid_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.148ns (15.979%)  route 0.778ns (84.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.566    -0.598    generate_dtg/CLK
    SLICE_X10Y79         FDRE                                         r  generate_dtg/pixel_column_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  generate_dtg/pixel_column_reg[7]/Q
                         net (fo=8, routed)           0.778     0.328    ROJO/MAP/pixel_row_reg[8][5]
    SLICE_X8Y80          FDRE                                         r  ROJO/MAP/vid_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.836    -0.837    ROJO/MAP/clk_out1
    SLICE_X8Y80          FDRE                                         r  ROJO/MAP/vid_addr_reg[5]/C
                         clock pessimism              0.547    -0.291    
                         clock uncertainty            0.211    -0.080    
    SLICE_X8Y80          FDRE (Hold_fdre_C_D)         0.023    -0.057    ROJO/MAP/vid_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.385    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_dtg/pixel_row_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.226ns  (logic 0.580ns (17.981%)  route 2.646ns (82.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    32.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    25.889 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    27.364    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.715    29.175    DB/clk_out1
    SLICE_X5Y82          FDRE                                         r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456    29.631 f  DB/pbtn_db_reg[0]/Q
                         net (fo=16, routed)          1.802    31.433    generate_dtg/pbtn_db[0]
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.124    31.557 r  generate_dtg/pixel_row[9]_i_1/O
                         net (fo=10, routed)          0.843    32.401    generate_dtg/pixel_row[9]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  generate_dtg/pixel_row_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.087    35.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402    36.888    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.513    38.493    generate_dtg/CLK
    SLICE_X9Y79          FDRE                                         r  generate_dtg/pixel_row_reg[6]/C
                         clock pessimism              0.402    38.895    
                         clock uncertainty           -0.211    38.684    
    SLICE_X9Y79          FDRE (Setup_fdre_C_R)       -0.429    38.255    generate_dtg/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                         38.255    
                         arrival time                         -32.401    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_dtg/pixel_row_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.226ns  (logic 0.580ns (17.981%)  route 2.646ns (82.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    32.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    25.889 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    27.364    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.715    29.175    DB/clk_out1
    SLICE_X5Y82          FDRE                                         r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456    29.631 f  DB/pbtn_db_reg[0]/Q
                         net (fo=16, routed)          1.802    31.433    generate_dtg/pbtn_db[0]
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.124    31.557 r  generate_dtg/pixel_row[9]_i_1/O
                         net (fo=10, routed)          0.843    32.401    generate_dtg/pixel_row[9]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  generate_dtg/pixel_row_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.087    35.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402    36.888    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.513    38.493    generate_dtg/CLK
    SLICE_X9Y79          FDRE                                         r  generate_dtg/pixel_row_reg[7]/C
                         clock pessimism              0.402    38.895    
                         clock uncertainty           -0.211    38.684    
    SLICE_X9Y79          FDRE (Setup_fdre_C_R)       -0.429    38.255    generate_dtg/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                         38.255    
                         arrival time                         -32.401    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_dtg/pixel_row_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.226ns  (logic 0.580ns (17.981%)  route 2.646ns (82.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    32.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    25.889 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    27.364    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.715    29.175    DB/clk_out1
    SLICE_X5Y82          FDRE                                         r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456    29.631 f  DB/pbtn_db_reg[0]/Q
                         net (fo=16, routed)          1.802    31.433    generate_dtg/pbtn_db[0]
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.124    31.557 r  generate_dtg/pixel_row[9]_i_1/O
                         net (fo=10, routed)          0.843    32.401    generate_dtg/pixel_row[9]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  generate_dtg/pixel_row_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.087    35.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402    36.888    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.513    38.493    generate_dtg/CLK
    SLICE_X9Y79          FDRE                                         r  generate_dtg/pixel_row_reg[8]/C
                         clock pessimism              0.402    38.895    
                         clock uncertainty           -0.211    38.684    
    SLICE_X9Y79          FDRE (Setup_fdre_C_R)       -0.429    38.255    generate_dtg/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                         38.255    
                         arrival time                         -32.401    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_dtg/pixel_row_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.226ns  (logic 0.580ns (17.981%)  route 2.646ns (82.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    32.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    25.889 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    27.364    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.715    29.175    DB/clk_out1
    SLICE_X5Y82          FDRE                                         r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456    29.631 f  DB/pbtn_db_reg[0]/Q
                         net (fo=16, routed)          1.802    31.433    generate_dtg/pbtn_db[0]
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.124    31.557 r  generate_dtg/pixel_row[9]_i_1/O
                         net (fo=10, routed)          0.843    32.401    generate_dtg/pixel_row[9]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  generate_dtg/pixel_row_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.087    35.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402    36.888    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.513    38.493    generate_dtg/CLK
    SLICE_X9Y79          FDRE                                         r  generate_dtg/pixel_row_reg[9]/C
                         clock pessimism              0.402    38.895    
                         clock uncertainty           -0.211    38.684    
    SLICE_X9Y79          FDRE (Setup_fdre_C_R)       -0.429    38.255    generate_dtg/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                         38.255    
                         arrival time                         -32.401    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_dtg/pixel_row_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.134ns  (logic 0.580ns (18.504%)  route 2.554ns (81.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    32.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    25.889 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    27.364    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.715    29.175    DB/clk_out1
    SLICE_X5Y82          FDRE                                         r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456    29.631 f  DB/pbtn_db_reg[0]/Q
                         net (fo=16, routed)          1.802    31.433    generate_dtg/pbtn_db[0]
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.124    31.557 r  generate_dtg/pixel_row[9]_i_1/O
                         net (fo=10, routed)          0.752    32.310    generate_dtg/pixel_row[9]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.087    35.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402    36.888    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.513    38.493    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[0]/C
                         clock pessimism              0.402    38.895    
                         clock uncertainty           -0.211    38.684    
    SLICE_X9Y80          FDRE (Setup_fdre_C_R)       -0.429    38.255    generate_dtg/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                         38.255    
                         arrival time                         -32.310    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_dtg/pixel_row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.134ns  (logic 0.580ns (18.504%)  route 2.554ns (81.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    32.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    25.889 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    27.364    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.715    29.175    DB/clk_out1
    SLICE_X5Y82          FDRE                                         r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456    29.631 f  DB/pbtn_db_reg[0]/Q
                         net (fo=16, routed)          1.802    31.433    generate_dtg/pbtn_db[0]
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.124    31.557 r  generate_dtg/pixel_row[9]_i_1/O
                         net (fo=10, routed)          0.752    32.310    generate_dtg/pixel_row[9]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.087    35.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402    36.888    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.513    38.493    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[1]/C
                         clock pessimism              0.402    38.895    
                         clock uncertainty           -0.211    38.684    
    SLICE_X9Y80          FDRE (Setup_fdre_C_R)       -0.429    38.255    generate_dtg/pixel_row_reg[1]
  -------------------------------------------------------------------
                         required time                         38.255    
                         arrival time                         -32.310    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_dtg/pixel_row_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.134ns  (logic 0.580ns (18.504%)  route 2.554ns (81.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    32.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    25.889 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    27.364    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.715    29.175    DB/clk_out1
    SLICE_X5Y82          FDRE                                         r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456    29.631 f  DB/pbtn_db_reg[0]/Q
                         net (fo=16, routed)          1.802    31.433    generate_dtg/pbtn_db[0]
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.124    31.557 r  generate_dtg/pixel_row[9]_i_1/O
                         net (fo=10, routed)          0.752    32.310    generate_dtg/pixel_row[9]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.087    35.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402    36.888    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.513    38.493    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[2]/C
                         clock pessimism              0.402    38.895    
                         clock uncertainty           -0.211    38.684    
    SLICE_X9Y80          FDRE (Setup_fdre_C_R)       -0.429    38.255    generate_dtg/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                         38.255    
                         arrival time                         -32.310    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_dtg/pixel_row_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.134ns  (logic 0.580ns (18.504%)  route 2.554ns (81.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    32.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    25.889 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    27.364    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.715    29.175    DB/clk_out1
    SLICE_X5Y82          FDRE                                         r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456    29.631 f  DB/pbtn_db_reg[0]/Q
                         net (fo=16, routed)          1.802    31.433    generate_dtg/pbtn_db[0]
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.124    31.557 r  generate_dtg/pixel_row[9]_i_1/O
                         net (fo=10, routed)          0.752    32.310    generate_dtg/pixel_row[9]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.087    35.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402    36.888    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.513    38.493    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[3]/C
                         clock pessimism              0.402    38.895    
                         clock uncertainty           -0.211    38.684    
    SLICE_X9Y80          FDRE (Setup_fdre_C_R)       -0.429    38.255    generate_dtg/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                         38.255    
                         arrival time                         -32.310    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_dtg/pixel_row_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.134ns  (logic 0.580ns (18.504%)  route 2.554ns (81.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    32.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    25.889 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    27.364    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.715    29.175    DB/clk_out1
    SLICE_X5Y82          FDRE                                         r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456    29.631 f  DB/pbtn_db_reg[0]/Q
                         net (fo=16, routed)          1.802    31.433    generate_dtg/pbtn_db[0]
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.124    31.557 r  generate_dtg/pixel_row[9]_i_1/O
                         net (fo=10, routed)          0.752    32.310    generate_dtg/pixel_row[9]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.087    35.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402    36.888    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.513    38.493    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[4]/C
                         clock pessimism              0.402    38.895    
                         clock uncertainty           -0.211    38.684    
    SLICE_X9Y80          FDRE (Setup_fdre_C_R)       -0.429    38.255    generate_dtg/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                         38.255    
                         arrival time                         -32.310    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_dtg/pixel_row_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.134ns  (logic 0.580ns (18.504%)  route 2.554ns (81.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 29.175 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    32.715    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    25.889 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    27.364    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         1.715    29.175    DB/clk_out1
    SLICE_X5Y82          FDRE                                         r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456    29.631 f  DB/pbtn_db_reg[0]/Q
                         net (fo=16, routed)          1.802    31.433    generate_dtg/pbtn_db[0]
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.124    31.557 r  generate_dtg/pixel_row[9]_i_1/O
                         net (fo=10, routed)          0.752    32.310    generate_dtg/pixel_row[9]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.573    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.087    35.486 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402    36.888    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          1.513    38.493    generate_dtg/CLK
    SLICE_X9Y80          FDRE                                         r  generate_dtg/pixel_row_reg[5]/C
                         clock pessimism              0.402    38.895    
                         clock uncertainty           -0.211    38.684    
    SLICE_X9Y80          FDRE (Setup_fdre_C_R)       -0.429    38.255    generate_dtg/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                         38.255    
                         arrival time                         -32.310    
  -------------------------------------------------------------------
                         slack                                  5.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_dtg/pixel_column_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.189ns (24.744%)  route 0.575ns (75.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.597    -0.567    DB/clk_out1
    SLICE_X5Y82          FDRE                                         r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  DB/pbtn_db_reg[0]/Q
                         net (fo=16, routed)          0.156    -0.270    DB/pbtn_db[0]
    SLICE_X3Y82          LUT1 (Prop_lut1_I0_O)        0.048    -0.222 r  DB/JA_OBUF[6]_inst_i_1/O
                         net (fo=212, routed)         0.419     0.197    generate_dtg/JA_OBUF[0]
    SLICE_X8Y81          FDRE                                         r  generate_dtg/pixel_column_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.837    -0.836    generate_dtg/CLK
    SLICE_X8Y81          FDRE                                         r  generate_dtg/pixel_column_reg[0]/C
                         clock pessimism              0.547    -0.290    
                         clock uncertainty            0.211    -0.079    
    SLICE_X8Y81          FDRE (Hold_fdre_C_R)        -0.053    -0.132    generate_dtg/pixel_column_reg[0]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_dtg/pixel_column_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.189ns (24.744%)  route 0.575ns (75.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.597    -0.567    DB/clk_out1
    SLICE_X5Y82          FDRE                                         r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  DB/pbtn_db_reg[0]/Q
                         net (fo=16, routed)          0.156    -0.270    DB/pbtn_db[0]
    SLICE_X3Y82          LUT1 (Prop_lut1_I0_O)        0.048    -0.222 r  DB/JA_OBUF[6]_inst_i_1/O
                         net (fo=212, routed)         0.419     0.197    generate_dtg/JA_OBUF[0]
    SLICE_X8Y81          FDRE                                         r  generate_dtg/pixel_column_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.837    -0.836    generate_dtg/CLK
    SLICE_X8Y81          FDRE                                         r  generate_dtg/pixel_column_reg[2]/C
                         clock pessimism              0.547    -0.290    
                         clock uncertainty            0.211    -0.079    
    SLICE_X8Y81          FDRE (Hold_fdre_C_R)        -0.053    -0.132    generate_dtg/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_dtg/pixel_column_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.189ns (24.744%)  route 0.575ns (75.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.597    -0.567    DB/clk_out1
    SLICE_X5Y82          FDRE                                         r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  DB/pbtn_db_reg[0]/Q
                         net (fo=16, routed)          0.156    -0.270    DB/pbtn_db[0]
    SLICE_X3Y82          LUT1 (Prop_lut1_I0_O)        0.048    -0.222 r  DB/JA_OBUF[6]_inst_i_1/O
                         net (fo=212, routed)         0.419     0.197    generate_dtg/JA_OBUF[0]
    SLICE_X8Y81          FDRE                                         r  generate_dtg/pixel_column_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.837    -0.836    generate_dtg/CLK
    SLICE_X8Y81          FDRE                                         r  generate_dtg/pixel_column_reg[3]/C
                         clock pessimism              0.547    -0.290    
                         clock uncertainty            0.211    -0.079    
    SLICE_X8Y81          FDRE (Hold_fdre_C_R)        -0.053    -0.132    generate_dtg/pixel_column_reg[3]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_dtg/pixel_column_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.189ns (24.744%)  route 0.575ns (75.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.597    -0.567    DB/clk_out1
    SLICE_X5Y82          FDRE                                         r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  DB/pbtn_db_reg[0]/Q
                         net (fo=16, routed)          0.156    -0.270    DB/pbtn_db[0]
    SLICE_X3Y82          LUT1 (Prop_lut1_I0_O)        0.048    -0.222 r  DB/JA_OBUF[6]_inst_i_1/O
                         net (fo=212, routed)         0.419     0.197    generate_dtg/JA_OBUF[0]
    SLICE_X8Y81          FDRE                                         r  generate_dtg/pixel_column_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.837    -0.836    generate_dtg/CLK
    SLICE_X8Y81          FDRE                                         r  generate_dtg/pixel_column_reg[4]/C
                         clock pessimism              0.547    -0.290    
                         clock uncertainty            0.211    -0.079    
    SLICE_X8Y81          FDRE (Hold_fdre_C_R)        -0.053    -0.132    generate_dtg/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colo/Screen_Color_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.593%)  route 0.763ns (80.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.597    -0.567    DB/clk_out1
    SLICE_X5Y82          FDRE                                         r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  DB/pbtn_db_reg[0]/Q
                         net (fo=16, routed)          0.763     0.337    colo/pbtn_db[0]
    SLICE_X12Y82         LUT2 (Prop_lut2_I0_O)        0.045     0.382 r  colo/Screen_Color[11]_i_1/O
                         net (fo=1, routed)           0.000     0.382    colo/Screen_Color[11]_i_1_n_0
    SLICE_X12Y82         FDRE                                         r  colo/Screen_Color_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.838    -0.835    colo/CLK
    SLICE_X12Y82         FDRE                                         r  colo/Screen_Color_reg[11]/C
                         clock pessimism              0.547    -0.289    
                         clock uncertainty            0.211    -0.078    
    SLICE_X12Y82         FDRE (Hold_fdre_C_D)         0.120     0.042    colo/Screen_Color_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 ROJO/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colo/Screen_Color_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.631ns (65.999%)  route 0.325ns (34.001%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.610    -0.554    ROJO/MAP/MAP/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  ROJO/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     0.031 f  ROJO/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           0.325     0.356    colo/doutb[1]
    SLICE_X10Y82         LUT4 (Prop_lut4_I1_O)        0.046     0.402 r  colo/Screen_Color[7]_i_1/O
                         net (fo=1, routed)           0.000     0.402    colo/Screen_Color[7]_i_1_n_0
    SLICE_X10Y82         FDRE                                         r  colo/Screen_Color_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.838    -0.835    colo/CLK
    SLICE_X10Y82         FDRE                                         r  colo/Screen_Color_reg[7]/C
                         clock pessimism              0.547    -0.289    
                         clock uncertainty            0.211    -0.078    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.131     0.053    colo/Screen_Color_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_dtg/pixel_column_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.189ns (24.744%)  route 0.575ns (75.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.597    -0.567    DB/clk_out1
    SLICE_X5Y82          FDRE                                         r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  DB/pbtn_db_reg[0]/Q
                         net (fo=16, routed)          0.156    -0.270    DB/pbtn_db[0]
    SLICE_X3Y82          LUT1 (Prop_lut1_I0_O)        0.048    -0.222 r  DB/JA_OBUF[6]_inst_i_1/O
                         net (fo=212, routed)         0.419     0.197    generate_dtg/JA_OBUF[0]
    SLICE_X9Y81          FDRE                                         r  generate_dtg/pixel_column_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.837    -0.836    generate_dtg/CLK
    SLICE_X9Y81          FDRE                                         r  generate_dtg/pixel_column_reg[1]/C
                         clock pessimism              0.547    -0.290    
                         clock uncertainty            0.211    -0.079    
    SLICE_X9Y81          FDRE (Hold_fdre_C_R)        -0.080    -0.159    generate_dtg/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_dtg/pixel_column_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.189ns (24.744%)  route 0.575ns (75.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.597    -0.567    DB/clk_out1
    SLICE_X5Y82          FDRE                                         r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  DB/pbtn_db_reg[0]/Q
                         net (fo=16, routed)          0.156    -0.270    DB/pbtn_db[0]
    SLICE_X3Y82          LUT1 (Prop_lut1_I0_O)        0.048    -0.222 r  DB/JA_OBUF[6]_inst_i_1/O
                         net (fo=212, routed)         0.419     0.197    generate_dtg/JA_OBUF[0]
    SLICE_X9Y81          FDRE                                         r  generate_dtg/pixel_column_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.837    -0.836    generate_dtg/CLK
    SLICE_X9Y81          FDRE                                         r  generate_dtg/pixel_column_reg[5]/C
                         clock pessimism              0.547    -0.290    
                         clock uncertainty            0.211    -0.079    
    SLICE_X9Y81          FDRE (Hold_fdre_C_R)        -0.080    -0.159    generate_dtg/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 ROJO/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colo/Screen_Color_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.630ns (63.215%)  route 0.367ns (36.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.610    -0.554    ROJO/MAP/MAP/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  ROJO/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.031 f  ROJO/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=2, routed)           0.367     0.398    colo/doutb[0]
    SLICE_X10Y82         LUT3 (Prop_lut3_I0_O)        0.045     0.443 r  colo/Screen_Color[3]_i_1/O
                         net (fo=1, routed)           0.000     0.443    colo/Screen_Color[3]_i_1_n_0
    SLICE_X10Y82         FDRE                                         r  colo/Screen_Color_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.838    -0.835    colo/CLK
    SLICE_X10Y82         FDRE                                         r  colo/Screen_Color_reg[3]/C
                         clock pessimism              0.547    -0.289    
                         clock uncertainty            0.211    -0.078    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.120     0.042    colo/Screen_Color_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.443    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_dtg/pixel_column_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.189ns (21.928%)  route 0.673ns (78.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clock_Wizard/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clock_Wizard/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_Wizard/clkout1_buf/O
                         net (fo=718, routed)         0.597    -0.567    DB/clk_out1
    SLICE_X5Y82          FDRE                                         r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  DB/pbtn_db_reg[0]/Q
                         net (fo=16, routed)          0.156    -0.270    DB/pbtn_db[0]
    SLICE_X3Y82          LUT1 (Prop_lut1_I0_O)        0.048    -0.222 r  DB/JA_OBUF[6]_inst_i_1/O
                         net (fo=212, routed)         0.517     0.295    generate_dtg/JA_OBUF[0]
    SLICE_X10Y80         FDRE                                         r  generate_dtg/pixel_column_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.918    clock_Wizard/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.067    -2.149 r  clock_Wizard/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.448    -1.702    clock_Wizard/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_Wizard/clkout3_buf/O
                         net (fo=26, routed)          0.836    -0.837    generate_dtg/CLK
    SLICE_X10Y80         FDRE                                         r  generate_dtg/pixel_column_reg[6]/C
                         clock pessimism              0.547    -0.291    
                         clock uncertainty            0.211    -0.080    
    SLICE_X10Y80         FDRE (Hold_fdre_C_R)        -0.053    -0.133    generate_dtg/pixel_column_reg[6]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.427    





