
*** Running vivado
    with args -log dma_design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source dma_design_1_wrapper.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source dma_design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jfa49/Downloads/Audio003'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'dma_design_1_xbar_0' generated file not found 'c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_xbar_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dma_design_1_auto_pc_0' generated file not found 'c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 349.434 ; gain = 60.141
Command: link_design -top dma_design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_Debounce_0_0/dma_design_1_Debounce_0_0.dcp' for cell 'dma_design_1_i/Debounce_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_LSFR_0_0/dma_design_1_LSFR_0_0.dcp' for cell 'dma_design_1_i/LSFR_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_audio_testbench_0_1/dma_design_1_audio_testbench_0_1.dcp' for cell 'dma_design_1_i/audio_testbench_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_0_0/dma_design_1_axi_gpio_0_0.dcp' for cell 'dma_design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_1_0/dma_design_1_axi_gpio_1_0.dcp' for cell 'dma_design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_2_3/dma_design_1_axi_gpio_2_3.dcp' for cell 'dma_design_1_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_3_0/dma_design_1_axi_gpio_3_0.dcp' for cell 'dma_design_1_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_4_0/dma_design_1_axi_gpio_4_0.dcp' for cell 'dma_design_1_i/axi_gpio_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_smc_0/dma_design_1_axi_smc_0.dcp' for cell 'dma_design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_vdma_0_0/dma_design_1_axi_vdma_0_0.dcp' for cell 'dma_design_1_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_fifo_generator_0_0/dma_design_1_fifo_generator_0_0.dcp' for cell 'dma_design_1_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_proc_sys_reset_0_0/dma_design_1_proc_sys_reset_0_0.dcp' for cell 'dma_design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_processing_system7_0_0/dma_design_1_processing_system7_0_0.dcp' for cell 'dma_design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_rst_ps7_0_100M_0/dma_design_1_rst_ps7_0_100M_0.dcp' for cell 'dma_design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_try_vga_0_0/dma_design_1_try_vga_0_0.dcp' for cell 'dma_design_1_i/try_vga_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_xlconcat_0_0/dma_design_1_xlconcat_0_0.dcp' for cell 'dma_design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_xbar_0/dma_design_1_xbar_0.dcp' for cell 'dma_design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_auto_pc_0/dma_design_1_auto_pc_0.dcp' for cell 'dma_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 194 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_1/bd_a967_psr_aclk_0_board.xdc] for cell 'dma_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_1/bd_a967_psr_aclk_0_board.xdc] for cell 'dma_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_1/bd_a967_psr_aclk_0.xdc] for cell 'dma_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_1/bd_a967_psr_aclk_0.xdc] for cell 'dma_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_vdma_0_0/dma_design_1_axi_vdma_0_0.xdc] for cell 'dma_design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_vdma_0_0/dma_design_1_axi_vdma_0_0.xdc] for cell 'dma_design_1_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_proc_sys_reset_0_0/dma_design_1_proc_sys_reset_0_0_board.xdc] for cell 'dma_design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_proc_sys_reset_0_0/dma_design_1_proc_sys_reset_0_0_board.xdc] for cell 'dma_design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_proc_sys_reset_0_0/dma_design_1_proc_sys_reset_0_0.xdc] for cell 'dma_design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_proc_sys_reset_0_0/dma_design_1_proc_sys_reset_0_0.xdc] for cell 'dma_design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_processing_system7_0_0/dma_design_1_processing_system7_0_0.xdc] for cell 'dma_design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_processing_system7_0_0/dma_design_1_processing_system7_0_0.xdc] for cell 'dma_design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_rst_ps7_0_100M_0/dma_design_1_rst_ps7_0_100M_0_board.xdc] for cell 'dma_design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_rst_ps7_0_100M_0/dma_design_1_rst_ps7_0_100M_0_board.xdc] for cell 'dma_design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_rst_ps7_0_100M_0/dma_design_1_rst_ps7_0_100M_0.xdc] for cell 'dma_design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_rst_ps7_0_100M_0/dma_design_1_rst_ps7_0_100M_0.xdc] for cell 'dma_design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_0_0/dma_design_1_axi_gpio_0_0_board.xdc] for cell 'dma_design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_0_0/dma_design_1_axi_gpio_0_0_board.xdc] for cell 'dma_design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_0_0/dma_design_1_axi_gpio_0_0.xdc] for cell 'dma_design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_0_0/dma_design_1_axi_gpio_0_0.xdc] for cell 'dma_design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_1_0/dma_design_1_axi_gpio_1_0_board.xdc] for cell 'dma_design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_1_0/dma_design_1_axi_gpio_1_0_board.xdc] for cell 'dma_design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_1_0/dma_design_1_axi_gpio_1_0.xdc] for cell 'dma_design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_1_0/dma_design_1_axi_gpio_1_0.xdc] for cell 'dma_design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_2_3/dma_design_1_axi_gpio_2_3_board.xdc] for cell 'dma_design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_2_3/dma_design_1_axi_gpio_2_3_board.xdc] for cell 'dma_design_1_i/axi_gpio_2/U0'
Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_2_3/dma_design_1_axi_gpio_2_3.xdc] for cell 'dma_design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_2_3/dma_design_1_axi_gpio_2_3.xdc] for cell 'dma_design_1_i/axi_gpio_2/U0'
Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_3_0/dma_design_1_axi_gpio_3_0_board.xdc] for cell 'dma_design_1_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_3_0/dma_design_1_axi_gpio_3_0_board.xdc] for cell 'dma_design_1_i/axi_gpio_3/U0'
Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_3_0/dma_design_1_axi_gpio_3_0.xdc] for cell 'dma_design_1_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_3_0/dma_design_1_axi_gpio_3_0.xdc] for cell 'dma_design_1_i/axi_gpio_3/U0'
Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_4_0/dma_design_1_axi_gpio_4_0_board.xdc] for cell 'dma_design_1_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_4_0/dma_design_1_axi_gpio_4_0_board.xdc] for cell 'dma_design_1_i/axi_gpio_4/U0'
Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_4_0/dma_design_1_axi_gpio_4_0.xdc] for cell 'dma_design_1_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_4_0/dma_design_1_axi_gpio_4_0.xdc] for cell 'dma_design_1_i/axi_gpio_4/U0'
Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_fifo_generator_0_0/dma_design_1_fifo_generator_0_0.xdc] for cell 'dma_design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_fifo_generator_0_0/dma_design_1_fifo_generator_0_0.xdc] for cell 'dma_design_1_i/fifo_generator_0/U0'
Parsing XDC File [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Vivado 12-584] No ports matched 'FMC_CLK0_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:270]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:270]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_CLK0_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:271]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:271]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA00_CC_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:272]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:272]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA00_CC_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:273]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:273]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA01_CC_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:274]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:274]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA01_CC_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:275]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:275]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA02_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:276]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:276]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA02_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:277]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:277]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA03_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:278]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:278]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA03_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:279]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:279]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA04_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:280]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:280]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA04_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:281]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:281]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA05_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:282]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:282]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA05_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:283]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:283]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA06_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:284]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:284]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA06_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:285]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:285]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA07_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:286]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:286]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA07_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:287]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:287]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA08_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:288]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:288]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA08_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:289]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:289]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA09_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:290]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:290]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA09_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:291]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:291]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA10_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:292]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:292]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA10_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:293]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:293]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA11_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:294]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:294]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA11_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:295]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:295]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA12_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:296]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:296]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA12_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:297]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:297]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA13_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:298]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:298]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA13_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:299]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:299]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA14_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:300]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:300]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA14_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:301]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:301]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA15_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:302]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:302]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA15_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:303]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:303]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA16_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:304]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:304]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA16_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:305]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:305]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_CLK1_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:310]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:310]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_CLK1_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:311]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:311]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA17_CC_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:312]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:312]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA17_CC_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:313]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:313]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA18_CC_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:314]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:314]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA18_CC_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:315]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:315]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA19_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:316]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:316]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA19_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:317]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:317]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA20_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:318]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:318]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA20_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:319]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:319]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA21_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:320]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:320]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA21_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:321]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:321]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA22_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:322]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:322]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA22_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:323]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:323]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA23_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:324]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:324]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA23_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:325]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:325]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA24_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:326]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:326]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA24_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:327]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:327]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA25_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:328]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:328]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA25_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:329]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:329]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA26_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:330]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:330]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA26_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:331]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:331]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA27_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:332]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:332]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA27_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:333]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:333]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA28_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:334]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:334]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA28_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:335]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:335]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA29_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:336]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:336]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA29_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:337]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:337]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA30_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:338]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:338]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA30_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:339]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:339]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA31_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:340]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:340]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA31_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:341]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:341]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA32_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:342]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:342]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA32_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:343]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:343]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA33_N'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:344]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:344]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA33_P'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:345]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:345]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:374]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:374]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_vdma_0_0/dma_design_1_axi_vdma_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_fifo_generator_0_0/dma_design_1_fifo_generator_0_0.dcp'
Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_vdma_0_0/dma_design_1_axi_vdma_0_0_clocks.xdc] for cell 'dma_design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_vdma_0_0/dma_design_1_axi_vdma_0_0_clocks.xdc] for cell 'dma_design_1_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_fifo_generator_0_0/dma_design_1_fifo_generator_0_0_clocks.xdc] for cell 'dma_design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_fifo_generator_0_0/dma_design_1_fifo_generator_0_0_clocks.xdc] for cell 'dma_design_1_i/fifo_generator_0/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dma_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dma_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 23 instances

30 Infos, 80 Warnings, 73 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1212.074 ; gain = 862.641
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.851 . Memory (MB): peak = 1212.074 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10180d1cd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.734 . Memory (MB): peak = 1212.074 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 55 cells and removed 314 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ea2a06d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.947 . Memory (MB): peak = 1212.074 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 14 cells and removed 131 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 195d3ee9d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1212.074 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 565 cells

Phase 4 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 4 BUFG optimization | Checksum: 168a37554

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1212.074 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 1 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 168a37554

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1212.074 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1212.074 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15ec422f6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1212.074 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.396 | TNS=-2.396 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 2 Total Ports: 8
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 13f8798ff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.431 . Memory (MB): peak = 1460.938 ; gain = 0.000
Ending Power Optimization Task | Checksum: 13f8798ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1460.938 ; gain = 248.863
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 80 Warnings, 73 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1460.938 ; gain = 248.863
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1460.938 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/impl_1/dma_design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dma_design_1_wrapper_drc_opted.rpt -pb dma_design_1_wrapper_drc_opted.pb -rpx dma_design_1_wrapper_drc_opted.rpx
Command: report_drc -file dma_design_1_wrapper_drc_opted.rpt -pb dma_design_1_wrapper_drc_opted.pb -rpx dma_design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/impl_1/dma_design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (dma_design_1_i/try_vga_0/U0/tready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1460.938 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9d2d66cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1460.938 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f61184f0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18ebf7dba

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18ebf7dba

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1460.938 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18ebf7dba

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2403105a2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2403105a2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1948985a5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 245220c7f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18ec85812

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 18ec85812

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 18ec85812

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1c40cd772

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1af16479b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1af16479b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1af16479b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1460.938 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1af16479b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ba98a45e

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ba98a45e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1460.938 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.637. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 20bbb6134

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1460.938 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 20bbb6134

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20bbb6134

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20bbb6134

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 297b7861c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1460.938 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 297b7861c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1460.938 ; gain = 0.000
Ending Placer Task | Checksum: 1bf6fd9b5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1460.938 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 81 Warnings, 73 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1460.938 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.615 . Memory (MB): peak = 1460.938 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/impl_1/dma_design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file dma_design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1460.938 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file dma_design_1_wrapper_utilization_placed.rpt -pb dma_design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1460.938 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -file dma_design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1460.938 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e6aaeb9a ConstDB: 0 ShapeSum: d8c4ee1b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f211b692

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1460.938 ; gain = 0.000
Post Restoration Checksum: NetGraph: 9d3a73b6 NumContArr: 54d742dc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f211b692

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f211b692

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f211b692

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1460.938 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 27eeb55e1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1460.938 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.573 | TNS=-4.573 | WHS=-2.163 | THS=-248.035|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 27369c862

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1460.938 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.573 | TNS=-4.572 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 21f1986ef

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1460.938 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 26b760cab

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14afa51b9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 586
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.573 | TNS=-114.597| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 204ca393a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.573 | TNS=-114.597| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1466e0415

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1460.938 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1466e0415

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 160e877ef

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 1460.938 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.573 | TNS=-114.597| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 19619ec5e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19619ec5e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 1460.938 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 19619ec5e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 1460.938 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f557f91f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 1460.938 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.573 | TNS=-114.597| WHS=-0.729 | THS=-13.313|

Phase 6.1 Hold Fix Iter | Checksum: 17b1583de

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 1527.906 ; gain = 66.969
WARNING: [Route 35-468] The router encountered 48 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	dma_design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[61]_i_1/I0
	dma_design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[10]_i_1/I0
	dma_design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[62]_i_1/I0
	dma_design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[63]_i_1/I0
	dma_design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[57]_i_1/I0
	dma_design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[58]_i_1/I0
	dma_design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[59]_i_1/I0
	dma_design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[60]_i_1/I0
	dma_design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[27]_i_1/I0
	dma_design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[29]_i_1/I0
	.. and 38 more pins.

Phase 6 Post Hold Fix | Checksum: 17984797b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 1527.906 ; gain = 66.969

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.25774 %
  Global Horizontal Routing Utilization  = 1.48081 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1f726b8fb

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 1527.906 ; gain = 66.969

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f726b8fb

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 1527.906 ; gain = 66.969

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 175b540d6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 1527.906 ; gain = 66.969

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 100255746

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1527.906 ; gain = 66.969
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.573 | TNS=-120.293| WHS=-0.315 | THS=-0.409 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 100255746

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1527.906 ; gain = 66.969
WARNING: [Route 35-459] Router was unable to fix hold violation on 2 pins. This could be due to a combination of congestion, blockages and run-time limitations. Such pins are:
	dma_design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[42]_i_1/I0
	dma_design_1_i/audio_testbench_0/U0/i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[56]_i_1/I0

Resolution: You may try high effort hold fixing by turning on param route.enableGlobalHoldIter.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1527.906 ; gain = 66.969

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 84 Warnings, 73 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:43 . Memory (MB): peak = 1527.906 ; gain = 66.969
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.976 . Memory (MB): peak = 1527.906 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/impl_1/dma_design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dma_design_1_wrapper_drc_routed.rpt -pb dma_design_1_wrapper_drc_routed.pb -rpx dma_design_1_wrapper_drc_routed.rpx
Command: report_drc -file dma_design_1_wrapper_drc_routed.rpt -pb dma_design_1_wrapper_drc_routed.pb -rpx dma_design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/impl_1/dma_design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file dma_design_1_wrapper_methodology_drc_routed.rpt -pb dma_design_1_wrapper_methodology_drc_routed.pb -rpx dma_design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file dma_design_1_wrapper_methodology_drc_routed.rpt -pb dma_design_1_wrapper_methodology_drc_routed.pb -rpx dma_design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/impl_1/dma_design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file dma_design_1_wrapper_power_routed.rpt -pb dma_design_1_wrapper_power_summary_routed.pb -rpx dma_design_1_wrapper_power_routed.rpx
Command: report_power -file dma_design_1_wrapper_power_routed.rpt -pb dma_design_1_wrapper_power_summary_routed.pb -rpx dma_design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
103 Infos, 84 Warnings, 73 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file dma_design_1_wrapper_route_status.rpt -pb dma_design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file dma_design_1_wrapper_timing_summary_routed.rpt -warn_on_violation  -rpx dma_design_1_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file dma_design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file dma_design_1_wrapper_clock_utilization_routed.rpt
INFO: [Memdata 28-208] The XPM instance: <dma_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <dma_design_1_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
WARNING: [Memdata 28-167] Found XPM memory block dma_design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dma_design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block dma_design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dma_design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
Command: write_bitstream -force dma_design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (dma_design_1_i/try_vga_0/U0/tready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 9 net(s) have no routable loads. The problem bus(es) and/or net(s) are dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, dma_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dma_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, dma_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, dma_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dma_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, and dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (dma_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./dma_design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Mar 17 20:53:04 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 89 Warnings, 74 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1834.121 ; gain = 306.215
INFO: [Common 17-206] Exiting Vivado at Sat Mar 17 20:53:05 2018...
