# Umapathy_RISC-V-SoC-Tapeout-Program-VSD
A hands-on journey into RISC-V SoC design and tapeout flow, learning RTL, simulation, synthesis, and waveform analysis while documenting progress, key learnings, and insights with open-source hardware tools for future ASIC and FPGA projects.
