Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 04a317305adb42118c8b8f3606acaadc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSyncs_behav xil_defaultlib.testSyncs xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.four_bit_counter
Compiling module xil_defaultlib.sixteen_bit_counter
Compiling module xil_defaultlib.pix_address
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.pix_sync
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.four_bit_counter(INIT=4'b0100)
Compiling module xil_defaultlib.four_bit_counter(INIT=4'b01)
Compiling module xil_defaultlib.sixteen_bit_counter(INIT=16'b010...
Compiling module xil_defaultlib.four_bit_counter(INIT=4'b1000)
Compiling module xil_defaultlib.sixteen_bit_counter(INIT=16'b011...
Compiling module xil_defaultlib.Player
Compiling module xil_defaultlib.big_state_machine
Compiling module xil_defaultlib.time_count
Compiling module xil_defaultlib.ship_state_machine
Compiling module xil_defaultlib.rando_num
Compiling module xil_defaultlib.four_t_one_mux
Compiling module xil_defaultlib.sixteen_to_one_mux
Compiling module xil_defaultlib.target_nums_default
Compiling module xil_defaultlib.Ship
Compiling module xil_defaultlib.RGB_still
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.labVGA_clks
Compiling module xil_defaultlib.ring
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.sev
Compiling module xil_defaultlib.Lab6_Top_default
Compiling module xil_defaultlib.check_the_sync_signals
Compiling module xil_defaultlib.check_the_rgb_signals
Compiling module xil_defaultlib.testSyncs
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSyncs_behav
