{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676563814229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676563814230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 16 11:10:12 2023 " "Processing started: Thu Feb 16 11:10:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676563814230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676563814230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUDesignProject -c CPUDesignProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUDesignProject -c CPUDesignProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676563814230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1676563815801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_32_bit " "Found entity 1: sub_32_bit" {  } { { "sub_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/sub_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676563816020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676563816020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right_32_bit " "Found entity 1: rotate_right_32_bit" {  } { { "rotate_right_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/rotate_right_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676563816024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676563816024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_32_bit " "Found entity 1: rol_32_bit" {  } { { "rotate_left_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/rotate_left_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676563816029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676563816029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32_bit " "Found entity 1: reg_32_bit" {  } { { "reg_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/reg_32_bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676563816033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676563816033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32_bit " "Found entity 1: not_32_bit" {  } { { "not_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/not_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676563816037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676563816037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_32_bit " "Found entity 1: negate_32_bit" {  } { { "negate_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/negate_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676563816041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676563816041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_to_1 " "Found entity 1: mux_32_to_1" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676563816047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676563816047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "mux_2_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676563816051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676563816051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplication_32_bit " "Found entity 1: multiplication_32_bit" {  } { { "multiplication_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/multiplication_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676563816055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676563816055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_to_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_to_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_to_5 " "Found entity 1: encoder_32_to_5" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/encoder_32_to_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676563816059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676563816059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file division_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/division_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676563816064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676563816064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpudesignproject.v 1 1 " "Found 1 design units, including 1 entities, in source file cpudesignproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPUDesignProject " "Found entity 1: CPUDesignProject" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676563816069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676563816069 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and_tb.v(43) " "Verilog HDL information at and_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "and_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/and_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676563816075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/and_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676563816076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676563816076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IncPC incPC alu.v(2) " "Verilog HDL Declaration information at alu.v(2): object \"IncPC\" differs only in case from object \"incPC\" in the same scope" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1676563816079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676563816080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676563816080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32_bit.v 3 3 " "Found 3 design units, including 3 entities, in source file adder_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32_bit " "Found entity 1: adder_32_bit" {  } { { "adder_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/adder_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676563816084 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLA16 " "Found entity 2: CLA16" {  } { { "adder_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/adder_32_bit.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676563816084 ""} { "Info" "ISGN_ENTITY_NAME" "3 CLA4 " "Found entity 3: CLA4" {  } { { "adder_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/adder_32_bit.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676563816084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676563816084 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "add_tb.v(43) " "Verilog HDL information at add_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "add_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/add_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676563816088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_tb " "Found entity 1: add_tb" {  } { { "add_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/add_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676563816089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676563816089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/ALU_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676563816095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676563816095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incpc_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file incpc_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 IncPC_32_bit " "Found entity 1: IncPC_32_bit" {  } { { "IncPC_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/IncPC_32_bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676563816100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676563816100 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "or_tb.v(43) " "Verilog HDL information at or_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "or_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/or_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676563816104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_tb " "Found entity 1: or_tb" {  } { { "or_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/or_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676563816104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676563816104 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sub_tb.v(43) " "Verilog HDL information at sub_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "sub_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/sub_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676563816108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_tb " "Found entity 1: sub_tb" {  } { { "sub_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/sub_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676563816109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676563816109 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mul_tb.v(46) " "Verilog HDL information at mul_tb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "mul_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mul_tb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676563816121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_tb " "Found entity 1: mul_tb" {  } { { "mul_tb.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mul_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676563816121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676563816121 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp negate_32_bit.v(11) " "Verilog HDL Implicit Net warning at negate_32_bit.v(11): created implicit net for \"temp\"" {  } { { "negate_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/negate_32_bit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676563816122 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1in CPUDesignProject.v(111) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(111): created implicit net for \"R1in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676563816122 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in CPUDesignProject.v(112) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(112): created implicit net for \"R2in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676563816122 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in CPUDesignProject.v(113) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(113): created implicit net for \"R3in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676563816122 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in CPUDesignProject.v(114) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(114): created implicit net for \"R4in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676563816122 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in CPUDesignProject.v(115) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(115): created implicit net for \"R5in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676563816122 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in CPUDesignProject.v(118) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(118): created implicit net for \"R8in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676563816122 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in CPUDesignProject.v(119) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(119): created implicit net for \"R9in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676563816122 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in CPUDesignProject.v(120) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(120): created implicit net for \"R10in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676563816122 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in CPUDesignProject.v(121) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(121): created implicit net for \"R11in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676563816122 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in CPUDesignProject.v(122) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(122): created implicit net for \"R12in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676563816122 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in CPUDesignProject.v(123) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(123): created implicit net for \"R13in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676563816122 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in CPUDesignProject.v(124) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(124): created implicit net for \"R14in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676563816122 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in CPUDesignProject.v(125) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(125): created implicit net for \"R15in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676563816122 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IR_data_out CPUDesignProject.v(132) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(132): created implicit net for \"IR_data_out\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676563816122 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst CPUDesignProject.v(141) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(141): created implicit net for \"rst\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676563816123 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Inport_data_out CPUDesignProject.v(167) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(167): created implicit net for \"Inport_data_out\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 167 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676563816123 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a alu.v(85) " "Verilog HDL Implicit Net warning at alu.v(85): created implicit net for \"a\"" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676563816123 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b alu.v(85) " "Verilog HDL Implicit Net warning at alu.v(85): created implicit net for \"b\"" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676563816123 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RPC alu.v(87) " "Verilog HDL Implicit Net warning at alu.v(87): created implicit net for \"RPC\"" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676563816123 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PC_out alu.v(87) " "Verilog HDL Implicit Net warning at alu.v(87): created implicit net for \"PC_out\"" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676563816123 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPUDesignProject " "Elaborating entity \"CPUDesignProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676563816280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_to_5 encoder_32_to_5:encoder " "Elaborating entity \"encoder_32_to_5\" for hierarchy \"encoder_32_to_5:encoder\"" {  } { { "CPUDesignProject.v" "encoder" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676563816288 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "encoder_32_to_5.v(7) " "Verilog HDL Case Statement warning at encoder_32_to_5.v(7): can't check case statement for completeness because the case expression has too many possible states" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/encoder_32_to_5.v" 7 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1676563816290 "|CPUDesignProject|encoder_32_to_5:regEncoder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "encoder_32_to_5.v(7) " "Verilog HDL Case Statement information at encoder_32_to_5.v(7): all case item expressions in this case statement are onehot" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/encoder_32_to_5.v" 7 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1676563816290 "|CPUDesignProject|encoder_32_to_5:regEncoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32_bit reg_32_bit:R0 " "Elaborating entity \"reg_32_bit\" for hierarchy \"reg_32_bit:R0\"" {  } { { "CPUDesignProject.v" "R0" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676563816293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IncPC_32_bit IncPC_32_bit:PC_reg " "Elaborating entity \"IncPC_32_bit\" for hierarchy \"IncPC_32_bit:PC_reg\"" {  } { { "CPUDesignProject.v" "PC_reg" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676563816341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 mux_2_to_1:MDMux " "Elaborating entity \"mux_2_to_1\" for hierarchy \"mux_2_to_1:MDMux\"" {  } { { "CPUDesignProject.v" "MDMux" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676563816345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_to_1 mux_32_to_1:BusMux " "Elaborating entity \"mux_32_to_1\" for hierarchy \"mux_32_to_1:BusMux\"" {  } { { "CPUDesignProject.v" "BusMux" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676563816352 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux_32_to_1.v(31) " "Verilog HDL Case Statement warning at mux_32_to_1.v(31): incomplete case statement has no default case item" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1676563816355 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BusMuxOut mux_32_to_1.v(31) " "Verilog HDL Always Construct warning at mux_32_to_1.v(31): inferring latch(es) for variable \"BusMuxOut\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676563816355 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[0\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[0\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816355 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[1\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[1\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816355 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[2\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[2\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816355 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[3\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[3\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816355 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[4\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[4\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816355 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[5\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[5\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816355 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[6\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[6\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816355 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[7\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[7\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816355 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[8\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[8\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816355 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[9\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[9\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816355 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[10\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[10\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816355 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[11\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[11\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816355 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[12\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[12\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816355 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[13\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[13\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816355 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[14\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[14\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816355 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[15\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[15\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816355 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[16\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[16\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816355 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[17\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[17\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816356 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[18\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[18\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816356 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[19\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[19\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816356 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[20\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[20\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816356 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[21\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[21\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816356 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[22\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[22\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816356 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[23\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[23\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816356 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[24\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[24\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816356 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[25\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[25\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816356 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[26\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[26\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816356 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[27\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[27\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816356 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[28\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[28\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816356 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[29\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[29\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816356 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[30\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[30\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816356 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[31\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[31\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816356 "|CPUDesignProject|mux_32_to_1:busMux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:the_alu " "Elaborating entity \"alu\" for hierarchy \"alu:the_alu\"" {  } { { "CPUDesignProject.v" "the_alu" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676563816359 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "div_out alu.v(18) " "Verilog HDL warning at alu.v(18): object div_out used but never assigned" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 18 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1676563816364 "|CPUDesignProject|alu:the_alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(21) " "Verilog HDL Case Statement warning at alu.v(21): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1676563816364 "|CPUDesignProject|alu:the_alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C alu.v(21) " "Verilog HDL Always Construct warning at alu.v(21): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676563816364 "|CPUDesignProject|alu:the_alu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "div_out 0 alu.v(18) " "Net \"div_out\" at alu.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1676563816364 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] alu.v(21) " "Inferred latch for \"C\[0\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816364 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] alu.v(21) " "Inferred latch for \"C\[1\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816364 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] alu.v(21) " "Inferred latch for \"C\[2\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816364 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] alu.v(21) " "Inferred latch for \"C\[3\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816364 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] alu.v(21) " "Inferred latch for \"C\[4\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816364 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] alu.v(21) " "Inferred latch for \"C\[5\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816364 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] alu.v(21) " "Inferred latch for \"C\[6\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816364 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] alu.v(21) " "Inferred latch for \"C\[7\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816364 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] alu.v(21) " "Inferred latch for \"C\[8\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816364 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] alu.v(21) " "Inferred latch for \"C\[9\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816364 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] alu.v(21) " "Inferred latch for \"C\[10\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816364 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] alu.v(21) " "Inferred latch for \"C\[11\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816364 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] alu.v(21) " "Inferred latch for \"C\[12\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816364 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] alu.v(21) " "Inferred latch for \"C\[13\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816364 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] alu.v(21) " "Inferred latch for \"C\[14\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816364 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] alu.v(21) " "Inferred latch for \"C\[15\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816364 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[16\] alu.v(21) " "Inferred latch for \"C\[16\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816364 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[17\] alu.v(21) " "Inferred latch for \"C\[17\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816364 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[18\] alu.v(21) " "Inferred latch for \"C\[18\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816365 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[19\] alu.v(21) " "Inferred latch for \"C\[19\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816365 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[20\] alu.v(21) " "Inferred latch for \"C\[20\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816365 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[21\] alu.v(21) " "Inferred latch for \"C\[21\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816365 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[22\] alu.v(21) " "Inferred latch for \"C\[22\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816365 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[23\] alu.v(21) " "Inferred latch for \"C\[23\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816365 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[24\] alu.v(21) " "Inferred latch for \"C\[24\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816365 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[25\] alu.v(21) " "Inferred latch for \"C\[25\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816365 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[26\] alu.v(21) " "Inferred latch for \"C\[26\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816365 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[27\] alu.v(21) " "Inferred latch for \"C\[27\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816365 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[28\] alu.v(21) " "Inferred latch for \"C\[28\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816365 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[29\] alu.v(21) " "Inferred latch for \"C\[29\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816365 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[30\] alu.v(21) " "Inferred latch for \"C\[30\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816365 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[31\] alu.v(21) " "Inferred latch for \"C\[31\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816365 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[32\] alu.v(21) " "Inferred latch for \"C\[32\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816365 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[33\] alu.v(21) " "Inferred latch for \"C\[33\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816365 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[34\] alu.v(21) " "Inferred latch for \"C\[34\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816365 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[35\] alu.v(21) " "Inferred latch for \"C\[35\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816365 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[36\] alu.v(21) " "Inferred latch for \"C\[36\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816365 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[37\] alu.v(21) " "Inferred latch for \"C\[37\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816365 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[38\] alu.v(21) " "Inferred latch for \"C\[38\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816365 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[39\] alu.v(21) " "Inferred latch for \"C\[39\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816365 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[40\] alu.v(21) " "Inferred latch for \"C\[40\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816365 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[41\] alu.v(21) " "Inferred latch for \"C\[41\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816365 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[42\] alu.v(21) " "Inferred latch for \"C\[42\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816365 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[43\] alu.v(21) " "Inferred latch for \"C\[43\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816366 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[44\] alu.v(21) " "Inferred latch for \"C\[44\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816366 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[45\] alu.v(21) " "Inferred latch for \"C\[45\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816366 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[46\] alu.v(21) " "Inferred latch for \"C\[46\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816366 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[47\] alu.v(21) " "Inferred latch for \"C\[47\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816366 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[48\] alu.v(21) " "Inferred latch for \"C\[48\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816366 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[49\] alu.v(21) " "Inferred latch for \"C\[49\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816366 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[50\] alu.v(21) " "Inferred latch for \"C\[50\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816366 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[51\] alu.v(21) " "Inferred latch for \"C\[51\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816366 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[52\] alu.v(21) " "Inferred latch for \"C\[52\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816366 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[53\] alu.v(21) " "Inferred latch for \"C\[53\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816366 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[54\] alu.v(21) " "Inferred latch for \"C\[54\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816366 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[55\] alu.v(21) " "Inferred latch for \"C\[55\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816366 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[56\] alu.v(21) " "Inferred latch for \"C\[56\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816366 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[57\] alu.v(21) " "Inferred latch for \"C\[57\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816366 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[58\] alu.v(21) " "Inferred latch for \"C\[58\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816366 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[59\] alu.v(21) " "Inferred latch for \"C\[59\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816366 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[60\] alu.v(21) " "Inferred latch for \"C\[60\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816366 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[61\] alu.v(21) " "Inferred latch for \"C\[61\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816366 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[62\] alu.v(21) " "Inferred latch for \"C\[62\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816366 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[63\] alu.v(21) " "Inferred latch for \"C\[63\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676563816366 "|CPUDesignProject|alu:the_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32_bit alu:the_alu\|adder_32_bit:adder " "Elaborating entity \"adder_32_bit\" for hierarchy \"alu:the_alu\|adder_32_bit:adder\"" {  } { { "alu.v" "adder" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676563816369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA16 alu:the_alu\|adder_32_bit:adder\|CLA16:adder1 " "Elaborating entity \"CLA16\" for hierarchy \"alu:the_alu\|adder_32_bit:adder\|CLA16:adder1\"" {  } { { "adder_32_bit.v" "adder1" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/adder_32_bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676563816373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA4 alu:the_alu\|adder_32_bit:adder\|CLA16:adder1\|CLA4:adder1 " "Elaborating entity \"CLA4\" for hierarchy \"alu:the_alu\|adder_32_bit:adder\|CLA16:adder1\|CLA4:adder1\"" {  } { { "adder_32_bit.v" "adder1" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/adder_32_bit.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676563816376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_32_bit alu:the_alu\|sub_32_bit:subtraction " "Elaborating entity \"sub_32_bit\" for hierarchy \"alu:the_alu\|sub_32_bit:subtraction\"" {  } { { "alu.v" "subtraction" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676563816397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate_32_bit alu:the_alu\|sub_32_bit:subtraction\|negate_32_bit:NEG " "Elaborating entity \"negate_32_bit\" for hierarchy \"alu:the_alu\|sub_32_bit:subtraction\|negate_32_bit:NEG\"" {  } { { "sub_32_bit.v" "NEG" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/sub_32_bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676563816400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_32_bit alu:the_alu\|sub_32_bit:subtraction\|negate_32_bit:NEG\|not_32_bit:NOT " "Elaborating entity \"not_32_bit\" for hierarchy \"alu:the_alu\|sub_32_bit:subtraction\|negate_32_bit:NEG\|not_32_bit:NOT\"" {  } { { "negate_32_bit.v" "NOT" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/negate_32_bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676563816404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplication_32_bit alu:the_alu\|multiplication_32_bit:mutlipication " "Elaborating entity \"multiplication_32_bit\" for hierarchy \"alu:the_alu\|multiplication_32_bit:mutlipication\"" {  } { { "alu.v" "mutlipication" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676563816461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 multiplication_32_bit.v(26) " "Verilog HDL assignment warning at multiplication_32_bit.v(26): truncated value with size 32 to match size of target (31)" {  } { { "multiplication_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/multiplication_32_bit.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676563816462 "|CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 multiplication_32_bit.v(28) " "Verilog HDL assignment warning at multiplication_32_bit.v(28): truncated value with size 32 to match size of target (31)" {  } { { "multiplication_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/multiplication_32_bit.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676563816462 "|CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 multiplication_32_bit.v(30) " "Verilog HDL assignment warning at multiplication_32_bit.v(30): truncated value with size 32 to match size of target (31)" {  } { { "multiplication_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/multiplication_32_bit.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676563816462 "|CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 multiplication_32_bit.v(36) " "Verilog HDL assignment warning at multiplication_32_bit.v(36): truncated value with size 32 to match size of target (31)" {  } { { "multiplication_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/multiplication_32_bit.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676563816462 "|CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n multiplication_32_bit.v(38) " "Verilog HDL Always Construct warning at multiplication_32_bit.v(38): variable \"n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplication_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/multiplication_32_bit.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676563816462 "|CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 multiplication_32_bit.v(38) " "Verilog HDL assignment warning at multiplication_32_bit.v(38): truncated value with size 32 to match size of target (31)" {  } { { "multiplication_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/multiplication_32_bit.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676563816462 "|CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "p multiplication_32_bit.v(40) " "Verilog HDL Always Construct warning at multiplication_32_bit.v(40): variable \"p\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplication_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/multiplication_32_bit.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676563816462 "|CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 multiplication_32_bit.v(40) " "Verilog HDL assignment warning at multiplication_32_bit.v(40): truncated value with size 32 to match size of target (31)" {  } { { "multiplication_32_bit.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/multiplication_32_bit.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676563816462 "|CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol_32_bit alu:the_alu\|rol_32_bit:rotateR " "Elaborating entity \"rol_32_bit\" for hierarchy \"alu:the_alu\|rol_32_bit:rotateR\"" {  } { { "alu.v" "rotateR" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676563816494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right_32_bit alu:the_alu\|rotate_right_32_bit:rotateL " "Elaborating entity \"rotate_right_32_bit\" for hierarchy \"alu:the_alu\|rotate_right_32_bit:rotateL\"" {  } { { "alu.v" "rotateL" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676563816500 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a ADD 1 32 " "Port \"a\" on the entity instantiation of \"ADD\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "negate_32_bit.v" "ADD" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/negate_32_bit.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1676563816633 "|CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG|adder_32_bit:ADD"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "nota NOT 1 32 " "Port \"nota\" on the entity instantiation of \"NOT\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "negate_32_bit.v" "NOT" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/negate_32_bit.v" 11 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1676563816633 "|CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG|not_32_bit:NOT"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:the_alu\|a " "Net \"alu:the_alu\|a\" is missing source, defaulting to GND" {  } { { "alu.v" "a" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 85 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676563816642 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:the_alu\|b " "Net \"alu:the_alu\|b\" is missing source, defaulting to GND" {  } { { "alu.v" "b" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 85 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676563816642 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676563816642 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1676563818146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[33\] " "Latch alu:the_alu\|C\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818176 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[34\] " "Latch alu:the_alu\|C\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818176 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[35\] " "Latch alu:the_alu\|C\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818176 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[36\] " "Latch alu:the_alu\|C\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818176 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[37\] " "Latch alu:the_alu\|C\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818176 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[38\] " "Latch alu:the_alu\|C\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818176 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[39\] " "Latch alu:the_alu\|C\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818177 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[40\] " "Latch alu:the_alu\|C\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818177 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[41\] " "Latch alu:the_alu\|C\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818177 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[42\] " "Latch alu:the_alu\|C\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818177 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[43\] " "Latch alu:the_alu\|C\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818177 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[44\] " "Latch alu:the_alu\|C\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818177 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[45\] " "Latch alu:the_alu\|C\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818177 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[46\] " "Latch alu:the_alu\|C\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818177 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[47\] " "Latch alu:the_alu\|C\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818177 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[48\] " "Latch alu:the_alu\|C\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818177 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[49\] " "Latch alu:the_alu\|C\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818178 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[50\] " "Latch alu:the_alu\|C\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818178 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[51\] " "Latch alu:the_alu\|C\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818178 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[52\] " "Latch alu:the_alu\|C\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818178 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[53\] " "Latch alu:the_alu\|C\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818178 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[54\] " "Latch alu:the_alu\|C\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818178 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[55\] " "Latch alu:the_alu\|C\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818178 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[56\] " "Latch alu:the_alu\|C\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818178 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[57\] " "Latch alu:the_alu\|C\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818178 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[58\] " "Latch alu:the_alu\|C\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818178 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[59\] " "Latch alu:the_alu\|C\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818179 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[60\] " "Latch alu:the_alu\|C\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818179 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[61\] " "Latch alu:the_alu\|C\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818179 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[0\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818179 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[1\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818179 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[2\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818179 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[3\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818179 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[4\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818179 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[5\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818179 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818179 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[6\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818180 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[7\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818180 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[8\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818180 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[9\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818180 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[10\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818180 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[11\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818180 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[12\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818180 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[13\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818180 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[14\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818180 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[15\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818180 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[16\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818181 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[17\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818181 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[18\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818181 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[19\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818181 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[20\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818181 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[21\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818181 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[22\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818181 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[23\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818181 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[24\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818181 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[25\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818182 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[26\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818182 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[27\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818182 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[28\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818182 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[0\] " "Latch alu:the_alu\|C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[1\] " "Ports D and ENA on the latch are fed by the same signal operation\[1\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818182 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[1\] " "Latch alu:the_alu\|C\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[1\] " "Ports D and ENA on the latch are fed by the same signal operation\[1\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818182 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[2\] " "Latch alu:the_alu\|C\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818182 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[3\] " "Latch alu:the_alu\|C\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818182 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[4\] " "Latch alu:the_alu\|C\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818182 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[5\] " "Latch alu:the_alu\|C\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818183 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[6\] " "Latch alu:the_alu\|C\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818183 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[7\] " "Latch alu:the_alu\|C\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818183 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[8\] " "Latch alu:the_alu\|C\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818183 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[9\] " "Latch alu:the_alu\|C\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818183 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[10\] " "Latch alu:the_alu\|C\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818183 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[11\] " "Latch alu:the_alu\|C\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818183 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[12\] " "Latch alu:the_alu\|C\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818183 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[13\] " "Latch alu:the_alu\|C\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818184 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[14\] " "Latch alu:the_alu\|C\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818184 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[15\] " "Latch alu:the_alu\|C\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818184 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[16\] " "Latch alu:the_alu\|C\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818184 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[17\] " "Latch alu:the_alu\|C\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818184 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[18\] " "Latch alu:the_alu\|C\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818184 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[19\] " "Latch alu:the_alu\|C\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818184 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[20\] " "Latch alu:the_alu\|C\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818184 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[21\] " "Latch alu:the_alu\|C\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818184 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[22\] " "Latch alu:the_alu\|C\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818185 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[23\] " "Latch alu:the_alu\|C\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818185 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[24\] " "Latch alu:the_alu\|C\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818185 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[25\] " "Latch alu:the_alu\|C\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818185 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[26\] " "Latch alu:the_alu\|C\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818185 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[27\] " "Latch alu:the_alu\|C\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818185 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[28\] " "Latch alu:the_alu\|C\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818185 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[29\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818185 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[30\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818186 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_32_to_1:BusMux\|BusMuxOut\[31\] " "Latch mux_32_to_1:BusMux\|BusMuxOut\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCout " "Ports D and ENA on the latch are fed by the same signal PCout" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818186 ""}  } { { "mux_32_to_1.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/mux_32_to_1.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[29\] " "Latch alu:the_alu\|C\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[4\] " "Ports D and ENA on the latch are fed by the same signal operation\[4\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818186 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[30\] " "Latch alu:the_alu\|C\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[2\] " "Ports D and ENA on the latch are fed by the same signal operation\[2\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818186 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:the_alu\|C\[31\] " "Latch alu:the_alu\|C\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[3\] " "Ports D and ENA on the latch are fed by the same signal operation\[3\]" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676563818186 ""}  } { { "alu.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/alu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676563818186 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ZHigh_data_out\[0\] GND " "Pin \"ZHigh_data_out\[0\]\" is stuck at GND" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676563818872 "|CPUDesignProject|ZHigh_data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZHigh_data_out\[30\] GND " "Pin \"ZHigh_data_out\[30\]\" is stuck at GND" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676563818872 "|CPUDesignProject|ZHigh_data_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZHigh_data_out\[31\] GND " "Pin \"ZHigh_data_out\[31\]\" is stuck at GND" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1676563818872 "|CPUDesignProject|ZHigh_data_out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1676563818872 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1676563819101 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1676563823155 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/output_files/CPUDesignProject.map.smsg " "Generated suppressed messages file C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/output_files/CPUDesignProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1676563823453 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1676563823688 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676563823688 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MARin " "No output dependent on input pin \"MARin\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676563823876 "|CPUDesignProject|MARin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRin " "No output dependent on input pin \"IRin\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/Luka/Documents/Queens/Third Year/ELEC_374/CPUDesignProject.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676563823876 "|CPUDesignProject|IRin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1676563823876 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1406 " "Implemented 1406 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "58 " "Implemented 58 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1676563823879 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1676563823879 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1316 " "Implemented 1316 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1676563823879 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1676563823879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 235 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 235 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "402 " "Peak virtual memory: 402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676563823942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 16 11:10:23 2023 " "Processing ended: Thu Feb 16 11:10:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676563823942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676563823942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676563823942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676563823942 ""}
