
main.elf:     file format elf32-littlearm


Disassembly of section .text:

08000000 <vector_table>:
 8000000:	00 20 00 20 19 02 00 08 5f 02 00 08 5d 02 00 08     . . ...._...]...
 8000010:	5d 02 00 08 5d 02 00 08 5d 02 00 08 00 00 00 00     ]...]...].......
	...
 800002c:	5f 02 00 08 5f 02 00 08 00 00 00 00 5f 02 00 08     _..._......._...
 800003c:	5f 02 00 08 5f 02 00 08 5f 02 00 08 5f 02 00 08     _..._..._..._...
 800004c:	5f 02 00 08 5f 02 00 08 5f 02 00 08 5f 02 00 08     _..._..._..._...
 800005c:	5f 02 00 08 5f 02 00 08 5f 02 00 08 5f 02 00 08     _..._..._..._...
 800006c:	5f 02 00 08 5f 02 00 08 5f 02 00 08 5f 02 00 08     _..._..._..._...
 800007c:	5f 02 00 08 5f 02 00 08 5f 02 00 08 5f 02 00 08     _..._..._..._...
 800008c:	5f 02 00 08 5f 02 00 08 5f 02 00 08 5f 02 00 08     _..._..._..._...
 800009c:	5f 02 00 08 5f 02 00 08 5f 02 00 08 5f 02 00 08     _..._..._..._...
 80000ac:	5f 02 00 08 5f 02 00 08 5f 02 00 08 5f 02 00 08     _..._..._..._...
 80000bc:	5f 02 00 08 5f 02 00 08 5f 02 00 08 5f 02 00 08     _..._..._..._...
 80000cc:	5f 02 00 08 5f 02 00 08 5f 02 00 08 5f 02 00 08     _..._..._..._...
 80000dc:	5f 02 00 08 5f 02 00 08 5f 02 00 08 5f 02 00 08     _..._..._..._...
 80000ec:	5f 02 00 08 5f 02 00 08 5f 02 00 08 5f 02 00 08     _..._..._..._...
 80000fc:	5f 02 00 08 5f 02 00 08 5f 02 00 08 5f 02 00 08     _..._..._..._...
 800010c:	5f 02 00 08 5f 02 00 08 5f 02 00 08 5f 02 00 08     _..._..._..._...
 800011c:	5f 02 00 08 5f 02 00 08 5f 02 00 08 5f 02 00 08     _..._..._..._...
 800012c:	5f 02 00 08 00 00 00 00 5f 02 00 08 5f 02 00 08     _......._..._...
 800013c:	5f 02 00 08 5f 02 00 08 5f 02 00 08 5f 02 00 08     _..._..._..._...
 800014c:	5f 02 00 08                                         _...

08000150 <clock_setup>:
#include <libopencm3/stm32/f1/rcc.h>
#include <libopencm3/stm32/f1/gpio.h>

/* Set STM32 to 24 MHz. */
void clock_setup(void)
{
 8000150:	b510      	push	{r4, lr}
	rcc_clock_setup_in_hse_8mhz_out_24mhz();
 8000152:	f000 f929 	bl	80003a8 <rcc_clock_setup_in_hse_8mhz_out_24mhz>

	/* Enable GPIOC clock. */
	rcc_peripheral_enable_clock(&RCC_APB2ENR, RCC_APB2ENR_IOPCEN);
 8000156:	4803      	ldr	r0, [pc, #12]	; (8000164 <clock_setup+0x14>)
 8000158:	2110      	movs	r1, #16
}
 800015a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void clock_setup(void)
{
	rcc_clock_setup_in_hse_8mhz_out_24mhz();

	/* Enable GPIOC clock. */
	rcc_peripheral_enable_clock(&RCC_APB2ENR, RCC_APB2ENR_IOPCEN);
 800015e:	f000 b8e1 	b.w	8000324 <rcc_peripheral_enable_clock>
 8000162:	bf00      	nop
 8000164:	40021018 	.word	0x40021018

08000168 <gpio_setup>:
}

void gpio_setup(void)
{
	/* Set GPIO 8/9 (in GPIO port C) to 'output push-pull'. */
	gpio_set_mode(GPIOC, GPIO_MODE_OUTPUT_50_MHZ,
 8000168:	2103      	movs	r1, #3
 800016a:	2200      	movs	r2, #0
	/* Enable GPIOC clock. */
	rcc_peripheral_enable_clock(&RCC_APB2ENR, RCC_APB2ENR_IOPCEN);
}

void gpio_setup(void)
{
 800016c:	b510      	push	{r4, lr}
	/* Set GPIO 8/9 (in GPIO port C) to 'output push-pull'. */
	gpio_set_mode(GPIOC, GPIO_MODE_OUTPUT_50_MHZ,
 800016e:	4807      	ldr	r0, [pc, #28]	; (800018c <gpio_setup+0x24>)
 8000170:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000174:	f000 f956 	bl	8000424 <gpio_set_mode>
		      GPIO_CNF_OUTPUT_PUSHPULL, GPIO8);
	gpio_set_mode(GPIOC, GPIO_MODE_OUTPUT_50_MHZ,
 8000178:	4804      	ldr	r0, [pc, #16]	; (800018c <gpio_setup+0x24>)
 800017a:	2103      	movs	r1, #3
 800017c:	2200      	movs	r2, #0
 800017e:	f44f 7300 	mov.w	r3, #512	; 0x200
		      GPIO_CNF_OUTPUT_PUSHPULL, GPIO9);
}
 8000182:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void gpio_setup(void)
{
	/* Set GPIO 8/9 (in GPIO port C) to 'output push-pull'. */
	gpio_set_mode(GPIOC, GPIO_MODE_OUTPUT_50_MHZ,
		      GPIO_CNF_OUTPUT_PUSHPULL, GPIO8);
	gpio_set_mode(GPIOC, GPIO_MODE_OUTPUT_50_MHZ,
 8000186:	f000 b94d 	b.w	8000424 <gpio_set_mode>
 800018a:	bf00      	nop
 800018c:	40011000 	.word	0x40011000

08000190 <user_button_enable>:
}

void user_button_enable(void)
{
	/*Enable GPIOA clock */
	rcc_peripheral_enable_clock(&RCC_APB2ENR, RCC_APB2ENR_IOPAEN);
 8000190:	2104      	movs	r1, #4
	gpio_set_mode(GPIOC, GPIO_MODE_OUTPUT_50_MHZ,
		      GPIO_CNF_OUTPUT_PUSHPULL, GPIO9);
}

void user_button_enable(void)
{
 8000192:	b510      	push	{r4, lr}
	/*Enable GPIOA clock */
	rcc_peripheral_enable_clock(&RCC_APB2ENR, RCC_APB2ENR_IOPAEN);
 8000194:	4805      	ldr	r0, [pc, #20]	; (80001ac <user_button_enable+0x1c>)
 8000196:	f000 f8c5 	bl	8000324 <rcc_peripheral_enable_clock>
	/*set GPIOA0 as input open-drain */
	gpio_set_mode(GPIOA, GPIO_MODE_INPUT, GPIO_CNF_INPUT_FLOAT, GPIO0);
 800019a:	2201      	movs	r2, #1
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <user_button_enable+0x20>)
 800019e:	2100      	movs	r1, #0
 80001a0:	4613      	mov	r3, r2
}
 80001a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void user_button_enable(void)
{
	/*Enable GPIOA clock */
	rcc_peripheral_enable_clock(&RCC_APB2ENR, RCC_APB2ENR_IOPAEN);
	/*set GPIOA0 as input open-drain */
	gpio_set_mode(GPIOA, GPIO_MODE_INPUT, GPIO_CNF_INPUT_FLOAT, GPIO0);
 80001a6:	f000 b93d 	b.w	8000424 <gpio_set_mode>
 80001aa:	bf00      	nop
 80001ac:	40021018 	.word	0x40021018
 80001b0:	40010800 	.word	0x40010800

080001b4 <delay>:
}

void delay(volatile u32 t)
{
 80001b4:	b082      	sub	sp, #8
 80001b6:	9001      	str	r0, [sp, #4]
	t *= 1000;
 80001b8:	9b01      	ldr	r3, [sp, #4]
 80001ba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80001be:	4353      	muls	r3, r2
 80001c0:	9301      	str	r3, [sp, #4]
	while (t--) ;
 80001c2:	9b01      	ldr	r3, [sp, #4]
 80001c4:	1e5a      	subs	r2, r3, #1
 80001c6:	9201      	str	r2, [sp, #4]
 80001c8:	2b00      	cmp	r3, #0
 80001ca:	d1fa      	bne.n	80001c2 <delay+0xe>
}
 80001cc:	b002      	add	sp, #8
 80001ce:	4770      	bx	lr

080001d0 <main>:

int main(void)
{
 80001d0:	b538      	push	{r3, r4, r5, lr}
	int i;

	clock_setup();
	gpio_setup();
	user_button_enable();
	GPIOC_ODR = GPIO9;
 80001d2:	4c0f      	ldr	r4, [pc, #60]	; (8000210 <main+0x40>)

int main(void)
{
	int i;

	clock_setup();
 80001d4:	f7ff ffbc 	bl	8000150 <clock_setup>
	gpio_setup();
	user_button_enable();
	GPIOC_ODR = GPIO9;
	while (1) {
		if (GPIOA_IDR & GPIO0) {
 80001d8:	4d0e      	ldr	r5, [pc, #56]	; (8000214 <main+0x44>)
int main(void)
{
	int i;

	clock_setup();
	gpio_setup();
 80001da:	f7ff ffc5 	bl	8000168 <gpio_setup>
	user_button_enable();
 80001de:	f7ff ffd7 	bl	8000190 <user_button_enable>
	GPIOC_ODR = GPIO9;
 80001e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80001e6:	6023      	str	r3, [r4, #0]
	while (1) {
		if (GPIOA_IDR & GPIO0) {
 80001e8:	682b      	ldr	r3, [r5, #0]
 80001ea:	f013 0f01 	tst.w	r3, #1
 80001ee:	d00a      	beq.n	8000206 <main+0x36>
			delay(1);
 80001f0:	2001      	movs	r0, #1
 80001f2:	f7ff ffdf 	bl	80001b4 <delay>
			while (GPIOA_IDR & GPIO0) ;
 80001f6:	682b      	ldr	r3, [r5, #0]
 80001f8:	f013 0f01 	tst.w	r3, #1
 80001fc:	d1fb      	bne.n	80001f6 <main+0x26>
			delay(600);
 80001fe:	f44f 7016 	mov.w	r0, #600	; 0x258
 8000202:	f7ff ffd7 	bl	80001b4 <delay>
		}
		GPIOC_ODR ^= (GPIO8 | GPIO9);	/* Toggle LEDs. */
 8000206:	6823      	ldr	r3, [r4, #0]
 8000208:	f483 7340 	eor.w	r3, r3, #768	; 0x300
 800020c:	6023      	str	r3, [r4, #0]
	}
 800020e:	e7eb      	b.n	80001e8 <main+0x18>
 8000210:	4001100c 	.word	0x4001100c
 8000214:	40010808 	.word	0x40010808

08000218 <reset_handler>:
 8000218:	4b0b      	ldr	r3, [pc, #44]	; (8000248 <reset_handler+0x30>)
 800021a:	f383 8808 	msr	MSP, r3
 800021e:	4a0b      	ldr	r2, [pc, #44]	; (800024c <reset_handler+0x34>)
 8000220:	4b0b      	ldr	r3, [pc, #44]	; (8000250 <reset_handler+0x38>)
 8000222:	490c      	ldr	r1, [pc, #48]	; (8000254 <reset_handler+0x3c>)
 8000224:	e003      	b.n	800022e <reset_handler+0x16>
 8000226:	f852 0b04 	ldr.w	r0, [r2], #4
 800022a:	f843 0b04 	str.w	r0, [r3], #4
 800022e:	428b      	cmp	r3, r1
 8000230:	d3f9      	bcc.n	8000226 <reset_handler+0xe>
 8000232:	e002      	b.n	800023a <reset_handler+0x22>
 8000234:	f843 2b04 	str.w	r2, [r3], #4
 8000238:	e001      	b.n	800023e <reset_handler+0x26>
 800023a:	4907      	ldr	r1, [pc, #28]	; (8000258 <reset_handler+0x40>)
 800023c:	2200      	movs	r2, #0
 800023e:	428b      	cmp	r3, r1
 8000240:	d3f8      	bcc.n	8000234 <reset_handler+0x1c>
 8000242:	f7ff bfc5 	b.w	80001d0 <main>
 8000246:	bf00      	nop
 8000248:	20002000 	.word	0x20002000
 800024c:	080004a8 	.word	0x080004a8
 8000250:	20000000 	.word	0x20000000
 8000254:	20000008 	.word	0x20000008
 8000258:	20000008 	.word	0x20000008

0800025c <blocking_handler>:
 800025c:	e7fe      	b.n	800025c <blocking_handler>

0800025e <null_handler>:
 800025e:	4770      	bx	lr

08000260 <rcc_set_hpre.clone.0>:
 8000260:	4b02      	ldr	r3, [pc, #8]	; (800026c <rcc_set_hpre.clone.0+0xc>)
 8000262:	681a      	ldr	r2, [r3, #0]
 8000264:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000268:	601a      	str	r2, [r3, #0]
 800026a:	4770      	bx	lr
 800026c:	40021004 	.word	0x40021004

08000270 <rcc_set_ppre2.clone.1>:
 8000270:	4b02      	ldr	r3, [pc, #8]	; (800027c <rcc_set_ppre2.clone.1+0xc>)
 8000272:	681a      	ldr	r2, [r3, #0]
 8000274:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
 8000278:	601a      	str	r2, [r3, #0]
 800027a:	4770      	bx	lr
 800027c:	40021004 	.word	0x40021004

08000280 <rcc_wait_for_osc_ready>:
 8000280:	2804      	cmp	r0, #4
 8000282:	d821      	bhi.n	80002c8 <rcc_wait_for_osc_ready+0x48>
 8000284:	e8df f000 	tbb	[pc, r0]
 8000288:	150f0903 	.word	0x150f0903
 800028c:	1b          	.byte	0x1b
 800028d:	00          	.byte	0x00
 800028e:	4b0f      	ldr	r3, [pc, #60]	; (80002cc <rcc_wait_for_osc_ready+0x4c>)
 8000290:	681a      	ldr	r2, [r3, #0]
 8000292:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8000296:	d0fb      	beq.n	8000290 <rcc_wait_for_osc_ready+0x10>
 8000298:	4770      	bx	lr
 800029a:	4b0c      	ldr	r3, [pc, #48]	; (80002cc <rcc_wait_for_osc_ready+0x4c>)
 800029c:	681a      	ldr	r2, [r3, #0]
 800029e:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 80002a2:	d0fb      	beq.n	800029c <rcc_wait_for_osc_ready+0x1c>
 80002a4:	4770      	bx	lr
 80002a6:	4b09      	ldr	r3, [pc, #36]	; (80002cc <rcc_wait_for_osc_ready+0x4c>)
 80002a8:	681a      	ldr	r2, [r3, #0]
 80002aa:	f012 0f02 	tst.w	r2, #2
 80002ae:	d0fb      	beq.n	80002a8 <rcc_wait_for_osc_ready+0x28>
 80002b0:	4770      	bx	lr
 80002b2:	4b07      	ldr	r3, [pc, #28]	; (80002d0 <rcc_wait_for_osc_ready+0x50>)
 80002b4:	681a      	ldr	r2, [r3, #0]
 80002b6:	f012 0f02 	tst.w	r2, #2
 80002ba:	d0fb      	beq.n	80002b4 <rcc_wait_for_osc_ready+0x34>
 80002bc:	4770      	bx	lr
 80002be:	4b05      	ldr	r3, [pc, #20]	; (80002d4 <rcc_wait_for_osc_ready+0x54>)
 80002c0:	681a      	ldr	r2, [r3, #0]
 80002c2:	f012 0f02 	tst.w	r2, #2
 80002c6:	d0fb      	beq.n	80002c0 <rcc_wait_for_osc_ready+0x40>
 80002c8:	4770      	bx	lr
 80002ca:	bf00      	nop
 80002cc:	40021000 	.word	0x40021000
 80002d0:	40021020 	.word	0x40021020
 80002d4:	40021024 	.word	0x40021024

080002d8 <rcc_osc_on>:
 80002d8:	2804      	cmp	r0, #4
 80002da:	d81b      	bhi.n	8000314 <rcc_osc_on+0x3c>
 80002dc:	e8df f000 	tbb	[pc, r0]
 80002e0:	0f0d0803 	.word	0x0f0d0803
 80002e4:	15          	.byte	0x15
 80002e5:	00          	.byte	0x00
 80002e6:	4b0c      	ldr	r3, [pc, #48]	; (8000318 <rcc_osc_on+0x40>)
 80002e8:	681a      	ldr	r2, [r3, #0]
 80002ea:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80002ee:	e00a      	b.n	8000306 <rcc_osc_on+0x2e>
 80002f0:	4b09      	ldr	r3, [pc, #36]	; (8000318 <rcc_osc_on+0x40>)
 80002f2:	681a      	ldr	r2, [r3, #0]
 80002f4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80002f8:	e005      	b.n	8000306 <rcc_osc_on+0x2e>
 80002fa:	4b07      	ldr	r3, [pc, #28]	; (8000318 <rcc_osc_on+0x40>)
 80002fc:	e000      	b.n	8000300 <rcc_osc_on+0x28>
 80002fe:	4b07      	ldr	r3, [pc, #28]	; (800031c <rcc_osc_on+0x44>)
 8000300:	681a      	ldr	r2, [r3, #0]
 8000302:	f042 0201 	orr.w	r2, r2, #1
 8000306:	601a      	str	r2, [r3, #0]
 8000308:	4770      	bx	lr
 800030a:	4b05      	ldr	r3, [pc, #20]	; (8000320 <rcc_osc_on+0x48>)
 800030c:	681a      	ldr	r2, [r3, #0]
 800030e:	f042 0201 	orr.w	r2, r2, #1
 8000312:	601a      	str	r2, [r3, #0]
 8000314:	4770      	bx	lr
 8000316:	bf00      	nop
 8000318:	40021000 	.word	0x40021000
 800031c:	40021020 	.word	0x40021020
 8000320:	40021024 	.word	0x40021024

08000324 <rcc_peripheral_enable_clock>:
 8000324:	6803      	ldr	r3, [r0, #0]
 8000326:	ea41 0303 	orr.w	r3, r1, r3
 800032a:	6003      	str	r3, [r0, #0]
 800032c:	4770      	bx	lr
	...

08000330 <rcc_set_sysclk_source>:
 8000330:	4b03      	ldr	r3, [pc, #12]	; (8000340 <rcc_set_sysclk_source+0x10>)
 8000332:	681a      	ldr	r2, [r3, #0]
 8000334:	f022 0203 	bic.w	r2, r2, #3
 8000338:	ea40 0202 	orr.w	r2, r0, r2
 800033c:	601a      	str	r2, [r3, #0]
 800033e:	4770      	bx	lr
 8000340:	40021004 	.word	0x40021004

08000344 <rcc_set_pll_multiplication_factor>:
 8000344:	4b03      	ldr	r3, [pc, #12]	; (8000354 <rcc_set_pll_multiplication_factor+0x10>)
 8000346:	681a      	ldr	r2, [r3, #0]
 8000348:	f422 1270 	bic.w	r2, r2, #3932160	; 0x3c0000
 800034c:	ea42 4280 	orr.w	r2, r2, r0, lsl #18
 8000350:	601a      	str	r2, [r3, #0]
 8000352:	4770      	bx	lr
 8000354:	40021004 	.word	0x40021004

08000358 <rcc_set_pll_source>:
 8000358:	4b03      	ldr	r3, [pc, #12]	; (8000368 <rcc_set_pll_source+0x10>)
 800035a:	681a      	ldr	r2, [r3, #0]
 800035c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000360:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000364:	601a      	str	r2, [r3, #0]
 8000366:	4770      	bx	lr
 8000368:	40021004 	.word	0x40021004

0800036c <rcc_set_pllxtpre>:
 800036c:	4b03      	ldr	r3, [pc, #12]	; (800037c <rcc_set_pllxtpre+0x10>)
 800036e:	681a      	ldr	r2, [r3, #0]
 8000370:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000374:	ea42 4240 	orr.w	r2, r2, r0, lsl #17
 8000378:	601a      	str	r2, [r3, #0]
 800037a:	4770      	bx	lr
 800037c:	40021004 	.word	0x40021004

08000380 <rcc_set_adcpre>:
 8000380:	4b03      	ldr	r3, [pc, #12]	; (8000390 <rcc_set_adcpre+0x10>)
 8000382:	681a      	ldr	r2, [r3, #0]
 8000384:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8000388:	ea42 3280 	orr.w	r2, r2, r0, lsl #14
 800038c:	601a      	str	r2, [r3, #0]
 800038e:	4770      	bx	lr
 8000390:	40021004 	.word	0x40021004

08000394 <rcc_set_ppre1>:
 8000394:	4b03      	ldr	r3, [pc, #12]	; (80003a4 <rcc_set_ppre1+0x10>)
 8000396:	681a      	ldr	r2, [r3, #0]
 8000398:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800039c:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80003a0:	601a      	str	r2, [r3, #0]
 80003a2:	4770      	bx	lr
 80003a4:	40021004 	.word	0x40021004

080003a8 <rcc_clock_setup_in_hse_8mhz_out_24mhz>:
 80003a8:	b508      	push	{r3, lr}
 80003aa:	2002      	movs	r0, #2
 80003ac:	f7ff ff94 	bl	80002d8 <rcc_osc_on>
 80003b0:	2002      	movs	r0, #2
 80003b2:	f7ff ff65 	bl	8000280 <rcc_wait_for_osc_ready>
 80003b6:	2000      	movs	r0, #0
 80003b8:	f7ff ffba 	bl	8000330 <rcc_set_sysclk_source>
 80003bc:	2001      	movs	r0, #1
 80003be:	f7ff ff8b 	bl	80002d8 <rcc_osc_on>
 80003c2:	2001      	movs	r0, #1
 80003c4:	f7ff ff5c 	bl	8000280 <rcc_wait_for_osc_ready>
 80003c8:	2001      	movs	r0, #1
 80003ca:	f7ff ffb1 	bl	8000330 <rcc_set_sysclk_source>
 80003ce:	f7ff ff47 	bl	8000260 <rcc_set_hpre.clone.0>
 80003d2:	2000      	movs	r0, #0
 80003d4:	f7ff ffd4 	bl	8000380 <rcc_set_adcpre>
 80003d8:	2000      	movs	r0, #0
 80003da:	f7ff ffdb 	bl	8000394 <rcc_set_ppre1>
 80003de:	f7ff ff47 	bl	8000270 <rcc_set_ppre2.clone.1>
 80003e2:	2000      	movs	r0, #0
 80003e4:	f000 f856 	bl	8000494 <flash_set_ws>
 80003e8:	2001      	movs	r0, #1
 80003ea:	f7ff ffab 	bl	8000344 <rcc_set_pll_multiplication_factor>
 80003ee:	2001      	movs	r0, #1
 80003f0:	f7ff ffb2 	bl	8000358 <rcc_set_pll_source>
 80003f4:	2000      	movs	r0, #0
 80003f6:	f7ff ffb9 	bl	800036c <rcc_set_pllxtpre>
 80003fa:	2000      	movs	r0, #0
 80003fc:	f7ff ff6c 	bl	80002d8 <rcc_osc_on>
 8000400:	2000      	movs	r0, #0
 8000402:	f7ff ff3d 	bl	8000280 <rcc_wait_for_osc_ready>
 8000406:	2002      	movs	r0, #2
 8000408:	f7ff ff92 	bl	8000330 <rcc_set_sysclk_source>
 800040c:	4b02      	ldr	r3, [pc, #8]	; (8000418 <rcc_clock_setup_in_hse_8mhz_out_24mhz+0x70>)
 800040e:	4a03      	ldr	r2, [pc, #12]	; (800041c <rcc_clock_setup_in_hse_8mhz_out_24mhz+0x74>)
 8000410:	6013      	str	r3, [r2, #0]
 8000412:	4a03      	ldr	r2, [pc, #12]	; (8000420 <rcc_clock_setup_in_hse_8mhz_out_24mhz+0x78>)
 8000414:	6013      	str	r3, [r2, #0]
 8000416:	bd08      	pop	{r3, pc}
 8000418:	016e3600 	.word	0x016e3600
 800041c:	20000000 	.word	0x20000000
 8000420:	20000004 	.word	0x20000004

08000424 <gpio_set_mode>:
 8000424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000428:	6807      	ldr	r7, [r0, #0]
 800042a:	2500      	movs	r5, #0
 800042c:	6846      	ldr	r6, [r0, #4]
 800042e:	462c      	mov	r4, r5
 8000430:	f04f 0b0f 	mov.w	fp, #15
 8000434:	fa43 fc04 	asr.w	ip, r3, r4
 8000438:	f01c 0f01 	tst.w	ip, #1
 800043c:	d020      	beq.n	8000480 <gpio_set_mode+0x5c>
 800043e:	fa1f f884 	uxth.w	r8, r4
 8000442:	f1b8 0f07 	cmp.w	r8, #7
 8000446:	d905      	bls.n	8000454 <gpio_set_mode+0x30>
 8000448:	f1a5 0c20 	sub.w	ip, r5, #32
 800044c:	fa1f fc8c 	uxth.w	ip, ip
 8000450:	46b1      	mov	r9, r6
 8000452:	e001      	b.n	8000458 <gpio_set_mode+0x34>
 8000454:	46ac      	mov	ip, r5
 8000456:	46b9      	mov	r9, r7
 8000458:	fa0b fa0c 	lsl.w	sl, fp, ip
 800045c:	ea29 090a 	bic.w	r9, r9, sl
 8000460:	f10c 0a02 	add.w	sl, ip, #2
 8000464:	fa02 fa0a 	lsl.w	sl, r2, sl
 8000468:	fa01 fc0c 	lsl.w	ip, r1, ip
 800046c:	ea4a 0c0c 	orr.w	ip, sl, ip
 8000470:	ea4c 0909 	orr.w	r9, ip, r9
 8000474:	f1b8 0f07 	cmp.w	r8, #7
 8000478:	bf98      	it	ls
 800047a:	464f      	movls	r7, r9
 800047c:	bf88      	it	hi
 800047e:	464e      	movhi	r6, r9
 8000480:	3401      	adds	r4, #1
 8000482:	3504      	adds	r5, #4
 8000484:	2c10      	cmp	r4, #16
 8000486:	b2ad      	uxth	r5, r5
 8000488:	d1d4      	bne.n	8000434 <gpio_set_mode+0x10>
 800048a:	6007      	str	r7, [r0, #0]
 800048c:	6046      	str	r6, [r0, #4]
 800048e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08000494 <flash_set_ws>:
 8000494:	4b03      	ldr	r3, [pc, #12]	; (80004a4 <flash_set_ws+0x10>)
 8000496:	681a      	ldr	r2, [r3, #0]
 8000498:	f022 0207 	bic.w	r2, r2, #7
 800049c:	ea40 0202 	orr.w	r2, r0, r2
 80004a0:	601a      	str	r2, [r3, #0]
 80004a2:	4770      	bx	lr
 80004a4:	40022000 	.word	0x40022000
