# Reading C:/altera/12.1/modelsim_ase/tcl/vsim/pref.tcl 
# do decoder5_32_run_msim_gate_verilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+. {decoder5_32_6_1200mv_85c_slow.vo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module decoder5_32
# 
# Top level modules:
# 	decoder5_32
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/Documentos/Facudade/Faculdade\ -\ P6/CONCEP플O\ ESTRUTURADA\ DE\ CIRCUITOS\ INTEGRADOS/MIPS/Entrega\ 2/Decode5-32/Testbench {C:/Users/thiag/OneDrive/Documentos/Facudade/Faculdade - P6/CONCEP플O ESTRUTURADA DE CIRCUITOS INTEGRADOS/MIPS/Entrega 2/Decode5-32/Testbench/decoder5_32_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module decoder5_32_tb
# 
# Top level modules:
# 	decoder5_32_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  decoder5_32_tb
# vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps decoder5_32_tb 
# Loading sv_std.std
# Loading work.decoder5_32_tb
# Loading work.decoder5_32
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# SDF 10.1b Compiler 2012.04 Apr 27 2012
# 
# Loading instances from decoder5_32_6_1200mv_85c_v_slow.sdo
# Loading timing data from decoder5_32_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /decoder5_32_tb File: C:/Users/thiag/OneDrive/Documentos/Facudade/Faculdade - P6/CONCEP플O ESTRUTURADA DE CIRCUITOS INTEGRADOS/MIPS/Entrega 2/Decode5-32/Testbench/decoder5_32_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# |   A    |               Y                |
# -------------------------------------------
# | xxxxx | xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | OK
# Error: input in position           1 = 00001
# 00001 OPCAOO , output = x000x000x0xxx0x0x0x0x0x0x0x0x0x0, (00000000000000000000000000000010 expected)
# | 00001 | x000x000x0xxx0x0x0x0x0x0x0x0x0x0 | ERROR
# | 00010 | 00000000000000000000000000000100 | OK
# | 00011 | 00000000000000000000000000001000 | OK
# Error: input in position           4 = 00100
# 00100 OPCAOO , output = 00000000000000000000000000010100, (00000000000000000000000000010000 expected)
# | 00100 | 00000000000000000000000000010100 | ERROR
# Error: input in position           5 = 00101
# 00101 OPCAOO , output = 00000000000000000000000000000000, (00000000000000000000000000100000 expected)
# | 00101 | 00000000000000000000000000000000 | ERROR
# Error: input in position           6 = 00110
# 00110 OPCAOO , output = 00000000000000000000000001100000, (00000000000000000000000001000000 expected)
# | 00110 | 00000000000000000000000001100000 | ERROR
# | 00111 | 00000000000000000000000010000000 | OK
# Error: input in position           8 = 01000
# 01000 OPCAOO , output = 00000000000000000000000010000000, (00000000000000000000000100000000 expected)
# | 01000 | 00000000000000000000000010000000 | ERROR
# | 01001 | 00000000000000000000001000000000 | OK
# | 01010 | 00000000000000000000010000000000 | OK
# | 01011 | 00000000000000000000100000000000 | OK
# Error: input in position          12 = 01100
# 01100 OPCAOO , output = 00000000000000000000010000000000, (00000000000000000001000000000000 expected)
# | 01100 | 00000000000000000000010000000000 | ERROR
# | 01101 | 00000000000000000010000000000000 | OK
# Error: input in position          14 = 01110
# 01110 OPCAOO , output = 00000000000000000000000000000000, (00000000000000000100000000000000 expected)
# | 01110 | 00000000000000000000000000000000 | ERROR
# | 01111 | 00000000000000001000000000000000 | OK
# Error: input in position          16 = 10000
# 10000 OPCAOO , output = 00000000000000001100000000000000, (00000000000000010000000000000000 expected)
# | 10000 | 00000000000000001100000000000000 | ERROR
# | 10001 | 00000000000000100000000000000000 | OK
# | 10010 | 00000000000001000000000000000000 | OK
# | 10011 | 00000000000010000000000000000000 | OK
# Error: input in position          20 = 10100
# 10100 OPCAOO , output = 00000000000000000000000000000000, (00000000000100000000000000000000 expected)
# | 10100 | 00000000000000000000000000000000 | ERROR
# Error: input in position          21 = 10101
# 10101 OPCAOO , output = 00000000001100000000000000000000, (00000000001000000000000000000000 expected)
# | 10101 | 00000000001100000000000000000000 | ERROR
# | 10110 | 00000000010000000000000000000000 | OK
# Error: input in position          23 = 10111
# 10111 OPCAOO , output = 00000000000000000000000000000000, (00000000100000000000000000000000 expected)
# | 10111 | 00000000000000000000000000000000 | ERROR
# Error: input in position          24 = 11000
# 11000 OPCAOO , output = 00010000100000000000000000000000, (00000001000000000000000000000000 expected)
# | 11000 | 00010000100000000000000000000000 | ERROR
# | 11001 | 00000010000000000000000000000000 | OK
# | 11010 | 00000100000000000000000000000000 | OK
# | 11011 | 00001000000000000000000000000000 | OK
# | 11100 | 00010000000000000000000000000000 | OK
# | 11101 | 00100000000000000000000000000000 | OK
# | 11110 | 01000000000000000000000000000000 | OK
# | 11111 | 10000000000000000000000000000000 | OK
# Testes Efetuados  = 32
# Erros Encontrados = 12
# Break in Module decoder5_32_tb at C:/Users/thiag/OneDrive/Documentos/Facudade/Faculdade - P6/CONCEP플O ESTRUTURADA DE CIRCUITOS INTEGRADOS/MIPS/Entrega 2/Decode5-32/Testbench/decoder5_32_tb.sv line 68
# Simulation Breakpoint: Break in Module decoder5_32_tb at C:/Users/thiag/OneDrive/Documentos/Facudade/Faculdade - P6/CONCEP플O ESTRUTURADA DE CIRCUITOS INTEGRADOS/MIPS/Entrega 2/Decode5-32/Testbench/decoder5_32_tb.sv line 68
# MACRO ./decoder5_32_run_msim_gate_verilog.do PAUSED at line 17
do decoder5_32_run_msim_gate_verilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {decoder5_32_6_1200mv_85c_slow.vo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module decoder5_32
# 
# Top level modules:
# 	decoder5_32
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/Documentos/Facudade/Faculdade\ -\ P6/CONCEP플O\ ESTRUTURADA\ DE\ CIRCUITOS\ INTEGRADOS/MIPS/Entrega\ 2/Decode5-32/Testbench {C:/Users/thiag/OneDrive/Documentos/Facudade/Faculdade - P6/CONCEP플O ESTRUTURADA DE CIRCUITOS INTEGRADOS/MIPS/Entrega 2/Decode5-32/Testbench/decoder5_32_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module decoder5_32_tb
# 
# Top level modules:
# 	decoder5_32_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  decoder5_32_tb
# vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps decoder5_32_tb 
# Loading sv_std.std
# Loading work.decoder5_32_tb
# Loading work.decoder5_32
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading instances from decoder5_32_6_1200mv_85c_v_slow.sdo
# Loading timing data from decoder5_32_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /decoder5_32_tb File: C:/Users/thiag/OneDrive/Documentos/Facudade/Faculdade - P6/CONCEP플O ESTRUTURADA DE CIRCUITOS INTEGRADOS/MIPS/Entrega 2/Decode5-32/Testbench/decoder5_32_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# |   A    |               Y                |
# -------------------------------------------
# Error: input in position           0 = 00000
# 00000 OPCAOO , output = 00000000000x00000000000000000001, (00000000000000000000000000000001 expected)
# | 00000 | 00000000000x00000000000000000001 | ERROR
# | 00001 | 00000000000000000000000000000010 | OK
# | 00010 | 00000000000000000000000000000100 | OK
# | 00011 | 00000000000000000000000000001000 | OK
# | 00100 | 00000000000000000000000000010000 | OK
# | 00101 | 00000000000000000000000000100000 | OK
# | 00110 | 00000000000000000000000001000000 | OK
# | 00111 | 00000000000000000000000010000000 | OK
# | 01000 | 00000000000000000000000100000000 | OK
# | 01001 | 00000000000000000000001000000000 | OK
# | 01010 | 00000000000000000000010000000000 | OK
# | 01011 | 00000000000000000000100000000000 | OK
# | 01100 | 00000000000000000001000000000000 | OK
# | 01101 | 00000000000000000010000000000000 | OK
# | 01110 | 00000000000000000100000000000000 | OK
# | 01111 | 00000000000000001000000000000000 | OK
# Error: input in position          16 = 10000
# 10000 OPCAOO , output = 00000000000100010000000000000000, (00000000000000010000000000000000 expected)
# | 10000 | 00000000000100010000000000000000 | ERROR
# | 10001 | 00000000000000100000000000000000 | OK
# | 10010 | 00000000000001000000000000000000 | OK
# | 10011 | 00000000000010000000000000000000 | OK
# | 10100 | 00000000000100000000000000000000 | OK
# | 10101 | 00000000001000000000000000000000 | OK
# | 10110 | 00000000010000000000000000000000 | OK
# | 10111 | 00000000100000000000000000000000 | OK
# | 11000 | 00000001000000000000000000000000 | OK
# | 11001 | 00000010000000000000000000000000 | OK
# | 11010 | 00000100000000000000000000000000 | OK
# | 11011 | 00001000000000000000000000000000 | OK
# | 11100 | 00010000000000000000000000000000 | OK
# | 11101 | 00100000000000000000000000000000 | OK
# | 11110 | 01000000000000000000000000000000 | OK
# | 11111 | 10000000000000000000000000000000 | OK
# Testes Efetuados  = 32
# Erros Encontrados = 2
# Break in Module decoder5_32_tb at C:/Users/thiag/OneDrive/Documentos/Facudade/Faculdade - P6/CONCEP플O ESTRUTURADA DE CIRCUITOS INTEGRADOS/MIPS/Entrega 2/Decode5-32/Testbench/decoder5_32_tb.sv line 68
# Simulation Breakpoint: Break in Module decoder5_32_tb at C:/Users/thiag/OneDrive/Documentos/Facudade/Faculdade - P6/CONCEP플O ESTRUTURADA DE CIRCUITOS INTEGRADOS/MIPS/Entrega 2/Decode5-32/Testbench/decoder5_32_tb.sv line 68
# MACRO ./decoder5_32_run_msim_gate_verilog.do PAUSED at line 17
do decoder5_32_run_msim_gate_verilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {decoder5_32_6_1200mv_85c_slow.vo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module decoder5_32
# 
# Top level modules:
# 	decoder5_32
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/Documentos/Facudade/Faculdade\ -\ P6/CONCEP플O\ ESTRUTURADA\ DE\ CIRCUITOS\ INTEGRADOS/MIPS/Entrega\ 2/Decode5-32/Testbench {C:/Users/thiag/OneDrive/Documentos/Facudade/Faculdade - P6/CONCEP플O ESTRUTURADA DE CIRCUITOS INTEGRADOS/MIPS/Entrega 2/Decode5-32/Testbench/decoder5_32_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module decoder5_32_tb
# 
# Top level modules:
# 	decoder5_32_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  decoder5_32_tb
# vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps decoder5_32_tb 
# Loading sv_std.std
# Loading work.decoder5_32_tb
# Loading work.decoder5_32
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading instances from decoder5_32_6_1200mv_85c_v_slow.sdo
# Loading timing data from decoder5_32_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /decoder5_32_tb File: C:/Users/thiag/OneDrive/Documentos/Facudade/Faculdade - P6/CONCEP플O ESTRUTURADA DE CIRCUITOS INTEGRADOS/MIPS/Entrega 2/Decode5-32/Testbench/decoder5_32_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# |   A    |               Y                |
# -------------------------------------------
# | 00000 | 00000000000000000000000000000001 | OK
# | 00001 | 00000000000000000000000000000010 | OK
# | 00010 | 00000000000000000000000000000100 | OK
# | 00011 | 00000000000000000000000000001000 | OK
# | 00100 | 00000000000000000000000000010000 | OK
# | 00101 | 00000000000000000000000000100000 | OK
# | 00110 | 00000000000000000000000001000000 | OK
# | 00111 | 00000000000000000000000010000000 | OK
# | 01000 | 00000000000000000000000100000000 | OK
# | 01001 | 00000000000000000000001000000000 | OK
# | 01010 | 00000000000000000000010000000000 | OK
# | 01011 | 00000000000000000000100000000000 | OK
# | 01100 | 00000000000000000001000000000000 | OK
# | 01101 | 00000000000000000010000000000000 | OK
# | 01110 | 00000000000000000100000000000000 | OK
# | 01111 | 00000000000000001000000000000000 | OK
# | 10000 | 00000000000000010000000000000000 | OK
# | 10001 | 00000000000000100000000000000000 | OK
# | 10010 | 00000000000001000000000000000000 | OK
# | 10011 | 00000000000010000000000000000000 | OK
# | 10100 | 00000000000100000000000000000000 | OK
# | 10101 | 00000000001000000000000000000000 | OK
# | 10110 | 00000000010000000000000000000000 | OK
# | 10111 | 00000000100000000000000000000000 | OK
# | 11000 | 00000001000000000000000000000000 | OK
# | 11001 | 00000010000000000000000000000000 | OK
# | 11010 | 00000100000000000000000000000000 | OK
# | 11011 | 00001000000000000000000000000000 | OK
# | 11100 | 00010000000000000000000000000000 | OK
# | 11101 | 00100000000000000000000000000000 | OK
# | 11110 | 01000000000000000000000000000000 | OK
# | 11111 | 10000000000000000000000000000000 | OK
# Testes Efetuados  = 32
# Erros Encontrados = 0
# Break in Module decoder5_32_tb at C:/Users/thiag/OneDrive/Documentos/Facudade/Faculdade - P6/CONCEP플O ESTRUTURADA DE CIRCUITOS INTEGRADOS/MIPS/Entrega 2/Decode5-32/Testbench/decoder5_32_tb.sv line 68
# Simulation Breakpoint: Break in Module decoder5_32_tb at C:/Users/thiag/OneDrive/Documentos/Facudade/Faculdade - P6/CONCEP플O ESTRUTURADA DE CIRCUITOS INTEGRADOS/MIPS/Entrega 2/Decode5-32/Testbench/decoder5_32_tb.sv line 68
# MACRO ./decoder5_32_run_msim_gate_verilog.do PAUSED at line 17
