ERROR!  Exponential power operator found in block that is specified to not allow Verilog-2001 syntax,
        File: gen7.v, Line: 3, Column: 21
ERROR!  Error in parsing design
