{
	"cells": [
		{
			"id": 13,
			"tex": "Second level",
			"content": [
				"Second",
				"level"
			],
			"start_row": 7,
			"end_row": 7,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 27,
			"tex": "200 cycles first chunk, 20~cycles next chunk",
			"content": [
				"200",
				"cycles",
				"\ufb01rst",
				"chunk,",
				"20",
				"cycles",
				"next",
				"chunk"
			],
			"start_row": 13,
			"end_row": 13,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 20,
			"tex": "32KB I \\",
			"content": [
				"32KB",
				"I"
			],
			"start_row": 10,
			"end_row": 10,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 10,
			"tex": "2-level",
			"content": [
				"2-level"
			],
			"start_row": 5,
			"end_row": 5,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 3,
			"tex": "4 (2 ALUs, 2 memory, 1 mult)",
			"content": [
				"4",
				"(2",
				"ALUs,",
				"2",
				"memory,",
				"1",
				"mult)"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 8,
			"tex": "16 instructions, 128 entries, 64 entries",
			"content": [
				"16",
				"instructions,",
				"128",
				"entries,",
				"64",
				"entries"
			],
			"start_row": 4,
			"end_row": 4,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 19,
			"tex": "L1 cache",
			"content": [
				"L1",
				"cache"
			],
			"start_row": 10,
			"end_row": 10,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 23,
			"tex": "512KB, 8-assoc, 256B lines, 5 cycles hit",
			"content": [
				"512KB,",
				"8-assoc,",
				"256B",
				"lines,",
				"5",
				"cycles",
				"hit"
			],
			"start_row": 11,
			"end_row": 11,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 17,
			"tex": "Instruction set",
			"content": [
				"Instruction",
				"set"
			],
			"start_row": 9,
			"end_row": 9,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 18,
			"tex": "PISA",
			"content": [
				"PISA"
			],
			"start_row": 9,
			"end_row": 9,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 4,
			"tex": "Pipeline depth",
			"content": [
				"Pipeline",
				"depth"
			],
			"start_row": 2,
			"end_row": 3,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 25,
			"tex": "2MB, 8-assoc, 256B lines, 20 cycles hit",
			"content": [
				"2MB,",
				"8-assoc,",
				"256B",
				"lines,",
				"20",
				"cycles",
				"hit"
			],
			"start_row": 12,
			"end_row": 12,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 7,
			"tex": "IFQ, RUU, LSQ",
			"content": [
				"IFQ,",
				"RUU,",
				"LSQ"
			],
			"start_row": 4,
			"end_row": 4,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 5,
			"tex": "19 (4 fetch, 4 decode, 2 dispatch,",
			"content": [
				"19",
				"(4",
				"fetch,",
				"4",
				"decode,",
				"2",
				"dispatch,"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 1,
			"tex": "{\\bf Value}",
			"content": [
				"Value"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 2,
			"tex": "Pipeline width",
			"content": [
				"Pipeline",
				"width"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 16,
			"tex": "4096~entries, 2-way",
			"content": [
				"4096",
				"entries,",
				"2-way"
			],
			"start_row": 8,
			"end_row": 8,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 6,
			"tex": "5 issue, 1 execute, 2 writeback, 1 commit)",
			"content": [
				"5",
				"issue,",
				"1",
				"execute,",
				"2",
				"writeback,",
				"1",
				"commit)"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 24,
			"tex": "L3 cache",
			"content": [
				"L3",
				"cache"
			],
			"start_row": 12,
			"end_row": 12,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 21,
			"tex": "D, 4-assoc, 64B lines, 1 cycle hit",
			"content": [
				"D,",
				"4-assoc,",
				"64B",
				"lines,",
				"1",
				"cycle",
				"hit"
			],
			"start_row": 10,
			"end_row": 10,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 15,
			"tex": "BTB",
			"content": [
				"BTB"
			],
			"start_row": 8,
			"end_row": 8,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 11,
			"tex": "First level",
			"content": [
				"First",
				"level"
			],
			"start_row": 6,
			"end_row": 6,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 9,
			"tex": "Branch predictor",
			"content": [
				"Branch",
				"predictor"
			],
			"start_row": 5,
			"end_row": 5,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 22,
			"tex": "L2 cache",
			"content": [
				"L2",
				"cache"
			],
			"start_row": 11,
			"end_row": 11,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 14,
			"tex": "8192 entries",
			"content": [
				"8192",
				"entries"
			],
			"start_row": 7,
			"end_row": 7,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 0,
			"tex": "{\\bf Parameter}",
			"content": [
				"Parameter"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 26,
			"tex": "Memory",
			"content": [
				"Memory"
			],
			"start_row": 13,
			"end_row": 13,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 12,
			"tex": "13-bit register (xored with PC)",
			"content": [
				"13-bit",
				"register",
				"(xored",
				"with",
				"PC)"
			],
			"start_row": 6,
			"end_row": 6,
			"start_col": 1,
			"end_col": 1
		}
	]
}