--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml sdram_ov7670_vga.twx sdram_ov7670_vga.ncd -o
sdram_ov7670_vga.twr sdram_ov7670_vga.pcf -ucf sdram_ov7670_vga.ucf

Design file:              sdram_ov7670_vga.ncd
Physical constraint file: sdram_ov7670_vga.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLK2X
  Logical resource: u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: u_system_ctrl/u_sdram_pll/clk2x
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLKIN
  Logical resource: u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: u_system_ctrl/u_sdram_pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLKIN
  Logical resource: u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: u_system_ctrl/u_sdram_pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_system_ctrl_u_sdram_pll_clk2x = PERIOD TIMEGRP         
"u_system_ctrl_u_sdram_pll_clk2x" TS_sys_clk_pin * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16216 paths analyzed, 2655 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.028ns.
--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdbank_switch/wr_bank_1 (SLICE_X7Y35.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_system_ctrl/delay_done (FF)
  Destination:          u_sdram_vga_top/u_sdbank_switch/wr_bank_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.381ns (Levels of Logic = 1)
  Clock Path Skew:      -0.698ns (1.722 - 2.420)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_ref falling at 5.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: u_system_ctrl/delay_done to u_sdram_vga_top/u_sdbank_switch/wr_bank_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AQ       Tcko                  0.430   u_system_ctrl/delay_done
                                                       u_system_ctrl/delay_done
    SLICE_X7Y22.C5       net (fanout=5)        0.886   u_system_ctrl/delay_done
    SLICE_X7Y22.C        Tilo                  0.259   u_sdram_vga_top/u_sdbank_switch/rd_bank<1>
                                                       u_I2C_AV_Config/iRST_N_inv1_1_INV_0
    SLICE_X7Y35.SR       net (fanout=7)        1.511   u_I2C_AV_Config/iRST_N_inv1
    SLICE_X7Y35.CLK      Trck                  0.295   u_sdram_vga_top/u_sdbank_switch/wr_bank<1>
                                                       u_sdram_vga_top/u_sdbank_switch/wr_bank_1
    -------------------------------------------------  ---------------------------
    Total                                      3.381ns (0.984ns logic, 2.397ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdbank_switch/wr_bank_0 (SLICE_X7Y35.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_system_ctrl/delay_done (FF)
  Destination:          u_sdram_vga_top/u_sdbank_switch/wr_bank_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.356ns (Levels of Logic = 1)
  Clock Path Skew:      -0.698ns (1.722 - 2.420)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_ref falling at 5.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: u_system_ctrl/delay_done to u_sdram_vga_top/u_sdbank_switch/wr_bank_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AQ       Tcko                  0.430   u_system_ctrl/delay_done
                                                       u_system_ctrl/delay_done
    SLICE_X7Y22.C5       net (fanout=5)        0.886   u_system_ctrl/delay_done
    SLICE_X7Y22.C        Tilo                  0.259   u_sdram_vga_top/u_sdbank_switch/rd_bank<1>
                                                       u_I2C_AV_Config/iRST_N_inv1_1_INV_0
    SLICE_X7Y35.SR       net (fanout=7)        1.511   u_I2C_AV_Config/iRST_N_inv1
    SLICE_X7Y35.CLK      Trck                  0.270   u_sdram_vga_top/u_sdbank_switch/wr_bank<1>
                                                       u_sdram_vga_top/u_sdbank_switch/wr_bank_0
    -------------------------------------------------  ---------------------------
    Total                                      3.356ns (0.959ns logic, 2.397ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdbank_switch/wr_load (SLICE_X6Y35.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_system_ctrl/delay_done (FF)
  Destination:          u_sdram_vga_top/u_sdbank_switch/wr_load (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.285ns (Levels of Logic = 1)
  Clock Path Skew:      -0.698ns (1.722 - 2.420)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_ref falling at 5.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: u_system_ctrl/delay_done to u_sdram_vga_top/u_sdbank_switch/wr_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AQ       Tcko                  0.430   u_system_ctrl/delay_done
                                                       u_system_ctrl/delay_done
    SLICE_X7Y22.C5       net (fanout=5)        0.886   u_system_ctrl/delay_done
    SLICE_X7Y22.C        Tilo                  0.259   u_sdram_vga_top/u_sdbank_switch/rd_bank<1>
                                                       u_I2C_AV_Config/iRST_N_inv1_1_INV_0
    SLICE_X6Y35.SR       net (fanout=7)        1.511   u_I2C_AV_Config/iRST_N_inv1
    SLICE_X6Y35.CLK      Trck                  0.199   u_sdram_vga_top/u_sdbank_switch/wr_load
                                                       u_sdram_vga_top/u_sdbank_switch/wr_load
    -------------------------------------------------  ---------------------------
    Total                                      3.285ns (0.888ns logic, 2.397ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_system_ctrl_u_sdram_pll_clk2x = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clk2x" TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn (SLICE_X6Y30.SR), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_system_ctrl/delay_done (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.905ns (Levels of Logic = 1)
  Clock Path Skew:      0.337ns (1.122 - 0.785)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_ref rising at 0.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: u_system_ctrl/delay_done to u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AQ       Tcko                  0.198   u_system_ctrl/delay_done
                                                       u_system_ctrl/delay_done
    SLICE_X7Y29.B1       net (fanout=5)        0.276   u_system_ctrl/delay_done
    SLICE_X7Y29.B        Tilo                  0.156   u_system_ctrl/delay_done
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/_n0167<3>1
    SLICE_X6Y30.SR       net (fanout=1)        0.256   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/_n0167
    SLICE_X6Y30.CLK      Tcksr       (-Th)    -0.019   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn
    -------------------------------------------------  ---------------------------
    Total                                      0.905ns (0.373ns logic, 0.532ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.898ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.899ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.043 - 0.042)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4 to u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y31.BQ       Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4
    SLICE_X7Y29.B5       net (fanout=27)       0.270   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4
    SLICE_X7Y29.B        Tilo                  0.156   u_system_ctrl/delay_done
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/_n0167<3>1
    SLICE_X6Y30.SR       net (fanout=1)        0.256   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/_n0167
    SLICE_X6Y30.CLK      Tcksr       (-Th)    -0.019   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn
    -------------------------------------------------  ---------------------------
    Total                                      0.899ns (0.373ns logic, 0.526ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd3 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.007ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.043 - 0.042)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd3 to u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y31.AQ       Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd3
    SLICE_X7Y29.A6       net (fanout=40)       0.205   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd3
    SLICE_X7Y29.A        Tilo                  0.156   u_system_ctrl/delay_done
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd1-In11
    SLICE_X7Y29.B6       net (fanout=2)        0.017   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd1-In1
    SLICE_X7Y29.B        Tilo                  0.156   u_system_ctrl/delay_done
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/_n0167<3>1
    SLICE_X6Y30.SR       net (fanout=1)        0.256   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/_n0167
    SLICE_X6Y30.CLK      Tcksr       (-Th)    -0.019   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn
    -------------------------------------------------  ---------------------------
    Total                                      1.007ns (0.529ns logic, 0.478ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd3 (SLICE_X7Y31.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_system_ctrl/delay_done (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.338ns (1.123 - 0.785)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_ref rising at 0.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: u_system_ctrl/delay_done to u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AQ       Tcko                  0.198   u_system_ctrl/delay_done
                                                       u_system_ctrl/delay_done
    SLICE_X7Y33.A6       net (fanout=5)        0.293   u_system_ctrl/delay_done
    SLICE_X7Y33.A        Tilo                  0.156   u_CMOS_Capture/iRST_N_inv
                                                       u_I2C_AV_Config/iRST_N_inv1_INV_0
    SLICE_X7Y31.SR       net (fanout=88)       0.316   u_CMOS_Capture/iRST_N_inv
    SLICE_X7Y31.CLK      Tremck      (-Th)    -0.146   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (0.500ns logic, 0.609ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4 (SLICE_X7Y31.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_system_ctrl/delay_done (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.338ns (1.123 - 0.785)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_ref rising at 0.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: u_system_ctrl/delay_done to u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AQ       Tcko                  0.198   u_system_ctrl/delay_done
                                                       u_system_ctrl/delay_done
    SLICE_X7Y33.A6       net (fanout=5)        0.293   u_system_ctrl/delay_done
    SLICE_X7Y33.A        Tilo                  0.156   u_CMOS_Capture/iRST_N_inv
                                                       u_I2C_AV_Config/iRST_N_inv1_INV_0
    SLICE_X7Y31.SR       net (fanout=88)       0.316   u_CMOS_Capture/iRST_N_inv
    SLICE_X7Y31.CLK      Tremck      (-Th)    -0.149   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.503ns logic, 0.609ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_system_ctrl_u_sdram_pll_clk2x = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clk2x" TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y23.CLKBRDCLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_system_ctrl/u_sdram_pll/clkout3_buf/I0
  Logical resource: u_system_ctrl/u_sdram_pll/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: u_system_ctrl/u_sdram_pll/clk2x
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_system_ctrl/u_sdram_pll/clkout4_buf/I0
  Logical resource: u_system_ctrl/u_sdram_pll/clkout4_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: u_system_ctrl/u_sdram_pll/clk2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_system_ctrl_u_sdram_pll_clkdv = PERIOD TIMEGRP         
"u_system_ctrl_u_sdram_pll_clkdv" TS_sys_clk_pin / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5728 paths analyzed, 931 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  36.536ns.
--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X14Y24.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.338ns (Levels of Logic = 1)
  Clock Path Skew:      -0.794ns (1.675 - 2.469)
  Source Clock:         clk_ref falling at 35.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.CQ       Tcko                  0.430   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    SLICE_X9Y22.D5       net (fanout=18)       1.150   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    SLICE_X9Y22.DMUX     Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/frame_read_done
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_126_o1
    SLICE_X14Y24.SR      net (fanout=3)        1.138   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_126_o
    SLICE_X14Y24.CLK     Trck                  0.283   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      3.338ns (1.050ns logic, 2.288ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r2 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.919ns (Levels of Logic = 1)
  Clock Path Skew:      -0.733ns (1.675 - 2.408)
  Source Clock:         clk_ref rising at 30.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r2 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.BQ       Tcko                  0.430   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r2
    SLICE_X9Y22.D2       net (fanout=15)       0.731   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r2
    SLICE_X9Y22.DMUX     Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/frame_read_done
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_126_o1
    SLICE_X14Y24.SR      net (fanout=3)        1.138   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_126_o
    SLICE_X14Y24.CLK     Trck                  0.283   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      2.919ns (1.050ns logic, 1.869ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r1 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.791ns (Levels of Logic = 1)
  Clock Path Skew:      -0.733ns (1.675 - 2.408)
  Source Clock:         clk_ref rising at 30.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r1 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.AQ       Tcko                  0.430   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r1
    SLICE_X9Y22.D3       net (fanout=16)       0.603   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r1
    SLICE_X9Y22.DMUX     Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/frame_read_done
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_126_o1
    SLICE_X14Y24.SR      net (fanout=3)        1.138   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_126_o
    SLICE_X14Y24.CLK     Trck                  0.283   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      2.791ns (1.050ns logic, 1.741ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7 (SLICE_X21Y23.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.826ns (Levels of Logic = 0)
  Clock Path Skew:      -0.698ns (1.681 - 2.379)
  Source Clock:         clk_ref rising at 30.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y24.AQ      Tcko                  0.525   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<8>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7
    SLICE_X21Y23.DX      net (fanout=1)        2.187   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<7>
    SLICE_X21Y23.CLK     Tdick                 0.114   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      2.826ns (0.639ns logic, 2.187ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 (SLICE_X10Y36.D3), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA (RAM)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.736ns (Levels of Logic = 1)
  Clock Path Skew:      -0.767ns (1.710 - 2.477)
  Source Clock:         clk_ref rising at 30.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.A        Tshcko                1.012   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA
    SLICE_X10Y36.D3      net (fanout=1)        1.292   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N19
    SLICE_X10Y36.CLK     Tas                   0.432   u_sdram_vga_top/sys_data_out<0>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX_4
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX_2_f7
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    -------------------------------------------------  ---------------------------
    Total                                      2.736ns (1.444ns logic, 1.292ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.548ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.711 - 0.738)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.AQ       Tcko                  0.430   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    SLICE_X8Y49.A5       net (fanout=127)      5.140   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
    SLICE_X8Y49.A        Tilo                  0.254   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA
    SLICE_X10Y36.D3      net (fanout=1)        1.292   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N19
    SLICE_X10Y36.CLK     Tas                   0.432   u_sdram_vga_top/sys_data_out<0>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX_4
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX_2_f7
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    -------------------------------------------------  ---------------------------
    Total                                      7.548ns (1.116ns logic, 6.432ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.086ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.711 - 0.709)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.AQ      Tcko                  0.430   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0
    SLICE_X8Y49.A1       net (fanout=127)      3.678   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<0>
    SLICE_X8Y49.A        Tilo                  0.254   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA
    SLICE_X10Y36.D3      net (fanout=1)        1.292   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N19
    SLICE_X10Y36.CLK     Tas                   0.432   u_sdram_vga_top/sys_data_out<0>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX_4
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX_2_f7
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    -------------------------------------------------  ---------------------------
    Total                                      6.086ns (1.116ns logic, 4.970ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_system_ctrl_u_sdram_pll_clkdv = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clkdv" TS_sys_clk_pin / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9 (SLICE_X14Y20.C6), 7 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMA (RAM)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.788ns (Levels of Logic = 1)
  Clock Path Skew:      0.336ns (1.081 - 0.745)
  Source Clock:         clk_ref rising at 40.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMA to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.A       Tshcko                0.441   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMA
    SLICE_X14Y20.C6      net (fanout=1)        0.119   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N181
    SLICE_X14Y20.CLK     Tah         (-Th)    -0.228   u_sdram_vga_top/sys_data_out<9>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX9_3
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX9_2_f7
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9
    -------------------------------------------------  ---------------------------
    Total                                      0.788ns (0.669ns logic, 0.119ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.772ns (Levels of Logic = 2)
  Clock Path Skew:      0.007ns (0.071 - 0.064)
  Source Clock:         clk_vga rising at 40.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.DQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    SLICE_X12Y20.A4      net (fanout=129)      1.071   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
    SLICE_X12Y20.A       Tilo                  0.156   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMA
    SLICE_X14Y20.C6      net (fanout=1)        0.119   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N181
    SLICE_X14Y20.CLK     Tah         (-Th)    -0.228   u_sdram_vga_top/sys_data_out<9>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX9_3
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX9_2_f7
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9
    -------------------------------------------------  ---------------------------
    Total                                      1.772ns (0.582ns logic, 1.190ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.787ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.794ns (Levels of Logic = 2)
  Clock Path Skew:      0.007ns (0.071 - 0.064)
  Source Clock:         clk_vga rising at 40.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.CQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2
    SLICE_X12Y20.A3      net (fanout=128)      1.093   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<2>
    SLICE_X12Y20.A       Tilo                  0.156   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMA
    SLICE_X14Y20.C6      net (fanout=1)        0.119   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N181
    SLICE_X14Y20.CLK     Tah         (-Th)    -0.228   u_sdram_vga_top/sys_data_out<9>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX9_3
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX9_2_f7
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9
    -------------------------------------------------  ---------------------------
    Total                                      1.794ns (0.582ns logic, 1.212ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (SLICE_X6Y26.C6), 7 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMA (RAM)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.788ns (Levels of Logic = 1)
  Clock Path Skew:      0.335ns (1.115 - 0.780)
  Source Clock:         clk_ref rising at 40.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMA to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y26.A        Tshcko                0.441   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMA
    SLICE_X6Y26.C6       net (fanout=1)        0.119   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N91
    SLICE_X6Y26.CLK      Tah         (-Th)    -0.228   u_sdram_vga_top/sys_data_out<3>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_3
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_2_f7
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    -------------------------------------------------  ---------------------------
    Total                                      0.788ns (0.669ns logic, 0.119ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.128ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.105 - 0.093)
  Source Clock:         clk_vga rising at 40.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5
    SLICE_X4Y26.A6       net (fanout=129)      0.427   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<5>
    SLICE_X4Y26.A        Tilo                  0.156   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMA
    SLICE_X6Y26.C6       net (fanout=1)        0.119   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N91
    SLICE_X6Y26.CLK      Tah         (-Th)    -0.228   u_sdram_vga_top/sys_data_out<3>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_3
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_2_f7
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    -------------------------------------------------  ---------------------------
    Total                                      1.128ns (0.582ns logic, 0.546ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.196ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.208ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.105 - 0.093)
  Source Clock:         clk_vga rising at 40.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.AQ       Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    SLICE_X4Y26.A5       net (fanout=127)      0.507   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
    SLICE_X4Y26.A        Tilo                  0.156   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMA
    SLICE_X6Y26.C6       net (fanout=1)        0.119   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N91
    SLICE_X6Y26.CLK      Tah         (-Th)    -0.228   u_sdram_vga_top/sys_data_out<3>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_3
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_2_f7
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    -------------------------------------------------  ---------------------------
    Total                                      1.208ns (0.582ns logic, 0.626ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6 (SLICE_X10Y14.D6), 7 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA (RAM)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 1)
  Clock Path Skew:      0.334ns (1.176 - 0.842)
  Source Clock:         clk_ref rising at 40.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y14.A        Tshcko                0.441   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA
    SLICE_X10Y14.D6      net (fanout=1)        0.119   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N109
    SLICE_X10Y14.CLK     Tah         (-Th)    -0.231   u_sdram_vga_top/sys_data_out<6>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX6_4
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX6_2_f7
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.672ns logic, 0.119ns route)
                                                       (85.0% logic, 15.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.877ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.981ns (Levels of Logic = 2)
  Clock Path Skew:      0.104ns (0.390 - 0.286)
  Source Clock:         clk_vga rising at 40.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.DQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    SLICE_X8Y14.A4       net (fanout=129)      1.277   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
    SLICE_X8Y14.A        Tilo                  0.156   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA
    SLICE_X10Y14.D6      net (fanout=1)        0.119   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N109
    SLICE_X10Y14.CLK     Tah         (-Th)    -0.231   u_sdram_vga_top/sys_data_out<6>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX6_4
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX6_2_f7
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6
    -------------------------------------------------  ---------------------------
    Total                                      1.981ns (0.585ns logic, 1.396ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.921ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.996ns (Levels of Logic = 2)
  Clock Path Skew:      0.075ns (0.390 - 0.315)
  Source Clock:         clk_vga rising at 40.000ns
  Destination Clock:    clk_vga rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.AQ       Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    SLICE_X8Y14.A5       net (fanout=127)      1.292   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
    SLICE_X8Y14.A        Tilo                  0.156   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA
    SLICE_X10Y14.D6      net (fanout=1)        0.119   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N109
    SLICE_X10Y14.CLK     Tah         (-Th)    -0.231   u_sdram_vga_top/sys_data_out<6>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX6_4
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX6_2_f7
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6
    -------------------------------------------------  ---------------------------
    Total                                      1.996ns (0.585ns logic, 1.411ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_system_ctrl_u_sdram_pll_clkdv = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clkdv" TS_sys_clk_pin / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_system_ctrl/u_sdram_pll/clkout1_buf/I0
  Logical resource: u_system_ctrl/u_sdram_pll/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: u_system_ctrl/u_sdram_pll/clkdv
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_system_ctrl/u_sdram_pll/clkout2_buf/I0
  Logical resource: u_system_ctrl/u_sdram_pll/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: u_system_ctrl/u_sdram_pll/clkdv
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: clk_camera/CLK0
  Logical resource: u_system_ctrl/U_ODDR2_c0/CK0
  Location pin: OLOGIC_X12Y29.CLK0
  Clock network: u_system_ctrl/clk_c0_oddr
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      8.000ns|     18.268ns|            0|            0|            0|        21944|
| TS_u_system_ctrl_u_sdram_pll_c|     10.000ns|      9.028ns|          N/A|            0|            0|        16216|            0|
| lk2x                          |             |             |             |             |             |             |             |
| TS_u_system_ctrl_u_sdram_pll_c|     40.000ns|     36.536ns|          N/A|            0|            0|         5728|            0|
| lkdv                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    7.819|    4.567|    4.514|    2.782|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 21944 paths, 0 nets, and 4445 connections

Design statistics:
   Minimum period:  36.536ns{1}   (Maximum frequency:  27.370MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 06 20:12:58 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 232 MB



