<?xml version="1.0" encoding="utf-8" ?> 

<Simulation_deps>

  <Version XPSPNVER="1.0" EDKVER="12.3" />
  <FPGA family="virtex6" device="xc6vlx240t" package="ff1156" speedgrade="-1" />
  <File Type="MHS" URL="../../system.mhs" />
  <File Type="SimgenOpt" URL="../simgen.opt" />
  <File Type="LibgenOpt" URL="../libgen.opt" />
  <File Type="ELF" URL="../../CoreTest/executable.elf" />
  <File Type="ELF" URL="../../MB_HWT0/executable.elf" />
  <File Type="ELF" URL="../../MB_HWT1/executable.elf" />
  <File Type="ELF" URL="../../MB_HWT2/executable.elf" />
  <File Type="ELF" URL="../../MB_HWT3/executable.elf" />
  <File Type="ELF" URL="../../MB_HWT4/executable.elf" />
  <File Type="ELF" URL="../../MB_HWT5/executable.elf" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_single_v1_01_a/hdl/vhdl/data_width_adapter.vhd" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_single_v1_01_a/hdl/vhdl/data_mirror_128.vhd" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_single_v1_01_a/hdl/vhdl/plbv46_master_single.vhd" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_11_c/hdl/vhdl/async_fifo_bram.vhd" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_11_c/hdl/vhdl/async_fifo.vhd" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_11_c/hdl/vhdl/gen_srlfifo.vhd" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_11_c/hdl/vhdl/gen_sync_bram.vhd" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_11_c/hdl/vhdl/gen_sync_dpram.vhd" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_11_c/hdl/vhdl/sync_fifo.vhd" />
  <File Type="CSDEV" URL="/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_11_c/hdl/vhdl/fsl_v20.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_cond_vars_v1_00_a/hdl/vhdl/condvar.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_cond_vars_v1_00_a/hdl/vhdl/user_logic.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_cond_vars_v1_00_a/hdl/vhdl/plb_cond_vars.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_scheduler_v1_00_a/hdl/vhdl/infer_bram.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_scheduler_v1_00_a/hdl/vhdl/parallel.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_scheduler_v1_00_a/hdl/vhdl/user_logic.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_scheduler_v1_00_a/hdl/vhdl/plb_scheduler.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_thread_manager_v1_00_a/hdl/vhdl/infer_bram_dual_port.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_thread_manager_v1_00_a/hdl/vhdl/user_logic.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_thread_manager_v1_00_a/hdl/vhdl/plb_thread_manager.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_sync_manager_v1_00_a/hdl/vhdl/common.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_sync_manager_v1_00_a/hdl/vhdl/lock_fsm.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_sync_manager_v1_00_a/hdl/vhdl/unlock_fsm.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_sync_manager_v1_00_a/hdl/vhdl/trylock_fsm.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_sync_manager_v1_00_a/hdl/vhdl/owner_fsm.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_sync_manager_v1_00_a/hdl/vhdl/kind_fsm.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_sync_manager_v1_00_a/hdl/vhdl/count_fsm.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_sync_manager_v1_00_a/hdl/vhdl/result_fsm.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_sync_manager_v1_00_a/hdl/vhdl/mutex_store.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_sync_manager_v1_00_a/hdl/vhdl/thread_store.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_sync_manager_v1_00_a/hdl/vhdl/send_store.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_sync_manager_v1_00_a/hdl/vhdl/slave.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_sync_manager_v1_00_a/hdl/vhdl/master.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_sync_manager_v1_00_a/hdl/vhdl/user_logic.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_sync_manager_v1_00_a/hdl/vhdl/plb_sync_manager.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_hthread_reset_core_v1_00_a/hdl/vhdl/user_logic.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_hthread_reset_core_v1_00_a/hdl/vhdl/plb_hthread_reset_core.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_hthreads_timer_v1_00_a/hdl/vhdl/user_logic.vhd" />
  <File Type="CSDEV" URL="../../pcores/plb_hthreads_timer_v1_00_a/hdl/vhdl/plb_hthreads_timer.vhd" />


</Simulation_deps>
