// Seed: 2687800600
module module_0 (
    output wor id_0,
    output supply1 id_1,
    input wand id_2,
    input tri id_3,
    input supply1 id_4,
    output tri0 id_5,
    output supply0 id_6,
    input tri1 id_7
);
  wire id_9;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    output logic id_2
);
  always @(posedge 1 == -1)
    if (1)
      for (id_1 = id_0; ""; id_2 = id_0) begin : LABEL_0
        id_2 <= id_0 !== 1'b0;
        id_2 <= #id_0 -1;
      end
    else begin : LABEL_1
      cover (1);
    end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0
  );
endmodule
