<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: Member List</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1Thumb1InstrInfo.html">Thumb1InstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">llvm::Thumb1InstrInfo Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classllvm_1_1Thumb1InstrInfo.html">llvm::Thumb1InstrInfo</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ab6c13295692da4a356c2e62ba6910b2a">AddDReg</a>(MachineInstrBuilder &amp;MIB, unsigned Reg, unsigned SubIdx, unsigned State, const TargetRegisterInfo *TRI) const </td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#af2e3416303aee9121067cb36d1d8c433">AnalyzeBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a477ad163db4a011db7cbcacb86b755e3">analyzeCompare</a>(const MachineInstr *MI, unsigned &amp;SrcReg, unsigned &amp;SrcReg2, int &amp;CmpMask, int &amp;CmpValue) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a1dd313bbb0e69f3cdbe4ae2b1fc92ae9">analyzeSelect</a>(const MachineInstr *MI, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, unsigned &amp;TrueOp, unsigned &amp;FalseOp, bool &amp;Optimizable) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ab1ec5f3b915078525275298dc021f58c">areLoadsFromSameBasePtr</a>(SDNode *Load1, SDNode *Load2, int64_t &amp;Offset1, int64_t &amp;Offset2) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a7e82ffc3423eb67eef1e1a43f0b75ce7">ARMBaseInstrInfo</a>(const ARMSubtarget &amp;STI)</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"><span class="mlabel">explicit</span><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a570ebd0d0e1bce44cfb7dc8a4037097c">breakPartialRegDependency</a>(MachineBasicBlock::iterator, unsigned, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a0b5a16398cb19bdffa7cd4b7af7a2a1b">canCauseFpMLxStall</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aeae42d459b9adbb6c5fad5e771ab2d54">commuteInstruction</a>(MachineInstr *, bool=false) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a6c9cb53f19ec074b0096eb9c6824b71a">convertToThreeAddress</a>(MachineFunction::iterator &amp;MFI, MachineBasicBlock::iterator &amp;MBBI, LiveVariables *LV) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a63e1c24a2bdfa5089ed3497bad9d5163">copyFromCPSR</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned DestReg, bool KillSrc, const ARMSubtarget &amp;Subtarget) const </td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1Thumb1InstrInfo.html#ade4c331c32ecb61b0b4eae6375152635">copyPhysReg</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const override</td><td class="entry"><a class="el" href="classllvm_1_1Thumb1InstrInfo.html">llvm::Thumb1InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a75b2de1747dc3b031c09ad4c906f4c2e">copyToCPSR</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned SrcReg, bool KillSrc, const ARMSubtarget &amp;Subtarget) const </td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a1b4105078d9414276e67bb58a5f27306">CreateTargetHazardRecognizer</a>(const TargetSubtargetInfo *STI, const ScheduleDAG *DAG) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a624af1a09f6ec191f88dfd2b26c3e54a">CreateTargetPostRAHazardRecognizer</a>(const InstrItineraryData *II, const ScheduleDAG *DAG) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a48ed98d15b6e512105d9ba5c45da44d9">DefinesPredicate</a>(MachineInstr *MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a7bb279a7640ab67d249cce540508ba96">duplicate</a>(MachineInstr *Orig, MachineFunction &amp;MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a122bc7b83639398ca019a8b8ca135d17">expandLoadStackGuardBase</a>(MachineBasicBlock::iterator MI, unsigned LoadImmOpc, unsigned LoadOpc, Reloc::Model RM) const </td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aef5384ac2fdcd6c15872a42916f53d8f">expandPostRAPseudo</a>(MachineBasicBlock::iterator MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ac58db7c193d7cf54add39e5b2ec565c2">FoldImmediate</a>(MachineInstr *UseMI, MachineInstr *DefMI, unsigned Reg, MachineRegisterInfo *MRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a651cfc36c20d1f897316461d8ac3deba">getExecutionDomain</a>(const MachineInstr *MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#afc76a889f289a0e841775d80aa0338ba">getExtractSubregLikeInputs</a>(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPairAndIdx &amp;InputReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#abc8556ad731efc2f7a407169624d812e">getInsertSubregLikeInputs</a>(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPair &amp;BaseReg, RegSubRegPairAndIdx &amp;InsertedReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aa68427c1132a2d221976f7fb33892dbb">GetInstSizeInBytes</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1Thumb1InstrInfo.html#a3aadc72874f90fb3a8c6333d8cdeb38b">getNoopForMachoTarget</a>(MCInst &amp;NopInst) const override</td><td class="entry"><a class="el" href="classllvm_1_1Thumb1InstrInfo.html">llvm::Thumb1InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a3a817fefcff152330fc8a08abf4d13f6">getNumLDMAddresses</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a74587483e565b511189918aee6ad2898">getNumMicroOps</a>(const InstrItineraryData *ItinData, const MachineInstr *MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#af67c587dfb750d610e3c2a738465a044">getOperandLatency</a>(const InstrItineraryData *ItinData, const MachineInstr *DefMI, unsigned DefIdx, const MachineInstr *UseMI, unsigned UseIdx) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a2c3cc6e10ea067022e67d75342eb5e6c">getOperandLatency</a>(const InstrItineraryData *ItinData, SDNode *DefNode, unsigned DefIdx, SDNode *UseNode, unsigned UseIdx) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a5842f59012f73743b34c2301cef34dd0">getPartialRegUpdateClearance</a>(const MachineInstr *, unsigned, const TargetRegisterInfo *) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a5430efffaad594b2b38ce69dfebfc167">getPredicate</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1Thumb1InstrInfo.html#a1284559c61072d263bd23b591d053525">getRegisterInfo</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1Thumb1InstrInfo.html">llvm::Thumb1InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aba7f60edec8e7b982c598aa278f9420c">getRegSequenceLikeInputs</a>(const MachineInstr &amp;MI, unsigned DefIdx, SmallVectorImpl&lt; RegSubRegPairAndIdx &gt; &amp;InputRegs) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#acd1aa5ca74e191974caa73958cb572b1">getSubtarget</a>() const </td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1Thumb1InstrInfo.html#aa2040e85554cd2338608849d197e5693">getUnindexedOpcode</a>(unsigned Opc) const override</td><td class="entry"><a class="el" href="classllvm_1_1Thumb1InstrInfo.html">llvm::Thumb1InstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ac714982de3cf34a16018a1f48346b46d">hasNOP</a>() const </td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a10149aa31ee28e5a5356310873a49d47">InsertBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, DebugLoc DL) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a077805003085f226c324aa660f324b77">isFpMLxInstruction</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ac7fe4651af293002937fbfcb61ddd28e">isFpMLxInstruction</a>(unsigned Opcode, unsigned &amp;MulOpc, unsigned &amp;AddSubOpc, bool &amp;NegAcc, bool &amp;HasLane) const </td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a059eb1d4fdd880343caac3aa0091b034">isLoadFromStackSlot</a>(const MachineInstr *MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#adb44a6499056f1219dc4ffdd131ffa9b">isLoadFromStackSlotPostFE</a>(const MachineInstr *MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aacc076ea772e5bb6821e195e8015536e">isPredicable</a>(MachineInstr *MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ad64fd684f0e6a01c20cec640616b7166">isPredicated</a>(const MachineInstr *MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a479404f5d7a6419a6cbe246be1d8f365">isProfitableToDupForIfCvt</a>(MachineBasicBlock &amp;MBB, unsigned NumCycles, const BranchProbability &amp;Probability) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a85fa77e7f5ca5615d87ab2dcdd8b1712">isProfitableToIfCvt</a>(MachineBasicBlock &amp;MBB, unsigned NumCycles, unsigned ExtraPredCycles, const BranchProbability &amp;Probability) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a408215fd63b407254f5f1dba804c7c03">isProfitableToIfCvt</a>(MachineBasicBlock &amp;TMBB, unsigned NumT, unsigned ExtraT, MachineBasicBlock &amp;FMBB, unsigned NumF, unsigned ExtraF, const BranchProbability &amp;Probability) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ad537aedc883659240d215cd8613f7f9e">isProfitableToUnpredicate</a>(MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#acc69b7cac1d8d1e447369b130a03dd38">isSchedulingBoundary</a>(const MachineInstr *MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a789aab5f4a69ba7f91c095e0fc0cfb38">isStoreToStackSlot</a>(const MachineInstr *MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a465eb3608c083bea1f6c11cd95c3d650">isStoreToStackSlotPostFE</a>(const MachineInstr *MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aae231619c97165f218132704f3ba84cf">isSwiftFastImmShift</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1Thumb1InstrInfo.html#aa8d41d949913782773ae04876a972f81">loadRegFromStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1Thumb1InstrInfo.html">llvm::Thumb1InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a221968f374a517eca301e40de662a2f1">optimizeCompareInstr</a>(MachineInstr *CmpInstr, unsigned SrcReg, unsigned SrcReg2, int CmpMask, int CmpValue, const MachineRegisterInfo *MRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aef7ee9f1cb2f1b925236c33f388c25b7">optimizeSelect</a>(MachineInstr *MI, SmallPtrSetImpl&lt; MachineInstr * &gt; &amp;SeenMIs, bool) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a89aaa9ca455be66b67c9e8528a0be63c">PredicateInstruction</a>(MachineInstr *MI, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#add440176c845d21bb8d3076886e1e271">produceSameValue</a>(const MachineInstr *MI0, const MachineInstr *MI1, const MachineRegisterInfo *MRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ab04b0811927ecd7ebcb64a5e422a9bd9">reMaterialize</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, unsigned SubIdx, const MachineInstr *Orig, const TargetRegisterInfo &amp;TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a0cc46ffbe5e60ea334fd72296477dcba">RemoveBranch</a>(MachineBasicBlock &amp;MBB) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#abd7e8d18177ffd8f8afbd706953a3fe1">ReverseBranchCondition</a>(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a3a23e816f6eb55463cfc24995a5d1d32">setExecutionDomain</a>(MachineInstr *MI, unsigned Domain) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ac624f59926b6618a1da5645cae8bc2c5">shouldScheduleLoadsNear</a>(SDNode *Load1, SDNode *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1Thumb1InstrInfo.html#a20ef19bd1c4a2e237eef252ae87220d5">storeRegToStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1Thumb1InstrInfo.html">llvm::Thumb1InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a79c12374d41729aa2be9c58f1d9d46ef">SubsumesPredicate</a>(const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred1, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred2) const override</td><td class="entry"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1Thumb1InstrInfo.html#a0b2db65bc0fdda9727974edf6a99b0ec">Thumb1InstrInfo</a>(const ARMSubtarget &amp;STI)</td><td class="entry"><a class="el" href="classllvm_1_1Thumb1InstrInfo.html">llvm::Thumb1InstrInfo</a></td><td class="entry"><span class="mlabel">explicit</span></td></tr>
</table></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 01:09:48 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
