# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler my_prj_sparsemux_65_5_12_1_1_x5 BINDTYPE {op} TYPE {sparsemux} IMPL {auto}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 303 \
    name x_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_1_val \
    op interface \
    ports { x_1_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 304 \
    name x_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_2_val \
    op interface \
    ports { x_2_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 305 \
    name x_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_3_val \
    op interface \
    ports { x_3_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 306 \
    name x_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_6_val \
    op interface \
    ports { x_6_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 307 \
    name x_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_9_val \
    op interface \
    ports { x_9_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 308 \
    name x_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_12_val \
    op interface \
    ports { x_12_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 309 \
    name x_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_13_val \
    op interface \
    ports { x_13_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 310 \
    name x_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_15_val \
    op interface \
    ports { x_15_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 311 \
    name x_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_17_val \
    op interface \
    ports { x_17_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 312 \
    name x_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_19_val \
    op interface \
    ports { x_19_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 313 \
    name x_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_21_val \
    op interface \
    ports { x_21_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 314 \
    name x_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_22_val \
    op interface \
    ports { x_22_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 315 \
    name x_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_23_val \
    op interface \
    ports { x_23_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 316 \
    name x_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_24_val \
    op interface \
    ports { x_24_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 317 \
    name x_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_27_val \
    op interface \
    ports { x_27_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 318 \
    name x_34_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_34_val \
    op interface \
    ports { x_34_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 319 \
    name x_36_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_36_val \
    op interface \
    ports { x_36_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 320 \
    name x_39_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_39_val \
    op interface \
    ports { x_39_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 321 \
    name x_45_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_45_val \
    op interface \
    ports { x_45_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 322 \
    name x_46_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_46_val \
    op interface \
    ports { x_46_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 323 \
    name x_47_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_47_val \
    op interface \
    ports { x_47_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 324 \
    name x_49_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_49_val \
    op interface \
    ports { x_49_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 325 \
    name x_52_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_52_val \
    op interface \
    ports { x_52_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 12 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


