<stg><name>match<511></name>


<trans_list>

<trans id="179" from="1" to="2">
<condition id="65">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="1" to="7">
<condition id="83">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="2" to="3">
<condition id="67">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="2" to="12">
<condition id="81">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="3" to="4">
<condition id="69">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="3" to="2">
<condition id="79">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="4" to="6">
<condition id="100">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="4" to="5">
<condition id="102">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="5" to="4">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="6" to="3">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="7" to="8">
<condition id="85">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="7" to="12">
<condition id="99">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="8" to="9">
<condition id="87">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="8" to="7">
<condition id="97">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="9" to="11">
<condition id="103">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="9" to="10">
<condition id="105">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="10" to="9">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="11" to="8">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %matches_length_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %matches_length_read)

]]></Node>
<StgValue><ssdm name="matches_length_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %thresh_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %thresh_V)

]]></Node>
<StgValue><ssdm name="thresh_V_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %descriptors1_length_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %descriptors1_length_read)

]]></Node>
<StgValue><ssdm name="descriptors1_length_s"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %descriptors0_length_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %descriptors0_length_read)

]]></Node>
<StgValue><ssdm name="descriptors0_length_s"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="1">
<![CDATA[
:4  %matches_length_read_s = zext i1 %matches_length_read_1 to i32

]]></Node>
<StgValue><ssdm name="matches_length_read_s"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp = icmp sgt i32 %descriptors0_length_s, %descriptors1_length_s

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
:6  %OP1_V = sext i32 %thresh_V_read to i64

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
:7  %vector_length_read_a_1 = alloca i32

]]></Node>
<StgValue><ssdm name="vector_length_read_a_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 %matches_length_read_s, i32* %vector_length_read_a_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp, label %._crit_edge73.preheader, label %._crit_edge.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.preheader:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge73.preheader:0  br label %._crit_edge73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
._crit_edge:0  %i = phi i31 [ %i_3, %._crit_edge.backedge ], [ 0, %._crit_edge.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:1  %vector_length_read_a = load i32* %vector_length_read_a_1

]]></Node>
<StgValue><ssdm name="vector_length_read_a"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge:2  %i_cast = zext i31 %i to i32

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:3  %tmp_119 = icmp slt i32 %i_cast, %descriptors0_length_s

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 511, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge:5  %i_3 = add i31 %i, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:6  br i1 %tmp_119, label %1, label %.loopexit.loopexit6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="31">
<![CDATA[
:0  %tmp_155 = trunc i31 %i to i10

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="17" op_1_bw="10" op_2_bw="7">
<![CDATA[
:1  %tmp_126_cast = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %tmp_155, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_126_cast"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit6:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %min_dist1 = phi i32 [ 2147483647, %1 ], [ %min_dist0_1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="min_dist1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %i_op_assign_2 = phi i32 [ 2147483647, %1 ], [ %min_dist1_2, %_ifconv ]

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %min_idx1 = phi i32 [ 0, %1 ], [ %min_idx_1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="min_idx1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:3  %min_idx_2 = phi i31 [ 0, %1 ], [ %j_1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="min_idx_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="31">
<![CDATA[
:4  %min_idx_2_cast = zext i31 %min_idx_2 to i32

]]></Node>
<StgValue><ssdm name="min_idx_2_cast"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_121 = icmp slt i32 %min_idx_2_cast, %descriptors1_length_s

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 511, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:7  %j_1 = add i31 %min_idx_2, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_121, label %3, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="31">
<![CDATA[
:0  %tmp_157 = trunc i31 %min_idx_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="17" op_1_bw="10" op_2_bw="7">
<![CDATA[
:1  %tmp_134_cast = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %tmp_157, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_134_cast"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="32">
<![CDATA[
:0  %OP2_V_6 = sext i32 %i_op_assign_2 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_6"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %r_V_2 = mul nsw i64 %OP1_V, %OP2_V_6

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:2  %tmp_125 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %min_dist1, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="48">
<![CDATA[
:3  %tmp_126 = sext i48 %tmp_125 to i64

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_127 = icmp slt i64 %tmp_126, %r_V_2

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_127, label %7, label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="31">
<![CDATA[
:0  %p_match_idx0_1 = trunc i31 %i to i16

]]></Node>
<StgValue><ssdm name="p_match_idx0_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="32">
<![CDATA[
:1  %p_match_idx1_1 = trunc i32 %min_idx1 to i16

]]></Node>
<StgValue><ssdm name="p_match_idx1_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %vector_length_write_s = add nsw i32 1, %vector_length_read_a

]]></Node>
<StgValue><ssdm name="vector_length_write_s"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_i = sext i32 %vector_length_read_a to i64

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %matches_val_idx0_add = getelementptr [511 x i16]* %matches_val_idx0, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="matches_val_idx0_add"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:5  store i16 %p_match_idx0_1, i16* %matches_val_idx0_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %matches_val_idx1_add = getelementptr [511 x i16]* %matches_val_idx1, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="matches_val_idx1_add"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:7  store i16 %p_match_idx1_1, i16* %matches_val_idx1_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 %vector_length_write_s, i32* %vector_length_read_a_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.backedge:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
:0  %min_dist1_3 = phi i24 [ 0, %3 ], [ %dist_1, %5 ]

]]></Node>
<StgValue><ssdm name="min_dist1_3"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %k = phi i8 [ 0, %3 ], [ %k_3, %5 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %exitcond7 = icmp eq i8 %k, -128

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %k_3 = add i8 %k, 1

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond7, label %_ifconv, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="8">
<![CDATA[
:2  %tmp_148_cast = zext i8 %k to i17

]]></Node>
<StgValue><ssdm name="tmp_148_cast"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %tmp_137 = add i17 %tmp_126_cast, %tmp_148_cast

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="17">
<![CDATA[
:4  %tmp_149_cast = zext i17 %tmp_137 to i64

]]></Node>
<StgValue><ssdm name="tmp_149_cast"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %descriptors0_val_val_1 = getelementptr [65408 x i8]* %descriptors0_val_val, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="descriptors0_val_val_1"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:6  %tmp_138 = add i17 %tmp_134_cast, %tmp_148_cast

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="17">
<![CDATA[
:7  %tmp_150_cast = zext i17 %tmp_138 to i64

]]></Node>
<StgValue><ssdm name="tmp_150_cast"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %descriptors1_val_val_1 = getelementptr [65408 x i8]* %descriptors1_val_val, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="descriptors1_val_val_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="16">
<![CDATA[
:9  %descriptors0_val_val_2 = load i8* %descriptors0_val_val_1, align 1

]]></Node>
<StgValue><ssdm name="descriptors0_val_val_2"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16">
<![CDATA[
:11  %descriptors1_val_val_2 = load i8* %descriptors1_val_val_1, align 1

]]></Node>
<StgValue><ssdm name="descriptors1_val_val_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_136 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="16">
<![CDATA[
:9  %descriptors0_val_val_2 = load i8* %descriptors0_val_val_1, align 1

]]></Node>
<StgValue><ssdm name="descriptors0_val_val_2"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="8">
<![CDATA[
:10  %tmp_250_cast = zext i8 %descriptors0_val_val_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_250_cast"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16">
<![CDATA[
:11  %descriptors1_val_val_2 = load i8* %descriptors1_val_val_1, align 1

]]></Node>
<StgValue><ssdm name="descriptors1_val_val_2"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="8">
<![CDATA[
:12  %tmp_251_cast = zext i8 %descriptors1_val_val_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_251_cast"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:13  %delta_1 = sub i9 %tmp_250_cast, %tmp_251_cast

]]></Node>
<StgValue><ssdm name="delta_1"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="9">
<![CDATA[
:14  %delta_1_cast = sext i9 %delta_1 to i18

]]></Node>
<StgValue><ssdm name="delta_1_cast"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:15  %tmp_139 = mul i18 %delta_1_cast, %delta_1_cast

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="18">
<![CDATA[
:16  %tmp_252_cast = sext i18 %tmp_139 to i24

]]></Node>
<StgValue><ssdm name="tmp_252_cast"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:17  %dist_1 = add i24 %min_dist1_3, %tmp_252_cast

]]></Node>
<StgValue><ssdm name="dist_1"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:18  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_136)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="24">
<![CDATA[
_ifconv:0  %min_dist1_3_cast = sext i24 %min_dist1_3 to i32

]]></Node>
<StgValue><ssdm name="min_dist1_3_cast"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %tmp_134 = icmp slt i32 %min_dist1_3_cast, %min_dist1

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %tmp_135 = icmp slt i32 %min_dist1_3_cast, %i_op_assign_2

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:3  %dist_0_s = select i1 %tmp_135, i32 %min_dist1_3_cast, i32 %i_op_assign_2

]]></Node>
<StgValue><ssdm name="dist_0_s"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:4  %min_dist0_1 = select i1 %tmp_134, i32 %min_dist1_3_cast, i32 %min_dist1

]]></Node>
<StgValue><ssdm name="min_dist0_1"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:5  %min_dist1_2 = select i1 %tmp_134, i32 %min_dist1, i32 %dist_0_s

]]></Node>
<StgValue><ssdm name="min_dist1_2"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:6  %min_idx_1 = select i1 %tmp_134, i32 %min_idx_2_cast, i32 %min_idx1

]]></Node>
<StgValue><ssdm name="min_idx_1"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:7  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
._crit_edge73:0  %i5 = phi i31 [ %i_2, %._crit_edge73.backedge ], [ 0, %._crit_edge73.preheader ]

]]></Node>
<StgValue><ssdm name="i5"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge73:1  %vector_length_read_a_2 = load i32* %vector_length_read_a_1

]]></Node>
<StgValue><ssdm name="vector_length_read_a_2"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge73:2  %i5_cast = zext i31 %i5 to i32

]]></Node>
<StgValue><ssdm name="i5_cast"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge73:3  %tmp_s = icmp slt i32 %i5_cast, %descriptors1_length_s

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge73:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 511, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge73:5  %i_2 = add i31 %i5, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge73:6  br i1 %tmp_s, label %8, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="31">
<![CDATA[
:0  %tmp_154 = trunc i31 %i5 to i10

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="17" op_0_bw="17" op_1_bw="10" op_2_bw="7">
<![CDATA[
:1  %tmp_124_cast = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %tmp_154, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_124_cast"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %min_dist1_4 = phi i32 [ 2147483647, %8 ], [ %min_dist07_1, %_ifconv1 ]

]]></Node>
<StgValue><ssdm name="min_dist1_4"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %i_op_assign = phi i32 [ 2147483647, %8 ], [ %min_dist18_2, %_ifconv1 ]

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %min_idx9 = phi i32 [ 0, %8 ], [ %min_idx9_1, %_ifconv1 ]

]]></Node>
<StgValue><ssdm name="min_idx9"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:3  %min_idx = phi i31 [ 0, %8 ], [ %j, %_ifconv1 ]

]]></Node>
<StgValue><ssdm name="min_idx"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="31">
<![CDATA[
:4  %min_idx_cast = zext i31 %min_idx to i32

]]></Node>
<StgValue><ssdm name="min_idx_cast"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_120 = icmp slt i32 %min_idx_cast, %descriptors0_length_s

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 511, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:7  %j = add i31 %min_idx, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_120, label %10, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="31">
<![CDATA[
:0  %tmp_156 = trunc i31 %min_idx to i10

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="17" op_0_bw="17" op_1_bw="10" op_2_bw="7">
<![CDATA[
:1  %tmp_129_cast = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %tmp_156, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_129_cast"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="32">
<![CDATA[
:0  %OP2_V = sext i32 %i_op_assign to i64

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %r_V = mul nsw i64 %OP1_V, %OP2_V

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:2  %tmp_122 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %min_dist1_4, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="48">
<![CDATA[
:3  %tmp_123 = sext i48 %tmp_122 to i64

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_124 = icmp slt i64 %tmp_123, %r_V

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_124, label %14, label %._crit_edge73.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="31">
<![CDATA[
:0  %p_match_idx1 = trunc i31 %i5 to i16

]]></Node>
<StgValue><ssdm name="p_match_idx1"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="32">
<![CDATA[
:1  %p_match_idx0 = trunc i32 %min_idx9 to i16

]]></Node>
<StgValue><ssdm name="p_match_idx0"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %vector_length_write_1 = add nsw i32 1, %vector_length_read_a_2

]]></Node>
<StgValue><ssdm name="vector_length_write_1"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_i8 = sext i32 %vector_length_read_a_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %matches_val_idx0_add_1 = getelementptr [511 x i16]* %matches_val_idx0, i64 0, i64 %tmp_i8

]]></Node>
<StgValue><ssdm name="matches_val_idx0_add_1"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:5  store i16 %p_match_idx0, i16* %matches_val_idx0_add_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %matches_val_idx1_add_1 = getelementptr [511 x i16]* %matches_val_idx1, i64 0, i64 %tmp_i8

]]></Node>
<StgValue><ssdm name="matches_val_idx1_add_1"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:7  store i16 %p_match_idx1, i16* %matches_val_idx1_add_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 %vector_length_write_1, i32* %vector_length_read_a_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
<literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge73.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge73.backedge:0  br label %._crit_edge73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
:0  %min_dist1_5 = phi i24 [ 0, %10 ], [ %dist, %12 ]

]]></Node>
<StgValue><ssdm name="min_dist1_5"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %k2 = phi i8 [ 0, %10 ], [ %k_2, %12 ]

]]></Node>
<StgValue><ssdm name="k2"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %exitcond = icmp eq i8 %k2, -128

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %k_2 = add i8 %k2, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %_ifconv1, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="17" op_0_bw="8">
<![CDATA[
:2  %tmp_141_cast = zext i8 %k2 to i17

]]></Node>
<StgValue><ssdm name="tmp_141_cast"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %tmp_131 = add i17 %tmp_129_cast, %tmp_141_cast

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="17">
<![CDATA[
:4  %tmp_142_cast = zext i17 %tmp_131 to i64

]]></Node>
<StgValue><ssdm name="tmp_142_cast"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %descriptors0_val_val_3 = getelementptr [65408 x i8]* %descriptors0_val_val, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="descriptors0_val_val_3"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:6  %tmp_132 = add i17 %tmp_124_cast, %tmp_141_cast

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="17">
<![CDATA[
:7  %tmp_143_cast = zext i17 %tmp_132 to i64

]]></Node>
<StgValue><ssdm name="tmp_143_cast"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %descriptors1_val_val_3 = getelementptr [65408 x i8]* %descriptors1_val_val, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="descriptors1_val_val_3"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="16">
<![CDATA[
:9  %descriptors1_val_val_4 = load i8* %descriptors1_val_val_3, align 1

]]></Node>
<StgValue><ssdm name="descriptors1_val_val_4"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="16">
<![CDATA[
:11  %descriptors0_val_val_4 = load i8* %descriptors0_val_val_3, align 1

]]></Node>
<StgValue><ssdm name="descriptors0_val_val_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_130 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str32)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="16">
<![CDATA[
:9  %descriptors1_val_val_4 = load i8* %descriptors1_val_val_3, align 1

]]></Node>
<StgValue><ssdm name="descriptors1_val_val_4"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="8">
<![CDATA[
:10  %tmp_245_cast = zext i8 %descriptors1_val_val_4 to i9

]]></Node>
<StgValue><ssdm name="tmp_245_cast"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="16">
<![CDATA[
:11  %descriptors0_val_val_4 = load i8* %descriptors0_val_val_3, align 1

]]></Node>
<StgValue><ssdm name="descriptors0_val_val_4"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="8">
<![CDATA[
:12  %tmp_246_cast = zext i8 %descriptors0_val_val_4 to i9

]]></Node>
<StgValue><ssdm name="tmp_246_cast"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:13  %delta = sub i9 %tmp_245_cast, %tmp_246_cast

]]></Node>
<StgValue><ssdm name="delta"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="18" op_0_bw="9">
<![CDATA[
:14  %delta_cast = sext i9 %delta to i18

]]></Node>
<StgValue><ssdm name="delta_cast"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:15  %tmp_133 = mul i18 %delta_cast, %delta_cast

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="18">
<![CDATA[
:16  %tmp_247_cast = sext i18 %tmp_133 to i24

]]></Node>
<StgValue><ssdm name="tmp_247_cast"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:17  %dist = add i24 %min_dist1_5, %tmp_247_cast

]]></Node>
<StgValue><ssdm name="dist"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:18  %empty_197 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str32, i32 %tmp_130)

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="24">
<![CDATA[
_ifconv1:0  %min_dist1_5_cast = sext i24 %min_dist1_5 to i32

]]></Node>
<StgValue><ssdm name="min_dist1_5_cast"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:1  %tmp_128 = icmp slt i32 %min_dist1_5_cast, %min_dist1_4

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:2  %tmp_129 = icmp slt i32 %min_dist1_5_cast, %i_op_assign

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:3  %dist12_0_s = select i1 %tmp_129, i32 %min_dist1_5_cast, i32 %i_op_assign

]]></Node>
<StgValue><ssdm name="dist12_0_s"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:4  %min_dist07_1 = select i1 %tmp_128, i32 %min_dist1_5_cast, i32 %min_dist1_4

]]></Node>
<StgValue><ssdm name="min_dist07_1"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:5  %min_dist18_2 = select i1 %tmp_128, i32 %min_dist1_4, i32 %dist12_0_s

]]></Node>
<StgValue><ssdm name="min_dist18_2"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:6  %min_idx9_1 = select i1 %tmp_128, i32 %min_idx_cast, i32 %min_idx9

]]></Node>
<StgValue><ssdm name="min_idx9_1"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:7  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:0  %matches_length_4 = phi i32 [ %vector_length_read_a_2, %.loopexit.loopexit ], [ %vector_length_read_a, %.loopexit.loopexit6 ]

]]></Node>
<StgValue><ssdm name="matches_length_4"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32">
<![CDATA[
.loopexit:1  ret i32 %matches_length_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
