open_project hls
open_solution ${DATAMOVER_PART_NAME} 
set_part ${DATAMOVER_PART_NAME} 
add_files -cflags "-DHLSLIB_SYNTHESIS ${CMAKE_CXX_FLAGS} -I${CMAKE_SOURCE_DIR}/src/include" "${DATAMOVER_HLS_SRC}" 
set_top ${DATAMOVER_KERNEL_NAME} 
create_clock -period ${DATAMOVER_TARGET_CLOCK}MHz -name default
set_clock_uncertainty ${DATAMOVER_TARGET_CLOCK_UNCERTAINTY} 
# SDAccel default options
config_rtl -register_reset
config_interface -m_axi_addr64
config_schedule -relax_ii_for_timing
config_compile -pipeline_loops 64
config_compile -name_max_length 256
csynth_design
exit
