Running: D:\SoftWare\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -nodebug -prj mips.prj -o mips.exe mips_txt 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "PC.v" into library work
Analyzing Verilog file "NPC.v" into library work
Analyzing Verilog file "MEM.v" into library work
Analyzing Verilog file "MD_Unit.v" into library work
Analyzing Verilog file "IF.v" into library work
Analyzing Verilog file "ID.v" into library work
Analyzing Verilog file "HazardUnit.v" into library work
Analyzing Verilog file "GRF.v" into library work
Analyzing Verilog file "EXT.v" into library work
Analyzing Verilog file "EX.v" into library work
Analyzing Verilog file "DM_output.v" into library work
Analyzing Verilog file "DM_change.v" into library work
Analyzing Verilog file "CP0.v" into library work
Analyzing Verilog file "Controller.v" into library work
Analyzing Verilog file "ALU_change.v" into library work
Analyzing Verilog file "ALU.v" into library work
Analyzing Verilog file "P7_TC.v" into library work
Analyzing Verilog file "cpu.v" into library work
Analyzing Verilog file "Bridge.v" into library work
Analyzing Verilog file "mips.v" into library work
Starting static elaboration
