Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Aug 28 06:11:10 2023
| Host         : ubuntu running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/RBM_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                             Instance                                             |                                                  Module                                                 | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| bd_0_wrapper                                                                                     |                                                                                                   (top) |      18519 |      12451 |    5972 |   96 | 24456 |     11 |     74 |         67 |
|   bd_0_i                                                                                         |                                                                                                    bd_0 |      18519 |      12451 |    5972 |   96 | 24456 |     11 |     74 |         67 |
|     hls_inst                                                                                     |                                                                                         bd_0_hls_inst_0 |      18519 |      12451 |    5972 |   96 | 24456 |     11 |     74 |         67 |
|       (hls_inst)                                                                                 |                                                                                         bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       inst                                                                                       |                                                                                     bd_0_hls_inst_0_RBM |      18519 |      12451 |    5972 |   96 | 24456 |     11 |     74 |         67 |
|         buffer_out_U                                                                             |                                                                  bd_0_hls_inst_0_RBM_fifo_w21_d1024_A_x |         52 |         52 |       0 |    0 |    44 |      1 |      0 |          0 |
|           (buffer_out_U)                                                                         |                                                                  bd_0_hls_inst_0_RBM_fifo_w21_d1024_A_x |         28 |         28 |       0 |    0 |    34 |      0 |      0 |          0 |
|           U_RBM_fifo_w21_d1024_A_x_ram                                                           |                                                              bd_0_hls_inst_0_RBM_fifo_w21_d1024_A_x_ram |         24 |         24 |       0 |    0 |    10 |      1 |      0 |          0 |
|         control_ch1_U                                                                            |                                                                      bd_0_hls_inst_0_RBM_fifo_w8_d128_S |         49 |         17 |       0 |   32 |    10 |      0 |      0 |          0 |
|           (control_ch1_U)                                                                        |                                                                      bd_0_hls_inst_0_RBM_fifo_w8_d128_S |         15 |         15 |       0 |    0 |    10 |      0 |      0 |          0 |
|           U_RBM_fifo_w8_d128_S_ShiftReg                                                          |                                                         bd_0_hls_inst_0_RBM_fifo_w8_d128_S_ShiftReg_207 |         35 |          3 |       0 |   32 |     0 |      0 |      0 |          0 |
|         control_ch2_U                                                                            |                                                                    bd_0_hls_inst_0_RBM_fifo_w8_d128_S_0 |         49 |         17 |       0 |   32 |    10 |      0 |      0 |          0 |
|           (control_ch2_U)                                                                        |                                                                    bd_0_hls_inst_0_RBM_fifo_w8_d128_S_0 |         15 |         15 |       0 |    0 |    10 |      0 |      0 |          0 |
|           U_RBM_fifo_w8_d128_S_ShiftReg                                                          |                                                         bd_0_hls_inst_0_RBM_fifo_w8_d128_S_ShiftReg_206 |         35 |          3 |       0 |   32 |     0 |      0 |      0 |          0 |
|         control_ch3_U                                                                            |                                                                    bd_0_hls_inst_0_RBM_fifo_w8_d128_S_1 |         49 |         17 |       0 |   32 |    10 |      0 |      0 |          0 |
|           (control_ch3_U)                                                                        |                                                                    bd_0_hls_inst_0_RBM_fifo_w8_d128_S_1 |         15 |         15 |       0 |    0 |    10 |      0 |      0 |          0 |
|           U_RBM_fifo_w8_d128_S_ShiftReg                                                          |                                                             bd_0_hls_inst_0_RBM_fifo_w8_d128_S_ShiftReg |         35 |          3 |       0 |   32 |     0 |      0 |      0 |          0 |
|         control_split_U0                                                                         |                                                                       bd_0_hls_inst_0_RBM_control_split |         24 |         24 |       0 |    0 |    31 |      0 |      0 |          0 |
|           (control_split_U0)                                                                     |                                                                       bd_0_hls_inst_0_RBM_control_split |         13 |         13 |       0 |    0 |    11 |      0 |      0 |          0 |
|           regslice_both_stream_control_in_U                                                      |                                                                   bd_0_hls_inst_0_RBM_regslice_both_205 |         11 |         11 |       0 |    0 |    20 |      0 |      0 |          0 |
|         data_flow_control_U0                                                                     |                                                                   bd_0_hls_inst_0_RBM_data_flow_control |       1555 |       1555 |       0 |    0 |  9398 |      0 |      0 |          0 |
|         double_buffer_U0                                                                         |                                                                       bd_0_hls_inst_0_RBM_double_buffer |        252 |        252 |       0 |    0 |   269 |      0 |      2 |          0 |
|           (double_buffer_U0)                                                                     |                                                                       bd_0_hls_inst_0_RBM_double_buffer |         95 |         95 |       0 |    0 |   143 |      0 |      0 |          0 |
|           buffer_0_fifo_U                                                                        |                                                                    bd_0_hls_inst_0_RBM_fifo_w21_d1024_A |         63 |         63 |       0 |    0 |    44 |      0 |      1 |          0 |
|             (buffer_0_fifo_U)                                                                    |                                                                    bd_0_hls_inst_0_RBM_fifo_w21_d1024_A |         33 |         33 |       0 |    0 |    34 |      0 |      0 |          0 |
|             U_RBM_fifo_w21_d1024_A_ram                                                           |                                                            bd_0_hls_inst_0_RBM_fifo_w21_d1024_A_ram_204 |         30 |         30 |       0 |    0 |    10 |      0 |      1 |          0 |
|           buffer_1_fifo_U                                                                        |                                                                bd_0_hls_inst_0_RBM_fifo_w21_d1024_A_202 |         70 |         70 |       0 |    0 |    44 |      0 |      1 |          0 |
|             (buffer_1_fifo_U)                                                                    |                                                                bd_0_hls_inst_0_RBM_fifo_w21_d1024_A_202 |         54 |         54 |       0 |    0 |    34 |      0 |      0 |          0 |
|             U_RBM_fifo_w21_d1024_A_ram                                                           |                                                                bd_0_hls_inst_0_RBM_fifo_w21_d1024_A_ram |         18 |         18 |       0 |    0 |    10 |      0 |      1 |          0 |
|           regslice_both_stream_vector_in_U                                                       |                                                   bd_0_hls_inst_0_RBM_regslice_both__parameterized1_203 |         26 |         26 |       0 |    0 |    38 |      0 |      0 |          0 |
|         rbm_size_split_U0                                                                        |                                                                      bd_0_hls_inst_0_RBM_rbm_size_split |         30 |         30 |       0 |    0 |    84 |      0 |      0 |          0 |
|           (rbm_size_split_U0)                                                                    |                                                                      bd_0_hls_inst_0_RBM_rbm_size_split |          4 |          4 |       0 |    0 |    28 |      0 |      0 |          0 |
|           regslice_both_vector_in_len_U                                                          |                                                       bd_0_hls_inst_0_RBM_regslice_both__parameterized0 |         14 |         14 |       0 |    0 |    28 |      0 |      0 |          0 |
|           regslice_both_vector_out_len_U                                                         |                                                   bd_0_hls_inst_0_RBM_regslice_both__parameterized0_201 |         12 |         12 |       0 |    0 |    28 |      0 |      0 |          0 |
|         sigmoid_U0                                                                               |                                                                             bd_0_hls_inst_0_RBM_sigmoid |        542 |        542 |       0 |    0 |   635 |      6 |      0 |          3 |
|           (sigmoid_U0)                                                                           |                                                                             bd_0_hls_inst_0_RBM_sigmoid |        175 |        175 |       0 |    0 |   466 |      0 |      0 |          0 |
|           mul_55s_24ns_79_2_1_U117                                                               |                                                                 bd_0_hls_inst_0_RBM_mul_55s_24ns_79_2_1 |        246 |        246 |       0 |    0 |    45 |      0 |      0 |          3 |
|           regslice_both_stream_sigmoid_switch_U                                                  |                                                                       bd_0_hls_inst_0_RBM_regslice_both |         10 |         10 |       0 |    0 |    20 |      0 |      0 |          0 |
|           regslice_both_stream_vector_out_U                                                      |                                                       bd_0_hls_inst_0_RBM_regslice_both__parameterized3 |         92 |         92 |       0 |    0 |   102 |      0 |      0 |          0 |
|           sigmoid_bias_V_U                                                                       |                                                  bd_0_hls_inst_0_RBM_sigmoid_sigmoid_bias_V_ROM_AUTO_1R |          2 |          2 |       0 |    0 |     2 |      3 |      0 |          0 |
|           sigmoid_slope_V_U                                                                      |                                                 bd_0_hls_inst_0_RBM_sigmoid_sigmoid_slope_V_ROM_AUTO_1R |         20 |         20 |       0 |    0 |     0 |      3 |      0 |          0 |
|         start_for_data_flow_control_U0_U                                                         |                                                      bd_0_hls_inst_0_RBM_start_for_data_flow_control_U0 |          8 |          8 |       0 |    0 |     5 |      0 |      0 |          0 |
|         start_for_double_buffer_U0_U                                                             |                                                          bd_0_hls_inst_0_RBM_start_for_double_buffer_U0 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|         start_for_sigmoid_U0_U                                                                   |                                                                bd_0_hls_inst_0_RBM_start_for_sigmoid_U0 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|         start_for_systolic_array_U0_U                                                            |                                                         bd_0_hls_inst_0_RBM_start_for_systolic_array_U0 |          7 |          7 |       0 |    0 |     6 |      0 |      0 |          0 |
|         start_for_weight_bias_memory_U0_U                                                        |                                                     bd_0_hls_inst_0_RBM_start_for_weight_bias_memory_U0 |          7 |          7 |       0 |    0 |     5 |      0 |      0 |          0 |
|         stream_bias_col_index_U                                                                  |                                                                     bd_0_hls_inst_0_RBM_fifo_w10_d128_A |         33 |         33 |       0 |    0 |    32 |      0 |      1 |          0 |
|           (stream_bias_col_index_U)                                                              |                                                                     bd_0_hls_inst_0_RBM_fifo_w10_d128_A |         24 |         24 |       0 |    0 |    25 |      0 |      0 |          0 |
|           U_RBM_fifo_w10_d128_A_ram                                                              |                                                                 bd_0_hls_inst_0_RBM_fifo_w10_d128_A_ram |          9 |          9 |       0 |    0 |     7 |      0 |      1 |          0 |
|         stream_bias_out_U                                                                        |                                                                     bd_0_hls_inst_0_RBM_fifo_w48_d128_A |         32 |         32 |       0 |    0 |    32 |      1 |      0 |          0 |
|           (stream_bias_out_U)                                                                    |                                                                     bd_0_hls_inst_0_RBM_fifo_w48_d128_A |         23 |         23 |       0 |    0 |    25 |      0 |      0 |          0 |
|           U_RBM_fifo_w48_d128_A_ram                                                              |                                                                 bd_0_hls_inst_0_RBM_fifo_w48_d128_A_ram |          9 |          9 |       0 |    0 |     7 |      1 |      0 |          0 |
|         stream_pe_valid_U                                                                        |                                                                     bd_0_hls_inst_0_RBM_fifo_w64_d128_A |        112 |        112 |       0 |    0 |    32 |      1 |      0 |          0 |
|           (stream_pe_valid_U)                                                                    |                                                                     bd_0_hls_inst_0_RBM_fifo_w64_d128_A |         24 |         24 |       0 |    0 |    25 |      0 |      0 |          0 |
|           U_RBM_fifo_w64_d128_A_ram                                                              |                                                                 bd_0_hls_inst_0_RBM_fifo_w64_d128_A_ram |         88 |         88 |       0 |    0 |     7 |      1 |      0 |          0 |
|         stream_weight_out_U                                                                      |                                                                   bd_0_hls_inst_0_RBM_fifo_w1600_d128_D |       5146 |        878 |    4268 |    0 |  1835 |      0 |      0 |          0 |
|           (stream_weight_out_U)                                                                  |                                                                   bd_0_hls_inst_0_RBM_fifo_w1600_d128_D |         64 |         64 |       0 |    0 |    74 |      0 |      0 |          0 |
|           U_RBM_fifo_w1600_d128_D_ram                                                            |                                                               bd_0_hls_inst_0_RBM_fifo_w1600_d128_D_ram |       5082 |        814 |    4268 |    0 |  1761 |      0 |      0 |          0 |
|         stream_weight_row_index_U                                                                |                                                                    bd_0_hls_inst_0_RBM_fifo_w640_d128_D |       2030 |        326 |    1704 |    0 |   666 |      0 |      0 |          0 |
|           (stream_weight_row_index_U)                                                            |                                                                    bd_0_hls_inst_0_RBM_fifo_w640_d128_D |         28 |         28 |       0 |    0 |    29 |      0 |      0 |          0 |
|           U_RBM_fifo_w640_d128_D_ram                                                             |                                                                bd_0_hls_inst_0_RBM_fifo_w640_d128_D_ram |       2003 |        299 |    1704 |    0 |   637 |      0 |      0 |          0 |
|         systolic_array_U0                                                                        |                                                                      bd_0_hls_inst_0_RBM_systolic_array |       8041 |       8041 |       0 |    0 |  9715 |      0 |      0 |         64 |
|           (systolic_array_U0)                                                                    |                                                                      bd_0_hls_inst_0_RBM_systolic_array |       5477 |       5477 |       0 |    0 |  9715 |      0 |      0 |          0 |
|           mul_mul_25s_16s_41_4_1_U100                                                            |                                                              bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_200 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U101                                                            |                                                           bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_75 |         41 |         41 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_199 |         41 |         41 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U102                                                            |                                                           bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_76 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_198 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U103                                                            |                                                           bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_77 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_197 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U104                                                            |                                                           bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_78 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_196 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U105                                                            |                                                           bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_79 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_195 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U106                                                            |                                                           bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_80 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_194 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U107                                                            |                                                           bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_81 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_193 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U108                                                            |                                                           bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_82 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_192 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U45                                                             |                                                           bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_83 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_191 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U46                                                             |                                                           bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_84 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_190 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U47                                                             |                                                           bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_85 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_189 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U48                                                             |                                                           bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_86 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_188 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U49                                                             |                                                           bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_87 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_187 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U50                                                             |                                                           bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_88 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_186 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U51                                                             |                                                           bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_89 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_185 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U52                                                             |                                                           bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_90 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_184 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U53                                                             |                                                           bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_91 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_183 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U54                                                             |                                                           bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_92 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_182 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U55                                                             |                                                           bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_93 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_181 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U56                                                             |                                                           bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_94 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_180 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U57                                                             |                                                           bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_95 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_179 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U58                                                             |                                                           bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_96 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_178 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U59                                                             |                                                           bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_97 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_177 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U60                                                             |                                                           bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_98 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_176 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U61                                                             |                                                           bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_99 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_175 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U62                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_100 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_174 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U63                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_101 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_173 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U64                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_102 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_172 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U65                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_103 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_171 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U66                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_104 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_170 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U67                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_105 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_169 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U68                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_106 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_168 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U69                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_107 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_167 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U70                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_108 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_166 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U71                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_109 |         41 |         41 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_165 |         41 |         41 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U72                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_110 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_164 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U73                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_111 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_163 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U74                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_112 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_162 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U75                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_113 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_161 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U76                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_114 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_160 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U77                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_115 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_159 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U78                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_116 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_158 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U79                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_117 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_157 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U80                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_118 |         41 |         41 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_156 |         41 |         41 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U81                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_119 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_155 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U82                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_120 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_154 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U83                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_121 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_153 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U84                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_122 |         42 |         42 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_152 |         42 |         42 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U85                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_123 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_151 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U86                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_124 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_150 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U87                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_125 |         41 |         41 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_149 |         41 |         41 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U88                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_126 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_148 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U89                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_127 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_147 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U90                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_128 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_146 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U91                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_129 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_145 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U92                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_130 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_144 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U93                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_131 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_143 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U94                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_132 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_142 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U95                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_133 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_141 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U96                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_134 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_140 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U97                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_135 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_139 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U98                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_136 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                  bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0_138 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mul_mul_25s_16s_41_4_1_U99                                                             |                                                          bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_137 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|             RBM_mul_mul_25s_16s_41_4_1_DSP48_0_U                                                 |                                                      bd_0_hls_inst_0_RBM_mul_mul_25s_16s_41_4_1_DSP48_0 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          1 |
|         systolic_input_U                                                                         |                                                                     bd_0_hls_inst_0_RBM_fifo_w21_d128_A |         33 |         33 |       0 |    0 |    32 |      0 |      1 |          0 |
|           (systolic_input_U)                                                                     |                                                                     bd_0_hls_inst_0_RBM_fifo_w21_d128_A |         23 |         23 |       0 |    0 |    25 |      0 |      0 |          0 |
|           U_RBM_fifo_w21_d128_A_ram                                                              |                                                                 bd_0_hls_inst_0_RBM_fifo_w21_d128_A_ram |         10 |         10 |       0 |    0 |     7 |      0 |      1 |          0 |
|         systolic_out_U                                                                           |                                                                     bd_0_hls_inst_0_RBM_fifo_w49_d128_A |         34 |         34 |       0 |    0 |    32 |      1 |      0 |          0 |
|           (systolic_out_U)                                                                       |                                                                     bd_0_hls_inst_0_RBM_fifo_w49_d128_A |         25 |         25 |       0 |    0 |    25 |      0 |      0 |          0 |
|           U_RBM_fifo_w49_d128_A_ram                                                              |                                                                 bd_0_hls_inst_0_RBM_fifo_w49_d128_A_ram |          9 |          9 |       0 |    0 |     7 |      1 |      0 |          0 |
|         vector_in_len_ch1_U                                                                      |                                                                     bd_0_hls_inst_0_RBM_fifo_w12_d128_A |         32 |         32 |       0 |    0 |    32 |      0 |      1 |          0 |
|           (vector_in_len_ch1_U)                                                                  |                                                                     bd_0_hls_inst_0_RBM_fifo_w12_d128_A |         22 |         22 |       0 |    0 |    25 |      0 |      0 |          0 |
|           U_RBM_fifo_w12_d128_A_ram                                                              |                                                              bd_0_hls_inst_0_RBM_fifo_w12_d128_A_ram_74 |         10 |         10 |       0 |    0 |     7 |      0 |      1 |          0 |
|         vector_in_len_ch2_U                                                                      |                                                                   bd_0_hls_inst_0_RBM_fifo_w12_d128_A_2 |         29 |         29 |       0 |    0 |    32 |      0 |      1 |          0 |
|           (vector_in_len_ch2_U)                                                                  |                                                                   bd_0_hls_inst_0_RBM_fifo_w12_d128_A_2 |         20 |         20 |       0 |    0 |    25 |      0 |      0 |          0 |
|           U_RBM_fifo_w12_d128_A_ram                                                              |                                                              bd_0_hls_inst_0_RBM_fifo_w12_d128_A_ram_73 |          9 |          9 |       0 |    0 |     7 |      0 |      1 |          0 |
|         vector_in_len_ch3_U                                                                      |                                                                   bd_0_hls_inst_0_RBM_fifo_w12_d128_A_3 |         32 |         32 |       0 |    0 |    32 |      0 |      1 |          0 |
|           (vector_in_len_ch3_U)                                                                  |                                                                   bd_0_hls_inst_0_RBM_fifo_w12_d128_A_3 |         22 |         22 |       0 |    0 |    25 |      0 |      0 |          0 |
|           U_RBM_fifo_w12_d128_A_ram                                                              |                                                              bd_0_hls_inst_0_RBM_fifo_w12_d128_A_ram_72 |         10 |         10 |       0 |    0 |     7 |      0 |      1 |          0 |
|         vector_out_len_ch1_U                                                                     |                                                                   bd_0_hls_inst_0_RBM_fifo_w12_d128_A_4 |         76 |         76 |       0 |    0 |    32 |      0 |      1 |          0 |
|           (vector_out_len_ch1_U)                                                                 |                                                                   bd_0_hls_inst_0_RBM_fifo_w12_d128_A_4 |         22 |         22 |       0 |    0 |    25 |      0 |      0 |          0 |
|           U_RBM_fifo_w12_d128_A_ram                                                              |                                                              bd_0_hls_inst_0_RBM_fifo_w12_d128_A_ram_71 |         55 |         55 |       0 |    0 |     7 |      0 |      1 |          0 |
|         vector_out_len_ch2_U                                                                     |                                                                   bd_0_hls_inst_0_RBM_fifo_w12_d128_A_5 |         45 |         45 |       0 |    0 |    32 |      0 |      1 |          0 |
|           (vector_out_len_ch2_U)                                                                 |                                                                   bd_0_hls_inst_0_RBM_fifo_w12_d128_A_5 |         22 |         22 |       0 |    0 |    25 |      0 |      0 |          0 |
|           U_RBM_fifo_w12_d128_A_ram                                                              |                                                              bd_0_hls_inst_0_RBM_fifo_w12_d128_A_ram_70 |         24 |         24 |       0 |    0 |     7 |      0 |      1 |          0 |
|         vector_out_len_ch3_U                                                                     |                                                                   bd_0_hls_inst_0_RBM_fifo_w12_d128_A_6 |         35 |         35 |       0 |    0 |    32 |      0 |      1 |          0 |
|           (vector_out_len_ch3_U)                                                                 |                                                                   bd_0_hls_inst_0_RBM_fifo_w12_d128_A_6 |         23 |         23 |       0 |    0 |    25 |      0 |      0 |          0 |
|           U_RBM_fifo_w12_d128_A_ram                                                              |                                                                 bd_0_hls_inst_0_RBM_fifo_w12_d128_A_ram |         13 |         13 |       0 |    0 |     7 |      0 |      1 |          0 |
|         weight_bias_memory_U0                                                                    |                                                                  bd_0_hls_inst_0_RBM_weight_bias_memory |        190 |        190 |       0 |    0 |  1373 |      1 |     64 |          0 |
|           (weight_bias_memory_U0)                                                                |                                                                  bd_0_hls_inst_0_RBM_weight_bias_memory |         44 |         44 |       0 |    0 |  1219 |      0 |      0 |          0 |
|           bias_V_U                                                                               |                                             bd_0_hls_inst_0_RBM_weight_bias_memory_bias_V_RAM_AUTO_1R1W |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_10_U |    bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_11_U |  bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_7 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_12_U |  bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_8 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_13_U |  bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_9 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_14_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_10 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_15_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_11 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_16_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_12 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_17_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_13 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_18_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_14 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_19_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_15 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_1_U  | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_16 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_20_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_17 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_21_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_18 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_22_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_19 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_23_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_20 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_24_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_21 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_25_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_22 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_26_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_23 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_27_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_24 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_28_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_25 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_29_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_26 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_2_U  | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_27 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_30_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_28 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_31_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_29 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_32_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_30 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_33_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_31 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_34_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_32 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_35_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_33 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_36_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_34 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_37_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_35 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_38_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_36 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_39_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_37 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_3_U  | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_38 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_40_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_39 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_41_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_40 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_42_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_41 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_43_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_42 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_44_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_43 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_45_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_44 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_46_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_45 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_47_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_46 |          6 |          6 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_48_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_47 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_49_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_48 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_4_U  | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_49 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_50_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_50 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_51_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_51 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_52_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_52 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_53_U | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_53 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_5_U  | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_54 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_6_U  | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_55 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_7_U  | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_56 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_8_U  | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_57 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_9_U  | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_58 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_U    | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_59 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           regslice_both_stream_bias_in_U                                                         |                                                       bd_0_hls_inst_0_RBM_regslice_both__parameterized2 |         30 |         30 |       0 |    0 |   100 |      0 |      0 |          0 |
|           regslice_both_stream_weight_in_U                                                       |                                                       bd_0_hls_inst_0_RBM_regslice_both__parameterized1 |         72 |         72 |       0 |    0 |    54 |      0 |      0 |          0 |
|           weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_10_U         | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_60 |          5 |          5 |       0 |    0 |     0 |      0 |      1 |          0 |
|           weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_11_U         | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_61 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_12_U         | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_62 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_13_U         | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_63 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_14_U         | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_64 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_15_U         | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_65 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_16_U         | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_66 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_17_U         | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_67 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_18_U         | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_68 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|           weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_19_U         | bd_0_hls_inst_0_RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb_69 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


