{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 10 23:56:38 2021 " "Info: Processing started: Thu Jun 10 23:56:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final -c final " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "final EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design final" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "46 46 " "Warning: No exact pin location assignment(s) for 46 pins of 46 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "trig " "Info: Pin trig not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { trig } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { -40 376 552 -24 "trig" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { trig } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q " "Info: Pin q not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { q } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 344 512 688 360 "q" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { q } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qout\[15\] " "Info: Pin qout\[15\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qout[15] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 184 840 1016 200 "qout\[15..0\]" "" } { 8 840 904 24 "qout\[15..0\]" "" } { 352 176 256 368 "qout\[15..0\]" "" } { 176 800 853 192 "qout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qout\[14\] " "Info: Pin qout\[14\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qout[14] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 184 840 1016 200 "qout\[15..0\]" "" } { 8 840 904 24 "qout\[15..0\]" "" } { 352 176 256 368 "qout\[15..0\]" "" } { 176 800 853 192 "qout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qout\[13\] " "Info: Pin qout\[13\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qout[13] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 184 840 1016 200 "qout\[15..0\]" "" } { 8 840 904 24 "qout\[15..0\]" "" } { 352 176 256 368 "qout\[15..0\]" "" } { 176 800 853 192 "qout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qout\[12\] " "Info: Pin qout\[12\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qout[12] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 184 840 1016 200 "qout\[15..0\]" "" } { 8 840 904 24 "qout\[15..0\]" "" } { 352 176 256 368 "qout\[15..0\]" "" } { 176 800 853 192 "qout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qout\[11\] " "Info: Pin qout\[11\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qout[11] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 184 840 1016 200 "qout\[15..0\]" "" } { 8 840 904 24 "qout\[15..0\]" "" } { 352 176 256 368 "qout\[15..0\]" "" } { 176 800 853 192 "qout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qout\[10\] " "Info: Pin qout\[10\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qout[10] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 184 840 1016 200 "qout\[15..0\]" "" } { 8 840 904 24 "qout\[15..0\]" "" } { 352 176 256 368 "qout\[15..0\]" "" } { 176 800 853 192 "qout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qout\[9\] " "Info: Pin qout\[9\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qout[9] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 184 840 1016 200 "qout\[15..0\]" "" } { 8 840 904 24 "qout\[15..0\]" "" } { 352 176 256 368 "qout\[15..0\]" "" } { 176 800 853 192 "qout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qout\[8\] " "Info: Pin qout\[8\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qout[8] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 184 840 1016 200 "qout\[15..0\]" "" } { 8 840 904 24 "qout\[15..0\]" "" } { 352 176 256 368 "qout\[15..0\]" "" } { 176 800 853 192 "qout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qout\[7\] " "Info: Pin qout\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qout[7] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 184 840 1016 200 "qout\[15..0\]" "" } { 8 840 904 24 "qout\[15..0\]" "" } { 352 176 256 368 "qout\[15..0\]" "" } { 176 800 853 192 "qout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qout\[6\] " "Info: Pin qout\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qout[6] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 184 840 1016 200 "qout\[15..0\]" "" } { 8 840 904 24 "qout\[15..0\]" "" } { 352 176 256 368 "qout\[15..0\]" "" } { 176 800 853 192 "qout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qout\[5\] " "Info: Pin qout\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qout[5] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 184 840 1016 200 "qout\[15..0\]" "" } { 8 840 904 24 "qout\[15..0\]" "" } { 352 176 256 368 "qout\[15..0\]" "" } { 176 800 853 192 "qout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qout\[4\] " "Info: Pin qout\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qout[4] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 184 840 1016 200 "qout\[15..0\]" "" } { 8 840 904 24 "qout\[15..0\]" "" } { 352 176 256 368 "qout\[15..0\]" "" } { 176 800 853 192 "qout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qout\[3\] " "Info: Pin qout\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qout[3] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 184 840 1016 200 "qout\[15..0\]" "" } { 8 840 904 24 "qout\[15..0\]" "" } { 352 176 256 368 "qout\[15..0\]" "" } { 176 800 853 192 "qout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qout\[2\] " "Info: Pin qout\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qout[2] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 184 840 1016 200 "qout\[15..0\]" "" } { 8 840 904 24 "qout\[15..0\]" "" } { 352 176 256 368 "qout\[15..0\]" "" } { 176 800 853 192 "qout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qout\[1\] " "Info: Pin qout\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qout[1] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 184 840 1016 200 "qout\[15..0\]" "" } { 8 840 904 24 "qout\[15..0\]" "" } { 352 176 256 368 "qout\[15..0\]" "" } { 176 800 853 192 "qout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qout\[0\] " "Info: Pin qout\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qout[0] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 184 840 1016 200 "qout\[15..0\]" "" } { 8 840 904 24 "qout\[15..0\]" "" } { 352 176 256 368 "qout\[15..0\]" "" } { 176 800 853 192 "qout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qa " "Info: Pin qa not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qa } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 160 528 704 176 "qa" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qa } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qb " "Info: Pin qb not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qb } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 176 528 704 192 "qb" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qb } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qc " "Info: Pin qc not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qc } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 192 528 704 208 "qc" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qc } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qd " "Info: Pin qd not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qd } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 208 528 704 224 "qd" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qd } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qe " "Info: Pin qe not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qe } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 224 528 704 240 "qe" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qe } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qf " "Info: Pin qf not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qf } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 240 528 704 256 "qf" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qf } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qg " "Info: Pin qg not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { qg } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 256 528 704 272 "qg" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { qg } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "beg\[2\] " "Info: Pin beg\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { beg[2] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 144 520 696 160 "beg\[2..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { beg[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "beg\[1\] " "Info: Pin beg\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { beg[1] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 144 520 696 160 "beg\[2..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { beg[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "beg\[0\] " "Info: Pin beg\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { beg[0] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 144 520 696 160 "beg\[2..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { beg[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tout\[15\] " "Info: Pin tout\[15\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { tout[15] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 104 632 808 120 "tout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { tout[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tout\[14\] " "Info: Pin tout\[14\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { tout[14] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 104 632 808 120 "tout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { tout[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tout\[13\] " "Info: Pin tout\[13\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { tout[13] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 104 632 808 120 "tout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { tout[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tout\[12\] " "Info: Pin tout\[12\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { tout[12] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 104 632 808 120 "tout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { tout[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tout\[11\] " "Info: Pin tout\[11\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { tout[11] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 104 632 808 120 "tout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { tout[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tout\[10\] " "Info: Pin tout\[10\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { tout[10] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 104 632 808 120 "tout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { tout[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tout\[9\] " "Info: Pin tout\[9\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { tout[9] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 104 632 808 120 "tout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { tout[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tout\[8\] " "Info: Pin tout\[8\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { tout[8] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 104 632 808 120 "tout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { tout[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tout\[7\] " "Info: Pin tout\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { tout[7] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 104 632 808 120 "tout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { tout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tout\[6\] " "Info: Pin tout\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { tout[6] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 104 632 808 120 "tout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { tout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tout\[5\] " "Info: Pin tout\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { tout[5] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 104 632 808 120 "tout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { tout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tout\[4\] " "Info: Pin tout\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { tout[4] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 104 632 808 120 "tout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { tout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tout\[3\] " "Info: Pin tout\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { tout[3] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 104 632 808 120 "tout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { tout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tout\[2\] " "Info: Pin tout\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { tout[2] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 104 632 808 120 "tout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { tout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tout\[1\] " "Info: Pin tout\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { tout[1] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 104 632 808 120 "tout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { tout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tout\[0\] " "Info: Pin tout\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { tout[0] } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 104 632 808 120 "tout\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { tout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { clk } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 16 24 192 32 "clk" "" } { 8 392 456 24 "clk" "" } { 8 192 240 24 "clk" "" } { 336 176 256 352 "clk" "" } { 136 64 320 152 "clk" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "echo " "Info: Pin echo not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { echo } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 48 272 440 64 "echo" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { echo } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jishu2:inst2\|t\[15\] " "Info: Destination node jishu2:inst2\|t\[15\]" {  } { { "jishu2.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/jishu2.vhd" 16 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { jishu2:inst2|t[15] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jishu2:inst2\|t\[14\] " "Info: Destination node jishu2:inst2\|t\[14\]" {  } { { "jishu2.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/jishu2.vhd" 16 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { jishu2:inst2|t[14] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jishu2:inst2\|t\[13\] " "Info: Destination node jishu2:inst2\|t\[13\]" {  } { { "jishu2.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/jishu2.vhd" 16 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { jishu2:inst2|t[13] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jishu2:inst2\|t\[12\] " "Info: Destination node jishu2:inst2\|t\[12\]" {  } { { "jishu2.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/jishu2.vhd" 16 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { jishu2:inst2|t[12] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jishu2:inst2\|t\[11\] " "Info: Destination node jishu2:inst2\|t\[11\]" {  } { { "jishu2.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/jishu2.vhd" 16 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { jishu2:inst2|t[11] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jishu2:inst2\|t\[10\] " "Info: Destination node jishu2:inst2\|t\[10\]" {  } { { "jishu2.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/jishu2.vhd" 16 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { jishu2:inst2|t[10] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jishu2:inst2\|t\[9\] " "Info: Destination node jishu2:inst2\|t\[9\]" {  } { { "jishu2.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/jishu2.vhd" 16 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { jishu2:inst2|t[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jishu2:inst2\|t\[8\] " "Info: Destination node jishu2:inst2\|t\[8\]" {  } { { "jishu2.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/jishu2.vhd" 16 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { jishu2:inst2|t[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jishu2:inst2\|t\[7\] " "Info: Destination node jishu2:inst2\|t\[7\]" {  } { { "jishu2.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/jishu2.vhd" 16 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { jishu2:inst2|t[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jishu2:inst2\|t\[6\] " "Info: Destination node jishu2:inst2\|t\[6\]" {  } { { "jishu2.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/jishu2.vhd" 16 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { jishu2:inst2|t[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { clk } } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 16 24 192 32 "clk" "" } { 8 392 456 24 "clk" "" } { 8 192 240 24 "clk" "" } { 336 176 256 352 "clk" "" } { 136 64 320 152 "clk" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fasheng:inst\|fenpin:inst1\|out1  " "Info: Automatically promoted node fasheng:inst\|fenpin:inst1\|out1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fasheng:inst\|yinpin:inst3\|out1 " "Info: Destination node fasheng:inst\|yinpin:inst3\|out1" {  } { { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 15 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { fasheng:inst|yinpin:inst3|out1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fasheng:inst\|yinpin:inst3\|out2 " "Info: Destination node fasheng:inst\|yinpin:inst3\|out2" {  } { { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 16 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { fasheng:inst|yinpin:inst3|out2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fasheng:inst\|yinpin:inst3\|out3 " "Info: Destination node fasheng:inst\|yinpin:inst3\|out3" {  } { { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 17 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { fasheng:inst|yinpin:inst3|out3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fasheng:inst\|yinpin:inst3\|out4 " "Info: Destination node fasheng:inst\|yinpin:inst3\|out4" {  } { { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 18 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { fasheng:inst|yinpin:inst3|out4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fasheng:inst\|yinpin:inst3\|out5 " "Info: Destination node fasheng:inst\|yinpin:inst3\|out5" {  } { { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 19 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { fasheng:inst|yinpin:inst3|out5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fasheng:inst\|fenpin:inst1\|out1~0 " "Info: Destination node fasheng:inst\|fenpin:inst1\|out1~0" {  } { { "fenpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/fenpin.vhd" 13 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { fasheng:inst|fenpin:inst1|out1~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fenpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/fenpin.vhd" 13 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { fasheng:inst|fenpin:inst1|out1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fasheng:inst\|yinpin:inst3\|Mux1  " "Info: Automatically promoted node fasheng:inst\|yinpin:inst3\|Mux1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 98 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { fasheng:inst|yinpin:inst3|Mux1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jishu1:inst3\|Equal0~3  " "Info: Automatically promoted node jishu1:inst3\|Equal0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { jishu1:inst3|Equal0~3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jishu2:inst2\|j\[15\]~1  " "Info: Automatically promoted node jishu2:inst2\|j\[15\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jishu2:inst2\|t\[0\]~32 " "Info: Destination node jishu2:inst2\|t\[0\]~32" {  } { { "jishu2.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/jishu2.vhd" 16 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { jishu2:inst2|t[0]~32 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "jishu2.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/jishu2.vhd" 11 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { jishu2:inst2|j[15]~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "scan_led3:inst1\|counter4:inst\|inst4  " "Info: Automatically promoted node scan_led3:inst1\|counter4:inst\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "counter4.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/counter4.bdf" { { 312 816 880 392 "inst4" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_led3:inst1|counter4:inst|inst4 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "45 unused 3.3V 1 44 0 " "Info: Number of I/O pins in group: 45 (unused VREF, 3.3V VCCIO, 1 input, 44 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_PATH_NOT_FOUND" "Clock clk fasheng:inst\|voice:inst2\|q " "Info: Can't find any paths of type Clock between source node \"clk\" and destination node \"fasheng:inst\|voice:inst2\|q\"" {  } {  } 0 0 "Can't find any paths of type %1!s! between source node \"%2!s!\" and destination node \"%3!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_PATH_NOT_FOUND" "Clock clk fasheng:inst\|voice:inst2\|count\[2\] " "Info: Can't find any paths of type Clock between source node \"clk\" and destination node \"fasheng:inst\|voice:inst2\|count\[2\]\"" {  } {  } 0 0 "Can't find any paths of type %1!s! between source node \"%2!s!\" and destination node \"%3!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register fasheng:inst\|voice:inst2\|count\[2\] register fasheng:inst\|voice:inst2\|q -46.989 ns " "Info: Slack time is -46.989 ns between source register \"fasheng:inst\|voice:inst2\|count\[2\]\" and destination register \"fasheng:inst\|voice:inst2\|q\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-45.629 ns + Largest register register " "Info: + Largest register to register requirement is -45.629 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.158 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 10.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 18 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 18; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 16 24 192 32 "clk" "" } { 8 392 456 24 "clk" "" } { 8 192 240 24 "clk" "" } { 336 176 256 352 "clk" "" } { 136 64 320 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.634 ns) + CELL(0.712 ns) 4.133 ns fasheng:inst\|fenpin:inst1\|out1 2 REG Unassigned 7 " "Info: 2: + IC(2.634 ns) + CELL(0.712 ns) = 4.133 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'fasheng:inst\|fenpin:inst1\|out1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.346 ns" { clk fasheng:inst|fenpin:inst1|out1 } "NODE_NAME" } } { "fenpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/fenpin.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.712 ns) 6.375 ns fasheng:inst\|yinpin:inst3\|out1 3 REG Unassigned 2 " "Info: 3: + IC(1.530 ns) + CELL(0.712 ns) = 6.375 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fasheng:inst\|yinpin:inst3\|out1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.242 ns" { fasheng:inst|fenpin:inst1|out1 fasheng:inst|yinpin:inst3|out1 } "NODE_NAME" } } { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.025 ns) + CELL(0.378 ns) 6.778 ns fasheng:inst\|yinpin:inst3\|Mux1 4 COMB Unassigned 1 " "Info: 4: + IC(0.025 ns) + CELL(0.378 ns) = 6.778 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fasheng:inst\|yinpin:inst3\|Mux1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { fasheng:inst|yinpin:inst3|out1 fasheng:inst|yinpin:inst3|Mux1 } "NODE_NAME" } } { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.065 ns) + CELL(0.000 ns) 8.843 ns fasheng:inst\|yinpin:inst3\|Mux1~clkctrl 5 COMB Unassigned 4 " "Info: 5: + IC(2.065 ns) + CELL(0.000 ns) = 8.843 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'fasheng:inst\|yinpin:inst3\|Mux1~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.065 ns" { fasheng:inst|yinpin:inst3|Mux1 fasheng:inst|yinpin:inst3|Mux1~clkctrl } "NODE_NAME" } } { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 10.158 ns fasheng:inst\|voice:inst2\|q 6 REG Unassigned 2 " "Info: 6: + IC(0.697 ns) + CELL(0.618 ns) = 10.158 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fasheng:inst\|voice:inst2\|q'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { fasheng:inst|yinpin:inst3|Mux1~clkctrl fasheng:inst|voice:inst2|q } "NODE_NAME" } } { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.207 ns ( 31.57 % ) " "Info: Total cell delay = 3.207 ns ( 31.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.951 ns ( 68.43 % ) " "Info: Total interconnect delay = 6.951 ns ( 68.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 16 24 192 32 "clk" "" } { 8 392 456 24 "clk" "" } { 8 192 240 24 "clk" "" } { 336 176 256 352 "clk" "" } { 136 64 320 152 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.158 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 10.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 18 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 18; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 16 24 192 32 "clk" "" } { 8 392 456 24 "clk" "" } { 8 192 240 24 "clk" "" } { 336 176 256 352 "clk" "" } { 136 64 320 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.634 ns) + CELL(0.712 ns) 4.133 ns fasheng:inst\|fenpin:inst1\|out1 2 REG Unassigned 7 " "Info: 2: + IC(2.634 ns) + CELL(0.712 ns) = 4.133 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'fasheng:inst\|fenpin:inst1\|out1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.346 ns" { clk fasheng:inst|fenpin:inst1|out1 } "NODE_NAME" } } { "fenpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/fenpin.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.712 ns) 6.375 ns fasheng:inst\|yinpin:inst3\|out1 3 REG Unassigned 2 " "Info: 3: + IC(1.530 ns) + CELL(0.712 ns) = 6.375 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fasheng:inst\|yinpin:inst3\|out1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.242 ns" { fasheng:inst|fenpin:inst1|out1 fasheng:inst|yinpin:inst3|out1 } "NODE_NAME" } } { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.025 ns) + CELL(0.378 ns) 6.778 ns fasheng:inst\|yinpin:inst3\|Mux1 4 COMB Unassigned 1 " "Info: 4: + IC(0.025 ns) + CELL(0.378 ns) = 6.778 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fasheng:inst\|yinpin:inst3\|Mux1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { fasheng:inst|yinpin:inst3|out1 fasheng:inst|yinpin:inst3|Mux1 } "NODE_NAME" } } { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.065 ns) + CELL(0.000 ns) 8.843 ns fasheng:inst\|yinpin:inst3\|Mux1~clkctrl 5 COMB Unassigned 4 " "Info: 5: + IC(2.065 ns) + CELL(0.000 ns) = 8.843 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'fasheng:inst\|yinpin:inst3\|Mux1~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.065 ns" { fasheng:inst|yinpin:inst3|Mux1 fasheng:inst|yinpin:inst3|Mux1~clkctrl } "NODE_NAME" } } { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 10.158 ns fasheng:inst\|voice:inst2\|count\[2\] 6 REG Unassigned 5 " "Info: 6: + IC(0.697 ns) + CELL(0.618 ns) = 10.158 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'fasheng:inst\|voice:inst2\|count\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { fasheng:inst|yinpin:inst3|Mux1~clkctrl fasheng:inst|voice:inst2|count[2] } "NODE_NAME" } } { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.207 ns ( 31.57 % ) " "Info: Total cell delay = 3.207 ns ( 31.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.951 ns ( 68.43 % ) " "Info: Total interconnect delay = 6.951 ns ( 68.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "final.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/final.bdf" { { 16 24 192 32 "clk" "" } { 8 392 456 24 "clk" "" } { 8 192 240 24 "clk" "" } { 336 176 256 352 "clk" "" } { 136 64 320 152 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns   " "Info:   Micro clock to output delay of source is 0.094 ns" {  } { { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns   " "Info:   Micro setup delay of destination is 0.090 ns" {  } { { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.360 ns - Longest register register " "Info: - Longest register to register delay is 1.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fasheng:inst\|voice:inst2\|count\[2\] 1 REG Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'fasheng:inst\|voice:inst2\|count\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { fasheng:inst|voice:inst2|count[2] } "NODE_NAME" } } { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.272 ns) 0.403 ns fasheng:inst\|voice:inst2\|process_0~7 2 COMB Unassigned 1 " "Info: 2: + IC(0.131 ns) + CELL(0.272 ns) = 0.403 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fasheng:inst\|voice:inst2\|process_0~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { fasheng:inst|voice:inst2|count[2] fasheng:inst|voice:inst2|process_0~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 0.804 ns fasheng:inst\|voice:inst2\|q~5 3 COMB Unassigned 1 " "Info: 3: + IC(0.348 ns) + CELL(0.053 ns) = 0.804 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fasheng:inst\|voice:inst2\|q~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { fasheng:inst|voice:inst2|process_0~7 fasheng:inst|voice:inst2|q~5 } "NODE_NAME" } } { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 1.205 ns fasheng:inst\|voice:inst2\|q~6 4 COMB Unassigned 1 " "Info: 4: + IC(0.247 ns) + CELL(0.154 ns) = 1.205 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fasheng:inst\|voice:inst2\|q~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { fasheng:inst|voice:inst2|q~5 fasheng:inst|voice:inst2|q~6 } "NODE_NAME" } } { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.360 ns fasheng:inst\|voice:inst2\|q 5 REG Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.360 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fasheng:inst\|voice:inst2\|q'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { fasheng:inst|voice:inst2|q~6 fasheng:inst|voice:inst2|q } "NODE_NAME" } } { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.634 ns ( 46.62 % ) " "Info: Total cell delay = 0.634 ns ( 46.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.726 ns ( 53.38 % ) " "Info: Total interconnect delay = 0.726 ns ( 53.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { fasheng:inst|voice:inst2|count[2] fasheng:inst|voice:inst2|process_0~7 fasheng:inst|voice:inst2|q~5 fasheng:inst|voice:inst2|q~6 fasheng:inst|voice:inst2|q } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { fasheng:inst|voice:inst2|count[2] fasheng:inst|voice:inst2|process_0~7 fasheng:inst|voice:inst2|q~5 fasheng:inst|voice:inst2|q~6 fasheng:inst|voice:inst2|q } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.360 ns register register " "Info: Estimated most critical path is register to register delay of 1.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fasheng:inst\|voice:inst2\|count\[2\] 1 REG LAB_X25_Y13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X25_Y13; Fanout = 5; REG Node = 'fasheng:inst\|voice:inst2\|count\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { fasheng:inst|voice:inst2|count[2] } "NODE_NAME" } } { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.272 ns) 0.403 ns fasheng:inst\|voice:inst2\|process_0~7 2 COMB LAB_X25_Y13 1 " "Info: 2: + IC(0.131 ns) + CELL(0.272 ns) = 0.403 ns; Loc. = LAB_X25_Y13; Fanout = 1; COMB Node = 'fasheng:inst\|voice:inst2\|process_0~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { fasheng:inst|voice:inst2|count[2] fasheng:inst|voice:inst2|process_0~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 0.804 ns fasheng:inst\|voice:inst2\|q~5 3 COMB LAB_X25_Y13 1 " "Info: 3: + IC(0.348 ns) + CELL(0.053 ns) = 0.804 ns; Loc. = LAB_X25_Y13; Fanout = 1; COMB Node = 'fasheng:inst\|voice:inst2\|q~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { fasheng:inst|voice:inst2|process_0~7 fasheng:inst|voice:inst2|q~5 } "NODE_NAME" } } { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 1.205 ns fasheng:inst\|voice:inst2\|q~6 4 COMB LAB_X25_Y13 1 " "Info: 4: + IC(0.247 ns) + CELL(0.154 ns) = 1.205 ns; Loc. = LAB_X25_Y13; Fanout = 1; COMB Node = 'fasheng:inst\|voice:inst2\|q~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { fasheng:inst|voice:inst2|q~5 fasheng:inst|voice:inst2|q~6 } "NODE_NAME" } } { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.360 ns fasheng:inst\|voice:inst2\|q 5 REG LAB_X25_Y13 2 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.360 ns; Loc. = LAB_X25_Y13; Fanout = 2; REG Node = 'fasheng:inst\|voice:inst2\|q'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { fasheng:inst|voice:inst2|q~6 fasheng:inst|voice:inst2|q } "NODE_NAME" } } { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.634 ns ( 46.62 % ) " "Info: Total cell delay = 0.634 ns ( 46.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.726 ns ( 53.38 % ) " "Info: Total interconnect delay = 0.726 ns ( 53.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { fasheng:inst|voice:inst2|count[2] fasheng:inst|voice:inst2|process_0~7 fasheng:inst|voice:inst2|q~5 fasheng:inst|voice:inst2|q~6 fasheng:inst|voice:inst2|q } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "106 2322 " "Info: 106 (of 2322) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X0_Y14 X12_Y27 " "Info: Peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y14 to location X12_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Info: Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." {  } {  } 0 0 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_POST_FIT_LOGIC_DUPLICATION" "2 " "Info: Duplicated 2 combinational logic cells to improve design speed or routability" {  } {  } 0 0 "Duplicated %1!d! combinational logic cells to improve design speed or routability" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "44 " "Warning: Found 44 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "trig 0 " "Info: Pin \"trig\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q 0 " "Info: Pin \"q\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout\[15\] 0 " "Info: Pin \"qout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout\[14\] 0 " "Info: Pin \"qout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout\[13\] 0 " "Info: Pin \"qout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout\[12\] 0 " "Info: Pin \"qout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout\[11\] 0 " "Info: Pin \"qout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout\[10\] 0 " "Info: Pin \"qout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout\[9\] 0 " "Info: Pin \"qout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout\[8\] 0 " "Info: Pin \"qout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout\[7\] 0 " "Info: Pin \"qout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout\[6\] 0 " "Info: Pin \"qout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout\[5\] 0 " "Info: Pin \"qout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout\[4\] 0 " "Info: Pin \"qout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout\[3\] 0 " "Info: Pin \"qout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout\[2\] 0 " "Info: Pin \"qout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout\[1\] 0 " "Info: Pin \"qout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qout\[0\] 0 " "Info: Pin \"qout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qa 0 " "Info: Pin \"qa\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qb 0 " "Info: Pin \"qb\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qc 0 " "Info: Pin \"qc\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qd 0 " "Info: Pin \"qd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qe 0 " "Info: Pin \"qe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qf 0 " "Info: Pin \"qf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qg 0 " "Info: Pin \"qg\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "beg\[2\] 0 " "Info: Pin \"beg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "beg\[1\] 0 " "Info: Pin \"beg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "beg\[0\] 0 " "Info: Pin \"beg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tout\[15\] 0 " "Info: Pin \"tout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tout\[14\] 0 " "Info: Pin \"tout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tout\[13\] 0 " "Info: Pin \"tout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tout\[12\] 0 " "Info: Pin \"tout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tout\[11\] 0 " "Info: Pin \"tout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tout\[10\] 0 " "Info: Pin \"tout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tout\[9\] 0 " "Info: Pin \"tout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tout\[8\] 0 " "Info: Pin \"tout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tout\[7\] 0 " "Info: Pin \"tout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tout\[6\] 0 " "Info: Pin \"tout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tout\[5\] 0 " "Info: Pin \"tout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tout\[4\] 0 " "Info: Pin \"tout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tout\[3\] 0 " "Info: Pin \"tout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tout\[2\] 0 " "Info: Pin \"tout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tout\[1\] 0 " "Info: Pin \"tout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tout\[0\] 0 " "Info: Pin \"tout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 10 23:56:43 2021 " "Info: Processing ended: Thu Jun 10 23:56:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
