Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Dec 23 10:34:53 2025
| Host         : Rickarya running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bitserial_nn_control_sets_placed.rpt
| Design       : bitserial_nn
| Device       : xcau25p
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   165 |
|    Minimum number of control sets                        |   165 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   165 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   160 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              41 |           13 |
| Yes          | No                    | No                     |             130 |           57 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4869 |         1026 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |               Enable Signal               |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | u_mac_engine/wmem_raddr[12]_i_1_n_0       | u_mac_engine/mem_lane[0]_i_1_n_0    |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG |                                           |                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | u_mac_engine/bit_idx                      | rst_n_IBUF_inst/O                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | u_mac_engine/E[0]                         | rst_n_IBUF_inst/O                   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | u_mac_engine/wmem_raddr[12]_i_1_n_0       |                                     |                6 |             11 |         1.83 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[86][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | u_mac_engine/a_val[15]_i_1_n_0            |                                     |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | u_mac_engine/abs_b[0][15]_i_1_n_0         |                                     |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | u_mac_engine/abs_b[2][15]_i_1_n_0         |                                     |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | u_mac_engine/abs_b[3][15]_i_1_n_0         |                                     |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[76][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_mac_engine/abs_b[1][15]_i_1_n_0         |                                     |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[88][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[84][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[91][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[79][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[81][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[89][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[90][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[95][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[8][15]_i_1_n_0       | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[99][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[97][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[124][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[75][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[98][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[85][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[74][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[80][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[87][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[7][15]_i_1_n_0       | rst_n_IBUF_inst/O                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[82][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[93][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[9][15]_i_1_n_0       | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[94][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[73][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[77][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[121][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[113][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[122][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[92][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[14][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[106][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[101][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |               14 |             16 |         1.14 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[15][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[16][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[17][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[18][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[19][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[110][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[125][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[115][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[123][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[100][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[104][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[107][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[116][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[11][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf                      | rst_n_IBUF_inst/O                   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[120][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[114][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[118][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[126][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[127][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[12][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[13][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[102][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[111][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[105][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[103][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[108][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[109][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[112][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[117][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[10][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[119][15]_i_1_n_0     | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[52][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[5][15]_i_1_n_0       | rst_n_IBUF_inst/O                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[28][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[22][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[24][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[59][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[44][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[43][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[62][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[64][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[31][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[38][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[35][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[4][15]_i_1_n_0       | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[51][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[3][15]_i_1_n_0       | rst_n_IBUF_inst/O                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[45][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[26][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[50][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[1][15]_i_1_n_0       | rst_n_IBUF_inst/O                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[39][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[42][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[65][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[67][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[68][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[37][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[58][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[60][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[61][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[57][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[69][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[70][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[20][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[29][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[41][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[63][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[66][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[71][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[23][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[30][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[6][15]_i_1_n_0       | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[47][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[72][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[2][15]_i_1_n_0       | rst_n_IBUF_inst/O                   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[33][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[34][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[21][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[27][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[46][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[49][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[48][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[32][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[36][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[40][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[53][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[54][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[55][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[56][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[25][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[83][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[96][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               13 |             16 |         1.23 |
|  clk_IBUF_BUFG | u_input_buffer/inbuf[78][15]_i_1_n_0      | rst_n_IBUF_inst/O                   |               13 |             16 |         1.23 |
|  clk_IBUF_BUFG | u_mac_engine/cur_input[6]_i_1_n_0         | rst_n_IBUF_inst/O                   |                4 |             17 |         4.25 |
|  clk_IBUF_BUFG | u_mac_engine/out_index[6]_i_1_n_0         | rst_n_IBUF_inst/O                   |                6 |             23 |         3.83 |
|  clk_IBUF_BUFG | u_mac_engine/hidden_accum                 | rst_n_IBUF_inst/O                   |                5 |             39 |         7.80 |
|  clk_IBUF_BUFG | u_mac_engine/mac_out_valid                | u_mac_engine/SR[0]                  |                8 |             39 |         4.88 |
|  clk_IBUF_BUFG | u_mac_engine/out_data[38]_i_1_n_0         |                                     |               37 |             39 |         1.05 |
|  clk_IBUF_BUFG | u_mac_engine/partial[0][38]_i_2_n_0       | u_mac_engine/partial[0][38]_i_1_n_0 |                8 |             39 |         4.88 |
|  clk_IBUF_BUFG | u_mac_engine/partial[1][38]_i_2_n_0       | u_mac_engine/partial[1][38]_i_1_n_0 |                5 |             39 |         7.80 |
|  clk_IBUF_BUFG | u_mac_engine/partial[2][38]_i_2_n_0       | u_mac_engine/partial[2][38]_i_1_n_0 |                5 |             39 |         7.80 |
|  clk_IBUF_BUFG | u_mac_engine/partial[3][38]_i_2_n_0       | u_mac_engine/partial[3][38]_i_1_n_0 |                6 |             39 |         6.50 |
|  clk_IBUF_BUFG |                                           | rst_n_IBUF_inst/O                   |               13 |             41 |         3.15 |
|  clk_IBUF_BUFG | u_mac_engine/cur_hidden[2]_i_1_n_0        | rst_n_IBUF_inst/O                   |               34 |             77 |         2.26 |
|  clk_IBUF_BUFG | u_mac_engine/hidden_accum[1][38]_i_1_n_0  | rst_n_IBUF_inst/O                   |               55 |            117 |         2.13 |
|  clk_IBUF_BUFG | u_mac_engine/hidden_accum[12][38]_i_1_n_0 | rst_n_IBUF_inst/O                   |               62 |            156 |         2.52 |
|  clk_IBUF_BUFG | u_mac_engine/hidden_accum[16][38]_i_1_n_0 | rst_n_IBUF_inst/O                   |               96 |            156 |         1.62 |
|  clk_IBUF_BUFG | u_mac_engine/hidden_accum[20][38]_i_1_n_0 | rst_n_IBUF_inst/O                   |               96 |            156 |         1.62 |
|  clk_IBUF_BUFG | u_mac_engine/hidden_accum[24][38]_i_1_n_0 | rst_n_IBUF_inst/O                   |               87 |            156 |         1.79 |
|  clk_IBUF_BUFG | u_mac_engine/hidden_accum[28][38]_i_1_n_0 | rst_n_IBUF_inst/O                   |               99 |            156 |         1.58 |
|  clk_IBUF_BUFG | u_mac_engine/hidden_accum[33][38]_i_1_n_0 | rst_n_IBUF_inst/O                   |               93 |            156 |         1.68 |
|  clk_IBUF_BUFG | u_mac_engine/hidden_accum[36][38]_i_1_n_0 | rst_n_IBUF_inst/O                   |               92 |            156 |         1.70 |
|  clk_IBUF_BUFG | u_mac_engine/hidden_accum[40][38]_i_1_n_0 | rst_n_IBUF_inst/O                   |               93 |            156 |         1.68 |
|  clk_IBUF_BUFG | u_mac_engine/hidden_accum[48][38]_i_1_n_0 | rst_n_IBUF_inst/O                   |               99 |            156 |         1.58 |
|  clk_IBUF_BUFG | u_mac_engine/hidden_accum[4][38]_i_1_n_0  | rst_n_IBUF_inst/O                   |               97 |            156 |         1.61 |
|  clk_IBUF_BUFG | u_mac_engine/hidden_accum[52][38]_i_1_n_0 | rst_n_IBUF_inst/O                   |               95 |            156 |         1.64 |
|  clk_IBUF_BUFG | u_mac_engine/hidden_accum[56][38]_i_1_n_0 | rst_n_IBUF_inst/O                   |               94 |            156 |         1.66 |
|  clk_IBUF_BUFG | u_mac_engine/hidden_accum[60][38]_i_1_n_0 | rst_n_IBUF_inst/O                   |               92 |            156 |         1.70 |
|  clk_IBUF_BUFG | u_mac_engine/hidden_accum[8][38]_i_1_n_0  | rst_n_IBUF_inst/O                   |               90 |            156 |         1.73 |
|  clk_IBUF_BUFG | u_mac_engine/hidden_accum[45][38]_i_1_n_0 | rst_n_IBUF_inst/O                   |               93 |            156 |         1.68 |
+----------------+-------------------------------------------+-------------------------------------+------------------+----------------+--------------+


