<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>Randy (Zixiang) Zhang · Curriculum Vitae</title>
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Inter:wght@400;500;600;700&display=swap" />
    <link rel="stylesheet" href="assets/css/style.css" />
  </head>
  <body>
    <header>
      <div class="navbar">
        <a href="index.html" aria-label="Randy (Zixiang) Zhang home">
          Randy (Zixiang) Zhang
        </a>
        <nav>
          <a href="index.html">Blog</a>
          <a href="cv.html" class="active">CV</a>
        </nav>
      </div>
    </header>

    <main>
      <section class="hero">
        <div class="hero-inner">
          <h1>Randy (Zixiang) Zhang</h1>
          <p>
            System Design Engineer focused on SystemC virtual platforms, safety-oriented RISC-V
            verification, and bringing modern tooling into complex hardware and software flows.
          </p>
          <div class="contact-links">
            <a href="mailto:zixiang.randy@gmail.com">zixiang.randy@gmail.com</a>
            <a href="tel:+4915256083587">+49&nbsp;1525&nbsp;6083&nbsp;587</a>
            <span>Munich, Germany</span>
          </div>
        </div>
      </section>

      <section class="section">
        <div class="section-inner resume-grid">
          <div class="resume-section">
            <h3>Experience</h3>

            <div class="resume-item">
              <h4>System Design Engineer · Inova Semiconductor GmbH</h4>
              <span>April 2024 – Present · Munich, Germany</span>
              <ul>
                <li>Develop SystemC virtual platform infrastructure combining ISS, TLM bus interconnects, HLS modules, and Verilated RTL IP.</li>
                <li>Establish end-to-end SystemC design methodology including CMake builds, Verilator integration, and automated register model generation.</li>
                <li>Design and verify SystemC block-level components within automotive-focused mixed-signal SoCs.</li>
              </ul>
            </div>

            <h3>Internship &amp; Thesis</h3>

            <div class="resume-item">
              <h4>Master Thesis · Infineon Technologies AG</h4>
              <span>Oct 2023 – Feb 2024 · Munich, Germany</span>
              <ul>
                <li>Automated safety mechanism insertion for RISC-V core verification in model-driven environments.</li>
                <li>Prototyped safety architectures and formalized verification flows using Python-driven code generation.</li>
                <li>Leveraged formal equivalence and property checking to validate design transformations.</li>
              </ul>
            </div>

            <div class="resume-item">
              <h4>Digital Design Intern · Infineon Technologies AG</h4>
              <span>Apr 2023 – Sep 2023 · Munich, Germany</span>
              <ul>
                <li>Refactored legacy digital design code generation libraries with object-oriented Python patterns.</li>
                <li>Improved maintainability of RTL tooling pipelines supporting production verification teams.</li>
              </ul>
            </div>

            <div class="resume-item">
              <h4>Verification Intern, DFT · NXP Semiconductor</h4>
              <span>Aug 2022 – Jan 2023 · Munich, Germany</span>
              <ul>
                <li>Developed directed SystemVerilog tests for DFT subsystems within complex SoCs.</li>
                <li>Upgraded verification infrastructure to UVM-compliant testbenches and automated register configuration via Python scripting.</li>
              </ul>
            </div>
          </div>

          <div class="resume-section">
            <h3>Education</h3>
            <div class="resume-item">
              <h4>M.Sc. Electrical and Information Technology · Technical University Munich</h4>
              <span>2020 – 2023</span>
            </div>

            <div class="resume-item">
              <h4>B.Sc. Electrical Engineering · University of Cincinnati</h4>
              <span>2015 – 2019</span>
            </div>

            <h3>Technical Skills</h3>
            <div class="resume-item">
              <ul>
                <li>Routine: SystemC/C++, Python, CMake, Bash, Tcl</li>
                <li>Prior experience: SystemVerilog/Assertion, UVM</li>
                <li>Exposure: SystemC-AMS</li>
              </ul>
            </div>

            <h3>Campus Engagement</h3>
            <div class="resume-item">
              <h4>Synthesis of Digital Systems Tutor · Technical University Munich</h4>
              <span>Mar 2022 – Jan 2024</span>
              <ul>
                <li>Led SystemC lab sessions covering virtual platforms and embedded programming concepts.</li>
              </ul>
            </div>

            <div class="resume-item">
              <h4>Digital Signal Processing Tutor · Technical University Munich</h4>
              <span>Oct 2021 – Jan 2022</span>
              <ul>
                <li>Conducted MATLAB lab sessions and supported coursework in digital signal processing.</li>
              </ul>
            </div>
          </div>
        </div>
      </section>
    </main>

    <footer>
      <small>© <span id="year"></span> Randy (Zixiang) Zhang. Let's build resilient software.</small>
    </footer>
    <script>
      document.getElementById("year").textContent = new Date().getFullYear();
    </script>
  </body>
</html>
