--------------------------------------------------------------------------------
Release 14.3 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml photon.twx photon.ncd -o photon.twr photon.pcf -ucf
xem6010.ucf

Design file:              photon.ncd
Physical constraint file: photon.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X30Y26.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.582ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y26.AQ      Tcko                  0.525   okHI/rst4
                                                       okHI/flop3
    SLICE_X30Y26.BX      net (fanout=2)        0.972   okHI/rst3
    SLICE_X30Y26.CLK     Tdick                 0.085   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.582ns (0.610ns logic, 0.972ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X30Y21.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.476ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.120 - 0.127)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y21.AQ      Tcko                  0.430   okHI/rst1
                                                       okHI/flop1
    SLICE_X30Y21.AX      net (fanout=1)        0.961   okHI/rst1
    SLICE_X30Y21.CLK     Tdick                 0.085   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.476ns (0.515ns logic, 0.961ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X30Y26.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.354ns (Levels of Logic = 0)
  Clock Path Skew:      0.626ns (0.950 - 0.324)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y21.AQ      Tcko                  0.525   okHI/rst2
                                                       okHI/flop2
    SLICE_X30Y26.AX      net (fanout=2)        0.744   okHI/rst2
    SLICE_X30Y26.CLK     Tdick                 0.085   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.354ns (0.610ns logic, 0.744ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X30Y26.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.227ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.625ns (Levels of Logic = 0)
  Clock Path Skew:      0.398ns (0.510 - 0.112)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y21.AQ      Tcko                  0.234   okHI/rst2
                                                       okHI/flop2
    SLICE_X30Y26.AX      net (fanout=2)        0.350   okHI/rst2
    SLICE_X30Y26.CLK     Tckdi       (-Th)    -0.041   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.625ns (0.275ns logic, 0.350ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X30Y21.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.710ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.710ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y21.AQ      Tcko                  0.198   okHI/rst1
                                                       okHI/flop1
    SLICE_X30Y21.AX      net (fanout=1)        0.471   okHI/rst1
    SLICE_X30Y21.CLK     Tckdi       (-Th)    -0.041   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.710ns (0.239ns logic, 0.471ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X30Y26.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y26.AQ      Tcko                  0.234   okHI/rst4
                                                       okHI/flop3
    SLICE_X30Y26.BX      net (fanout=2)        0.480   okHI/rst3
    SLICE_X30Y26.CLK     Tckdi       (-Th)    -0.041   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.275ns logic, 0.480ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk1 = PERIOD TIMEGRP "clk1" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk1 = PERIOD TIMEGRP "clk1" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.010ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: pll/dcm_sp_inst/CLK2X
  Logical resource: pll/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll/clk2x
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKIN)
  Physical resource: pll/dcm_sp_inst/CLKIN
  Logical resource: pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKOUT)
  Physical resource: pll/dcm_sp_inst/CLK0
  Logical resource: pll/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: pll/clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.480ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<27>/CLK
  Logical resource: fifo_photon_din_28/CK
  Location pin: SLICE_X26Y55.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<27>/CLK
  Logical resource: fifo_photon_din_24/CK
  Location pin: SLICE_X26Y55.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<27>/CLK
  Logical resource: fifo_photon_din_29/CK
  Location pin: SLICE_X26Y55.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y4.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y6.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 26910 paths analyzed, 6201 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.538ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/tok_tx_0 (SLICE_X18Y6.CE), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/tok_tx_0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      12.388ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.288 - 0.303)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/tok_tx_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA5     Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X6Y8.C2        net (fanout=7)        2.452   okHI/core0/core0/a0/pico_instr<5>
    SLICE_X6Y8.C         Tilo                  0.255   okHI/core0/core0/a0/pc0/KCPSM6_REG0
                                                       okHI/core0/core0/a0/pc0/lower_reg_banks_RAMC_D1
    SLICE_X8Y8.C5        net (fanout=2)        0.520   okHI/core0/core0/a0/pc0/sy<3>
    SLICE_X8Y8.C         Tilo                  0.235   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X8Y5.A1        net (fanout=18)       1.273   okHI/core0/core0/a0/pico_port_id<3>
    SLICE_X8Y5.A         Tilo                  0.235   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/_n0189_inv11
    SLICE_X4Y26.C1       net (fanout=3)        2.242   okHI/core0/core0/a0/_n0189_inv1
    SLICE_X4Y26.C        Tilo                  0.235   okHI/core0/core0/a0/atmel_status_fuses<19>
                                                       okHI/core0/core0/a0/_n0189_inv2
    SLICE_X18Y6.CE       net (fanout=2)        2.528   okHI/core0/core0/a0/_n0189_inv
    SLICE_X18Y6.CLK      Tceck                 0.313   okHI/core0/core0/a0/tok_tx<3>
                                                       okHI/core0/core0/a0/tok_tx_0
    -------------------------------------------------  ---------------------------
    Total                                     12.388ns (3.373ns logic, 9.015ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/tok_tx_0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      11.946ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.288 - 0.303)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/tok_tx_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA6     Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X6Y8.C3        net (fanout=7)        2.010   okHI/core0/core0/a0/pico_instr<6>
    SLICE_X6Y8.C         Tilo                  0.255   okHI/core0/core0/a0/pc0/KCPSM6_REG0
                                                       okHI/core0/core0/a0/pc0/lower_reg_banks_RAMC_D1
    SLICE_X8Y8.C5        net (fanout=2)        0.520   okHI/core0/core0/a0/pc0/sy<3>
    SLICE_X8Y8.C         Tilo                  0.235   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X8Y5.A1        net (fanout=18)       1.273   okHI/core0/core0/a0/pico_port_id<3>
    SLICE_X8Y5.A         Tilo                  0.235   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/_n0189_inv11
    SLICE_X4Y26.C1       net (fanout=3)        2.242   okHI/core0/core0/a0/_n0189_inv1
    SLICE_X4Y26.C        Tilo                  0.235   okHI/core0/core0/a0/atmel_status_fuses<19>
                                                       okHI/core0/core0/a0/_n0189_inv2
    SLICE_X18Y6.CE       net (fanout=2)        2.528   okHI/core0/core0/a0/_n0189_inv
    SLICE_X18Y6.CLK      Tceck                 0.313   okHI/core0/core0/a0/tok_tx<3>
                                                       okHI/core0/core0/a0/tok_tx_0
    -------------------------------------------------  ---------------------------
    Total                                     11.946ns (3.373ns logic, 8.573ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/tok_tx_0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      11.615ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.288 - 0.303)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/tok_tx_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA7     Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X6Y8.C4        net (fanout=9)        1.679   okHI/core0/core0/a0/pico_instr<7>
    SLICE_X6Y8.C         Tilo                  0.255   okHI/core0/core0/a0/pc0/KCPSM6_REG0
                                                       okHI/core0/core0/a0/pc0/lower_reg_banks_RAMC_D1
    SLICE_X8Y8.C5        net (fanout=2)        0.520   okHI/core0/core0/a0/pc0/sy<3>
    SLICE_X8Y8.C         Tilo                  0.235   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X8Y5.A1        net (fanout=18)       1.273   okHI/core0/core0/a0/pico_port_id<3>
    SLICE_X8Y5.A         Tilo                  0.235   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/_n0189_inv11
    SLICE_X4Y26.C1       net (fanout=3)        2.242   okHI/core0/core0/a0/_n0189_inv1
    SLICE_X4Y26.C        Tilo                  0.235   okHI/core0/core0/a0/atmel_status_fuses<19>
                                                       okHI/core0/core0/a0/_n0189_inv2
    SLICE_X18Y6.CE       net (fanout=2)        2.528   okHI/core0/core0/a0/_n0189_inv
    SLICE_X18Y6.CLK      Tceck                 0.313   okHI/core0/core0/a0/tok_tx<3>
                                                       okHI/core0/core0/a0/tok_tx_0
    -------------------------------------------------  ---------------------------
    Total                                     11.615ns (3.373ns logic, 8.242ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/tok_tx_2 (SLICE_X18Y6.CE), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/tok_tx_2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      12.344ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.288 - 0.303)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/tok_tx_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA5     Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X6Y8.C2        net (fanout=7)        2.452   okHI/core0/core0/a0/pico_instr<5>
    SLICE_X6Y8.C         Tilo                  0.255   okHI/core0/core0/a0/pc0/KCPSM6_REG0
                                                       okHI/core0/core0/a0/pc0/lower_reg_banks_RAMC_D1
    SLICE_X8Y8.C5        net (fanout=2)        0.520   okHI/core0/core0/a0/pc0/sy<3>
    SLICE_X8Y8.C         Tilo                  0.235   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X8Y5.A1        net (fanout=18)       1.273   okHI/core0/core0/a0/pico_port_id<3>
    SLICE_X8Y5.A         Tilo                  0.235   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/_n0189_inv11
    SLICE_X4Y26.C1       net (fanout=3)        2.242   okHI/core0/core0/a0/_n0189_inv1
    SLICE_X4Y26.C        Tilo                  0.235   okHI/core0/core0/a0/atmel_status_fuses<19>
                                                       okHI/core0/core0/a0/_n0189_inv2
    SLICE_X18Y6.CE       net (fanout=2)        2.528   okHI/core0/core0/a0/_n0189_inv
    SLICE_X18Y6.CLK      Tceck                 0.269   okHI/core0/core0/a0/tok_tx<3>
                                                       okHI/core0/core0/a0/tok_tx_2
    -------------------------------------------------  ---------------------------
    Total                                     12.344ns (3.329ns logic, 9.015ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/tok_tx_2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      11.902ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.288 - 0.303)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/tok_tx_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA6     Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X6Y8.C3        net (fanout=7)        2.010   okHI/core0/core0/a0/pico_instr<6>
    SLICE_X6Y8.C         Tilo                  0.255   okHI/core0/core0/a0/pc0/KCPSM6_REG0
                                                       okHI/core0/core0/a0/pc0/lower_reg_banks_RAMC_D1
    SLICE_X8Y8.C5        net (fanout=2)        0.520   okHI/core0/core0/a0/pc0/sy<3>
    SLICE_X8Y8.C         Tilo                  0.235   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X8Y5.A1        net (fanout=18)       1.273   okHI/core0/core0/a0/pico_port_id<3>
    SLICE_X8Y5.A         Tilo                  0.235   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/_n0189_inv11
    SLICE_X4Y26.C1       net (fanout=3)        2.242   okHI/core0/core0/a0/_n0189_inv1
    SLICE_X4Y26.C        Tilo                  0.235   okHI/core0/core0/a0/atmel_status_fuses<19>
                                                       okHI/core0/core0/a0/_n0189_inv2
    SLICE_X18Y6.CE       net (fanout=2)        2.528   okHI/core0/core0/a0/_n0189_inv
    SLICE_X18Y6.CLK      Tceck                 0.269   okHI/core0/core0/a0/tok_tx<3>
                                                       okHI/core0/core0/a0/tok_tx_2
    -------------------------------------------------  ---------------------------
    Total                                     11.902ns (3.329ns logic, 8.573ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/tok_tx_2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      11.571ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.288 - 0.303)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/tok_tx_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA7     Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X6Y8.C4        net (fanout=9)        1.679   okHI/core0/core0/a0/pico_instr<7>
    SLICE_X6Y8.C         Tilo                  0.255   okHI/core0/core0/a0/pc0/KCPSM6_REG0
                                                       okHI/core0/core0/a0/pc0/lower_reg_banks_RAMC_D1
    SLICE_X8Y8.C5        net (fanout=2)        0.520   okHI/core0/core0/a0/pc0/sy<3>
    SLICE_X8Y8.C         Tilo                  0.235   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X8Y5.A1        net (fanout=18)       1.273   okHI/core0/core0/a0/pico_port_id<3>
    SLICE_X8Y5.A         Tilo                  0.235   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/_n0189_inv11
    SLICE_X4Y26.C1       net (fanout=3)        2.242   okHI/core0/core0/a0/_n0189_inv1
    SLICE_X4Y26.C        Tilo                  0.235   okHI/core0/core0/a0/atmel_status_fuses<19>
                                                       okHI/core0/core0/a0/_n0189_inv2
    SLICE_X18Y6.CE       net (fanout=2)        2.528   okHI/core0/core0/a0/_n0189_inv
    SLICE_X18Y6.CLK      Tceck                 0.269   okHI/core0/core0/a0/tok_tx<3>
                                                       okHI/core0/core0/a0/tok_tx_2
    -------------------------------------------------  ---------------------------
    Total                                     11.571ns (3.329ns logic, 8.242ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/tok_tx_3 (SLICE_X18Y6.CE), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/tok_tx_3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      12.341ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.288 - 0.303)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/tok_tx_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA5     Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X6Y8.C2        net (fanout=7)        2.452   okHI/core0/core0/a0/pico_instr<5>
    SLICE_X6Y8.C         Tilo                  0.255   okHI/core0/core0/a0/pc0/KCPSM6_REG0
                                                       okHI/core0/core0/a0/pc0/lower_reg_banks_RAMC_D1
    SLICE_X8Y8.C5        net (fanout=2)        0.520   okHI/core0/core0/a0/pc0/sy<3>
    SLICE_X8Y8.C         Tilo                  0.235   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X8Y5.A1        net (fanout=18)       1.273   okHI/core0/core0/a0/pico_port_id<3>
    SLICE_X8Y5.A         Tilo                  0.235   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/_n0189_inv11
    SLICE_X4Y26.C1       net (fanout=3)        2.242   okHI/core0/core0/a0/_n0189_inv1
    SLICE_X4Y26.C        Tilo                  0.235   okHI/core0/core0/a0/atmel_status_fuses<19>
                                                       okHI/core0/core0/a0/_n0189_inv2
    SLICE_X18Y6.CE       net (fanout=2)        2.528   okHI/core0/core0/a0/_n0189_inv
    SLICE_X18Y6.CLK      Tceck                 0.266   okHI/core0/core0/a0/tok_tx<3>
                                                       okHI/core0/core0/a0/tok_tx_3
    -------------------------------------------------  ---------------------------
    Total                                     12.341ns (3.326ns logic, 9.015ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/tok_tx_3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      11.899ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.288 - 0.303)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/tok_tx_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA6     Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X6Y8.C3        net (fanout=7)        2.010   okHI/core0/core0/a0/pico_instr<6>
    SLICE_X6Y8.C         Tilo                  0.255   okHI/core0/core0/a0/pc0/KCPSM6_REG0
                                                       okHI/core0/core0/a0/pc0/lower_reg_banks_RAMC_D1
    SLICE_X8Y8.C5        net (fanout=2)        0.520   okHI/core0/core0/a0/pc0/sy<3>
    SLICE_X8Y8.C         Tilo                  0.235   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X8Y5.A1        net (fanout=18)       1.273   okHI/core0/core0/a0/pico_port_id<3>
    SLICE_X8Y5.A         Tilo                  0.235   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/_n0189_inv11
    SLICE_X4Y26.C1       net (fanout=3)        2.242   okHI/core0/core0/a0/_n0189_inv1
    SLICE_X4Y26.C        Tilo                  0.235   okHI/core0/core0/a0/atmel_status_fuses<19>
                                                       okHI/core0/core0/a0/_n0189_inv2
    SLICE_X18Y6.CE       net (fanout=2)        2.528   okHI/core0/core0/a0/_n0189_inv
    SLICE_X18Y6.CLK      Tceck                 0.266   okHI/core0/core0/a0/tok_tx<3>
                                                       okHI/core0/core0/a0/tok_tx_3
    -------------------------------------------------  ---------------------------
    Total                                     11.899ns (3.326ns logic, 8.573ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          okHI/core0/core0/a0/tok_tx_3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      11.568ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.288 - 0.303)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/tok_tx_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA7     Trcko_DOA             2.100   okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X6Y8.C4        net (fanout=9)        1.679   okHI/core0/core0/a0/pico_instr<7>
    SLICE_X6Y8.C         Tilo                  0.255   okHI/core0/core0/a0/pc0/KCPSM6_REG0
                                                       okHI/core0/core0/a0/pc0/lower_reg_banks_RAMC_D1
    SLICE_X8Y8.C5        net (fanout=2)        0.520   okHI/core0/core0/a0/pc0/sy<3>
    SLICE_X8Y8.C         Tilo                  0.235   okHI/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X8Y5.A1        net (fanout=18)       1.273   okHI/core0/core0/a0/pico_port_id<3>
    SLICE_X8Y5.A         Tilo                  0.235   okHI/core0/core0/a0/pico_in_port_5
                                                       okHI/core0/core0/a0/_n0189_inv11
    SLICE_X4Y26.C1       net (fanout=3)        2.242   okHI/core0/core0/a0/_n0189_inv1
    SLICE_X4Y26.C        Tilo                  0.235   okHI/core0/core0/a0/atmel_status_fuses<19>
                                                       okHI/core0/core0/a0/_n0189_inv2
    SLICE_X18Y6.CE       net (fanout=2)        2.528   okHI/core0/core0/a0/_n0189_inv
    SLICE_X18Y6.CLK      Tceck                 0.266   okHI/core0/core0/a0/tok_tx<3>
                                                       okHI/core0/core0/a0/tok_tx_3
    -------------------------------------------------  ---------------------------
    Total                                     11.568ns (3.326ns logic, 8.242ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y20.ADDRB7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7
    RAMB16_X1Y20.ADDRB7  net (fanout=64)       0.159   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>
    RAMB16_X1Y20.CLKB    Trckc_ADDRB (-Th)     0.066   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.132ns logic, 0.159ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (SLICE_X18Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/c0/dataout_0 (FF)
  Destination:          okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.307ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/c0/dataout_0 to okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y3.AQ       Tcko                  0.198   okHI/core0/core0/a0/c0/dataout<3>
                                                       okHI/core0/core0/a0/c0/dataout_0
    SLICE_X18Y3.AX       net (fanout=1)        0.229   okHI/core0/core0/a0/c0/dataout<0>
    SLICE_X18Y3.CLK      Tdh         (-Th)     0.120   okHI/core0/core0/a0/tok_mem_dataout<2>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.307ns (0.078ns logic, 0.229ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA (SLICE_X14Y3.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_2 (FF)
  Destination:          okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.313ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_2 to okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y2.CQ       Tcko                  0.200   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_2
    SLICE_X14Y3.D3       net (fanout=6)        0.285   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<2>
    SLICE_X14Y3.CLK      Tah         (-Th)     0.172   okHI/core0/core0/a0/tok_mem_dataout<5>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.313ns (0.028ns logic, 0.285ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y4.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y6.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 65 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.595ns.
--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_0 (SLICE_X38Y44.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pmt_sampled (FF)
  Destination:          fifo_photon_din_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.349ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.589 - 0.650)
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pmt_sampled to fifo_photon_din_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y50.AQ      Tcko                  0.476   pmt_sampled
                                                       pmt_sampled
    SLICE_X35Y50.A5      net (fanout=2)        0.915   pmt_sampled
    SLICE_X35Y50.A       Tilo                  0.259   fifo_photon_din<11>
                                                       pmt_sampled_inv1_INV_0
    SLICE_X38Y44.CE      net (fanout=6)        1.386   pmt_sampled_inv
    SLICE_X38Y44.CLK     Tceck                 0.313   fifo_photon_din<3>
                                                       fifo_photon_din_0
    -------------------------------------------------  ---------------------------
    Total                                      3.349ns (1.048ns logic, 2.301ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_2 (SLICE_X38Y44.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pmt_sampled (FF)
  Destination:          fifo_photon_din_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.305ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.589 - 0.650)
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pmt_sampled to fifo_photon_din_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y50.AQ      Tcko                  0.476   pmt_sampled
                                                       pmt_sampled
    SLICE_X35Y50.A5      net (fanout=2)        0.915   pmt_sampled
    SLICE_X35Y50.A       Tilo                  0.259   fifo_photon_din<11>
                                                       pmt_sampled_inv1_INV_0
    SLICE_X38Y44.CE      net (fanout=6)        1.386   pmt_sampled_inv
    SLICE_X38Y44.CLK     Tceck                 0.269   fifo_photon_din<3>
                                                       fifo_photon_din_2
    -------------------------------------------------  ---------------------------
    Total                                      3.305ns (1.004ns logic, 2.301ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_1 (SLICE_X38Y44.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               photon_time_tag_1 (FF)
  Destination:          fifo_photon_din_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.641ns (Levels of Logic = 0)
  Clock Path Skew:      -0.522ns (2.633 - 3.155)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: photon_time_tag_1 to fifo_photon_din_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y58.CQ      Tcko                  0.525   photon_time_tag<1>
                                                       photon_time_tag_1
    SLICE_X38Y44.BX      net (fanout=1)        2.031   photon_time_tag<1>
    SLICE_X38Y44.CLK     Tdick                 0.085   fifo_photon_din<3>
                                                       fifo_photon_din_1
    -------------------------------------------------  ---------------------------
    Total                                      2.641ns (0.610ns logic, 2.031ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_8 (SLICE_X35Y50.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_8 (FF)
  Destination:          fifo_photon_din_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (1.222 - 1.158)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: photon_time_tag_8 to fifo_photon_din_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y50.CQ      Tcko                  0.234   photon_time_tag<9>
                                                       photon_time_tag_8
    SLICE_X35Y50.AX      net (fanout=1)        0.191   photon_time_tag<8>
    SLICE_X35Y50.CLK     Tckdi       (-Th)    -0.059   fifo_photon_din<11>
                                                       fifo_photon_din_8
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.293ns logic, 0.191ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_10 (SLICE_X35Y50.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_10 (FF)
  Destination:          fifo_photon_din_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (1.222 - 1.156)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: photon_time_tag_10 to fifo_photon_din_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y51.AQ      Tcko                  0.234   photon_time_tag<13>
                                                       photon_time_tag_10
    SLICE_X35Y50.CX      net (fanout=1)        0.194   photon_time_tag<10>
    SLICE_X35Y50.CLK     Tckdi       (-Th)    -0.059   fifo_photon_din<11>
                                                       fifo_photon_din_10
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.293ns logic, 0.194ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_5 (SLICE_X34Y48.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_5 (FF)
  Destination:          fifo_photon_din_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.224 - 1.159)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: photon_time_tag_5 to fifo_photon_din_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y49.DQ      Tcko                  0.234   photon_time_tag<5>
                                                       photon_time_tag_5
    SLICE_X34Y48.BX      net (fanout=1)        0.220   photon_time_tag<5>
    SLICE_X34Y48.CLK     Tckdi       (-Th)    -0.041   fifo_photon_din<7>
                                                       fifo_photon_din_5
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.275ns logic, 0.220ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout1_buf/I0
  Logical resource: pll/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: pll/clk2x
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<27>/CLK
  Logical resource: fifo_photon_din_28/CK
  Location pin: SLICE_X26Y55.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<27>/CLK
  Logical resource: fifo_photon_din_24/CK
  Location pin: SLICE_X26Y55.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clkfx = PERIOD TIMEGRP "pll_clkfx" TS_Clk1 / 0.2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 46 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.005ns.
--------------------------------------------------------------------------------

Paths for end point _i000195_4 (SLICE_X41Y58.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     46.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000195_0 (FF)
  Destination:          _i000195_4 (FF)
  Requirement:          50.000ns
  Data Path Delay:      2.370ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000195_0 to _i000195_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y58.AQ      Tcko                  0.430   _i000195<4>
                                                       _i000195_0
    SLICE_X41Y58.D2      net (fanout=5)        0.764   _i000195<0>
    SLICE_X41Y58.DMUX    Tilo                  0.337   _i000195<4>
                                                       _n07911
    SLICE_X41Y58.SR      net (fanout=1)        0.371   _n0791
    SLICE_X41Y58.CLK     Tsrck                 0.468   _i000195<4>
                                                       _i000195_4
    -------------------------------------------------  ---------------------------
    Total                                      2.370ns (1.235ns logic, 1.135ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     47.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000195_2 (FF)
  Destination:          _i000195_4 (FF)
  Requirement:          50.000ns
  Data Path Delay:      2.154ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000195_2 to _i000195_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y58.CQ      Tcko                  0.430   _i000195<4>
                                                       _i000195_2
    SLICE_X41Y58.D1      net (fanout=3)        0.548   _i000195<2>
    SLICE_X41Y58.DMUX    Tilo                  0.337   _i000195<4>
                                                       _n07911
    SLICE_X41Y58.SR      net (fanout=1)        0.371   _n0791
    SLICE_X41Y58.CLK     Tsrck                 0.468   _i000195<4>
                                                       _i000195_4
    -------------------------------------------------  ---------------------------
    Total                                      2.154ns (1.235ns logic, 0.919ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     47.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000195_3 (FF)
  Destination:          _i000195_4 (FF)
  Requirement:          50.000ns
  Data Path Delay:      2.103ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000195_3 to _i000195_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y58.CMUX    Tshcko                0.518   _i000195<4>
                                                       _i000195_3
    SLICE_X41Y58.D3      net (fanout=3)        0.409   _i000195<3>
    SLICE_X41Y58.DMUX    Tilo                  0.337   _i000195<4>
                                                       _n07911
    SLICE_X41Y58.SR      net (fanout=1)        0.371   _n0791
    SLICE_X41Y58.CLK     Tsrck                 0.468   _i000195<4>
                                                       _i000195_4
    -------------------------------------------------  ---------------------------
    Total                                      2.103ns (1.323ns logic, 0.780ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point _i000195_3 (SLICE_X41Y58.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     47.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000195_0 (FF)
  Destination:          _i000195_3 (FF)
  Requirement:          50.000ns
  Data Path Delay:      2.345ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000195_0 to _i000195_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y58.AQ      Tcko                  0.430   _i000195<4>
                                                       _i000195_0
    SLICE_X41Y58.D2      net (fanout=5)        0.764   _i000195<0>
    SLICE_X41Y58.DMUX    Tilo                  0.337   _i000195<4>
                                                       _n07911
    SLICE_X41Y58.SR      net (fanout=1)        0.371   _n0791
    SLICE_X41Y58.CLK     Tsrck                 0.443   _i000195<4>
                                                       _i000195_3
    -------------------------------------------------  ---------------------------
    Total                                      2.345ns (1.210ns logic, 1.135ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     47.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000195_2 (FF)
  Destination:          _i000195_3 (FF)
  Requirement:          50.000ns
  Data Path Delay:      2.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000195_2 to _i000195_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y58.CQ      Tcko                  0.430   _i000195<4>
                                                       _i000195_2
    SLICE_X41Y58.D1      net (fanout=3)        0.548   _i000195<2>
    SLICE_X41Y58.DMUX    Tilo                  0.337   _i000195<4>
                                                       _n07911
    SLICE_X41Y58.SR      net (fanout=1)        0.371   _n0791
    SLICE_X41Y58.CLK     Tsrck                 0.443   _i000195<4>
                                                       _i000195_3
    -------------------------------------------------  ---------------------------
    Total                                      2.129ns (1.210ns logic, 0.919ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     47.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000195_3 (FF)
  Destination:          _i000195_3 (FF)
  Requirement:          50.000ns
  Data Path Delay:      2.078ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000195_3 to _i000195_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y58.CMUX    Tshcko                0.518   _i000195<4>
                                                       _i000195_3
    SLICE_X41Y58.D3      net (fanout=3)        0.409   _i000195<3>
    SLICE_X41Y58.DMUX    Tilo                  0.337   _i000195<4>
                                                       _n07911
    SLICE_X41Y58.SR      net (fanout=1)        0.371   _n0791
    SLICE_X41Y58.CLK     Tsrck                 0.443   _i000195<4>
                                                       _i000195_3
    -------------------------------------------------  ---------------------------
    Total                                      2.078ns (1.298ns logic, 0.780ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point _i000195_2 (SLICE_X41Y58.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     47.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000195_0 (FF)
  Destination:          _i000195_2 (FF)
  Requirement:          50.000ns
  Data Path Delay:      2.340ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000195_0 to _i000195_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y58.AQ      Tcko                  0.430   _i000195<4>
                                                       _i000195_0
    SLICE_X41Y58.D2      net (fanout=5)        0.764   _i000195<0>
    SLICE_X41Y58.DMUX    Tilo                  0.337   _i000195<4>
                                                       _n07911
    SLICE_X41Y58.SR      net (fanout=1)        0.371   _n0791
    SLICE_X41Y58.CLK     Tsrck                 0.438   _i000195<4>
                                                       _i000195_2
    -------------------------------------------------  ---------------------------
    Total                                      2.340ns (1.205ns logic, 1.135ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     47.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000195_2 (FF)
  Destination:          _i000195_2 (FF)
  Requirement:          50.000ns
  Data Path Delay:      2.124ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000195_2 to _i000195_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y58.CQ      Tcko                  0.430   _i000195<4>
                                                       _i000195_2
    SLICE_X41Y58.D1      net (fanout=3)        0.548   _i000195<2>
    SLICE_X41Y58.DMUX    Tilo                  0.337   _i000195<4>
                                                       _n07911
    SLICE_X41Y58.SR      net (fanout=1)        0.371   _n0791
    SLICE_X41Y58.CLK     Tsrck                 0.438   _i000195<4>
                                                       _i000195_2
    -------------------------------------------------  ---------------------------
    Total                                      2.124ns (1.205ns logic, 0.919ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     47.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000195_3 (FF)
  Destination:          _i000195_2 (FF)
  Requirement:          50.000ns
  Data Path Delay:      2.073ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000195_3 to _i000195_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y58.CMUX    Tshcko                0.518   _i000195<4>
                                                       _i000195_3
    SLICE_X41Y58.D3      net (fanout=3)        0.409   _i000195<3>
    SLICE_X41Y58.DMUX    Tilo                  0.337   _i000195<4>
                                                       _n07911
    SLICE_X41Y58.SR      net (fanout=1)        0.371   _n0791
    SLICE_X41Y58.CLK     Tsrck                 0.438   _i000195<4>
                                                       _i000195_2
    -------------------------------------------------  ---------------------------
    Total                                      2.073ns (1.293ns logic, 0.780ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clkfx = PERIOD TIMEGRP "pll_clkfx" TS_Clk1 / 0.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _i000195_3 (SLICE_X41Y58.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _i000195_2 (FF)
  Destination:          _i000195_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 50.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _i000195_2 to _i000195_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y58.CQ      Tcko                  0.198   _i000195<4>
                                                       _i000195_2
    SLICE_X41Y58.C5      net (fanout=3)        0.065   _i000195<2>
    SLICE_X41Y58.CLK     Tah         (-Th)    -0.155   _i000195<4>
                                                       Result<3>41
                                                       _i000195_3
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.353ns logic, 0.065ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point clk_1 (SLICE_X41Y59.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_1 (FF)
  Destination:          clk_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 50.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_1 to clk_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y59.AQ      Tcko                  0.198   clk_1
                                                       clk_1
    SLICE_X41Y59.A6      net (fanout=2)        0.028   clk_1
    SLICE_X41Y59.CLK     Tah         (-Th)    -0.215   clk_1
                                                       clk_1_rstpot
                                                       clk_1
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point _i000195_0 (SLICE_X41Y58.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _i000195_0 (FF)
  Destination:          _i000195_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 50.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _i000195_0 to _i000195_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y58.AQ      Tcko                  0.198   _i000195<4>
                                                       _i000195_0
    SLICE_X41Y58.A6      net (fanout=5)        0.045   _i000195<0>
    SLICE_X41Y58.CLK     Tah         (-Th)    -0.215   _i000195<4>
                                                       Mcount__i000195_xor<0>11_INV_0
                                                       _i000195_0
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.413ns logic, 0.045ns route)
                                                       (90.2% logic, 9.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clkfx = PERIOD TIMEGRP "pll_clkfx" TS_Clk1 / 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 47.334ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout3_buf/I0
  Logical resource: pll/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: pll/clkfx
--------------------------------------------------------------------------------
Slack: 48.134ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: fifo_dds_rd_clk/CLK0
  Logical resource: fifo_dds_rd_clk/CLK0
  Location pin: ILOGIC_X12Y116.CLK0
  Clock network: clk_20
--------------------------------------------------------------------------------
Slack: 49.530ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: _i000195<4>/CLK
  Logical resource: _i000195_0/CK
  Location pin: SLICE_X41Y58.CLK
  Clock network: clk_20
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 217807 paths analyzed, 2097 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.559ns.
--------------------------------------------------------------------------------

Paths for end point ram_read_address_3 (SLICE_X56Y66.DX), 1161 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          ram_read_address_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.385ns (Levels of Logic = 7)
  Clock Path Skew:      -0.039ns (0.708 - 0.747)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to ram_read_address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.AQ      Tcko                  0.430   time_count<7>
                                                       time_count_4
    SLICE_X36Y50.A5      net (fanout=2)        0.615   time_count<4>
    SLICE_X36Y50.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
    SLICE_X36Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
    SLICE_X36Y51.DMUX    Tcind                 0.289   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<11>
    SLICE_X38Y53.D4      net (fanout=2)        1.059   time_count[31]_GND_8_o_add_47_OUT<11>
    SLICE_X38Y53.COUT    Topcyd                0.312   Mcompar_time_stamp[31]_time_count[31]_equal_49_o_cy<3>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_49_o_lut<3>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_49_o_cy<3>
    SLICE_X38Y54.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_49_o_cy<3>
    SLICE_X38Y54.COUT    Tbyp                  0.093   Mcompar_time_stamp[31]_time_count[31]_equal_49_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_49_o_cy<7>
    SLICE_X38Y55.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_49_o_cy<7>
    SLICE_X38Y55.CMUX    Tcinc                 0.302   Mmux_seq_count[15]_ram_process_count[3]_mux_151_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_151_OUT1011_cy
    SLICE_X47Y61.B1      net (fanout=10)       1.680   time_stamp[31]_time_count[31]_equal_49_o
    SLICE_X47Y61.BMUX    Tilo                  0.337   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT1111
    SLICE_X57Y66.B4      net (fanout=8)        1.523   Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT111
    SLICE_X57Y66.B       Tilo                  0.259   pulser_ram_addrb<5>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT8
    SLICE_X56Y66.DX      net (fanout=1)        0.920   ram_read_address[9]_ram_process_count[3]_mux_143_OUT<3>
    SLICE_X56Y66.CLK     Tdick                 0.085   ram_read_address<3>
                                                       ram_read_address_3
    -------------------------------------------------  ---------------------------
    Total                                      8.385ns (2.579ns logic, 5.806ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          ram_read_address_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.385ns (Levels of Logic = 10)
  Clock Path Skew:      -0.039ns (0.708 - 0.747)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to ram_read_address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.AQ      Tcko                  0.430   time_count<7>
                                                       time_count_4
    SLICE_X36Y50.A5      net (fanout=2)        0.615   time_count<4>
    SLICE_X36Y50.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
    SLICE_X36Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
    SLICE_X36Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<11>
    SLICE_X36Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<11>
    SLICE_X36Y52.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<15>
    SLICE_X36Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<15>
    SLICE_X36Y53.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<19>
    SLICE_X36Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<19>
    SLICE_X36Y54.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<23>
    SLICE_X36Y55.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<23>
    SLICE_X36Y55.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<27>
    SLICE_X36Y56.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<27>
    SLICE_X36Y56.BMUX    Tcinb                 0.277   time_count[31]_GND_8_o_add_47_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_xor<31>
    SLICE_X38Y55.B6      net (fanout=2)        0.595   time_count[31]_GND_8_o_add_47_OUT<29>
    SLICE_X38Y55.CMUX    Topbc                 0.640   Mmux_seq_count[15]_ram_process_count[3]_mux_151_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_49_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_151_OUT1011_cy
    SLICE_X47Y61.B1      net (fanout=10)       1.680   time_stamp[31]_time_count[31]_equal_49_o
    SLICE_X47Y61.BMUX    Tilo                  0.337   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT1111
    SLICE_X57Y66.B4      net (fanout=8)        1.523   Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT111
    SLICE_X57Y66.B       Tilo                  0.259   pulser_ram_addrb<5>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT8
    SLICE_X56Y66.DX      net (fanout=1)        0.920   ram_read_address[9]_ram_process_count[3]_mux_143_OUT<3>
    SLICE_X56Y66.CLK     Tdick                 0.085   ram_read_address<3>
                                                       ram_read_address_3
    -------------------------------------------------  ---------------------------
    Total                                      8.385ns (2.955ns logic, 5.430ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_1 (FF)
  Destination:          ram_read_address_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.357ns (Levels of Logic = 11)
  Clock Path Skew:      -0.042ns (0.708 - 0.750)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_1 to ram_read_address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y49.BQ      Tcko                  0.430   time_count<3>
                                                       time_count_1
    SLICE_X36Y49.B4      net (fanout=2)        0.517   time_count<1>
    SLICE_X36Y49.COUT    Topcyb                0.448   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<3>
                                                       time_count<1>_rt
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<3>
    SLICE_X36Y50.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<3>
    SLICE_X36Y50.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
    SLICE_X36Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
    SLICE_X36Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<11>
    SLICE_X36Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<11>
    SLICE_X36Y52.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<15>
    SLICE_X36Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<15>
    SLICE_X36Y53.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<19>
    SLICE_X36Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<19>
    SLICE_X36Y54.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<23>
    SLICE_X36Y55.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<23>
    SLICE_X36Y55.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<27>
    SLICE_X36Y56.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<27>
    SLICE_X36Y56.BMUX    Tcinb                 0.277   time_count[31]_GND_8_o_add_47_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_xor<31>
    SLICE_X38Y55.B6      net (fanout=2)        0.595   time_count[31]_GND_8_o_add_47_OUT<29>
    SLICE_X38Y55.CMUX    Topbc                 0.640   Mmux_seq_count[15]_ram_process_count[3]_mux_151_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_49_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_151_OUT1011_cy
    SLICE_X47Y61.B1      net (fanout=10)       1.680   time_stamp[31]_time_count[31]_equal_49_o
    SLICE_X47Y61.BMUX    Tilo                  0.337   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT1111
    SLICE_X57Y66.B4      net (fanout=8)        1.523   Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT111
    SLICE_X57Y66.B       Tilo                  0.259   pulser_ram_addrb<5>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT8
    SLICE_X56Y66.DX      net (fanout=1)        0.920   ram_read_address[9]_ram_process_count[3]_mux_143_OUT<3>
    SLICE_X56Y66.CLK     Tdick                 0.085   ram_read_address<3>
                                                       ram_read_address_3
    -------------------------------------------------  ---------------------------
    Total                                      8.357ns (3.022ns logic, 5.335ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point ram_read_address_2 (SLICE_X56Y66.CX), 1160 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          ram_read_address_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.227ns (Levels of Logic = 7)
  Clock Path Skew:      -0.039ns (0.708 - 0.747)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to ram_read_address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.AQ      Tcko                  0.430   time_count<7>
                                                       time_count_4
    SLICE_X36Y50.A5      net (fanout=2)        0.615   time_count<4>
    SLICE_X36Y50.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
    SLICE_X36Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
    SLICE_X36Y51.DMUX    Tcind                 0.289   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<11>
    SLICE_X38Y53.D4      net (fanout=2)        1.059   time_count[31]_GND_8_o_add_47_OUT<11>
    SLICE_X38Y53.COUT    Topcyd                0.312   Mcompar_time_stamp[31]_time_count[31]_equal_49_o_cy<3>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_49_o_lut<3>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_49_o_cy<3>
    SLICE_X38Y54.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_49_o_cy<3>
    SLICE_X38Y54.COUT    Tbyp                  0.093   Mcompar_time_stamp[31]_time_count[31]_equal_49_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_49_o_cy<7>
    SLICE_X38Y55.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_49_o_cy<7>
    SLICE_X38Y55.CMUX    Tcinc                 0.302   Mmux_seq_count[15]_ram_process_count[3]_mux_151_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_151_OUT1011_cy
    SLICE_X47Y61.B1      net (fanout=10)       1.680   time_stamp[31]_time_count[31]_equal_49_o
    SLICE_X47Y61.BMUX    Tilo                  0.337   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT1111
    SLICE_X57Y66.A3      net (fanout=8)        1.530   Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT111
    SLICE_X57Y66.A       Tilo                  0.259   pulser_ram_addrb<5>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT6
    SLICE_X56Y66.CX      net (fanout=1)        0.755   ram_read_address[9]_ram_process_count[3]_mux_143_OUT<2>
    SLICE_X56Y66.CLK     Tdick                 0.085   ram_read_address<3>
                                                       ram_read_address_2
    -------------------------------------------------  ---------------------------
    Total                                      8.227ns (2.579ns logic, 5.648ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          ram_read_address_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.227ns (Levels of Logic = 10)
  Clock Path Skew:      -0.039ns (0.708 - 0.747)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to ram_read_address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.AQ      Tcko                  0.430   time_count<7>
                                                       time_count_4
    SLICE_X36Y50.A5      net (fanout=2)        0.615   time_count<4>
    SLICE_X36Y50.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
    SLICE_X36Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
    SLICE_X36Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<11>
    SLICE_X36Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<11>
    SLICE_X36Y52.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<15>
    SLICE_X36Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<15>
    SLICE_X36Y53.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<19>
    SLICE_X36Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<19>
    SLICE_X36Y54.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<23>
    SLICE_X36Y55.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<23>
    SLICE_X36Y55.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<27>
    SLICE_X36Y56.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<27>
    SLICE_X36Y56.BMUX    Tcinb                 0.277   time_count[31]_GND_8_o_add_47_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_xor<31>
    SLICE_X38Y55.B6      net (fanout=2)        0.595   time_count[31]_GND_8_o_add_47_OUT<29>
    SLICE_X38Y55.CMUX    Topbc                 0.640   Mmux_seq_count[15]_ram_process_count[3]_mux_151_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_49_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_151_OUT1011_cy
    SLICE_X47Y61.B1      net (fanout=10)       1.680   time_stamp[31]_time_count[31]_equal_49_o
    SLICE_X47Y61.BMUX    Tilo                  0.337   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT1111
    SLICE_X57Y66.A3      net (fanout=8)        1.530   Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT111
    SLICE_X57Y66.A       Tilo                  0.259   pulser_ram_addrb<5>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT6
    SLICE_X56Y66.CX      net (fanout=1)        0.755   ram_read_address[9]_ram_process_count[3]_mux_143_OUT<2>
    SLICE_X56Y66.CLK     Tdick                 0.085   ram_read_address<3>
                                                       ram_read_address_2
    -------------------------------------------------  ---------------------------
    Total                                      8.227ns (2.955ns logic, 5.272ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_1 (FF)
  Destination:          ram_read_address_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.199ns (Levels of Logic = 11)
  Clock Path Skew:      -0.042ns (0.708 - 0.750)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_1 to ram_read_address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y49.BQ      Tcko                  0.430   time_count<3>
                                                       time_count_1
    SLICE_X36Y49.B4      net (fanout=2)        0.517   time_count<1>
    SLICE_X36Y49.COUT    Topcyb                0.448   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<3>
                                                       time_count<1>_rt
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<3>
    SLICE_X36Y50.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<3>
    SLICE_X36Y50.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
    SLICE_X36Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
    SLICE_X36Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<11>
    SLICE_X36Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<11>
    SLICE_X36Y52.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<15>
    SLICE_X36Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<15>
    SLICE_X36Y53.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<19>
    SLICE_X36Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<19>
    SLICE_X36Y54.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<23>
    SLICE_X36Y55.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<23>
    SLICE_X36Y55.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<27>
    SLICE_X36Y56.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<27>
    SLICE_X36Y56.BMUX    Tcinb                 0.277   time_count[31]_GND_8_o_add_47_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_xor<31>
    SLICE_X38Y55.B6      net (fanout=2)        0.595   time_count[31]_GND_8_o_add_47_OUT<29>
    SLICE_X38Y55.CMUX    Topbc                 0.640   Mmux_seq_count[15]_ram_process_count[3]_mux_151_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_49_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_151_OUT1011_cy
    SLICE_X47Y61.B1      net (fanout=10)       1.680   time_stamp[31]_time_count[31]_equal_49_o
    SLICE_X47Y61.BMUX    Tilo                  0.337   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT1111
    SLICE_X57Y66.A3      net (fanout=8)        1.530   Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT111
    SLICE_X57Y66.A       Tilo                  0.259   pulser_ram_addrb<5>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT6
    SLICE_X56Y66.CX      net (fanout=1)        0.755   ram_read_address[9]_ram_process_count[3]_mux_143_OUT<2>
    SLICE_X56Y66.CLK     Tdick                 0.085   ram_read_address<3>
                                                       ram_read_address_2
    -------------------------------------------------  ---------------------------
    Total                                      8.199ns (3.022ns logic, 5.177ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point pulser_ram_addrb_8 (SLICE_X56Y63.CX), 1166 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          pulser_ram_addrb_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.124ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.298 - 0.313)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to pulser_ram_addrb_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.AQ      Tcko                  0.430   time_count<7>
                                                       time_count_4
    SLICE_X36Y50.A5      net (fanout=2)        0.615   time_count<4>
    SLICE_X36Y50.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
    SLICE_X36Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
    SLICE_X36Y51.DMUX    Tcind                 0.289   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<11>
    SLICE_X38Y53.D4      net (fanout=2)        1.059   time_count[31]_GND_8_o_add_47_OUT<11>
    SLICE_X38Y53.COUT    Topcyd                0.312   Mcompar_time_stamp[31]_time_count[31]_equal_49_o_cy<3>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_49_o_lut<3>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_49_o_cy<3>
    SLICE_X38Y54.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_49_o_cy<3>
    SLICE_X38Y54.COUT    Tbyp                  0.093   Mcompar_time_stamp[31]_time_count[31]_equal_49_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_49_o_cy<7>
    SLICE_X38Y55.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_49_o_cy<7>
    SLICE_X38Y55.CMUX    Tcinc                 0.302   Mmux_seq_count[15]_ram_process_count[3]_mux_151_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_151_OUT1011_cy
    SLICE_X47Y61.B1      net (fanout=10)       1.680   time_stamp[31]_time_count[31]_equal_49_o
    SLICE_X47Y61.BMUX    Tilo                  0.337   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT1111
    SLICE_X56Y62.A2      net (fanout=8)        1.703   Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT111
    SLICE_X56Y62.A       Tilo                  0.254   ram_read_address<9>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT181
    SLICE_X56Y63.CX      net (fanout=1)        0.484   ram_read_address[9]_ram_process_count[3]_mux_143_OUT<8>
    SLICE_X56Y63.CLK     Tdick                 0.085   pulser_ram_addrb<9>
                                                       pulser_ram_addrb_8
    -------------------------------------------------  ---------------------------
    Total                                      8.124ns (2.574ns logic, 5.550ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          pulser_ram_addrb_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.124ns (Levels of Logic = 10)
  Clock Path Skew:      -0.015ns (0.298 - 0.313)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to pulser_ram_addrb_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.AQ      Tcko                  0.430   time_count<7>
                                                       time_count_4
    SLICE_X36Y50.A5      net (fanout=2)        0.615   time_count<4>
    SLICE_X36Y50.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
    SLICE_X36Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
    SLICE_X36Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<11>
    SLICE_X36Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<11>
    SLICE_X36Y52.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<15>
    SLICE_X36Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<15>
    SLICE_X36Y53.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<19>
    SLICE_X36Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<19>
    SLICE_X36Y54.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<23>
    SLICE_X36Y55.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<23>
    SLICE_X36Y55.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<27>
    SLICE_X36Y56.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<27>
    SLICE_X36Y56.BMUX    Tcinb                 0.277   time_count[31]_GND_8_o_add_47_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_xor<31>
    SLICE_X38Y55.B6      net (fanout=2)        0.595   time_count[31]_GND_8_o_add_47_OUT<29>
    SLICE_X38Y55.CMUX    Topbc                 0.640   Mmux_seq_count[15]_ram_process_count[3]_mux_151_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_49_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_151_OUT1011_cy
    SLICE_X47Y61.B1      net (fanout=10)       1.680   time_stamp[31]_time_count[31]_equal_49_o
    SLICE_X47Y61.BMUX    Tilo                  0.337   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT1111
    SLICE_X56Y62.A2      net (fanout=8)        1.703   Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT111
    SLICE_X56Y62.A       Tilo                  0.254   ram_read_address<9>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT181
    SLICE_X56Y63.CX      net (fanout=1)        0.484   ram_read_address[9]_ram_process_count[3]_mux_143_OUT<8>
    SLICE_X56Y63.CLK     Tdick                 0.085   pulser_ram_addrb<9>
                                                       pulser_ram_addrb_8
    -------------------------------------------------  ---------------------------
    Total                                      8.124ns (2.950ns logic, 5.174ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_1 (FF)
  Destination:          pulser_ram_addrb_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.096ns (Levels of Logic = 11)
  Clock Path Skew:      -0.018ns (0.298 - 0.316)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_1 to pulser_ram_addrb_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y49.BQ      Tcko                  0.430   time_count<3>
                                                       time_count_1
    SLICE_X36Y49.B4      net (fanout=2)        0.517   time_count<1>
    SLICE_X36Y49.COUT    Topcyb                0.448   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<3>
                                                       time_count<1>_rt
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<3>
    SLICE_X36Y50.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<3>
    SLICE_X36Y50.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
    SLICE_X36Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<7>
    SLICE_X36Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<11>
    SLICE_X36Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<11>
    SLICE_X36Y52.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<15>
    SLICE_X36Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<15>
    SLICE_X36Y53.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<19>
    SLICE_X36Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<19>
    SLICE_X36Y54.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<23>
    SLICE_X36Y55.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<23>
    SLICE_X36Y55.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_cy<27>
    SLICE_X36Y56.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_47_OUT_cy<27>
    SLICE_X36Y56.BMUX    Tcinb                 0.277   time_count[31]_GND_8_o_add_47_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_47_OUT_xor<31>
    SLICE_X38Y55.B6      net (fanout=2)        0.595   time_count[31]_GND_8_o_add_47_OUT<29>
    SLICE_X38Y55.CMUX    Topbc                 0.640   Mmux_seq_count[15]_ram_process_count[3]_mux_151_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_49_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_151_OUT1011_cy
    SLICE_X47Y61.B1      net (fanout=10)       1.680   time_stamp[31]_time_count[31]_equal_49_o
    SLICE_X47Y61.BMUX    Tilo                  0.337   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT1111
    SLICE_X56Y62.A2      net (fanout=8)        1.703   Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT111
    SLICE_X56Y62.A       Tilo                  0.254   ram_read_address<9>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_143_OUT181
    SLICE_X56Y63.CX      net (fanout=1)        0.484   ram_read_address[9]_ram_process_count[3]_mux_143_OUT<8>
    SLICE_X56Y63.CLK     Tdick                 0.085   pulser_ram_addrb<9>
                                                       pulser_ram_addrb_8
    -------------------------------------------------  ---------------------------
    Total                                      8.096ns (3.017ns logic, 5.079ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y8.DIA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _i000226_10 (FF)
  Destination:          fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _i000226_10 to fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y16.DQ      Tcko                  0.198   _i000226<10>
                                                       _i000226_10
    RAMB16_X1Y8.DIA9     net (fanout=2)        0.132   _i000226<10>
    RAMB16_X1Y8.CLKA     Trckd_DIA   (-Th)     0.053   fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.145ns logic, 0.132ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8 (SLICE_X4Y15.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8 (FF)
  Destination:          fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8 to fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y15.CQ       Tcko                  0.200   fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>
                                                       fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8
    SLICE_X4Y15.DX       net (fanout=4)        0.153   fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<8>
    SLICE_X4Y15.CLK      Tckdi       (-Th)    -0.048   fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<8>
                                                       fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.248ns logic, 0.153ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point ram_data_out_1_18 (SLICE_X55Y65.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ram_data_out_2_18 (FF)
  Destination:          ram_data_out_1_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ram_data_out_2_18 to ram_data_out_1_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y65.CQ      Tcko                  0.200   ram_data_out_2<19>
                                                       ram_data_out_2_18
    SLICE_X55Y65.CX      net (fanout=1)        0.144   ram_data_out_2<18>
    SLICE_X55Y65.CLK     Tckdi       (-Th)    -0.059   ram_data_out_1<19>
                                                       ram_data_out_1_18
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.259ns logic, 0.144ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y4.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y6.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   9.629ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.301ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      7.714ns (Levels of Logic = 1)
  Clock Path Delay:     1.640ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y21.CLK     net (fanout=443)      1.718   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.640ns (-5.143ns logic, 6.783ns route)

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y21.CQ      Tcko                  0.476   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        4.516   okHI/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.714ns (3.198ns logic, 4.516ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.784ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.920ns (Levels of Logic = 1)
  Clock Path Delay:     1.139ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y21.CLK     net (fanout=443)      0.674   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.139ns (-1.497ns logic, 2.636ns route)

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y21.CQ      Tcko                  0.200   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        2.324   okHI/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.920ns (1.596ns logic, 2.324ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.980ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_3 (SLICE_X31Y16.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.350ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_addr_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.067ns (Levels of Logic = 2)
  Clock Path Delay:     1.362ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp525.IMUX.9
    SLICE_X4Y39.D2       net (fanout=15)       5.055   hi_in_7_IBUF
    SLICE_X4Y39.D        Tilo                  0.235   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X31Y16.CE      net (fanout=7)        3.812   okHI/core0/core0/reset_inv
    SLICE_X31Y16.CLK     Tceck                 0.408   ok1<20>
                                                       okHI/core0/core0/ti_addr_3
    -------------------------------------------------  ---------------------------
    Total                                     11.067ns (2.200ns logic, 8.867ns route)
                                                       (19.9% logic, 80.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y16.CLK     net (fanout=443)      1.380   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (-4.420ns logic, 5.782ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_2 (SLICE_X31Y16.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.368ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_addr_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.049ns (Levels of Logic = 2)
  Clock Path Delay:     1.362ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp525.IMUX.9
    SLICE_X4Y39.D2       net (fanout=15)       5.055   hi_in_7_IBUF
    SLICE_X4Y39.D        Tilo                  0.235   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X31Y16.CE      net (fanout=7)        3.812   okHI/core0/core0/reset_inv
    SLICE_X31Y16.CLK     Tceck                 0.390   ok1<20>
                                                       okHI/core0/core0/ti_addr_2
    -------------------------------------------------  ---------------------------
    Total                                     11.049ns (2.182ns logic, 8.867ns route)
                                                       (19.7% logic, 80.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y16.CLK     net (fanout=443)      1.380   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (-4.420ns logic, 5.782ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_4 (SLICE_X31Y16.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.376ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_addr_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.041ns (Levels of Logic = 2)
  Clock Path Delay:     1.362ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp525.IMUX.9
    SLICE_X4Y39.D2       net (fanout=15)       5.055   hi_in_7_IBUF
    SLICE_X4Y39.D        Tilo                  0.235   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X31Y16.CE      net (fanout=7)        3.812   okHI/core0/core0/reset_inv
    SLICE_X31Y16.CLK     Tceck                 0.382   ok1<20>
                                                       okHI/core0/core0/ti_addr_4
    -------------------------------------------------  ---------------------------
    Total                                     11.041ns (2.174ns logic, 8.867ns route)
                                                       (19.7% logic, 80.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y16.CLK     net (fanout=443)      1.380   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (-4.420ns logic, 5.782ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd11 (SLICE_X29Y14.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.019ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.040ns (Levels of Logic = 2)
  Clock Path Delay:     1.246ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp525.IMUX.9
    SLICE_X29Y14.D5      net (fanout=15)       2.122   hi_in_7_IBUF
    SLICE_X29Y14.CLK     Tah         (-Th)    -0.155   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd11_rstpot
                                                       okHI/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      3.040ns (0.918ns logic, 2.122ns route)
                                                       (30.2% logic, 69.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y14.CLK     net (fanout=443)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (-1.611ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd12 (SLICE_X29Y14.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.079ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.100ns (Levels of Logic = 2)
  Clock Path Delay:     1.246ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp525.IMUX.9
    SLICE_X29Y14.D5      net (fanout=15)       2.122   hi_in_7_IBUF
    SLICE_X29Y14.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd12_rstpot
                                                       okHI/core0/core0/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (0.978ns logic, 2.122ns route)
                                                       (31.5% logic, 68.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y14.CLK     net (fanout=443)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (-1.611ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X26Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.186ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.206ns (Levels of Logic = 2)
  Clock Path Delay:     1.245ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp525.IMUX.9
    SLICE_X26Y13.D3      net (fanout=15)       2.005   hi_in_7_IBUF
    SLICE_X26Y13.D       Tilo                  0.156   okHI/core0/core0/block_size<10>
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X26Y14.SR      net (fanout=1)        0.255   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X26Y14.CLK     Tcksr       (-Th)    -0.027   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.206ns (0.946ns logic, 2.260ns route)
                                                       (29.5% logic, 70.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y14.CLK     net (fanout=443)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (-1.611ns logic, 2.856ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.569ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_3 (SLICE_X31Y16.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.761ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_addr_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.656ns (Levels of Logic = 2)
  Clock Path Delay:     1.362ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp525.IMUX.8
    SLICE_X4Y39.D4       net (fanout=14)       4.644   hi_in_6_IBUF
    SLICE_X4Y39.D        Tilo                  0.235   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X31Y16.CE      net (fanout=7)        3.812   okHI/core0/core0/reset_inv
    SLICE_X31Y16.CLK     Tceck                 0.408   ok1<20>
                                                       okHI/core0/core0/ti_addr_3
    -------------------------------------------------  ---------------------------
    Total                                     10.656ns (2.200ns logic, 8.456ns route)
                                                       (20.6% logic, 79.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y16.CLK     net (fanout=443)      1.380   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (-4.420ns logic, 5.782ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_2 (SLICE_X31Y16.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.779ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_addr_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.638ns (Levels of Logic = 2)
  Clock Path Delay:     1.362ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp525.IMUX.8
    SLICE_X4Y39.D4       net (fanout=14)       4.644   hi_in_6_IBUF
    SLICE_X4Y39.D        Tilo                  0.235   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X31Y16.CE      net (fanout=7)        3.812   okHI/core0/core0/reset_inv
    SLICE_X31Y16.CLK     Tceck                 0.390   ok1<20>
                                                       okHI/core0/core0/ti_addr_2
    -------------------------------------------------  ---------------------------
    Total                                     10.638ns (2.182ns logic, 8.456ns route)
                                                       (20.5% logic, 79.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y16.CLK     net (fanout=443)      1.380   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (-4.420ns logic, 5.782ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_4 (SLICE_X31Y16.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.787ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_addr_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.630ns (Levels of Logic = 2)
  Clock Path Delay:     1.362ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp525.IMUX.8
    SLICE_X4Y39.D4       net (fanout=14)       4.644   hi_in_6_IBUF
    SLICE_X4Y39.D        Tilo                  0.235   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X31Y16.CE      net (fanout=7)        3.812   okHI/core0/core0/reset_inv
    SLICE_X31Y16.CLK     Tceck                 0.382   ok1<20>
                                                       okHI/core0/core0/ti_addr_4
    -------------------------------------------------  ---------------------------
    Total                                     10.630ns (2.174ns logic, 8.456ns route)
                                                       (20.5% logic, 79.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y16.CLK     net (fanout=443)      1.380   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (-4.420ns logic, 5.782ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd2 (SLICE_X28Y17.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.236ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.230ns (Levels of Logic = 2)
  Clock Path Delay:     1.219ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp525.IMUX.8
    SLICE_X28Y17.C6      net (fanout=14)       2.277   hi_in_6_IBUF
    SLICE_X28Y17.CLK     Tah         (-Th)    -0.190   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state_FSM_FFd2_rstpot
                                                       okHI/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.230ns (0.953ns logic, 2.277ns route)
                                                       (29.5% logic, 70.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y17.CLK     net (fanout=443)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.219ns (-1.611ns logic, 2.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X26Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.252ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.272ns (Levels of Logic = 2)
  Clock Path Delay:     1.245ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp525.IMUX.8
    SLICE_X26Y13.D4      net (fanout=14)       2.071   hi_in_6_IBUF
    SLICE_X26Y13.D       Tilo                  0.156   okHI/core0/core0/block_size<10>
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X26Y14.SR      net (fanout=1)        0.255   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X26Y14.CLK     Tcksr       (-Th)    -0.027   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.272ns (0.946ns logic, 2.326ns route)
                                                       (28.9% logic, 71.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y14.CLK     net (fanout=443)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (-1.611ns logic, 2.856ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_wireupdate (SLICE_X27Y18.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.253ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.243ns (Levels of Logic = 2)
  Clock Path Delay:     1.215ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp525.IMUX.8
    SLICE_X27Y18.D6      net (fanout=14)       2.265   hi_in_6_IBUF
    SLICE_X27Y18.CLK     Tah         (-Th)    -0.215   ok1<28>
                                                       okHI/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       okHI/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      3.243ns (0.978ns logic, 2.265ns route)
                                                       (30.2% logic, 69.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y18.CLK     net (fanout=443)      0.720   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.215ns (-1.611ns logic, 2.826ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.640ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_3 (SLICE_X31Y16.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.690ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_addr_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.727ns (Levels of Logic = 2)
  Clock Path Delay:     1.362ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp525.IMUX.7
    SLICE_X4Y39.D3       net (fanout=14)       4.715   hi_in_5_IBUF
    SLICE_X4Y39.D        Tilo                  0.235   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X31Y16.CE      net (fanout=7)        3.812   okHI/core0/core0/reset_inv
    SLICE_X31Y16.CLK     Tceck                 0.408   ok1<20>
                                                       okHI/core0/core0/ti_addr_3
    -------------------------------------------------  ---------------------------
    Total                                     10.727ns (2.200ns logic, 8.527ns route)
                                                       (20.5% logic, 79.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y16.CLK     net (fanout=443)      1.380   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (-4.420ns logic, 5.782ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_2 (SLICE_X31Y16.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.708ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_addr_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.709ns (Levels of Logic = 2)
  Clock Path Delay:     1.362ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp525.IMUX.7
    SLICE_X4Y39.D3       net (fanout=14)       4.715   hi_in_5_IBUF
    SLICE_X4Y39.D        Tilo                  0.235   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X31Y16.CE      net (fanout=7)        3.812   okHI/core0/core0/reset_inv
    SLICE_X31Y16.CLK     Tceck                 0.390   ok1<20>
                                                       okHI/core0/core0/ti_addr_2
    -------------------------------------------------  ---------------------------
    Total                                     10.709ns (2.182ns logic, 8.527ns route)
                                                       (20.4% logic, 79.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y16.CLK     net (fanout=443)      1.380   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (-4.420ns logic, 5.782ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_4 (SLICE_X31Y16.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.716ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_addr_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.701ns (Levels of Logic = 2)
  Clock Path Delay:     1.362ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp525.IMUX.7
    SLICE_X4Y39.D3       net (fanout=14)       4.715   hi_in_5_IBUF
    SLICE_X4Y39.D        Tilo                  0.235   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X31Y16.CE      net (fanout=7)        3.812   okHI/core0/core0/reset_inv
    SLICE_X31Y16.CLK     Tceck                 0.382   ok1<20>
                                                       okHI/core0/core0/ti_addr_4
    -------------------------------------------------  ---------------------------
    Total                                     10.701ns (2.174ns logic, 8.527ns route)
                                                       (20.3% logic, 79.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y16.CLK     net (fanout=443)      1.380   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (-4.420ns logic, 5.782ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_wireupdate (SLICE_X27Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.173ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.163ns (Levels of Logic = 2)
  Clock Path Delay:     1.215ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp525.IMUX.7
    SLICE_X27Y19.D5      net (fanout=14)       2.200   hi_in_5_IBUF
    SLICE_X27Y19.DMUX    Tilo                  0.203   okHI/core0/core0/_n0201_inv
                                                       okHI/core0/core0/state[31]_GND_2_o_equal_69_o_inv1_01
    SLICE_X27Y18.SR      net (fanout=2)        0.124   okHI/core0/core0/state[31]_GND_2_o_equal_69_o_inv1_0
    SLICE_X27Y18.CLK     Tcksr       (-Th)     0.127   ok1<28>
                                                       okHI/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      3.163ns (0.839ns logic, 2.324ns route)
                                                       (26.5% logic, 73.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y18.CLK     net (fanout=443)      0.720   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.215ns (-1.611ns logic, 2.826ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd11 (SLICE_X29Y14.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.181ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.202ns (Levels of Logic = 2)
  Clock Path Delay:     1.246ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp525.IMUX.7
    SLICE_X29Y14.D2      net (fanout=14)       2.284   hi_in_5_IBUF
    SLICE_X29Y14.CLK     Tah         (-Th)    -0.155   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd11_rstpot
                                                       okHI/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      3.202ns (0.918ns logic, 2.284ns route)
                                                       (28.7% logic, 71.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y14.CLK     net (fanout=443)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (-1.611ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd12 (SLICE_X29Y14.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.241ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.262ns (Levels of Logic = 2)
  Clock Path Delay:     1.246ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp525.IMUX.7
    SLICE_X29Y14.D2      net (fanout=14)       2.284   hi_in_5_IBUF
    SLICE_X29Y14.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd12_rstpot
                                                       okHI/core0/core0/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      3.262ns (0.978ns logic, 2.284ns route)
                                                       (30.0% logic, 70.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y14.CLK     net (fanout=443)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (-1.611ns logic, 2.857ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.088ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_3 (SLICE_X31Y16.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.242ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_addr_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.175ns (Levels of Logic = 2)
  Clock Path Delay:     1.362ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp525.IMUX.6
    SLICE_X4Y39.D1       net (fanout=14)       5.163   hi_in_4_IBUF
    SLICE_X4Y39.D        Tilo                  0.235   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X31Y16.CE      net (fanout=7)        3.812   okHI/core0/core0/reset_inv
    SLICE_X31Y16.CLK     Tceck                 0.408   ok1<20>
                                                       okHI/core0/core0/ti_addr_3
    -------------------------------------------------  ---------------------------
    Total                                     11.175ns (2.200ns logic, 8.975ns route)
                                                       (19.7% logic, 80.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y16.CLK     net (fanout=443)      1.380   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (-4.420ns logic, 5.782ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_2 (SLICE_X31Y16.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.260ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_addr_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.157ns (Levels of Logic = 2)
  Clock Path Delay:     1.362ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp525.IMUX.6
    SLICE_X4Y39.D1       net (fanout=14)       5.163   hi_in_4_IBUF
    SLICE_X4Y39.D        Tilo                  0.235   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X31Y16.CE      net (fanout=7)        3.812   okHI/core0/core0/reset_inv
    SLICE_X31Y16.CLK     Tceck                 0.390   ok1<20>
                                                       okHI/core0/core0/ti_addr_2
    -------------------------------------------------  ---------------------------
    Total                                     11.157ns (2.182ns logic, 8.975ns route)
                                                       (19.6% logic, 80.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y16.CLK     net (fanout=443)      1.380   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (-4.420ns logic, 5.782ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_4 (SLICE_X31Y16.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.268ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_addr_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.149ns (Levels of Logic = 2)
  Clock Path Delay:     1.362ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp525.IMUX.6
    SLICE_X4Y39.D1       net (fanout=14)       5.163   hi_in_4_IBUF
    SLICE_X4Y39.D        Tilo                  0.235   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X31Y16.CE      net (fanout=7)        3.812   okHI/core0/core0/reset_inv
    SLICE_X31Y16.CLK     Tceck                 0.382   ok1<20>
                                                       okHI/core0/core0/ti_addr_4
    -------------------------------------------------  ---------------------------
    Total                                     11.149ns (2.174ns logic, 8.975ns route)
                                                       (19.5% logic, 80.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y16.CLK     net (fanout=443)      1.380   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (-4.420ns logic, 5.782ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd11 (SLICE_X29Y14.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.206ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.227ns (Levels of Logic = 2)
  Clock Path Delay:     1.246ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp525.IMUX.6
    SLICE_X29Y14.D4      net (fanout=14)       2.309   hi_in_4_IBUF
    SLICE_X29Y14.CLK     Tah         (-Th)    -0.155   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd11_rstpot
                                                       okHI/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      3.227ns (0.918ns logic, 2.309ns route)
                                                       (28.4% logic, 71.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y14.CLK     net (fanout=443)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (-1.611ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd12 (SLICE_X29Y14.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.266ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.287ns (Levels of Logic = 2)
  Clock Path Delay:     1.246ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp525.IMUX.6
    SLICE_X29Y14.D4      net (fanout=14)       2.309   hi_in_4_IBUF
    SLICE_X29Y14.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd12_rstpot
                                                       okHI/core0/core0/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      3.287ns (0.978ns logic, 2.309ns route)
                                                       (29.8% logic, 70.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y14.CLK     net (fanout=443)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (-1.611ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_read (SLICE_X29Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.395ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.386ns (Levels of Logic = 2)
  Clock Path Delay:     1.216ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/ti_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp525.IMUX.6
    SLICE_X6Y18.A4       net (fanout=14)       1.653   hi_in_4_IBUF
    SLICE_X6Y18.AMUX     Tilo                  0.191   fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X29Y19.SR      net (fanout=30)       0.910   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X29Y19.CLK     Tcksr       (-Th)     0.131   ok1<27>
                                                       okHI/core0/core0/ti_read
    -------------------------------------------------  ---------------------------
    Total                                      3.386ns (0.823ns logic, 2.563ns route)
                                                       (24.3% logic, 75.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y19.CLK     net (fanout=443)      0.721   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.216ns (-1.611ns logic, 2.827ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.573ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X29Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.557ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.710ns (Levels of Logic = 2)
  Clock Path Delay:     1.412ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp525.IMUX.5
    SLICE_X26Y13.D2      net (fanout=1)        3.409   hi_in_3_IBUF
    SLICE_X26Y13.DMUX    Tilo                  0.326   okHI/core0/core0/block_size<10>
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X29Y15.SR      net (fanout=2)        1.008   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X29Y15.CLK     Tsrck                 0.410   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.710ns (2.293ns logic, 4.417ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y15.CLK     net (fanout=443)      1.430   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.412ns (-4.420ns logic, 5.832ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X28Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.990ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.276ns (Levels of Logic = 2)
  Clock Path Delay:     1.411ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp525.IMUX.5
    SLICE_X26Y13.D2      net (fanout=1)        3.409   hi_in_3_IBUF
    SLICE_X26Y13.DMUX    Tilo                  0.326   okHI/core0/core0/block_size<10>
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X28Y14.SR      net (fanout=2)        0.566   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X28Y14.CLK     Tsrck                 0.418   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.276ns (2.301ns logic, 3.975ns route)
                                                       (36.7% logic, 63.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y14.CLK     net (fanout=443)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (-4.420ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X26Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.019ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.246ns (Levels of Logic = 2)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp525.IMUX.5
    SLICE_X26Y13.D2      net (fanout=1)        3.409   hi_in_3_IBUF
    SLICE_X26Y13.D       Tilo                  0.254   okHI/core0/core0/block_size<10>
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X26Y14.SR      net (fanout=1)        0.556   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X26Y14.CLK     Tsrck                 0.470   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.246ns (2.281ns logic, 3.965ns route)
                                                       (36.5% logic, 63.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y14.CLK     net (fanout=443)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-4.420ns logic, 5.830ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X26Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.989ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.809ns (Levels of Logic = 2)
  Clock Path Delay:     1.245ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp525.IMUX.5
    SLICE_X26Y13.D2      net (fanout=1)        1.608   hi_in_3_IBUF
    SLICE_X26Y13.D       Tilo                  0.156   okHI/core0/core0/block_size<10>
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X26Y14.SR      net (fanout=1)        0.255   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X26Y14.CLK     Tcksr       (-Th)    -0.027   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.809ns (0.946ns logic, 1.863ns route)
                                                       (33.7% logic, 66.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y14.CLK     net (fanout=443)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (-1.611ns logic, 2.856ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X28Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.004ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.825ns (Levels of Logic = 2)
  Clock Path Delay:     1.246ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp525.IMUX.5
    SLICE_X26Y13.D2      net (fanout=1)        1.608   hi_in_3_IBUF
    SLICE_X26Y13.DMUX    Tilo                  0.191   okHI/core0/core0/block_size<10>
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X28Y14.SR      net (fanout=2)        0.238   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X28Y14.CLK     Tcksr       (-Th)    -0.025   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.825ns (0.979ns logic, 1.846ns route)
                                                       (34.7% logic, 65.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y14.CLK     net (fanout=443)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (-1.611ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X26Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.028ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.848ns (Levels of Logic = 2)
  Clock Path Delay:     1.245ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp525.IMUX.5
    SLICE_X26Y13.D2      net (fanout=1)        1.608   hi_in_3_IBUF
    SLICE_X26Y13.D       Tilo                  0.156   okHI/core0/core0/block_size<10>
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X26Y14.SR      net (fanout=1)        0.255   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X26Y14.CLK     Tcksr       (-Th)    -0.066   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.848ns (0.985ns logic, 1.863ns route)
                                                       (34.6% logic, 65.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y14.CLK     net (fanout=443)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (-1.611ns logic, 2.856ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.616ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X27Y14.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.514ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.751ns (Levels of Logic = 4)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp525.IMUX.4
    SLICE_X26Y14.B3      net (fanout=2)        3.631   hi_in_2_IBUF
    SLICE_X26Y14.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X27Y14.B3      net (fanout=1)        0.394   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X27Y14.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X27Y14.C4      net (fanout=1)        0.320   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X27Y14.CLK     Tas                   0.264   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      6.751ns (2.406ns logic, 4.345ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y14.CLK     net (fanout=443)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-4.420ns logic, 5.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X29Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.541ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.726ns (Levels of Logic = 2)
  Clock Path Delay:     1.412ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp525.IMUX.4
    SLICE_X26Y14.D2      net (fanout=2)        3.785   hi_in_2_IBUF
    SLICE_X26Y14.D       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X29Y15.AX      net (fanout=1)        1.016   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X29Y15.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.726ns (1.925ns logic, 4.801ns route)
                                                       (28.6% logic, 71.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y15.CLK     net (fanout=443)      1.430   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.412ns (-4.420ns logic, 5.832ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X28Y14.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.026ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.240ns (Levels of Logic = 2)
  Clock Path Delay:     1.411ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp525.IMUX.4
    SLICE_X26Y14.B3      net (fanout=2)        3.631   hi_in_2_IBUF
    SLICE_X26Y14.B       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X28Y14.AX      net (fanout=1)        0.684   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X28Y14.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.240ns (1.925ns logic, 4.315ns route)
                                                       (30.8% logic, 69.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y14.CLK     net (fanout=443)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (-4.420ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X26Y14.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.919ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.739ns (Levels of Logic = 2)
  Clock Path Delay:     1.245ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp525.IMUX.4
    SLICE_X26Y14.B3      net (fanout=2)        1.779   hi_in_2_IBUF
    SLICE_X26Y14.CLK     Tah         (-Th)    -0.197   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.739ns (0.960ns logic, 1.779ns route)
                                                       (35.0% logic, 65.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y14.CLK     net (fanout=443)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (-1.611ns logic, 2.856ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X26Y14.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.016ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.836ns (Levels of Logic = 2)
  Clock Path Delay:     1.245ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp525.IMUX.4
    SLICE_X26Y14.D2      net (fanout=2)        1.876   hi_in_2_IBUF
    SLICE_X26Y14.CLK     Tah         (-Th)    -0.197   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.836ns (0.960ns logic, 1.876ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y14.CLK     net (fanout=443)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (-1.611ns logic, 2.856ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X28Y14.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.258ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.079ns (Levels of Logic = 2)
  Clock Path Delay:     1.246ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp525.IMUX.4
    SLICE_X26Y14.B3      net (fanout=2)        1.779   hi_in_2_IBUF
    SLICE_X26Y14.B       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X28Y14.AX      net (fanout=1)        0.333   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X28Y14.CLK     Tckdi       (-Th)    -0.048   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.079ns (0.967ns logic, 2.112ns route)
                                                       (31.4% logic, 68.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y14.CLK     net (fanout=443)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (-1.611ns logic, 2.857ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.904ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X27Y14.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.226ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      8.039ns (Levels of Logic = 4)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp525.IMUX.3
    SLICE_X26Y14.B2      net (fanout=2)        4.919   hi_in_1_IBUF
    SLICE_X26Y14.BMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X27Y14.B3      net (fanout=1)        0.394   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X27Y14.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X27Y14.C4      net (fanout=1)        0.320   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X27Y14.CLK     Tas                   0.264   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      8.039ns (2.406ns logic, 5.633ns route)
                                                       (29.9% logic, 70.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y14.CLK     net (fanout=443)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-4.420ns logic, 5.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X29Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.569ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.698ns (Levels of Logic = 2)
  Clock Path Delay:     1.412ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp525.IMUX.3
    SLICE_X26Y14.D3      net (fanout=2)        4.757   hi_in_1_IBUF
    SLICE_X26Y14.D       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X29Y15.AX      net (fanout=1)        1.016   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X29Y15.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      7.698ns (1.925ns logic, 5.773ns route)
                                                       (25.0% logic, 75.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y15.CLK     net (fanout=443)      1.430   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.412ns (-4.420ns logic, 5.832ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X28Y14.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.738ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.528ns (Levels of Logic = 2)
  Clock Path Delay:     1.411ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp525.IMUX.3
    SLICE_X26Y14.B2      net (fanout=2)        4.919   hi_in_1_IBUF
    SLICE_X26Y14.B       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X28Y14.AX      net (fanout=1)        0.684   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X28Y14.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      7.528ns (1.925ns logic, 5.603ns route)
                                                       (25.6% logic, 74.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y14.CLK     net (fanout=443)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (-4.420ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X26Y14.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.684ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.504ns (Levels of Logic = 2)
  Clock Path Delay:     1.245ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp525.IMUX.3
    SLICE_X26Y14.D3      net (fanout=2)        2.544   hi_in_1_IBUF
    SLICE_X26Y14.CLK     Tah         (-Th)    -0.197   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.504ns (0.960ns logic, 2.544ns route)
                                                       (27.4% logic, 72.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y14.CLK     net (fanout=443)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (-1.611ns logic, 2.856ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X26Y14.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.752ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.572ns (Levels of Logic = 2)
  Clock Path Delay:     1.245ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp525.IMUX.3
    SLICE_X26Y14.B2      net (fanout=2)        2.612   hi_in_1_IBUF
    SLICE_X26Y14.CLK     Tah         (-Th)    -0.197   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.572ns (0.960ns logic, 2.612ns route)
                                                       (26.9% logic, 73.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y14.CLK     net (fanout=443)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (-1.611ns logic, 2.856ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X28Y14.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.091ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.912ns (Levels of Logic = 2)
  Clock Path Delay:     1.246ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp525.IMUX.3
    SLICE_X26Y14.B2      net (fanout=2)        2.612   hi_in_1_IBUF
    SLICE_X26Y14.B       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X28Y14.AX      net (fanout=1)        0.333   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X28Y14.CLK     Tckdi       (-Th)    -0.048   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.912ns (0.967ns logic, 2.945ns route)
                                                       (24.7% logic, 75.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y14.CLK     net (fanout=443)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (-1.611ns logic, 2.857ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.721ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_15 (ILOGIC_X25Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.109ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<15> (PAD)
  Destination:          okHI/hi_datain_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<15> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.557   hi_inout<15>
                                                       hi_inout<15>
                                                       hi_inout_15_IOBUF/IBUF
                                                       ProtoComp526.IMUX.16
    IODELAY_X25Y1.IDATAINnet (fanout=1)        0.153   N72
    IODELAY_X25Y1.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[15].idcomp
                                                       okHI/g1[15].idcomp
    ILOGIC_X25Y1.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<15>
    ILOGIC_X25Y1.CLK0    Tidockd               0.532   okHI/hi_datain<15>
                                                       ProtoComp528.D2OFFBYP_SRC.15
                                                       okHI/hi_datain_15
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X25Y1.CLK0    net (fanout=443)      1.903   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (-4.420ns logic, 6.305ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_5 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          okHI/hi_datain_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       hi_inout_5_IOBUF/IBUF
                                                       ProtoComp526.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)        0.153   N82
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[5].idcomp
                                                       okHI/g1[5].idcomp
    ILOGIC_X20Y0.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   okHI/hi_datain<5>
                                                       ProtoComp528.D2OFFBYP_SRC.5
                                                       okHI/hi_datain_5
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y0.CLK0    net (fanout=443)      1.904   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.420ns logic, 6.306ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_6 (ILOGIC_X1Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.131ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<6> (PAD)
  Destination:          okHI/hi_datain_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.907ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<6> to okHI/hi_datain_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB2.I                Tiopi                 1.557   hi_inout<6>
                                                       hi_inout<6>
                                                       hi_inout_6_IOBUF/IBUF
                                                       ProtoComp526.IMUX.6
    IODELAY_X1Y0.IDATAIN net (fanout=1)        0.153   N81
    IODELAY_X1Y0.DATAOUT Tioddo_IDATAIN        5.082   okHI/g1[6].idcomp
                                                       okHI/g1[6].idcomp
    ILOGIC_X1Y0.DDLY     net (fanout=1)        0.007   okHI/hi_datain_delay<6>
    ILOGIC_X1Y0.CLK0     Tidockd               0.532   okHI/hi_datain<6>
                                                       ProtoComp528.D2OFFBYP_SRC.6
                                                       okHI/hi_datain_6
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X1Y0.CLK0     net (fanout=443)      1.925   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (-4.420ns logic, 6.327ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_8 (ILOGIC_X8Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<8> (PAD)
  Destination:          okHI/hi_datain_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.428ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<8> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.763   hi_inout<8>
                                                       hi_inout<8>
                                                       hi_inout_8_IOBUF/IBUF
                                                       ProtoComp526.IMUX.8
    IODELAY_X8Y3.IDATAIN net (fanout=1)        0.093   N79
    IODELAY_X8Y3.DATAOUT Tioddo_IDATAIN        1.178   okHI/g1[8].idcomp
                                                       okHI/g1[8].idcomp
    ILOGIC_X8Y3.DDLY     net (fanout=1)        0.005   okHI/hi_datain_delay<8>
    ILOGIC_X8Y3.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<8>
                                                       ProtoComp528.D2OFFBYP_SRC.8
                                                       okHI/hi_datain_8
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X8Y3.CLK0     net (fanout=443)      0.933   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.428ns (-1.611ns logic, 3.039ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_2 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          okHI/hi_datain_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y13.I                Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       hi_inout_2_IOBUF/IBUF
                                                       ProtoComp526.IMUX.2
    IODELAY_X14Y3.IDATAINnet (fanout=1)        0.093   N85
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[2].idcomp
                                                       okHI/g1[2].idcomp
    ILOGIC_X14Y3.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<2>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<2>
                                                       ProtoComp528.D2OFFBYP_SRC.2
                                                       okHI/hi_datain_2
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X14Y3.CLK0    net (fanout=443)      0.915   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-1.611ns logic, 3.021ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_3 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/hi_datain_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     1.408ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       hi_inout_3_IOBUF/IBUF
                                                       ProtoComp526.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)        0.091   N84
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[3].idcomp
                                                       okHI/g1[3].idcomp
    ILOGIC_X20Y2.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<3>
                                                       ProtoComp528.D2OFFBYP_SRC.3
                                                       okHI/hi_datain_3
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y2.CLK0    net (fanout=443)      0.913   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (-1.611ns logic, 3.019ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.145ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.485ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.199ns (Levels of Logic = 1)
  Clock Path Delay:     1.671ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y16.CLK     net (fanout=443)      1.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.671ns (-5.143ns logic, 6.814ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y16.DQ      Tcko                  0.476   okHI/hi_drive
                                                       okHI/hi_drive
    AA20.T               net (fanout=16)       5.001   okHI/hi_drive
    AA20.PAD             Tiotp                 2.722   hi_inout<15>
                                                       hi_inout_15_IOBUF/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      8.199ns (3.198ns logic, 5.001ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.744ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_15 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.963ns (Levels of Logic = 1)
  Clock Path Delay:     1.648ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y17.CLK     net (fanout=443)      1.726   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.648ns (-5.143ns logic, 6.791ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_15 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y17.CMUX    Tshcko                0.518   okHI/hi_dataout_reg<6>
                                                       okHI/hi_dataout_reg_15
    AA20.O               net (fanout=1)        4.723   okHI/hi_dataout_reg<15>
    AA20.PAD             Tioop                 2.722   hi_inout<15>
                                                       hi_inout_15_IOBUF/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      7.963ns (3.240ns logic, 4.723ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<9> (Y4.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.586ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_9 (FF)
  Destination:          hi_inout<9> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.107ns (Levels of Logic = 1)
  Clock Path Delay:     1.662ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y21.CLK     net (fanout=443)      1.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (-5.143ns logic, 6.805ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_9 to hi_inout<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y21.CQ      Tcko                  0.525   okHI/hi_dataout_reg<9>
                                                       okHI/hi_dataout_reg_9
    Y4.O                 net (fanout=1)        4.860   okHI/hi_dataout_reg<9>
    Y4.PAD               Tioop                 2.722   hi_inout<9>
                                                       hi_inout_9_IOBUF/OBUFT
                                                       hi_inout<9>
    -------------------------------------------------  ---------------------------
    Total                                      8.107ns (3.247ns logic, 4.860ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.011ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<9> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.673ns (Levels of Logic = 1)
  Clock Path Delay:     1.671ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y16.CLK     net (fanout=443)      1.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.671ns (-5.143ns logic, 6.814ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y16.DQ      Tcko                  0.476   okHI/hi_drive
                                                       okHI/hi_drive
    Y4.T                 net (fanout=16)       4.475   okHI/hi_drive
    Y4.PAD               Tiotp                 2.722   hi_inout<9>
                                                       hi_inout_9_IOBUF/OBUFT
                                                       hi_inout<9>
    -------------------------------------------------  ---------------------------
    Total                                      7.673ns (3.198ns logic, 4.475ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<6> (AB2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.673ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.011ns (Levels of Logic = 1)
  Clock Path Delay:     1.671ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y16.CLK     net (fanout=443)      1.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.671ns (-5.143ns logic, 6.814ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y16.DQ      Tcko                  0.476   okHI/hi_drive
                                                       okHI/hi_drive
    AB2.T                net (fanout=16)       4.813   okHI/hi_drive
    AB2.PAD              Tiotp                 2.722   hi_inout<6>
                                                       hi_inout_6_IOBUF/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      8.011ns (3.198ns logic, 4.813ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.713ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_6 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.994ns (Levels of Logic = 1)
  Clock Path Delay:     1.648ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y17.CLK     net (fanout=443)      1.726   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.648ns (-5.143ns logic, 6.791ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_6 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y17.CQ      Tcko                  0.430   okHI/hi_dataout_reg<6>
                                                       okHI/hi_dataout_reg_6
    AB2.O                net (fanout=1)        4.842   okHI/hi_dataout_reg<6>
    AB2.PAD              Tioop                 2.722   hi_inout<6>
                                                       hi_inout_6_IOBUF/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      7.994ns (3.152ns logic, 4.842ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<0> (AB12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.585ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_0 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.718ns (Levels of Logic = 1)
  Clock Path Delay:     1.142ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y20.CLK     net (fanout=443)      0.677   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (-1.497ns logic, 2.639ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_0 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y20.CQ      Tcko                  0.234   okHI/hi_dataout_reg<0>
                                                       okHI/hi_dataout_reg_0
    AB12.O               net (fanout=1)        2.088   okHI/hi_dataout_reg<0>
    AB12.PAD             Tioop                 1.396   hi_inout<0>
                                                       hi_inout_0_IOBUF/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.718ns (1.630ns logic, 2.088ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.954ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.059ns (Levels of Logic = 1)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y16.CLK     net (fanout=443)      0.705   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.497ns logic, 2.667ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y16.DQ      Tcko                  0.200   okHI/hi_drive
                                                       okHI/hi_drive
    AB12.T               net (fanout=16)       1.463   okHI/hi_drive
    AB12.PAD             Tiotp                 1.396   hi_inout<0>
                                                       hi_inout_0_IOBUF/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.059ns (1.596ns logic, 1.463ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<1> (AA12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.331ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_1 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.460ns (Levels of Logic = 1)
  Clock Path Delay:     1.146ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X33Y17.CLK     net (fanout=443)      0.681   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.146ns (-1.497ns logic, 2.643ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_1 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y17.CMUX    Tshcko                0.244   okHI/hi_dataout_reg<4>
                                                       okHI/hi_dataout_reg_1
    AA12.O               net (fanout=1)        1.820   okHI/hi_dataout_reg<1>
    AA12.PAD             Tioop                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.460ns (1.640ns logic, 1.820ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.954ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.059ns (Levels of Logic = 1)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y16.CLK     net (fanout=443)      0.705   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.497ns logic, 2.667ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y16.DQ      Tcko                  0.200   okHI/hi_drive
                                                       okHI/hi_drive
    AA12.T               net (fanout=16)       1.463   okHI/hi_drive
    AA12.PAD             Tiotp                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.059ns (1.596ns logic, 1.463ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<2> (Y13.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.323ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_2 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.456ns (Levels of Logic = 1)
  Clock Path Delay:     1.142ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y20.CLK     net (fanout=443)      0.677   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (-1.497ns logic, 2.639ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_2 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y20.CMUX    Tshcko                0.266   okHI/hi_dataout_reg<0>
                                                       okHI/hi_dataout_reg_2
    Y13.O                net (fanout=1)        1.794   okHI/hi_dataout_reg<2>
    Y13.PAD              Tioop                 1.396   hi_inout<2>
                                                       hi_inout_2_IOBUF/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.456ns (1.662ns logic, 1.794ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.252ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.357ns (Levels of Logic = 1)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp525.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y16.CLK     net (fanout=443)      0.705   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.497ns logic, 2.667ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y16.DQ      Tcko                  0.200   okHI/hi_drive
                                                       okHI/hi_drive
    Y13.T                net (fanout=16)       1.761   okHI/hi_drive
    Y13.PAD              Tiotp                 1.396   hi_inout<2>
                                                       hi_inout_2_IOBUF/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (1.596ns logic, 1.761ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     12.538ns|            0|            0|            3|        26910|
| TS_okHI_dcm_clk0              |     20.830ns|     12.538ns|          N/A|            0|            0|        26910|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_Clk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clk1                        |     10.000ns|      5.340ns|      8.559ns|            0|            0|            0|       217918|
| TS_pll_clk2x                  |      5.000ns|      3.595ns|          N/A|            0|            0|           65|            0|
| TS_pll_clkfx                  |     50.000ns|      3.005ns|          N/A|            0|            0|           46|            0|
| TS_pll_clk0                   |     10.000ns|      8.559ns|          N/A|            0|            0|       217807|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    6.904(R)|      SLOW  |   -1.984(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    5.616(R)|      SLOW  |   -1.219(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    5.573(R)|      SLOW  |   -1.289(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |   10.088(R)|      SLOW  |   -1.706(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |    9.640(R)|      SLOW  |   -1.673(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |    9.569(R)|      SLOW  |   -1.736(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    9.980(R)|      SLOW  |   -1.519(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.643(R)|      SLOW  |   -0.472(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.664(R)|      SLOW  |   -0.493(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.721(R)|      SLOW  |   -0.550(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         9.066(R)|      SLOW  |         3.954(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         8.710(R)|      SLOW  |         3.954(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         8.808(R)|      SLOW  |         4.252(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         9.398(R)|      SLOW  |         4.548(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         9.398(R)|      SLOW  |         4.404(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         9.139(R)|      SLOW  |         4.514(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |         9.957(R)|      SLOW  |         5.095(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |         9.876(R)|      SLOW  |         4.998(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         9.122(R)|      SLOW  |         4.554(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |        10.044(R)|      SLOW  |         4.934(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|         9.870(R)|      SLOW  |         4.934(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         9.279(R)|      SLOW  |         4.427(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         9.113(R)|      SLOW  |         4.427(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         9.673(R)|      SLOW  |         4.880(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         9.673(R)|      SLOW  |         4.889(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|        10.145(R)|      SLOW  |         5.039(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |         9.629(R)|      SLOW  |         4.784(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    8.559|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   12.538|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.461; Ideal Clock Offset To Actual Clock 2.835; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    9.980(R)|      SLOW  |   -1.519(R)|      FAST  |    3.350|    9.019|       -2.835|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.980|         -  |      -1.519|         -  |    3.350|    9.019|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.833; Ideal Clock Offset To Actual Clock 2.738; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |    9.569(R)|      SLOW  |   -1.736(R)|      FAST  |    3.761|    9.236|       -2.738|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.569|         -  |      -1.736|         -  |    3.761|    9.236|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.967; Ideal Clock Offset To Actual Clock 2.742; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |    9.640(R)|      SLOW  |   -1.673(R)|      FAST  |    3.690|    9.173|       -2.742|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.640|         -  |      -1.673|         -  |    3.690|    9.173|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.382; Ideal Clock Offset To Actual Clock 2.982; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |   10.088(R)|      SLOW  |   -1.706(R)|      FAST  |    3.242|    9.206|       -2.982|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.088|         -  |      -1.706|         -  |    3.242|    9.206|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.284; Ideal Clock Offset To Actual Clock -0.284; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    5.573(R)|      SLOW  |   -1.289(R)|      FAST  |    8.557|    7.989|        0.284|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.573|         -  |      -1.289|         -  |    8.557|    7.989|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.397; Ideal Clock Offset To Actual Clock -0.297; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    5.616(R)|      SLOW  |   -1.219(R)|      FAST  |    8.514|    7.919|        0.297|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.616|         -  |      -1.219|         -  |    8.514|    7.919|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.920; Ideal Clock Offset To Actual Clock 0.729; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    6.904(R)|      SLOW  |   -1.984(R)|      FAST  |    7.226|    8.684|       -0.729|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.904|         -  |      -1.984|         -  |    7.226|    8.684|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 5.249; Ideal Clock Offset To Actual Clock -1.819; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<1>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<2>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<3>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<4>       |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<5>       |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
hi_inout<6>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<7>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<8>       |    5.643(R)|      SLOW  |   -0.472(R)|      FAST  |    4.187|    0.472|        1.858|
hi_inout<9>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<10>      |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<11>      |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<12>      |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<13>      |    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |    4.168|    0.491|        1.839|
hi_inout<14>      |    5.664(R)|      SLOW  |   -0.493(R)|      FAST  |    4.166|    0.493|        1.837|
hi_inout<15>      |    5.721(R)|      SLOW  |   -0.550(R)|      FAST  |    4.109|    0.550|        1.780|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.721|         -  |      -0.472|         -  |    4.109|    0.472|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |        9.629|      SLOW  |        4.784|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 1.435 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        9.066|      SLOW  |        3.954|      FAST  |         0.356|
hi_inout<1>                                    |        8.710|      SLOW  |        3.954|      FAST  |         0.000|
hi_inout<2>                                    |        8.808|      SLOW  |        4.252|      FAST  |         0.098|
hi_inout<3>                                    |        9.398|      SLOW  |        4.548|      FAST  |         0.688|
hi_inout<4>                                    |        9.398|      SLOW  |        4.404|      FAST  |         0.688|
hi_inout<5>                                    |        9.139|      SLOW  |        4.514|      FAST  |         0.429|
hi_inout<6>                                    |        9.957|      SLOW  |        5.095|      FAST  |         1.247|
hi_inout<7>                                    |        9.876|      SLOW  |        4.998|      FAST  |         1.166|
hi_inout<8>                                    |        9.122|      SLOW  |        4.554|      FAST  |         0.412|
hi_inout<9>                                    |       10.044|      SLOW  |        4.934|      FAST  |         1.334|
hi_inout<10>                                   |        9.870|      SLOW  |        4.934|      FAST  |         1.160|
hi_inout<11>                                   |        9.279|      SLOW  |        4.427|      FAST  |         0.569|
hi_inout<12>                                   |        9.113|      SLOW  |        4.427|      FAST  |         0.403|
hi_inout<13>                                   |        9.673|      SLOW  |        4.880|      FAST  |         0.963|
hi_inout<14>                                   |        9.673|      SLOW  |        4.889|      FAST  |         0.963|
hi_inout<15>                                   |       10.145|      SLOW  |        5.039|      FAST  |         1.435|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 245890 paths, 0 nets, and 10185 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)
   Minimum input required time before clock:  10.088ns
   Minimum output required time after clock:  10.145ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 19 16:49:45 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 224 MB



