{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620198523963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620198523971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 05 19:08:43 2021 " "Processing started: Wed May 05 19:08:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620198523971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1620198523971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_UART_Servo_Controller -c FPGA_UART_Servo_Controller " "Command: quartus_sta FPGA_UART_Servo_Controller -c FPGA_UART_Servo_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1620198523971 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1620198524151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1620198524507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1620198524508 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620198524557 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620198524558 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1620198524745 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE_NANO.SDC " "Synopsys Design Constraints File file not found: 'DE_NANO.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1620198524769 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1620198524769 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pwmClkGen:inst1\|pwmClk pwmClkGen:inst1\|pwmClk " "create_clock -period 1.000 -name pwmClkGen:inst1\|pwmClk pwmClkGen:inst1\|pwmClk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620198524771 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620198524771 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uartReciever:inst2\|rxData\[7\] uartReciever:inst2\|rxData\[7\] " "create_clock -period 1.000 -name uartReciever:inst2\|rxData\[7\] uartReciever:inst2\|rxData\[7\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620198524771 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baudClkGen:inst\|baudClk baudClkGen:inst\|baudClk " "create_clock -period 1.000 -name baudClkGen:inst\|baudClk baudClkGen:inst\|baudClk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620198524771 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620198524771 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1620198524773 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620198524774 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1620198524776 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1620198524790 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1620198524816 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1620198524816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.777 " "Worst-case setup slack is -2.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198524822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198524822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.777             -42.842 pwmClkGen:inst1\|pwmClk  " "   -2.777             -42.842 pwmClkGen:inst1\|pwmClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198524822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.240             -50.787 CLOCK_50  " "   -2.240             -50.787 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198524822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.846             -52.811 baudClkGen:inst\|baudClk  " "   -1.846             -52.811 baudClkGen:inst\|baudClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198524822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.256             -11.271 uartReciever:inst2\|rxData\[7\]  " "   -1.256             -11.271 uartReciever:inst2\|rxData\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198524822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620198524822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198524831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198524831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 baudClkGen:inst\|baudClk  " "    0.358               0.000 baudClkGen:inst\|baudClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198524831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 CLOCK_50  " "    0.376               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198524831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 pwmClkGen:inst1\|pwmClk  " "    0.495               0.000 pwmClkGen:inst1\|pwmClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198524831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.554               0.000 uartReciever:inst2\|rxData\[7\]  " "    0.554               0.000 uartReciever:inst2\|rxData\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198524831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620198524831 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620198524838 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620198524846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198524852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198524852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.000 CLOCK_50  " "   -3.000             -33.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198524852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -44.000 baudClkGen:inst\|baudClk  " "   -1.000             -44.000 baudClkGen:inst\|baudClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198524852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -31.000 pwmClkGen:inst1\|pwmClk  " "   -1.000             -31.000 pwmClkGen:inst1\|pwmClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198524852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 uartReciever:inst2\|rxData\[7\]  " "    0.432               0.000 uartReciever:inst2\|rxData\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198524852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620198524852 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1620198524957 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1620198524982 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1620198525336 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620198525368 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1620198525382 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1620198525382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.340 " "Worst-case setup slack is -2.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.340             -35.062 pwmClkGen:inst1\|pwmClk  " "   -2.340             -35.062 pwmClkGen:inst1\|pwmClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.911             -42.647 CLOCK_50  " "   -1.911             -42.647 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.557             -43.295 baudClkGen:inst\|baudClk  " "   -1.557             -43.295 baudClkGen:inst\|baudClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.083              -9.102 uartReciever:inst2\|rxData\[7\]  " "   -1.083              -9.102 uartReciever:inst2\|rxData\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620198525388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 baudClkGen:inst\|baudClk  " "    0.311               0.000 baudClkGen:inst\|baudClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 CLOCK_50  " "    0.333               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 pwmClkGen:inst1\|pwmClk  " "    0.439               0.000 pwmClkGen:inst1\|pwmClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 uartReciever:inst2\|rxData\[7\]  " "    0.553               0.000 uartReciever:inst2\|rxData\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620198525395 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620198525404 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620198525411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.000 CLOCK_50  " "   -3.000             -33.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -44.000 baudClkGen:inst\|baudClk  " "   -1.000             -44.000 baudClkGen:inst\|baudClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -31.000 pwmClkGen:inst1\|pwmClk  " "   -1.000             -31.000 pwmClkGen:inst1\|pwmClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 uartReciever:inst2\|rxData\[7\]  " "    0.459               0.000 uartReciever:inst2\|rxData\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620198525417 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1620198525501 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620198525568 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1620198525570 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1620198525570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.107 " "Worst-case setup slack is -1.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.107             -13.108 pwmClkGen:inst1\|pwmClk  " "   -1.107             -13.108 pwmClkGen:inst1\|pwmClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.850             -14.755 CLOCK_50  " "   -0.850             -14.755 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.606             -11.703 baudClkGen:inst\|baudClk  " "   -0.606             -11.703 baudClkGen:inst\|baudClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.456              -1.794 uartReciever:inst2\|rxData\[7\]  " "   -0.456              -1.794 uartReciever:inst2\|rxData\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620198525575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 baudClkGen:inst\|baudClk  " "    0.187               0.000 baudClkGen:inst\|baudClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 CLOCK_50  " "    0.196               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 pwmClkGen:inst1\|pwmClk  " "    0.247               0.000 pwmClkGen:inst1\|pwmClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 uartReciever:inst2\|rxData\[7\]  " "    0.323               0.000 uartReciever:inst2\|rxData\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620198525581 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620198525609 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620198525615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -41.433 CLOCK_50  " "   -3.000             -41.433 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -44.000 baudClkGen:inst\|baudClk  " "   -1.000             -44.000 baudClkGen:inst\|baudClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -31.000 pwmClkGen:inst1\|pwmClk  " "   -1.000             -31.000 pwmClkGen:inst1\|pwmClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 uartReciever:inst2\|rxData\[7\]  " "    0.404               0.000 uartReciever:inst2\|rxData\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620198525621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620198525621 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1620198526050 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1620198526050 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620198526127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 05 19:08:46 2021 " "Processing ended: Wed May 05 19:08:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620198526127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620198526127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620198526127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1620198526127 ""}
