[["Impact of Chip-Level Integration on Performance of OLTP Workloads.", ["Luiz Andre Barroso", "Kourosh Gharachorloo", "Andreas Nowatzyk", "Ben Verghese"], "https://doi.org/10.1109/HPCA.2000.824334", 12], ["Toward a Cost-Effective DSM Organization That Exploits Processor-Memory Integration.", ["Josep Torrellas", "Liuxi Yang", "Anthony-Trung Nguyen"], "https://doi.org/10.1109/HPCA.2000.824335", 11], ["Impact of Heterogeneity on DSM Performance.", ["Renato J. O. Figueiredo", "Jose A. B. Fortes"], "https://doi.org/10.1109/HPCA.2000.824336", 10], ["Design of a Parallel Vector Access Unit for SDRAM Memory Systems.", ["Binu K. Mathew", "Sally A. McKee", "John B. Carter", "Al Davis"], "https://doi.org/10.1109/HPCA.2000.824337", 10], ["Modified LRU Policies for Improving Second-Level Cache Behavior.", ["Wayne A. Wong", "Jean-Loup Baer"], "https://doi.org/10.1109/HPCA.2000.824338", 12], ["eXtended Block Cache.", ["Stephan Jourdan", "Lihu Rappoport", "Yoav Almog", "Mattan Erez", "Adi Yoaz", "Ronny Ronen"], "https://doi.org/10.1109/HPCA.2000.824339", 10], ["Flit-Reservation Flow Control.", ["Li-Shiuan Peh", "William J. Dally"], "https://doi.org/10.1109/HPCA.2000.824340", 12], ["Performance Evaluation of Dynamic Reconfiguration in High-Speed Local Area Networks.", ["Rafael Casado", "Aurelio Bermudez", "Francisco J. Quiles", "Jose L. Sanchez", "Jose Duato"], "https://doi.org/10.1109/HPCA.2000.824341", 12], ["Investigating QoS Support for Traffic Mixes with the MediaWorm Router.", ["Ki Hwan Yum", "Aniruddha S. Vaidya", "Chita R. Das", "Anand Sivasubramaniam"], "https://doi.org/10.1109/HPCA.2000.824342", 10], ["Quantifying the SMT Layout Overhead-Does SMT Pull Its Weight?", ["James Burns", "Jean-Luc Gaudiot"], "https://doi.org/10.1109/HPCA.2000.824343", 12], ["Software-Controlled Multithreading Using Informing Memory Operations.", ["Todd C. Mowry", "Sherwyn R. Ramkissoon"], "https://doi.org/10.1109/HPCA.2000.824344", 12], ["Dynamic Cluster Assignment Mechanisms.", ["Ramon Canal", "Joan-Manuel Parcerisa", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2000.824345", 10], ["High-Throughput Coherence Controllers.", ["Ashwini K. Nanda", "Anthony-Trung Nguyen", "Maged M. Michael", "Douglas J. Joseph"], "https://doi.org/10.1109/HPCA.2000.824346", 11], ["Coherence Communication Prediction in Shared-Memory Multiprocessors.", ["Stefanos Kaxiras", "Cliff Young"], "https://doi.org/10.1109/HPCA.2000.824347", 12], ["Improving the Throughput of Synchronization by Insertion of Delays.", ["Ravi Rajwar", "Alain Kagi", "James R. Goodman"], "https://doi.org/10.1109/HPCA.2000.824348", 12], ["On the Performance of Hand vs. Automatically Optimized Numerical Codes.", ["Marta Jimenez", "Jose M. Llaberia", "Agustin Fernandez"], "https://doi.org/10.1109/HPCA.2000.824349", 12], ["Cache-Efficient Matrix Transposition.", ["Siddhartha Chatterjee", "Sandeep Sen"], "https://doi.org/10.1109/HPCA.2000.824350", 11], ["A Prefetching Technique for Irregular Accesses to Linked Data Structures.", ["Magnus Karlsson", "Fredrik Dahlgren", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.2000.824351", 12], ["Reducing Code Size with Run-Time Decompression.", ["Charles Lefurgy", "Eva Piccininni", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2000.824352", 11], ["Decoupled Value Prediction on Trace Processors.", ["Sang Jeong Lee", "Yuan Wang", "Pen-Chung Yew"], "https://doi.org/10.1109/HPCA.2000.824353", 10], ["Branch Transition Rate: A New Metric for Improved Branch Classification Analysis.", ["Michael Haungs", "Phil Sallee", "Matthew K. Farrens"], "https://doi.org/10.1109/HPCA.2000.824354", 10], ["Combining Static and Dynamic Branch Prediction to Reduce Destructive Aliasing.", ["Harish Patil", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.2000.824355", 12], ["The Effect of Network Total Order, Broadcast, and Remote-Write Capability on Network-Based Shared Memory Computing.", ["Robert Stets", "Sandhya Dwarkadas", "Leonidas I. Kontothanassis", "Umit Rencuzogullari", "Michael L. Scott"], "https://doi.org/10.1109/HPCA.2000.824356", 12], ["PowerMANNA: A Parallel Architecture Based on the PowerPC MPC620.", ["Peter M. Behr", "S. Pletner", "Angela C. Sodan"], "https://doi.org/10.1109/HPCA.2000.824357", 10], ["A DSM Architecture for a Parallel Computer Cenju-4.", ["Takeo Hosomi", "Yasushi Kanoh", "Masaaki Nakamura", "Tetsuya Hirose"], "https://doi.org/10.1109/HPCA.2000.824358", 12], ["Memory Dependence Speculation Tradeoffs in Centralized, Continuous-Window Superscalar Processors.", ["Andreas Moshovos", "Gurindar S. Sohi"], "https://doi.org/10.1109/HPCA.2000.824359", 12], ["A Technique for High Bandwidth and Deterministic Low Latency Load/Store Accesses to Multiple Cache Banks.", ["Henk Neefs", "Hans Vandierendonck", "Koenraad De Bosschere"], "https://doi.org/10.1109/HPCA.2000.824360", 12], ["Trace Cache Redundancy: Red & Blue Traces.", ["Alex Ramirez", "Josep-Lluis Larriba-Pey", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2000.824361", 9], ["Evaluation of Active Disks for Decision Support Databases.", ["Mustafa Uysal", "Anurag Acharya", "Joel H. Saltz"], "https://doi.org/10.1109/HPCA.2000.824363", 12], ["Investigating the Performance of Two Programming Models for Clusters of SMP PCs.", ["Franck Cappello", "Olivier Richard", "Daniel Etiemble"], "https://doi.org/10.1109/HPCA.2000.824364", 11], ["Performance Analysis and Visualization of Parallel Systems Using SimOS and Rivet: A Case Study.", ["Robert Bosch", "Chris Stolte", "Gordon Stoll", "Mendel Rosenblum", "Pat Hanrahan"], "https://doi.org/10.1109/HPCA.2000.824365", 12], ["Register Organization for Media Processing.", ["Scott Rixner", "William J. Dally", "Brucek Khailany", "Peter R. Mattson", "Ujval J. Kapasi", "John D. Owens"], "https://doi.org/10.1109/HPCA.2000.824366", 12], ["Architectural Issues in Java Runtime Systems.", ["Ramesh Radhakrishnan", "Narayanan Vijaykrishnan", "Lizy Kurian John", "Anand Sivasubramaniam"], "https://doi.org/10.1109/HPCA.2000.824367", 12], ["The Best Distribution for a Parallel OpenGL 3D Engine with Texture Caches.", ["Alexis Vartanian", "Jean-Luc Bechennec", "Nathalie Drach-Temam"], "https://doi.org/10.1109/HPCA.2000.824368", 10], ["Cache Memory Design for Network Processors.", ["Tzi-cker Chiueh", "Prashant Pradhan"], "https://doi.org/10.1109/HPCA.2000.824369", 10]]