

================================================================
== Vivado HLS Report for 'combinar'
================================================================
* Date:           Fri Jul 24 13:37:59 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cam_hash
* Solution:       duaL_one_memory_with_mux
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.514|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         3|          2|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     48|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        -|      -|      35|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      35|    123|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |and_ln109_fu_122_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op29_write_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op38_write_state4    |    and   |      0|  0|   2|           1|           1|
    |in1_V_V_read_nbread_fu_48_p2_0    |    and   |      0|  0|   2|           1|           0|
    |in2_V_V_read_nbread_fu_54_p2_0    |    and   |      0|  0|   2|           1|           0|
    |icmp_ln879_1_fu_105_p2            |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln879_fu_94_p2               |   icmp   |      0|  0|  13|          11|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  48|          33|          12|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |result_V_V_blk_n         |   9|          2|    1|          2|
    |result_V_V_din           |  21|          4|   11|         44|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  75|         15|   15|         55|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_n_1_reg_151        |   1|   0|    1|          0|
    |empty_n_reg_142          |   1|   0|    1|          0|
    |end_0_2_i_fu_40          |   1|   0|    1|          0|
    |end_1_2_i_fu_44          |   1|   0|    1|          0|
    |icmp_ln879_1_reg_164     |   1|   0|    1|          0|
    |icmp_ln879_reg_160       |   1|   0|    1|          0|
    |tmp_V_1_reg_155          |  11|   0|   11|          0|
    |tmp_V_reg_146            |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  35|   0|   35|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   combinar   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   combinar   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   combinar   | return value |
|ap_done            | out |    1| ap_ctrl_hs |   combinar   | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |   combinar   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   combinar   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   combinar   | return value |
|result_V_V_din     | out |   11|   ap_fifo  |  result_V_V  |    pointer   |
|result_V_V_full_n  |  in |    1|   ap_fifo  |  result_V_V  |    pointer   |
|result_V_V_write   | out |    1|   ap_fifo  |  result_V_V  |    pointer   |
|in1_V_V_dout       |  in |   11|   ap_fifo  |    in1_V_V   |    pointer   |
|in1_V_V_empty_n    |  in |    1|   ap_fifo  |    in1_V_V   |    pointer   |
|in1_V_V_read       | out |    1|   ap_fifo  |    in1_V_V   |    pointer   |
|in2_V_V_dout       |  in |   11|   ap_fifo  |    in2_V_V   |    pointer   |
|in2_V_V_empty_n    |  in |    1|   ap_fifo  |    in2_V_V   |    pointer   |
|in2_V_V_read       | out |    1|   ap_fifo  |    in2_V_V   |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%end_0_2_i = alloca i1"   --->   Operation 6 'alloca' 'end_0_2_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%end_1_2_i = alloca i1"   --->   Operation 7 'alloca' 'end_1_2_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i11* %result_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecInterface(i11* @in1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecInterface(i11* @in2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "store i1 false, i1* %end_1_2_i" [cam_hash/cam.cpp:94]   --->   Operation 11 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "store i1 false, i1* %end_0_2_i" [cam_hash/cam.cpp:94]   --->   Operation 12 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "br label %hls_label_2_begin" [cam_hash/cam.cpp:94]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.51>
ST_2 : Operation 14 [1/1] (3.63ns)   --->   "%in1_V_V_read = call { i1, i11 } @_ssdm_op_NbRead.ap_fifo.volatile.i11P(i11* @in1_V_V)" [cam_hash/cam.cpp:96]   --->   Operation 14 'nbread' 'in1_V_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_n = extractvalue { i1, i11 } %in1_V_V_read, 0" [cam_hash/cam.cpp:96]   --->   Operation 15 'extractvalue' 'empty_n' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_V = extractvalue { i1, i11 } %in1_V_V_read, 1" [cam_hash/cam.cpp:96]   --->   Operation 16 'extractvalue' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (3.63ns)   --->   "%in2_V_V_read = call { i1, i11 } @_ssdm_op_NbRead.ap_fifo.volatile.i11P(i11* @in2_V_V)" [cam_hash/cam.cpp:97]   --->   Operation 17 'nbread' 'in2_V_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_n_1 = extractvalue { i1, i11 } %in2_V_V_read, 0" [cam_hash/cam.cpp:97]   --->   Operation 18 'extractvalue' 'empty_n_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_V_1 = extractvalue { i1, i11 } %in2_V_V_read, 1" [cam_hash/cam.cpp:97]   --->   Operation 19 'extractvalue' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %empty_n, label %0, label %.critedge._crit_edge.i" [cam_hash/cam.cpp:99]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.88ns)   --->   "%icmp_ln879 = icmp eq i11 %tmp_V, 0" [cam_hash/cam.cpp:100]   --->   Operation 21 'icmp' 'icmp_ln879' <Predicate = (empty_n)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %..critedge._crit_edge.i_crit_edge, label %1" [cam_hash/cam.cpp:100]   --->   Operation 22 'br' <Predicate = (empty_n)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "store i1 true, i1* %end_0_2_i" [cam_hash/cam.cpp:100]   --->   Operation 23 'store' <Predicate = (empty_n & icmp_ln879)> <Delay = 1.76>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %empty_n_1, label %2, label %hls_label_2_end" [cam_hash/cam.cpp:104]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.88ns)   --->   "%icmp_ln879_1 = icmp eq i11 %tmp_V_1, 0" [cam_hash/cam.cpp:105]   --->   Operation 25 'icmp' 'icmp_ln879_1' <Predicate = (empty_n_1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %.hls_label_2_end_crit_edge, label %3" [cam_hash/cam.cpp:105]   --->   Operation 26 'br' <Predicate = (empty_n_1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "store i1 true, i1* %end_1_2_i" [cam_hash/cam.cpp:105]   --->   Operation 27 'store' <Predicate = (empty_n_1 & icmp_ln879_1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [cam_hash/cam.cpp:94]   --->   Operation 28 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V)" [cam_hash/cam.cpp:101]   --->   Operation 29 'write' <Predicate = (empty_n & !icmp_ln879)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%end_0_2_i_load = load i1* %end_0_2_i" [cam_hash/cam.cpp:109]   --->   Operation 30 'load' 'end_0_2_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%end_1_2_i_load = load i1* %end_1_2_i" [cam_hash/cam.cpp:109]   --->   Operation 31 'load' 'end_1_2_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_i)" [cam_hash/cam.cpp:109]   --->   Operation 32 'specregionend' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.97ns)   --->   "%and_ln109 = and i1 %end_0_2_i_load, %end_1_2_i_load" [cam_hash/cam.cpp:109]   --->   Operation 33 'and' 'and_ln109' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %and_ln109, label %combinar.exit, label %hls_label_2_begin" [cam_hash/cam.cpp:109]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [cam_hash/cam.cpp:95]   --->   Operation 35 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br label %.critedge._crit_edge.i"   --->   Operation 36 'br' <Predicate = (empty_n & !icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %.critedge._crit_edge.i" [cam_hash/cam.cpp:100]   --->   Operation 37 'br' <Predicate = (empty_n & icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V_1)" [cam_hash/cam.cpp:106]   --->   Operation 38 'write' <Predicate = (empty_n_1 & !icmp_ln879_1)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %hls_label_2_end"   --->   Operation 39 'br' <Predicate = (empty_n_1 & !icmp_ln879_1)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [cam_hash/cam.cpp:105]   --->   Operation 40 'br' <Predicate = (empty_n_1 & icmp_ln879_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 41 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 0)" [cam_hash/cam.cpp:111]   --->   Operation 41 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 42 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ result_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ in2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
end_0_2_i         (alloca         ) [ 011110]
end_1_2_i         (alloca         ) [ 011110]
empty             (specinterface  ) [ 000000]
empty_20          (specinterface  ) [ 000000]
empty_21          (specinterface  ) [ 000000]
store_ln94        (store          ) [ 000000]
store_ln94        (store          ) [ 000000]
br_ln94           (br             ) [ 000000]
in1_V_V_read      (nbread         ) [ 000000]
empty_n           (extractvalue   ) [ 001110]
tmp_V             (extractvalue   ) [ 000100]
in2_V_V_read      (nbread         ) [ 000000]
empty_n_1         (extractvalue   ) [ 001110]
tmp_V_1           (extractvalue   ) [ 001110]
br_ln99           (br             ) [ 000000]
icmp_ln879        (icmp           ) [ 001110]
br_ln100          (br             ) [ 000000]
store_ln100       (store          ) [ 000000]
br_ln104          (br             ) [ 000000]
icmp_ln879_1      (icmp           ) [ 001110]
br_ln105          (br             ) [ 000000]
store_ln105       (store          ) [ 000000]
tmp_i             (specregionbegin) [ 000000]
write_ln101       (write          ) [ 000000]
end_0_2_i_load    (load           ) [ 000000]
end_1_2_i_load    (load           ) [ 000000]
empty_22          (specregionend  ) [ 000000]
and_ln109         (and            ) [ 001010]
br_ln109          (br             ) [ 000000]
specpipeline_ln95 (specpipeline   ) [ 000000]
br_ln0            (br             ) [ 000000]
br_ln100          (br             ) [ 000000]
write_ln106       (write          ) [ 000000]
br_ln0            (br             ) [ 000000]
br_ln105          (br             ) [ 000000]
write_ln111       (write          ) [ 000000]
ret_ln0           (ret            ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="result_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in1_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in2_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.i11P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i11P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="end_0_2_i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="end_0_2_i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="end_1_2_i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="end_1_2_i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="in1_V_V_read_nbread_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="12" slack="0"/>
<pin id="50" dir="0" index="1" bw="11" slack="0"/>
<pin id="51" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="in1_V_V_read/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="in2_V_V_read_nbread_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="12" slack="0"/>
<pin id="56" dir="0" index="1" bw="11" slack="0"/>
<pin id="57" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="in2_V_V_read/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="11" slack="0"/>
<pin id="63" dir="0" index="2" bw="11" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln101/3 write_ln106/4 write_ln111/5 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln94_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln94_store_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="empty_n_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="12" slack="0"/>
<pin id="80" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="empty_n/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_V_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="12" slack="0"/>
<pin id="84" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="empty_n_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="12" slack="0"/>
<pin id="88" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="empty_n_1/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_V_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="12" slack="0"/>
<pin id="92" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_V_1/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="icmp_ln879_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="11" slack="0"/>
<pin id="96" dir="0" index="1" bw="11" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln100_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="1"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln879_1_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="11" slack="0"/>
<pin id="107" dir="0" index="1" bw="11" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln105_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="1"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="end_0_2_i_load_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="2"/>
<pin id="118" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="end_0_2_i_load/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="end_1_2_i_load_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="2"/>
<pin id="121" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="end_1_2_i_load/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="and_ln109_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln109/3 "/>
</bind>
</comp>

<comp id="128" class="1005" name="end_0_2_i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="end_0_2_i "/>
</bind>
</comp>

<comp id="135" class="1005" name="end_1_2_i_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="end_1_2_i "/>
</bind>
</comp>

<comp id="142" class="1005" name="empty_n_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_n "/>
</bind>
</comp>

<comp id="146" class="1005" name="tmp_V_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="1"/>
<pin id="148" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="151" class="1005" name="empty_n_1_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="2"/>
<pin id="153" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_n_1 "/>
</bind>
</comp>

<comp id="155" class="1005" name="tmp_V_1_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="11" slack="2"/>
<pin id="157" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="160" class="1005" name="icmp_ln879_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="164" class="1005" name="icmp_ln879_1_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="2"/>
<pin id="166" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="168" class="1005" name="and_ln109_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln109 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="22" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="22" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="32" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="24" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="81"><net_src comp="48" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="48" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="54" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="54" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="82" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="90" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="119" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="40" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="134"><net_src comp="128" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="138"><net_src comp="44" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="141"><net_src comp="135" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="145"><net_src comp="78" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="82" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="154"><net_src comp="86" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="90" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="163"><net_src comp="94" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="105" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="122" pin="2"/><net_sink comp="168" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_V_V | {3 4 5 }
	Port: in1_V_V | {}
	Port: in2_V_V | {}
 - Input state : 
	Port: combinar : result_V_V | {}
	Port: combinar : in1_V_V | {2 }
	Port: combinar : in2_V_V | {2 }
  - Chain level:
	State 1
		store_ln94 : 1
		store_ln94 : 1
	State 2
		br_ln99 : 1
		icmp_ln879 : 1
		br_ln100 : 2
		br_ln104 : 1
		icmp_ln879_1 : 1
		br_ln105 : 2
	State 3
		empty_22 : 1
		and_ln109 : 1
		br_ln109 : 1
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln879_fu_94     |    0    |    13   |
|          |    icmp_ln879_1_fu_105    |    0    |    13   |
|----------|---------------------------|---------|---------|
|    and   |      and_ln109_fu_122     |    0    |    2    |
|----------|---------------------------|---------|---------|
|  nbread  | in1_V_V_read_nbread_fu_48 |    0    |    0    |
|          | in2_V_V_read_nbread_fu_54 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_60      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       empty_n_fu_78       |    0    |    0    |
|extractvalue|        tmp_V_fu_82        |    0    |    0    |
|          |      empty_n_1_fu_86      |    0    |    0    |
|          |       tmp_V_1_fu_90       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    28   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  and_ln109_reg_168 |    1   |
|  empty_n_1_reg_151 |    1   |
|   empty_n_reg_142  |    1   |
|  end_0_2_i_reg_128 |    1   |
|  end_1_2_i_reg_135 |    1   |
|icmp_ln879_1_reg_164|    1   |
| icmp_ln879_reg_160 |    1   |
|   tmp_V_1_reg_155  |   11   |
|    tmp_V_reg_146   |   11   |
+--------------------+--------+
|        Total       |   29   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_60 |  p2  |   3  |  11  |   33   ||    15   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   33   || 1.81475 ||    15   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   15   |
|  Register |    -   |   29   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   29   |   43   |
+-----------+--------+--------+--------+
