TimeQuest Timing Analyzer report for lights
Thu Apr 12 11:18:42 2018
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 13. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. MTBF Summary
 24. Synchronizer Summary
 25. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 26. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 27. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 28. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 29. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 30. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 31. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 32. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 33. Slow 1200mV 0C Model Fmax Summary
 34. Slow 1200mV 0C Model Setup Summary
 35. Slow 1200mV 0C Model Hold Summary
 36. Slow 1200mV 0C Model Recovery Summary
 37. Slow 1200mV 0C Model Removal Summary
 38. Slow 1200mV 0C Model Minimum Pulse Width Summary
 39. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Propagation Delay
 49. Minimum Propagation Delay
 50. MTBF Summary
 51. Synchronizer Summary
 52. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 60. Fast 1200mV 0C Model Setup Summary
 61. Fast 1200mV 0C Model Hold Summary
 62. Fast 1200mV 0C Model Recovery Summary
 63. Fast 1200mV 0C Model Removal Summary
 64. Fast 1200mV 0C Model Minimum Pulse Width Summary
 65. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 67. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 68. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 69. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Propagation Delay
 75. Minimum Propagation Delay
 76. MTBF Summary
 77. Synchronizer Summary
 78. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 86. Multicorner Timing Analysis Summary
 87. Setup Times
 88. Hold Times
 89. Clock to Output Times
 90. Minimum Clock to Output Times
 91. Progagation Delay
 92. Minimum Progagation Delay
 93. Board Trace Model Assignments
 94. Input Transition Times
 95. Signal Integrity Metrics (Slow 1200mv 0c Model)
 96. Signal Integrity Metrics (Slow 1200mv 85c Model)
 97. Signal Integrity Metrics (Fast 1200mv 0c Model)
 98. Setup Transfers
 99. Hold Transfers
100. Recovery Transfers
101. Removal Transfers
102. Report TCCS
103. Report RSKM
104. Unconstrained Paths
105. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name      ; lights                                            ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE115F29C7                                     ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.71        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   7.1%      ;
;     5-8 processors         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                                              ; Status ; Read at                  ;
+----------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; cpu_0.sdc                                                                                                                  ; OK     ; Thu Apr 12 11:18:30 2018 ;
; cpu_1.sdc                                                                                                                  ; OK     ; Thu Apr 12 11:18:30 2018 ;
; cpu_2.sdc                                                                                                                  ; OK     ; Thu Apr 12 11:18:30 2018 ;
; cpu_3.sdc                                                                                                                  ; OK     ; Thu Apr 12 11:18:30 2018 ;
; /usr/local/3rdparty/altera/quartus12/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc ; OK     ; Thu Apr 12 11:18:31 2018 ;
+----------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 74.78 MHz ; 74.78 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 43.474 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.402 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 42.908 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.213 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.622 ; 0.000              ;
+---------------------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.474 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 6.642      ;
; 43.957 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 6.149      ;
; 44.190 ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.096      ; 5.924      ;
; 44.579 ; sld_hub:auto_hub|irsr_reg[10]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 5.543      ;
; 44.712 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 5.407      ;
; 44.749 ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 5.371      ;
; 45.381 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 4.729      ;
; 45.675 ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 4.445      ;
; 45.944 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.100      ; 4.174      ;
; 46.110 ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 3.997      ;
; 46.132 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 3.977      ;
; 46.199 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 3.926      ;
; 46.230 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.118      ; 3.906      ;
; 46.395 ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 3.696      ;
; 46.546 ; sld_hub:auto_hub|irf_reg[6][0]                                                                                                                                                                                  ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.043      ; 3.515      ;
; 46.747 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.099      ; 3.370      ;
; 46.753 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                             ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.030      ; 3.295      ;
; 46.760 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                             ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.046      ; 3.304      ;
; 46.878 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.099      ; 3.239      ;
; 47.020 ; sld_hub:auto_hub|node_ena[5]~reg0                                                                                                                                                                               ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.065      ; 3.063      ;
; 47.101 ; sld_hub:auto_hub|node_ena[8]~reg0                                                                                                                                                                               ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.047      ; 2.964      ;
; 47.137 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.099      ; 2.980      ;
; 47.158 ; sld_hub:auto_hub|irf_reg[8][0]                                                                                                                                                                                  ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.064      ; 2.924      ;
; 47.196 ; sld_hub:auto_hub|node_ena[6]~reg0                                                                                                                                                                               ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.034      ; 2.856      ;
; 47.286 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                             ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 2.807      ;
; 47.313 ; sld_hub:auto_hub|irsr_reg[9]                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 2.794      ;
; 47.411 ; sld_hub:auto_hub|irf_reg[5][0]                                                                                                                                                                                  ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.069      ; 2.676      ;
; 47.612 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                             ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.061      ; 2.467      ;
; 47.650 ; sld_hub:auto_hub|node_ena[7]~reg0                                                                                                                                                                               ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 2.447      ;
; 47.736 ; sld_hub:auto_hub|irf_reg[7][0]                                                                                                                                                                                  ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 2.366      ;
; 48.080 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 2.026      ;
; 48.490 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.093      ; 1.621      ;
; 48.821 ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[0]                                                                                                   ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|tdo~reg0                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 1.292      ;
; 48.858 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                   ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 1.251      ;
; 48.918 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|td_shift[0]                                                                                                   ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|tdo~reg0                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 1.186      ;
; 49.126 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[0]                                                                                                   ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|tdo~reg0                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 0.979      ;
; 86.627 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 13.291     ;
; 86.627 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 13.291     ;
; 86.627 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 13.291     ;
; 86.627 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 13.291     ;
; 87.538 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 12.380     ;
; 87.538 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 12.380     ;
; 87.538 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 12.380     ;
; 87.538 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 12.380     ;
; 87.538 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 12.380     ;
; 87.538 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 12.380     ;
; 87.540 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 12.377     ;
; 87.540 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 12.377     ;
; 87.540 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 12.377     ;
; 87.540 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 12.377     ;
; 88.137 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 11.809     ;
; 88.137 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 11.809     ;
; 88.137 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|node_ena[5]~reg0                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 11.809     ;
; 88.137 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|node_ena[6]~reg0                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 11.809     ;
; 88.137 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|node_ena[7]~reg0                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 11.809     ;
; 88.137 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 11.809     ;
; 88.408 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 11.540     ;
; 88.408 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|node_ena[8]~reg0                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 11.540     ;
; 88.491 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 11.426     ;
; 88.491 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 11.426     ;
; 88.491 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 11.426     ;
; 88.491 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 11.426     ;
; 88.491 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 11.426     ;
; 88.491 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 11.426     ;
; 88.739 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 11.185     ;
; 88.739 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 11.185     ;
; 89.000 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 10.912     ;
; 89.000 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 10.912     ;
; 89.000 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 10.912     ;
; 89.000 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 10.912     ;
; 89.000 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 10.912     ;
; 89.000 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 10.912     ;
; 89.000 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 10.912     ;
; 89.000 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 10.912     ;
; 89.690 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 10.229     ;
; 89.721 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 10.202     ;
; 89.721 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 10.202     ;
; 89.829 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 10.090     ;
; 89.918 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 10.001     ;
; 90.013 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 9.898      ;
; 90.013 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 9.898      ;
; 90.013 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 9.898      ;
; 90.013 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 9.898      ;
; 90.013 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 9.898      ;
; 90.013 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 9.898      ;
; 90.013 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 9.898      ;
; 90.013 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 9.898      ;
; 90.097 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 9.828      ;
; 90.097 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 9.828      ;
; 90.266 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.132     ; 9.620      ;
; 90.266 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.132     ; 9.620      ;
; 90.266 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.132     ; 9.620      ;
; 90.266 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.132     ; 9.620      ;
; 90.320 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 9.593      ;
; 90.320 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 9.593      ;
; 90.320 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 9.593      ;
; 90.320 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 9.593      ;
; 90.320 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 9.593      ;
; 90.320 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 9.593      ;
; 90.320 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 9.593      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                       ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                     ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write_stalled                                                                                                                                                       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                     ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[31]                                                      ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[7]                                                       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|write_stalled                                                                                                                                                       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                     ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|write_stalled                                                                                                                                                       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                     ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[7]                                                       ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[31]                                                      ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[31]                                                      ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[7]                                                       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[31]                                                      ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[7]                                                       ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|jupdate                                                                                                                                                             ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                             ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|jupdate                                                                                                                                                             ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|jupdate                                                                                                                                                             ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.407 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                               ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                               ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|state                                                                                                                                                               ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write                                                                                                                                                               ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|read                                                                                                                                                                ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|state                                                                                                                                                               ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|write                                                                                                                                                               ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|read                                                                                                                                                                ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|state                                                                                                                                                               ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|read                                                                                                                                                                ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|write                                                                                                                                                               ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.674      ;
; 0.422 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.689      ;
; 0.426 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.693      ;
; 0.427 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[4]                                                                                                                                                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|shadow_irf_reg[4][1]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[4][1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[5]                                                                                                                                                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|shadow_irf_reg[2][5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|shadow_irf_reg[5][2]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[5][2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|irf_reg[5][4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[5][4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|shadow_irf_reg[5][4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[5][4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|shadow_irf_reg[5][5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[5][5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[5]                                                                                                                                                            ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[3]                                                                                                                                                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|irf_reg[2][6]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|shadow_irf_reg[4][3]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[4][3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|irf_reg[4][4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[4][4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|shadow_irf_reg[4][6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[4][6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|irf_reg[5][1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[5][1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|shadow_irf_reg[5][1]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[5][1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|irf_reg[5][2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[5][2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|irf_reg[5][5]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[5][5]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|irf_reg[5][6]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[5][6]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|irf_reg[8][1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[8][1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|shadow_irf_reg[8][4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[8][4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[3]                                                                                                                                                            ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_hub:auto_hub|shadow_irf_reg[4][0]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[4][0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[6]                                                                                                                                                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|irf_reg[6][1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[6][1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|shadow_irf_reg[6][1]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[6][1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|irf_reg[6][2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[6][2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|irf_reg[7][1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[7][1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|irf_reg[7][2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[7][2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|irf_reg[7][4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[7][4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|irf_reg[7][5]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[7][5]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.908 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.097      ; 7.207      ;
; 42.910 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 7.214      ;
; 42.911 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 7.194      ;
; 42.935 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 7.173      ;
; 43.307 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 6.816      ;
; 43.310 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 6.800      ;
; 43.335 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 6.784      ;
; 43.335 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 6.786      ;
; 48.554 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 1.552      ;
; 92.706 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.244      ;
; 92.706 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.244      ;
; 92.706 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.244      ;
; 92.706 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.244      ;
; 92.706 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.244      ;
; 92.743 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.199      ;
; 92.769 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.176      ;
; 92.775 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 7.178      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.799      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.807      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[8]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.807      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[5][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[5][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.801      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.801      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.801      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.801      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.801      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.801      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[9]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.807      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[7]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.807      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[5][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[5][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[5][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[5][2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[5][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[5][3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[5][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[5][4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[5][5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[5][5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[5][6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[5][6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.800      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.816      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.816      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.816      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.816      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.816      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.816      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.816      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.816      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.816      ;
; 93.141 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.816      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.804      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.801      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.800      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.801      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.800      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.804      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.800      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.800      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[4][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.801      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[4][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.801      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[4][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.801      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[4][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.801      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[5]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.804      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[6]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.804      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[7]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.804      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[7][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.799      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[7][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.799      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.801      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.801      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.801      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.801      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.801      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.801      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.801      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.796      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.796      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.796      ;
; 93.142 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.801      ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.213 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.479      ;
; 1.223 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.487      ;
; 1.223 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.487      ;
; 1.223 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.487      ;
; 1.223 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.487      ;
; 1.223 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.487      ;
; 1.223 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.487      ;
; 1.223 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.487      ;
; 1.223 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.487      ;
; 1.223 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.487      ;
; 1.223 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.487      ;
; 1.223 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.487      ;
; 1.223 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.487      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.141      ; 6.532      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 6.538      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 6.538      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 6.533      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.141      ; 6.532      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 6.533      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 6.533      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 6.533      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 6.533      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 6.533      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.141      ; 6.532      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 6.533      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.141      ; 6.532      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 6.530      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 6.533      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 6.538      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 6.538      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 6.538      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 6.538      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 6.538      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 6.538      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 6.538      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 6.538      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.141      ; 6.532      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.141      ; 6.532      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 6.533      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 6.533      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 6.533      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 6.533      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 6.533      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 6.533      ;
; 6.205 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.142      ; 6.533      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 6.528      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 6.528      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[4][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.526      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[4][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.526      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[4][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.526      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[4][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.526      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[5]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 6.528      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[6]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 6.528      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[7]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 6.528      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 6.521      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 6.521      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 6.521      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 6.521      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 6.528      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 6.521      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[8]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 6.528      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 6.528      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 6.528      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 6.528      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 6.528      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[4][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.526      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[4][2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.526      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[4][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.526      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[4][3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.526      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[4][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.526      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[4][4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.526      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[4][5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.526      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[4][5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.526      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[4][6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.526      ;
; 6.207 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[4][6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.526      ;
; 6.208 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[8][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 6.515      ;
; 6.208 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[8][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 6.515      ;
; 6.208 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 6.526      ;
; 6.208 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 6.526      ;
; 6.208 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 6.526      ;
; 6.208 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 6.526      ;
; 6.208 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[6][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 6.520      ;
; 6.208 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[6][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 6.520      ;
; 6.208 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.527      ;
; 6.208 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.527      ;
; 6.208 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.527      ;
; 6.208 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.527      ;
; 6.208 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.527      ;
; 6.208 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.527      ;
; 6.208 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.527      ;
; 6.208 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.527      ;
; 6.208 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 6.520      ;
; 6.208 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 6.520      ;
; 6.208 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 6.520      ;
; 6.208 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 6.520      ;
; 6.208 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.527      ;
; 6.208 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.527      ;
; 6.208 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.527      ;
; 6.208 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.527      ;
; 6.208 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 6.527      ;
+-------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.622 ; 49.842       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|tdo~reg0                                                                                                                                                             ;
; 49.622 ; 49.842       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                   ;
; 49.623 ; 49.843       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|tdo~reg0                                                                                                                                                             ;
; 49.623 ; 49.843       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|jupdate                                                                                                                                                              ;
; 49.623 ; 49.843       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|jupdate                                                                                                                                                              ;
; 49.623 ; 49.843       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|tdo~reg0                                                                                                                                                             ;
; 49.625 ; 49.845       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                             ;
; 49.626 ; 49.846       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                              ;
; 49.626 ; 49.846       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|jupdate                                                                                                                                                              ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[14]                                                       ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[0]                                                                                                                                                             ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[9]                                                                                                                                                             ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[1]                                                                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[2]                                                                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[3]                                                                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[4]                                                                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[5]                                                                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[6]                                                                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[7]                                                                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[8]                                                                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                         ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[5][0]                                                                                                                                                                                                                                         ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[5][1]                                                                                                                                                                                                                                         ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[5][2]                                                                                                                                                                                                                                         ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[5][3]                                                                                                                                                                                                                                         ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[5][4]                                                                                                                                                                                                                                         ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[5][5]                                                                                                                                                                                                                                         ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[5][6]                                                                                                                                                                                                                                         ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[7][0]                                                                                                                                                                                                                                         ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[7][1]                                                                                                                                                                                                                                         ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[7][2]                                                                                                                                                                                                                                         ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[7][3]                                                                                                                                                                                                                                         ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[7][4]                                                                                                                                                                                                                                         ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[7][5]                                                                                                                                                                                                                                         ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[7][6]                                                                                                                                                                                                                                         ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                                                                           ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[9]                                                                                                                                                                                                                                           ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                                                                      ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[8]~reg0                                                                                                                                                                                                                                      ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                  ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                  ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                  ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                  ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                  ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[5][0]                                                                                                                                                                                                                                  ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[5][1]                                                                                                                                                                                                                                  ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[5][2]                                                                                                                                                                                                                                  ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[5][3]                                                                                                                                                                                                                                  ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[5][4]                                                                                                                                                                                                                                  ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[5][5]                                                                                                                                                                                                                                  ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[5][6]                                                                                                                                                                                                                                  ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[7][0]                                                                                                                                                                                                                                  ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[7][1]                                                                                                                                                                                                                                  ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[7][2]                                                                                                                                                                                                                                  ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[7][3]                                                                                                                                                                                                                                  ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[7][4]                                                                                                                                                                                                                                  ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[7][5]                                                                                                                                                                                                                                  ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[7][6]                                                                                                                                                                                                                                  ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[0]                                                        ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[15]                                                       ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[35]                                                       ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[36]                                                       ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[37]                                                       ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[0]                                                        ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[15]                                                       ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[1]                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[2]                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[3]                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[4]                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[5]                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[6]                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[7]                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[8]                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|read_req                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|state                                                                                                                                                                ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[0]                                                                                                                                                          ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[10]                                                                                                                                                         ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[9]                                                                                                                                                          ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[1]                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[2]                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[3]                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[4]                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[5]                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[6]                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[7]                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write                                                                                                                                                                ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[0]                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[1]                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[2]                                                                                                                                                             ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[3]                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 6.457  ; 6.383  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 14.969 ; 15.143 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -1.722 ; -1.767 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -2.785 ; -2.835 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.839 ; 14.506 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.459 ; 12.127 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CLOCK_50   ; DRAM_CLK    ; 0.826 ;       ;       ; 0.919 ;
; CLOCK_50   ; VGA_CLK     ;       ; 2.979 ; 3.003 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CLOCK_50   ; DRAM_CLK    ; 0.368 ;       ;       ; 0.458 ;
; CLOCK_50   ; VGA_CLK     ;       ; 2.435 ; 2.459 ;       ;
+------------+-------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 196.907 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                             ; Synchronization Node                                                                                                                                                                                                                                                  ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; nios_system:my_system|cpu_3:the_cpu_3|hbreak_enabled                                                                                    ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Greater than 1 Billion ; Yes                     ;
; nios_system:my_system|cpu_2:the_cpu_2|hbreak_enabled                                                                                    ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Greater than 1 Billion ; Yes                     ;
; nios_system:my_system|cpu_0:the_cpu_0|hbreak_enabled                                                                                    ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Greater than 1 Billion ; Yes                     ;
; nios_system:my_system|cpu_1:the_cpu_1|hbreak_enabled                                                                                    ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Greater than 1 Billion ; Yes                     ;
; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_debug:the_cpu_1_nios2_oci_debug|monitor_ready ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_nios2_oci_debug:the_cpu_2_nios2_oci_debug|monitor_ready ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_nios2_oci_debug:the_cpu_3_nios2_oci_debug|monitor_ready ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:my_system|cpu_3:the_cpu_3|hbreak_enabled                                                                                                                                                                                                                 ;
; Synchronization Node    ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                           ; 196.907                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_3:the_cpu_3|hbreak_enabled                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.150       ;
;  nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.757       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:my_system|cpu_2:the_cpu_2|hbreak_enabled                                                                                                                                                                                                                 ;
; Synchronization Node    ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                           ; 197.062                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_2:the_cpu_2|hbreak_enabled                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.149       ;
;  nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.913       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:my_system|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                 ;
; Synchronization Node    ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                           ; 197.100                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.150       ;
;  nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.950       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:my_system|cpu_1:the_cpu_1|hbreak_enabled                                                                                                                                                                                                                 ;
; Synchronization Node    ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                           ; 197.117                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_1:the_cpu_1|hbreak_enabled                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.149       ;
;  nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.968       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_debug:the_cpu_1_nios2_oci_debug|monitor_ready                                                                                                                               ;
; Synchronization Node    ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                            ; 197.256                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_debug:the_cpu_1_nios2_oci_debug|monitor_ready                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.152       ;
;  nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.104       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_nios2_oci_debug:the_cpu_2_nios2_oci_debug|monitor_ready                                                                                                                               ;
; Synchronization Node    ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                            ; 197.429                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_nios2_oci_debug:the_cpu_2_nios2_oci_debug|monitor_ready                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.149       ;
;  nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.280       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                               ;
; Synchronization Node    ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                            ; 197.432                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.150       ;
;  nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.282       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_nios2_oci_debug:the_cpu_3_nios2_oci_debug|monitor_ready                                                                                                                               ;
; Synchronization Node    ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                            ; 197.471                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_nios2_oci_debug:the_cpu_3_nios2_oci_debug|monitor_ready                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.151       ;
;  nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.320       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 81.18 MHz ; 81.18 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 44.050 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.353 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 43.590 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.118 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.564 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.050 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 6.137      ;
; 44.507 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 5.671      ;
; 44.782 ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 5.403      ;
; 45.140 ; sld_hub:auto_hub|irsr_reg[10]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 5.053      ;
; 45.187 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 5.002      ;
; 45.260 ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 4.931      ;
; 45.915 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 4.261      ;
; 46.062 ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 4.125      ;
; 46.316 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 3.871      ;
; 46.519 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 3.662      ;
; 46.521 ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 3.653      ;
; 46.585 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 3.610      ;
; 46.663 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 3.546      ;
; 46.766 ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 3.396      ;
; 46.922 ; sld_hub:auto_hub|irf_reg[6][0]                                                                                                                                                                                  ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 3.213      ;
; 47.048 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                             ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 3.075      ;
; 47.061 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                             ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.118      ; 3.076      ;
; 47.079 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 3.105      ;
; 47.205 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 2.979      ;
; 47.299 ; sld_hub:auto_hub|node_ena[5]~reg0                                                                                                                                                                               ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 2.854      ;
; 47.357 ; sld_hub:auto_hub|node_ena[8]~reg0                                                                                                                                                                               ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 2.781      ;
; 47.437 ; sld_hub:auto_hub|node_ena[6]~reg0                                                                                                                                                                               ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 2.689      ;
; 47.489 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 2.695      ;
; 47.502 ; sld_hub:auto_hub|irf_reg[8][0]                                                                                                                                                                                  ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 2.653      ;
; 47.563 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                             ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 2.599      ;
; 47.661 ; sld_hub:auto_hub|irsr_reg[9]                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.513      ;
; 47.718 ; sld_hub:auto_hub|irf_reg[5][0]                                                                                                                                                                                  ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 2.440      ;
; 47.873 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                             ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 2.277      ;
; 47.884 ; sld_hub:auto_hub|node_ena[7]~reg0                                                                                                                                                                               ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 2.281      ;
; 48.004 ; sld_hub:auto_hub|irf_reg[7][0]                                                                                                                                                                                  ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 2.167      ;
; 48.343 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 1.830      ;
; 48.727 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 1.451      ;
; 49.008 ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[0]                                                                                                   ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|tdo~reg0                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 1.174      ;
; 49.036 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                   ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 1.142      ;
; 49.077 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|td_shift[0]                                                                                                   ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|tdo~reg0                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 1.097      ;
; 49.292 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[0]                                                                                                   ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|tdo~reg0                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 0.880      ;
; 87.681 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 12.250     ;
; 87.681 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 12.250     ;
; 87.681 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 12.250     ;
; 87.681 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 12.250     ;
; 88.464 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 11.465     ;
; 88.464 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 11.465     ;
; 88.464 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 11.465     ;
; 88.464 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 11.465     ;
; 88.497 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 11.433     ;
; 88.497 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 11.433     ;
; 88.497 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 11.433     ;
; 88.497 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 11.433     ;
; 88.497 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 11.433     ;
; 88.497 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 11.433     ;
; 89.136 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 10.822     ;
; 89.136 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 10.822     ;
; 89.136 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|node_ena[5]~reg0                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 10.822     ;
; 89.136 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|node_ena[6]~reg0                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 10.822     ;
; 89.136 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|node_ena[7]~reg0                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 10.822     ;
; 89.136 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 10.822     ;
; 89.346 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 10.582     ;
; 89.346 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 10.582     ;
; 89.346 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 10.582     ;
; 89.346 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 10.582     ;
; 89.346 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 10.582     ;
; 89.346 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 10.582     ;
; 89.367 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 10.592     ;
; 89.367 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|node_ena[8]~reg0                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 10.592     ;
; 89.564 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 10.371     ;
; 89.564 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 10.371     ;
; 89.804 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 10.120     ;
; 89.804 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 10.120     ;
; 89.804 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 10.120     ;
; 89.804 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 10.120     ;
; 89.804 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 10.120     ;
; 89.804 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 10.120     ;
; 89.804 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 10.120     ;
; 89.804 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 10.120     ;
; 90.429 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 9.502      ;
; 90.495 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 9.438      ;
; 90.495 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 9.438      ;
; 90.557 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 9.374      ;
; 90.617 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 9.314      ;
; 90.761 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.161      ;
; 90.761 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.161      ;
; 90.761 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.161      ;
; 90.761 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.161      ;
; 90.761 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.161      ;
; 90.761 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.161      ;
; 90.761 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.161      ;
; 90.761 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.161      ;
; 90.840 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 9.097      ;
; 90.840 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 9.097      ;
; 90.980 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 8.919      ;
; 90.980 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 8.919      ;
; 90.980 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 8.919      ;
; 90.980 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 8.919      ;
; 91.042 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.882      ;
; 91.042 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.882      ;
; 91.042 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.882      ;
; 91.042 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.882      ;
; 91.042 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.882      ;
; 91.042 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.882      ;
; 91.042 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.882      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.353 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                       ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                     ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write_stalled                                                                                                                                                       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                     ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[31]                                                      ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[7]                                                       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|write_stalled                                                                                                                                                       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                     ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|write_stalled                                                                                                                                                       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                     ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[31]                                                      ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[7]                                                       ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[31]                                                      ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[7]                                                       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[7]                                                       ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[31]                                                      ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|jupdate                                                                                                                                                             ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                             ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|jupdate                                                                                                                                                             ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|jupdate                                                                                                                                                             ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.597      ;
; 0.364 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                               ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                               ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|state                                                                                                                                                               ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write                                                                                                                                                               ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|read                                                                                                                                                                ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|state                                                                                                                                                               ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|write                                                                                                                                                               ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|read                                                                                                                                                                ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|state                                                                                                                                                               ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|write                                                                                                                                                               ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|read                                                                                                                                                                ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.382 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.625      ;
; 0.386 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.629      ;
; 0.395 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[4]                                                                                                                                                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[5]                                                                                                                                                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_hub:auto_hub|irf_reg[5][4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[5][4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_hub:auto_hub|shadow_irf_reg[5][4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[5][4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_hub:auto_hub|irf_reg[8][1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[8][1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_hub:auto_hub|shadow_irf_reg[8][4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[8][4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[5]                                                                                                                                                            ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|shadow_irf_reg[4][1]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[4][1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[3]                                                                                                                                                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|shadow_irf_reg[4][3]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[4][3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|irf_reg[5][2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[5][2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|shadow_irf_reg[5][2]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[5][2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|irf_reg[5][5]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[5][5]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|shadow_irf_reg[5][5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[5][5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|irf_reg[5][6]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[5][6]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|irf_reg[6][1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[6][1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|shadow_irf_reg[6][1]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[6][1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|irf_reg[6][2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[6][2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|irf_reg[7][1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[7][1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|irf_reg[7][2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[7][2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|irf_reg[7][4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[7][4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|irf_reg[7][5]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[7][5]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|shadow_irf_reg[7][5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[7][5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|irf_reg[8][5]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[8][5]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|shadow_irf_reg[8][5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[8][5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|td_shift[4]                                                                                                                                                         ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|td_shift[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[6]                                                                                                                                                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|shadow_irf_reg[2][5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|irf_reg[2][6]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[3][5]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|shadow_irf_reg[3][5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.590 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 6.603      ;
; 43.593 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 6.592      ;
; 43.595 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 6.581      ;
; 43.616 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 6.563      ;
; 43.955 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 6.238      ;
; 43.957 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 6.222      ;
; 43.980 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 6.207      ;
; 43.980 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 6.210      ;
; 48.777 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 1.396      ;
; 93.335 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.626      ;
; 93.335 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.626      ;
; 93.335 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.626      ;
; 93.335 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.626      ;
; 93.335 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.626      ;
; 93.369 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.585      ;
; 93.389 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.565      ;
; 93.393 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.568      ;
; 93.730 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.229      ;
; 93.730 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[8]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.229      ;
; 93.730 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[9]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.229      ;
; 93.730 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[7]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.229      ;
; 93.730 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.232      ;
; 93.730 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.238      ;
; 93.730 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.238      ;
; 93.730 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.232      ;
; 93.730 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.232      ;
; 93.730 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.232      ;
; 93.730 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.238      ;
; 93.730 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.238      ;
; 93.730 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.238      ;
; 93.730 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.238      ;
; 93.730 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.238      ;
; 93.730 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.238      ;
; 93.730 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.238      ;
; 93.730 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.238      ;
; 93.730 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.232      ;
; 93.730 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.232      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.221      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[8][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.212      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[8][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.212      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.227      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.223      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.222      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.223      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.222      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.227      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.222      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.222      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.222      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.222      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[4][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.224      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[4][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.224      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[4][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.224      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[4][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.224      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[5]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.227      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[5][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.222      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[5][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.222      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[6]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.227      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[6][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.218      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[6][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.218      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[7]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.227      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[7][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.221      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[7][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.221      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.223      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.222      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.222      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.223      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.223      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.223      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.223      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.223      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.223      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.223      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.223      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.223      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.220      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.223      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.220      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.220      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.223      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.222      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.222      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.222      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.222      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.222      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.222      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.222      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.222      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.223      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.223      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.220      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.227      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.217      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.217      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.217      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.217      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.223      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.223      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.223      ;
; 93.731 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.223      ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.118 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.361      ;
; 1.128 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.368      ;
; 1.128 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.368      ;
; 1.128 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.368      ;
; 1.128 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.368      ;
; 1.128 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.368      ;
; 1.128 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.368      ;
; 1.128 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.368      ;
; 1.128 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.368      ;
; 1.128 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.368      ;
; 1.128 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.368      ;
; 1.128 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.368      ;
; 1.128 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.368      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 5.877      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 5.877      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.871      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.871      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.871      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.871      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.871      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.871      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.871      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 5.868      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.871      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 5.877      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 5.877      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 5.877      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 5.877      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 5.877      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 5.877      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 5.877      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 5.877      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.871      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.871      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.871      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.871      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.871      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.871      ;
; 5.571 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 5.871      ;
; 5.572 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 5.871      ;
; 5.572 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 5.871      ;
; 5.572 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 5.871      ;
; 5.572 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 5.871      ;
; 5.572 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 5.871      ;
; 5.572 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 5.871      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 5.868      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 5.868      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 5.870      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[8]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 5.870      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[5]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 5.868      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[6]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 5.868      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[6][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.859      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[6][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.859      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[7]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 5.868      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 5.864      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 5.864      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 5.864      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.861      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 5.864      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.861      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.861      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 5.864      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 5.864      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.861      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 5.868      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.861      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[9]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 5.870      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[8]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 5.868      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[7]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 5.870      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 5.867      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 5.867      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 5.867      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 5.867      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[6][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.859      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[6][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.859      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[6][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.859      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[6][2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.859      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[6][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.859      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[6][3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.859      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[6][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.859      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[6][4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.859      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[6][5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.859      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[6][5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.859      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[6][6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.859      ;
; 5.573 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[6][6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.859      ;
; 5.574 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 5.863      ;
; 5.574 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[8][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 5.854      ;
; 5.574 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[8][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 5.854      ;
; 5.574 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 5.865      ;
; 5.574 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 5.864      ;
; 5.574 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 5.865      ;
; 5.574 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 5.864      ;
; 5.574 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 5.863      ;
; 5.574 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 5.864      ;
; 5.574 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 5.863      ;
; 5.574 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 5.864      ;
; 5.574 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[4][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 5.866      ;
; 5.574 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[4][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 5.866      ;
; 5.574 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[4][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 5.866      ;
; 5.574 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[4][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 5.866      ;
+-------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.564 ; 49.782       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|tdo~reg0                                                                                                           ;
; 49.564 ; 49.782       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|jupdate                                                                                                            ;
; 49.564 ; 49.782       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|tdo~reg0                                                                                                           ;
; 49.565 ; 49.783       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|jupdate                                                                                                            ;
; 49.565 ; 49.783       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|tdo~reg0                                                                                                           ;
; 49.565 ; 49.783       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                 ;
; 49.566 ; 49.784       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|jupdate                                                                                                            ;
; 49.567 ; 49.785       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                            ;
; 49.567 ; 49.785       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                           ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[1]                                                                                                           ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[2]                                                                                                           ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[3]                                                                                                           ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[4]                                                                                                           ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[5]                                                                                                           ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[6]                                                                                                           ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[7]                                                                                                           ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[8]                                                                                                           ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|state                                                                                                              ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|td_shift[0]                                                                                                        ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|td_shift[10]                                                                                                       ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|td_shift[9]                                                                                                        ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|user_saw_rvalid                                                                                                    ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|wdata[1]                                                                                                           ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|wdata[2]                                                                                                           ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|wdata[3]                                                                                                           ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|wdata[4]                                                                                                           ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|wdata[5]                                                                                                           ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|wdata[6]                                                                                                           ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|wdata[7]                                                                                                           ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|write                                                                                                              ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|DRsize.000 ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|DRsize.010 ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|DRsize.100 ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[0]      ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[10]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[11]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[12]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[13]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[14]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[15]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[1]      ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[2]      ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[35]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[3]      ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[4]      ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[5]      ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[6]      ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[8]      ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[9]      ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[0]      ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[10]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[11]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[12]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[13]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[15]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[16]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[17]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[18]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[19]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[20]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[21]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[22]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[23]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[35]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[0]      ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[15]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[23]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[24]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[25]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[26]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[27]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[28]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[29]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[30]     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|count[0]                                                                                                           ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|count[2]                                                                                                           ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|count[8]                                                                                                           ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|count[9]                                                                                                           ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|read                                                                                                               ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|read_req                                                                                                           ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|state                                                                                                              ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|tck_t_dav                                                                                                          ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[0]                                                                                                        ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[10]                                                                                                       ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[1]                                                                                                        ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[2]                                                                                                        ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[3]                                                                                                        ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[4]                                                                                                        ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[5]                                                                                                        ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[6]                                                                                                        ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[7]                                                                                                        ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[8]                                                                                                        ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|user_saw_rvalid                                                                                                    ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|wdata[0]                                                                                                           ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|write_stalled                                                                                                      ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|write_valid                                                                                                        ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[1]                                                                                                           ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[3]                                                                                                           ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[4]                                                                                                           ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[5]                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 6.099  ; 6.174  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 14.112 ; 14.463 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -1.675 ; -1.858 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -2.821 ; -2.970 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.893 ; 13.278 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.546 ; 10.937 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CLOCK_50   ; DRAM_CLK    ; 0.840 ;       ;       ; 0.954 ;
; CLOCK_50   ; VGA_CLK     ;       ; 2.737 ; 2.774 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CLOCK_50   ; DRAM_CLK    ; 0.416 ;       ;       ; 0.528 ;
; CLOCK_50   ; VGA_CLK     ;       ; 2.237 ; 2.275 ;       ;
+------------+-------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 197.215 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                             ; Synchronization Node                                                                                                                                                                                                                                                  ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; nios_system:my_system|cpu_3:the_cpu_3|hbreak_enabled                                                                                    ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Greater than 1 Billion ; Yes                     ;
; nios_system:my_system|cpu_2:the_cpu_2|hbreak_enabled                                                                                    ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Greater than 1 Billion ; Yes                     ;
; nios_system:my_system|cpu_0:the_cpu_0|hbreak_enabled                                                                                    ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Greater than 1 Billion ; Yes                     ;
; nios_system:my_system|cpu_1:the_cpu_1|hbreak_enabled                                                                                    ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Greater than 1 Billion ; Yes                     ;
; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_debug:the_cpu_1_nios2_oci_debug|monitor_ready ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_nios2_oci_debug:the_cpu_2_nios2_oci_debug|monitor_ready ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_nios2_oci_debug:the_cpu_3_nios2_oci_debug|monitor_ready ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:my_system|cpu_3:the_cpu_3|hbreak_enabled                                                                                                                                                                                                                 ;
; Synchronization Node    ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                           ; 197.215                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_3:the_cpu_3|hbreak_enabled                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.238       ;
;  nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.977       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:my_system|cpu_2:the_cpu_2|hbreak_enabled                                                                                                                                                                                                                 ;
; Synchronization Node    ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                           ; 197.353                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_2:the_cpu_2|hbreak_enabled                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.237       ;
;  nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.116       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:my_system|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                 ;
; Synchronization Node    ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                           ; 197.387                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.238       ;
;  nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.149       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:my_system|cpu_1:the_cpu_1|hbreak_enabled                                                                                                                                                                                                                 ;
; Synchronization Node    ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                           ; 197.401                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_1:the_cpu_1|hbreak_enabled                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.237       ;
;  nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.164       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_debug:the_cpu_1_nios2_oci_debug|monitor_ready                                                                                                                               ;
; Synchronization Node    ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                            ; 197.527                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_debug:the_cpu_1_nios2_oci_debug|monitor_ready                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.240       ;
;  nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.287       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_nios2_oci_debug:the_cpu_2_nios2_oci_debug|monitor_ready                                                                                                                               ;
; Synchronization Node    ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                            ; 197.683                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_nios2_oci_debug:the_cpu_2_nios2_oci_debug|monitor_ready                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.237       ;
;  nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.446       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                               ;
; Synchronization Node    ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                            ; 197.685                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.238       ;
;  nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.447       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_nios2_oci_debug:the_cpu_3_nios2_oci_debug|monitor_ready                                                                                                                               ;
; Synchronization Node    ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                            ; 197.719                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_nios2_oci_debug:the_cpu_3_nios2_oci_debug|monitor_ready                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.238       ;
;  nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.481       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 46.749 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.179 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 46.329 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.565 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.471 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.749 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 3.547      ;
; 47.014 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 3.278      ;
; 47.275 ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 3.022      ;
; 47.402 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 2.895      ;
; 47.430 ; sld_hub:auto_hub|irsr_reg[10]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 2.870      ;
; 47.501 ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 2.800      ;
; 47.912 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 2.369      ;
; 48.035 ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 2.258      ;
; 48.080 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 2.216      ;
; 48.246 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 2.039      ;
; 48.263 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 2.058      ;
; 48.276 ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 2.002      ;
; 48.319 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 1.979      ;
; 48.400 ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.870      ;
; 48.433 ; sld_hub:auto_hub|irf_reg[6][0]                                                                                                                                                                                  ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 1.811      ;
; 48.480 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                             ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 1.756      ;
; 48.499 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                             ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.750      ;
; 48.582 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 1.708      ;
; 48.643 ; sld_hub:auto_hub|node_ena[5]~reg0                                                                                                                                                                               ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.622      ;
; 48.658 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 1.632      ;
; 48.690 ; sld_hub:auto_hub|node_ena[8]~reg0                                                                                                                                                                               ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.559      ;
; 48.753 ; sld_hub:auto_hub|node_ena[6]~reg0                                                                                                                                                                               ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 1.486      ;
; 48.776 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                             ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.497      ;
; 48.779 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 1.511      ;
; 48.807 ; sld_hub:auto_hub|irf_reg[8][0]                                                                                                                                                                                  ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 1.457      ;
; 48.912 ; sld_hub:auto_hub|irsr_reg[9]                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.366      ;
; 48.923 ; sld_hub:auto_hub|irf_reg[5][0]                                                                                                                                                                                  ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.343      ;
; 48.964 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                             ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 1.298      ;
; 48.994 ; sld_hub:auto_hub|node_ena[7]~reg0                                                                                                                                                                               ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.282      ;
; 49.116 ; sld_hub:auto_hub|irf_reg[7][0]                                                                                                                                                                                  ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|jupdate                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.162      ;
; 49.317 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 0.961      ;
; 49.465 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 0.817      ;
; 49.636 ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[0]                                                                                                   ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|tdo~reg0                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 0.652      ;
; 49.648 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                   ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 0.633      ;
; 49.692 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|td_shift[0]                                                                                                   ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|tdo~reg0                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 0.587      ;
; 49.803 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[0]                                                                                                   ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|tdo~reg0                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 0.474      ;
; 92.930 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.021      ;
; 92.930 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.021      ;
; 92.930 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.021      ;
; 92.930 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.021      ;
; 93.377 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.574      ;
; 93.377 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.574      ;
; 93.377 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.574      ;
; 93.377 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.574      ;
; 93.377 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.574      ;
; 93.377 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.574      ;
; 93.420 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.530      ;
; 93.420 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.530      ;
; 93.420 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.530      ;
; 93.420 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.530      ;
; 93.813 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 6.168      ;
; 93.813 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 6.168      ;
; 93.813 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|node_ena[5]~reg0                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 6.168      ;
; 93.813 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|node_ena[6]~reg0                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 6.168      ;
; 93.813 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|node_ena[7]~reg0                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 6.168      ;
; 93.813 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 6.168      ;
; 93.924 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.026      ;
; 93.924 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.026      ;
; 93.924 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.026      ;
; 93.924 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.026      ;
; 93.924 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.026      ;
; 93.924 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.026      ;
; 93.959 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 6.024      ;
; 93.959 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; sld_hub:auto_hub|node_ena[8]~reg0                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 6.024      ;
; 93.960 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.992      ;
; 93.960 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.992      ;
; 94.091 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.855      ;
; 94.091 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.855      ;
; 94.091 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.855      ;
; 94.091 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.855      ;
; 94.091 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.855      ;
; 94.091 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.855      ;
; 94.091 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.855      ;
; 94.091 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.855      ;
; 94.495 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.457      ;
; 94.572 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.380      ;
; 94.573 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.379      ;
; 94.582 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.369      ;
; 94.582 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.369      ;
; 94.727 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.218      ;
; 94.727 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.218      ;
; 94.727 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.218      ;
; 94.727 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.218      ;
; 94.727 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.218      ;
; 94.727 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.218      ;
; 94.727 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.218      ;
; 94.727 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.218      ;
; 94.765 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.193      ;
; 94.765 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.193      ;
; 94.817 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.135      ;
; 94.818 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.134      ;
; 94.820 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.132      ;
; 94.821 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.131      ;
; 94.858 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.063      ;
; 94.858 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.063      ;
; 94.858 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.063      ;
; 94.858 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.063      ;
; 94.885 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.067      ;
; 94.885 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.067      ;
; 94.885 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                            ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.067      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.179 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|jupdate                                                                                                                                                             ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                             ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|jupdate                                                                                                                                                             ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|jupdate                                                                                                                                                             ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                       ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                     ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write_stalled                                                                                                                                                       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                     ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|write_stalled                                                                                                                                                       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                     ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[31]                                                      ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[7]                                                       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[7]                                                       ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[31]                                                      ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[31]                                                      ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[7]                                                       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|write_stalled                                                                                                                                                       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                     ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[31]                                                      ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[7]                                                       ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.187 ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[4]                                                                                                                                                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[5]                                                                                                                                                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_hub:auto_hub|irf_reg[5][4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[5][4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_hub:auto_hub|shadow_irf_reg[5][4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[5][4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[5]                                                                                                                                                            ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                               ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|state                                                                                                                                                               ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[3]                                                                                                                                                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write                                                                                                                                                               ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|read                                                                                                                                                                ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|shadow_irf_reg[2][5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|irf_reg[2][6]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|irf_reg[5][1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[5][1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|shadow_irf_reg[5][1]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[5][1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|irf_reg[5][2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[5][2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|shadow_irf_reg[5][2]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[5][2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|irf_reg[5][5]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[5][5]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|shadow_irf_reg[5][5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[5][5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|irf_reg[5][6]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[5][6]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|irf_reg[7][1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[7][1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|irf_reg[7][2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[7][2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|irf_reg[7][5]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[7][5]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|shadow_irf_reg[7][5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[7][5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|shadow_irf_reg[8][4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[8][4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|state                                                                                                                                                               ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[3]                                                                                                                                                            ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|write                                                                                                                                                               ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|read                                                                                                                                                                ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|count[3]                                                                                                                                                            ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|count[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|count[4]                                                                                                                                                            ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|count[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|write                                                                                                                                                               ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                               ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|shadow_irf_reg[4][1]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[4][1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[6]                                                                                                                                                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[3][5]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|shadow_irf_reg[3][5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|shadow_irf_reg[4][3]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[4][3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|irf_reg[4][4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[4][4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|shadow_irf_reg[4][6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[4][6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|irf_reg[6][1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[6][1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|shadow_irf_reg[6][1]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[6][1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|irf_reg[6][2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[6][2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|shadow_irf_reg[7][3]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[7][3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|irf_reg[7][4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[7][4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.329 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 3.966      ;
; 46.329 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|jupdate       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 3.962      ;
; 46.331 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|jupdate       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 3.966      ;
; 46.345 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|jupdate       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 3.939      ;
; 46.533 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tdo~reg0      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 3.767      ;
; 46.533 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|tdo~reg0      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 3.759      ;
; 46.548 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|tdo~reg0      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 3.747      ;
; 46.549 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|tdo~reg0      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 3.743      ;
; 49.511 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 0.767      ;
; 95.990 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.993      ;
; 95.990 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.993      ;
; 95.990 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.993      ;
; 95.990 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.993      ;
; 95.990 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.993      ;
; 96.016 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|read_req      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.964      ;
; 96.031 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|read_req      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.940      ;
; 96.036 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|read_req      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.945      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[4][1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.761      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[4][1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.761      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[4][0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.761      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[4][0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.761      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[6][0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.758      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[6][0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.758      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|tck_t_dav     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.759      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write_stalled ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.759      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write_valid   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.759      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|read          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.759      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.759      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.762      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][5]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.762      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.762      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][6]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.762      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[4][2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.761      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[4][2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.761      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[4][3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.761      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[4][3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.761      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[4][4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.761      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[4][4]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.761      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[4][5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.761      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[4][5]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.761      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[4][6]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.761      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[4][6]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.761      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[6][1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.758      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[6][1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.758      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[6][2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.758      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[6][2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.758      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[6][3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.758      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[6][3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.758      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[6][4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.758      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[6][4]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.758      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[6][5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.758      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[6][5]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.758      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[6][6]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.758      ;
; 96.218 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[6][6]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.758      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.762      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.762      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[5]~reg0                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.762      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[6]~reg0                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.762      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[7]~reg0                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.762      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[7][0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.759      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[7][0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.759      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.761      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.761      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.761      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.761      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.761      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.761      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.761      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.761      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[3]~reg0                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.762      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.752      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.752      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.752      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.752      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.761      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.761      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.761      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.761      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.761      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.761      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.761      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.753      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.753      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.753      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.753      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[8]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.762      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.753      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.753      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.753      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.753      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.752      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.752      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.752      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.752      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.752      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][4]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.752      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.752      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][5]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.752      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.752      ;
; 96.219 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][6]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.752      ;
+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.565 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.691      ;
; 0.572 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.695      ;
; 0.572 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.695      ;
; 0.572 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.695      ;
; 0.572 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.695      ;
; 0.572 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.695      ;
; 0.572 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.695      ;
; 0.572 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.695      ;
; 0.572 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.695      ;
; 0.572 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.695      ;
; 0.572 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.695      ;
; 0.572 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.695      ;
; 0.572 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.695      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.341      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.341      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.345      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[8]~reg0                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.345      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[5][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.341      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[5][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.341      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[7][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.340      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[7][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.340      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.341      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.341      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.339      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.339      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.339      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.341      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.341      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.341      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.341      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.341      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.341      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.341      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.341      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.339      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.333      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.333      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.333      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.333      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.339      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[9]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.345      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[7]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.345      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.341      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.341      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.342      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.341      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.341      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.341      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.341      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.341      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.341      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.333      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.333      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.333      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.333      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.333      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.333      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.333      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.333      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.333      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.333      ;
; 3.173 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[5][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.341      ;
+-------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.471 ; 49.687       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|jupdate                                                                                                                                                              ;
; 49.472 ; 49.688       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|jupdate                                                                                                                                                              ;
; 49.472 ; 49.688       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|tdo~reg0                                                                                                                                                             ;
; 49.473 ; 49.689       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                              ;
; 49.473 ; 49.689       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:my_system|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                             ;
; 49.473 ; 49.689       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|tdo~reg0                                                                                                                                                             ;
; 49.473 ; 49.689       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|tdo~reg0                                                                                                                                                             ;
; 49.473 ; 49.689       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|jupdate                                                                                                                                                              ;
; 49.473 ; 49.689       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[36]                                                       ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[37]                                                       ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[31]                                                       ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[7]                                                        ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|read                                                                                                                                                                 ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|tck_t_dav                                                                                                                                                            ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|wdata[0]                                                                                                                                                             ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write_stalled                                                                                                                                                        ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_2:the_jtag_uart_2|alt_jtag_atlantic:jtag_uart_2_alt_jtag_atlantic|write_valid                                                                                                                                                          ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                    ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                  ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[16]                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[17]                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[18]                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[19]                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[1]                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[20]                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[21]                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[22]                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[23]                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[2]                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[31]                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[3]                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[4]                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[5]                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[6]                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[7]                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[8]                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|sr[9]                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[0]                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[10]                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[11]                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[12]                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[13]                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[14]                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[15]                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[1]                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[2]                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[3]                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[4]                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[5]                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[6]                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[8]                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|sr[9]                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|count[1]                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|count[3]                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|count[4]                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|count[5]                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|count[6]                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|count[7]                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|read_req                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|td_shift[9]                                                                                                                                                          ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|wdata[1]                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|wdata[2]                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|wdata[3]                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|wdata[4]                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|wdata[5]                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|wdata[6]                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|wdata[7]                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_1:the_jtag_uart_1|alt_jtag_atlantic:jtag_uart_1_alt_jtag_atlantic|write                                                                                                                                                                ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[0]                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[2]                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[8]                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|count[9]                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|read_req                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|state                                                                                                                                                                ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|td_shift[0]                                                                                                                                                          ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|td_shift[10]                                                                                                                                                         ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|td_shift[1]                                                                                                                                                          ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|td_shift[2]                                                                                                                                                          ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|td_shift[3]                                                                                                                                                          ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|td_shift[4]                                                                                                                                                          ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|td_shift[5]                                                                                                                                                          ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|td_shift[6]                                                                                                                                                          ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|td_shift[7]                                                                                                                                                          ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|td_shift[8]                                                                                                                                                          ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:my_system|jtag_uart_3:the_jtag_uart_3|alt_jtag_atlantic:jtag_uart_3_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.140 ; 3.085 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.168 ; 7.177 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.785 ; -0.833 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.072 ; -1.201 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.249 ; 7.838 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.034 ; 6.617 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CLOCK_50   ; DRAM_CLK    ; 0.426 ;       ;       ; 0.857 ;
; CLOCK_50   ; VGA_CLK     ;       ; 1.596 ; 2.054 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CLOCK_50   ; DRAM_CLK    ; 0.187 ;       ;       ; 0.615 ;
; CLOCK_50   ; VGA_CLK     ;       ; 1.310 ; 1.764 ;       ;
+------------+-------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 198.533 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                             ; Synchronization Node                                                                                                                                                                                                                                                  ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; nios_system:my_system|cpu_3:the_cpu_3|hbreak_enabled                                                                                    ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Greater than 1 Billion ; Yes                     ;
; nios_system:my_system|cpu_2:the_cpu_2|hbreak_enabled                                                                                    ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Greater than 1 Billion ; Yes                     ;
; nios_system:my_system|cpu_0:the_cpu_0|hbreak_enabled                                                                                    ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Greater than 1 Billion ; Yes                     ;
; nios_system:my_system|cpu_1:the_cpu_1|hbreak_enabled                                                                                    ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Greater than 1 Billion ; Yes                     ;
; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_debug:the_cpu_1_nios2_oci_debug|monitor_ready ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_nios2_oci_debug:the_cpu_2_nios2_oci_debug|monitor_ready ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_nios2_oci_debug:the_cpu_3_nios2_oci_debug|monitor_ready ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:my_system|cpu_3:the_cpu_3|hbreak_enabled                                                                                                                                                                                                                 ;
; Synchronization Node    ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                           ; 198.533                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_3:the_cpu_3|hbreak_enabled                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.594       ;
;  nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.939       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:my_system|cpu_2:the_cpu_2|hbreak_enabled                                                                                                                                                                                                                 ;
; Synchronization Node    ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                           ; 198.603                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_2:the_cpu_2|hbreak_enabled                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.593       ;
;  nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 99.010       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:my_system|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                 ;
; Synchronization Node    ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                           ; 198.624                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.593       ;
;  nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 99.031       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:my_system|cpu_1:the_cpu_1|hbreak_enabled                                                                                                                                                                                                                 ;
; Synchronization Node    ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                           ; 198.634                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_1:the_cpu_1|hbreak_enabled                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.592       ;
;  nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 99.042       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_debug:the_cpu_1_nios2_oci_debug|monitor_ready                                                                                                                               ;
; Synchronization Node    ; nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                            ; 198.684                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_nios2_oci_debug:the_cpu_1_nios2_oci_debug|monitor_ready                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.594       ;
;  nios_system:my_system|cpu_1:the_cpu_1|cpu_1_nios2_oci:the_cpu_1_nios2_oci|cpu_1_jtag_debug_module_wrapper:the_cpu_1_jtag_debug_module_wrapper|cpu_1_jtag_debug_module_tck:the_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.090       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_nios2_oci_debug:the_cpu_2_nios2_oci_debug|monitor_ready                                                                                                                               ;
; Synchronization Node    ; nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                            ; 198.781                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_nios2_oci_debug:the_cpu_2_nios2_oci_debug|monitor_ready                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.593       ;
;  nios_system:my_system|cpu_2:the_cpu_2|cpu_2_nios2_oci:the_cpu_2_nios2_oci|cpu_2_jtag_debug_module_wrapper:the_cpu_2_jtag_debug_module_wrapper|cpu_2_jtag_debug_module_tck:the_cpu_2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.188       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                               ;
; Synchronization Node    ; nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                            ; 198.785                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.594       ;
;  nios_system:my_system|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.191       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_nios2_oci_debug:the_cpu_3_nios2_oci_debug|monitor_ready                                                                                                                               ;
; Synchronization Node    ; nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                            ; 198.801                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_nios2_oci_debug:the_cpu_3_nios2_oci_debug|monitor_ready                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.593       ;
;  nios_system:my_system|cpu_3:the_cpu_3|cpu_3_nios2_oci:the_cpu_3_nios2_oci|cpu_3_jtag_debug_module_wrapper:the_cpu_3_jtag_debug_module_wrapper|cpu_3_jtag_debug_module_tck:the_cpu_3_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.208       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 43.474 ; 0.179 ; 42.908   ; 0.565   ; 49.471              ;
;  altera_reserved_tck ; 43.474 ; 0.179 ; 42.908   ; 0.565   ; 49.471              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 6.457  ; 6.383  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 14.969 ; 15.143 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.785 ; -0.833 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.072 ; -1.201 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.839 ; 14.506 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.034 ; 6.617 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CLOCK_50   ; DRAM_CLK    ; 0.840 ;       ;       ; 0.954 ;
; CLOCK_50   ; VGA_CLK     ;       ; 2.979 ; 3.003 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CLOCK_50   ; DRAM_CLK    ; 0.187 ;       ;       ; 0.458 ;
; CLOCK_50   ; VGA_CLK     ;       ; 1.310 ; 1.764 ;       ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_CE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_OE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_UB_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_LB_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 6035     ; 0        ; 49       ; 9        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 6035     ; 0        ; 49       ; 9        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 294      ; 0        ; 9        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 294      ; 0        ; 9        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 55    ; 55   ;
; Unconstrained Input Port Paths  ; 264   ; 264  ;
; Unconstrained Output Ports      ; 208   ; 208  ;
; Unconstrained Output Port Paths ; 256   ; 256  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Thu Apr 12 11:18:26 2018
Info: Command: quartus_sta lights -c lights
Info: qsta_default_script.tcl version: #4
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_3uj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'cpu_0.sdc'
Info (332104): Reading SDC File: 'cpu_1.sdc'
Info (332104): Reading SDC File: 'cpu_2.sdc'
Info (332104): Reading SDC File: 'cpu_3.sdc'
Info (332104): Reading SDC File: '/usr/local/3rdparty/altera/quartus12/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc'
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: my_system|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: my_system|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: my_system|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 43.474
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    43.474         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.402         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 42.908
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    42.908         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.213
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.213         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.622
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.622         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 196.907 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: my_system|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: my_system|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: my_system|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 44.050
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    44.050         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.353         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 43.590
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    43.590         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.118
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.118         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.564
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.564         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 197.215 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: my_system|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: my_system|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: my_system|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 46.749
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    46.749         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.179         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 46.329
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    46.329         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.565
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.565         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.471
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.471         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 198.533 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 670 megabytes
    Info: Processing ended: Thu Apr 12 11:18:42 2018
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:19


