#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000200d202aeb0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v00000200d2143d80_0 .net "PC", 31 0, L_00000200d21d2e50;  1 drivers
v00000200d2143920_0 .net "cycles_consumed", 31 0, v00000200d2143e20_0;  1 drivers
v00000200d2144d20_0 .var "input_clk", 0 0;
v00000200d2143a60_0 .var "rst", 0 0;
S_00000200d1ed9f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_00000200d202aeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000200d2081180 .functor NOR 1, v00000200d2144d20_0, v00000200d212e250_0, C4<0>, C4<0>;
L_00000200d20812d0 .functor AND 1, v00000200d2111ad0_0, v00000200d2111a30_0, C4<1>, C4<1>;
L_00000200d20810a0 .functor AND 1, L_00000200d20812d0, L_00000200d2144be0, C4<1>, C4<1>;
L_00000200d2081340 .functor AND 1, v00000200d2103b90_0, v00000200d2103eb0_0, C4<1>, C4<1>;
L_00000200d2081420 .functor AND 1, L_00000200d2081340, L_00000200d2145680, C4<1>, C4<1>;
L_00000200d2081960 .functor AND 1, v00000200d212f1f0_0, v00000200d212ebb0_0, C4<1>, C4<1>;
L_00000200d2081490 .functor AND 1, L_00000200d2081960, L_00000200d2143b00, C4<1>, C4<1>;
L_00000200d20815e0 .functor AND 1, v00000200d2111ad0_0, v00000200d2111a30_0, C4<1>, C4<1>;
L_00000200d20808c0 .functor AND 1, L_00000200d20815e0, L_00000200d2144c80, C4<1>, C4<1>;
L_00000200d2081110 .functor AND 1, v00000200d2103b90_0, v00000200d2103eb0_0, C4<1>, C4<1>;
L_00000200d20821b0 .functor AND 1, L_00000200d2081110, L_00000200d2143c40, C4<1>, C4<1>;
L_00000200d2081650 .functor AND 1, v00000200d212f1f0_0, v00000200d212ebb0_0, C4<1>, C4<1>;
L_00000200d20816c0 .functor AND 1, L_00000200d2081650, L_00000200d2144dc0, C4<1>, C4<1>;
L_00000200d214e3a0 .functor NOT 1, L_00000200d2081180, C4<0>, C4<0>, C4<0>;
L_00000200d214e330 .functor NOT 1, L_00000200d2081180, C4<0>, C4<0>, C4<0>;
L_00000200d21559b0 .functor NOT 1, L_00000200d2081180, C4<0>, C4<0>, C4<0>;
L_00000200d2156970 .functor NOT 1, L_00000200d2081180, C4<0>, C4<0>, C4<0>;
L_00000200d2156a50 .functor NOT 1, L_00000200d2081180, C4<0>, C4<0>, C4<0>;
L_00000200d21d2e50 .functor BUFZ 32, v00000200d212c950_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000200d212d2b0_0 .net "EX1_ALU_OPER1", 31 0, L_00000200d214ef00;  1 drivers
v00000200d212d350_0 .net "EX1_ALU_OPER2", 31 0, L_00000200d21566d0;  1 drivers
v00000200d212e7f0_0 .net "EX1_PC", 31 0, v00000200d2115630_0;  1 drivers
v00000200d212d530_0 .net "EX1_PFC", 31 0, v00000200d2114690_0;  1 drivers
v00000200d212da30_0 .net "EX1_PFC_to_IF", 31 0, L_00000200d21422a0;  1 drivers
v00000200d212dad0_0 .net "EX1_forward_to_B", 31 0, v00000200d21156d0_0;  1 drivers
v00000200d212e570_0 .net "EX1_is_beq", 0 0, v00000200d2114050_0;  1 drivers
v00000200d212e6b0_0 .net "EX1_is_bne", 0 0, v00000200d2114410_0;  1 drivers
v00000200d2130230_0 .net "EX1_is_jal", 0 0, v00000200d2114ff0_0;  1 drivers
v00000200d212fd30_0 .net "EX1_is_jr", 0 0, v00000200d2114c30_0;  1 drivers
v00000200d2131090_0 .net "EX1_is_oper2_immed", 0 0, v00000200d2114190_0;  1 drivers
v00000200d2131bd0_0 .net "EX1_memread", 0 0, v00000200d21149b0_0;  1 drivers
v00000200d2130eb0_0 .net "EX1_memwrite", 0 0, v00000200d2114230_0;  1 drivers
v00000200d2131db0_0 .net "EX1_opcode", 11 0, v00000200d2115130_0;  1 drivers
v00000200d21305f0_0 .net "EX1_predicted", 0 0, v00000200d21144b0_0;  1 drivers
v00000200d2130870_0 .net "EX1_rd_ind", 4 0, v00000200d2114910_0;  1 drivers
v00000200d2130550_0 .net "EX1_rd_indzero", 0 0, v00000200d2114550_0;  1 drivers
v00000200d2131270_0 .net "EX1_regwrite", 0 0, v00000200d21145f0_0;  1 drivers
v00000200d21319f0_0 .net "EX1_rs1", 31 0, v00000200d21147d0_0;  1 drivers
v00000200d2130cd0_0 .net "EX1_rs1_ind", 4 0, v00000200d2114870_0;  1 drivers
v00000200d212fdd0_0 .net "EX1_rs2", 31 0, v00000200d2114a50_0;  1 drivers
v00000200d2130b90_0 .net "EX1_rs2_ind", 4 0, v00000200d2114af0_0;  1 drivers
v00000200d2130190_0 .net "EX1_rs2_out", 31 0, L_00000200d2154f30;  1 drivers
v00000200d2131a90_0 .net "EX2_ALU_OPER1", 31 0, v00000200d2112890_0;  1 drivers
v00000200d2131e50_0 .net "EX2_ALU_OPER2", 31 0, v00000200d2112430_0;  1 drivers
v00000200d212fa10_0 .net "EX2_ALU_OUT", 31 0, L_00000200d2141260;  1 drivers
v00000200d2130690_0 .net "EX2_PC", 31 0, v00000200d2113470_0;  1 drivers
v00000200d2131c70_0 .net "EX2_PFC_to_IF", 31 0, v00000200d2112250_0;  1 drivers
v00000200d2130730_0 .net "EX2_forward_to_B", 31 0, v00000200d2113650_0;  1 drivers
v00000200d212fe70_0 .net "EX2_is_beq", 0 0, v00000200d21136f0_0;  1 drivers
v00000200d2131310_0 .net "EX2_is_bne", 0 0, v00000200d21122f0_0;  1 drivers
v00000200d212ff10_0 .net "EX2_is_jal", 0 0, v00000200d2112070_0;  1 drivers
v00000200d2130c30_0 .net "EX2_is_jr", 0 0, v00000200d2113bf0_0;  1 drivers
v00000200d212ffb0_0 .net "EX2_is_oper2_immed", 0 0, v00000200d2113f10_0;  1 drivers
v00000200d2130370_0 .net "EX2_memread", 0 0, v00000200d2113c90_0;  1 drivers
v00000200d2130f50_0 .net "EX2_memwrite", 0 0, v00000200d2113d30_0;  1 drivers
v00000200d2130d70_0 .net "EX2_opcode", 11 0, v00000200d2111e90_0;  1 drivers
v00000200d2130050_0 .net "EX2_predicted", 0 0, v00000200d2113e70_0;  1 drivers
v00000200d2130e10_0 .net "EX2_rd_ind", 4 0, v00000200d2112930_0;  1 drivers
v00000200d21300f0_0 .net "EX2_rd_indzero", 0 0, v00000200d2111a30_0;  1 drivers
v00000200d21302d0_0 .net "EX2_regwrite", 0 0, v00000200d2111ad0_0;  1 drivers
v00000200d2131810_0 .net "EX2_rs1", 31 0, v00000200d2112110_0;  1 drivers
v00000200d212fab0_0 .net "EX2_rs1_ind", 4 0, v00000200d21124d0_0;  1 drivers
v00000200d2130ff0_0 .net "EX2_rs2_ind", 4 0, v00000200d2112570_0;  1 drivers
v00000200d2131130_0 .net "EX2_rs2_out", 31 0, v00000200d2112a70_0;  1 drivers
v00000200d2130410_0 .net "ID_INST", 31 0, v00000200d2119ba0_0;  1 drivers
v00000200d2130910_0 .net "ID_PC", 31 0, v00000200d2119c40_0;  1 drivers
v00000200d21304b0_0 .net "ID_PFC_to_EX", 31 0, L_00000200d21477a0;  1 drivers
v00000200d21318b0_0 .net "ID_PFC_to_IF", 31 0, L_00000200d21466c0;  1 drivers
v00000200d21311d0_0 .net "ID_forward_to_B", 31 0, L_00000200d2147ca0;  1 drivers
v00000200d2131d10_0 .net "ID_is_beq", 0 0, L_00000200d21461c0;  1 drivers
v00000200d21313b0_0 .net "ID_is_bne", 0 0, L_00000200d2146260;  1 drivers
v00000200d2130a50_0 .net "ID_is_j", 0 0, L_00000200d2148920;  1 drivers
v00000200d2130af0_0 .net "ID_is_jal", 0 0, L_00000200d2148ce0;  1 drivers
v00000200d21309b0_0 .net "ID_is_jr", 0 0, L_00000200d21463a0;  1 drivers
v00000200d21307d0_0 .net "ID_is_oper2_immed", 0 0, L_00000200d214dfb0;  1 drivers
v00000200d2131450_0 .net "ID_memread", 0 0, L_00000200d2148ec0;  1 drivers
v00000200d212fb50_0 .net "ID_memwrite", 0 0, L_00000200d21487e0;  1 drivers
v00000200d21314f0_0 .net "ID_opcode", 11 0, v00000200d21323f0_0;  1 drivers
v00000200d2131590_0 .net "ID_predicted", 0 0, v00000200d211bfe0_0;  1 drivers
v00000200d212fbf0_0 .net "ID_rd_ind", 4 0, v00000200d2132530_0;  1 drivers
v00000200d21320d0_0 .net "ID_regwrite", 0 0, L_00000200d2148c40;  1 drivers
v00000200d2131630_0 .net "ID_rs1", 31 0, v00000200d21165e0_0;  1 drivers
v00000200d2131ef0_0 .net "ID_rs1_ind", 4 0, v00000200d2132490_0;  1 drivers
v00000200d21316d0_0 .net "ID_rs2", 31 0, v00000200d2116680_0;  1 drivers
v00000200d212fc90_0 .net "ID_rs2_ind", 4 0, v00000200d2132350_0;  1 drivers
v00000200d2131770_0 .net "IF_INST", 31 0, L_00000200d214d5a0;  1 drivers
v00000200d2131f90_0 .net "IF_pc", 31 0, v00000200d212c950_0;  1 drivers
v00000200d2131950_0 .net "MEM_ALU_OUT", 31 0, v00000200d2101e30_0;  1 drivers
v00000200d2131b30_0 .net "MEM_Data_mem_out", 31 0, v00000200d212e110_0;  1 drivers
v00000200d2132030_0 .net "MEM_memread", 0 0, v00000200d2103a50_0;  1 drivers
v00000200d2132170_0 .net "MEM_memwrite", 0 0, v00000200d2103690_0;  1 drivers
v00000200d2143ec0_0 .net "MEM_opcode", 11 0, v00000200d21020b0_0;  1 drivers
v00000200d2144640_0 .net "MEM_rd_ind", 4 0, v00000200d2101c50_0;  1 drivers
v00000200d2143ba0_0 .net "MEM_rd_indzero", 0 0, v00000200d2103eb0_0;  1 drivers
v00000200d2145d60_0 .net "MEM_regwrite", 0 0, v00000200d2103b90_0;  1 drivers
v00000200d2145b80_0 .net "MEM_rs2", 31 0, v00000200d21032d0_0;  1 drivers
v00000200d21457c0_0 .net "PC", 31 0, L_00000200d21d2e50;  alias, 1 drivers
v00000200d2145720_0 .net "STALL_ID1_FLUSH", 0 0, v00000200d211cd00_0;  1 drivers
v00000200d2144f00_0 .net "STALL_ID2_FLUSH", 0 0, v00000200d211ce40_0;  1 drivers
v00000200d2145400_0 .net "STALL_IF_FLUSH", 0 0, v00000200d211dd40_0;  1 drivers
v00000200d21454a0_0 .net "WB_ALU_OUT", 31 0, v00000200d212f830_0;  1 drivers
v00000200d2143f60_0 .net "WB_Data_mem_out", 31 0, v00000200d212dfd0_0;  1 drivers
v00000200d2145900_0 .net "WB_memread", 0 0, v00000200d212d850_0;  1 drivers
v00000200d2145180_0 .net "WB_rd_ind", 4 0, v00000200d212f650_0;  1 drivers
v00000200d2145a40_0 .net "WB_rd_indzero", 0 0, v00000200d212ebb0_0;  1 drivers
v00000200d2143ce0_0 .net "WB_regwrite", 0 0, v00000200d212f1f0_0;  1 drivers
v00000200d2144500_0 .net "Wrong_prediction", 0 0, L_00000200d2156b30;  1 drivers
v00000200d21455e0_0 .net *"_ivl_1", 0 0, L_00000200d20812d0;  1 drivers
v00000200d2144140_0 .net *"_ivl_13", 0 0, L_00000200d2081960;  1 drivers
v00000200d2144000_0 .net *"_ivl_14", 0 0, L_00000200d2143b00;  1 drivers
v00000200d21440a0_0 .net *"_ivl_19", 0 0, L_00000200d20815e0;  1 drivers
v00000200d21441e0_0 .net *"_ivl_2", 0 0, L_00000200d2144be0;  1 drivers
v00000200d2145e00_0 .net *"_ivl_20", 0 0, L_00000200d2144c80;  1 drivers
v00000200d2144280_0 .net *"_ivl_25", 0 0, L_00000200d2081110;  1 drivers
v00000200d2144fa0_0 .net *"_ivl_26", 0 0, L_00000200d2143c40;  1 drivers
v00000200d2145040_0 .net *"_ivl_31", 0 0, L_00000200d2081650;  1 drivers
v00000200d21448c0_0 .net *"_ivl_32", 0 0, L_00000200d2144dc0;  1 drivers
v00000200d21439c0_0 .net *"_ivl_40", 31 0, L_00000200d2148a60;  1 drivers
L_00000200d2160c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200d2145c20_0 .net *"_ivl_43", 26 0, L_00000200d2160c58;  1 drivers
L_00000200d2160ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200d21459a0_0 .net/2u *"_ivl_44", 31 0, L_00000200d2160ca0;  1 drivers
v00000200d2145ea0_0 .net *"_ivl_52", 31 0, L_00000200d21ba900;  1 drivers
L_00000200d2160d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200d2144320_0 .net *"_ivl_55", 26 0, L_00000200d2160d30;  1 drivers
L_00000200d2160d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200d2143880_0 .net/2u *"_ivl_56", 31 0, L_00000200d2160d78;  1 drivers
v00000200d2144e60_0 .net *"_ivl_7", 0 0, L_00000200d2081340;  1 drivers
v00000200d21443c0_0 .net *"_ivl_8", 0 0, L_00000200d2145680;  1 drivers
v00000200d2144460_0 .net "alu_selA", 1 0, L_00000200d2145360;  1 drivers
v00000200d21445a0_0 .net "alu_selB", 1 0, L_00000200d2148240;  1 drivers
v00000200d2145220_0 .net "clk", 0 0, L_00000200d2081180;  1 drivers
v00000200d2143e20_0 .var "cycles_consumed", 31 0;
v00000200d21446e0_0 .net "exhaz", 0 0, L_00000200d2081420;  1 drivers
v00000200d2145f40_0 .net "exhaz2", 0 0, L_00000200d20821b0;  1 drivers
v00000200d2145860_0 .net "hlt", 0 0, v00000200d212e250_0;  1 drivers
v00000200d2144b40_0 .net "idhaz", 0 0, L_00000200d20810a0;  1 drivers
v00000200d2144780_0 .net "idhaz2", 0 0, L_00000200d20808c0;  1 drivers
v00000200d21450e0_0 .net "if_id_write", 0 0, v00000200d211db60_0;  1 drivers
v00000200d2145ae0_0 .net "input_clk", 0 0, v00000200d2144d20_0;  1 drivers
v00000200d2144820_0 .net "is_branch_and_taken", 0 0, L_00000200d214d370;  1 drivers
v00000200d2145540_0 .net "memhaz", 0 0, L_00000200d2081490;  1 drivers
v00000200d2145cc0_0 .net "memhaz2", 0 0, L_00000200d20816c0;  1 drivers
v00000200d21452c0_0 .net "pc_src", 2 0, L_00000200d21481a0;  1 drivers
v00000200d21437e0_0 .net "pc_write", 0 0, v00000200d211dc00_0;  1 drivers
v00000200d2144960_0 .net "rst", 0 0, v00000200d2143a60_0;  1 drivers
v00000200d2144a00_0 .net "store_rs2_forward", 1 0, L_00000200d2147840;  1 drivers
v00000200d2144aa0_0 .net "wdata_to_reg_file", 31 0, L_00000200d2156900;  1 drivers
E_00000200d208c740/0 .event negedge, v00000200d211c760_0;
E_00000200d208c740/1 .event posedge, v00000200d2102c90_0;
E_00000200d208c740 .event/or E_00000200d208c740/0, E_00000200d208c740/1;
L_00000200d2144be0 .cmp/eq 5, v00000200d2112930_0, v00000200d2114870_0;
L_00000200d2145680 .cmp/eq 5, v00000200d2101c50_0, v00000200d2114870_0;
L_00000200d2143b00 .cmp/eq 5, v00000200d212f650_0, v00000200d2114870_0;
L_00000200d2144c80 .cmp/eq 5, v00000200d2112930_0, v00000200d2114af0_0;
L_00000200d2143c40 .cmp/eq 5, v00000200d2101c50_0, v00000200d2114af0_0;
L_00000200d2144dc0 .cmp/eq 5, v00000200d212f650_0, v00000200d2114af0_0;
L_00000200d2148a60 .concat [ 5 27 0 0], v00000200d2132530_0, L_00000200d2160c58;
L_00000200d2148b00 .cmp/ne 32, L_00000200d2148a60, L_00000200d2160ca0;
L_00000200d21ba900 .concat [ 5 27 0 0], v00000200d2112930_0, L_00000200d2160d30;
L_00000200d21bc7a0 .cmp/ne 32, L_00000200d21ba900, L_00000200d2160d78;
S_00000200d1e5d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000200d1ed9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000200d2081570 .functor NOT 1, L_00000200d2081420, C4<0>, C4<0>, C4<0>;
L_00000200d20820d0 .functor AND 1, L_00000200d2081490, L_00000200d2081570, C4<1>, C4<1>;
L_00000200d2081b20 .functor OR 1, L_00000200d20810a0, L_00000200d20820d0, C4<0>, C4<0>;
L_00000200d2082140 .functor OR 1, L_00000200d20810a0, L_00000200d2081420, C4<0>, C4<0>;
v00000200d20aa8b0_0 .net *"_ivl_12", 0 0, L_00000200d2082140;  1 drivers
v00000200d20aaf90_0 .net *"_ivl_2", 0 0, L_00000200d2081570;  1 drivers
v00000200d20abdf0_0 .net *"_ivl_5", 0 0, L_00000200d20820d0;  1 drivers
v00000200d20ab030_0 .net *"_ivl_7", 0 0, L_00000200d2081b20;  1 drivers
v00000200d20aa9f0_0 .net "alu_selA", 1 0, L_00000200d2145360;  alias, 1 drivers
v00000200d20aa950_0 .net "exhaz", 0 0, L_00000200d2081420;  alias, 1 drivers
v00000200d20ab0d0_0 .net "idhaz", 0 0, L_00000200d20810a0;  alias, 1 drivers
v00000200d20ac6b0_0 .net "memhaz", 0 0, L_00000200d2081490;  alias, 1 drivers
L_00000200d2145360 .concat8 [ 1 1 0 0], L_00000200d2081b20, L_00000200d2082140;
S_00000200d1e5d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000200d1ed9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000200d20819d0 .functor NOT 1, L_00000200d20821b0, C4<0>, C4<0>, C4<0>;
L_00000200d2081ab0 .functor AND 1, L_00000200d20816c0, L_00000200d20819d0, C4<1>, C4<1>;
L_00000200d2081b90 .functor OR 1, L_00000200d20808c0, L_00000200d2081ab0, C4<0>, C4<0>;
L_00000200d2081a40 .functor NOT 1, v00000200d2114190_0, C4<0>, C4<0>, C4<0>;
L_00000200d2082370 .functor AND 1, L_00000200d2081b90, L_00000200d2081a40, C4<1>, C4<1>;
L_00000200d20823e0 .functor OR 1, L_00000200d20808c0, L_00000200d20821b0, C4<0>, C4<0>;
L_00000200d2080a80 .functor NOT 1, v00000200d2114190_0, C4<0>, C4<0>, C4<0>;
L_00000200d2080af0 .functor AND 1, L_00000200d20823e0, L_00000200d2080a80, C4<1>, C4<1>;
v00000200d20abcb0_0 .net "EX1_is_oper2_immed", 0 0, v00000200d2114190_0;  alias, 1 drivers
v00000200d20abe90_0 .net *"_ivl_11", 0 0, L_00000200d2082370;  1 drivers
v00000200d20abf30_0 .net *"_ivl_16", 0 0, L_00000200d20823e0;  1 drivers
v00000200d20ac070_0 .net *"_ivl_17", 0 0, L_00000200d2080a80;  1 drivers
v00000200d20ac4d0_0 .net *"_ivl_2", 0 0, L_00000200d20819d0;  1 drivers
v00000200d20aaa90_0 .net *"_ivl_20", 0 0, L_00000200d2080af0;  1 drivers
v00000200d20ab2b0_0 .net *"_ivl_5", 0 0, L_00000200d2081ab0;  1 drivers
v00000200d20ab710_0 .net *"_ivl_7", 0 0, L_00000200d2081b90;  1 drivers
v00000200d20ab350_0 .net *"_ivl_8", 0 0, L_00000200d2081a40;  1 drivers
v00000200d20ab3f0_0 .net "alu_selB", 1 0, L_00000200d2148240;  alias, 1 drivers
v00000200d20ab8f0_0 .net "exhaz", 0 0, L_00000200d20821b0;  alias, 1 drivers
v00000200d20aba30_0 .net "idhaz", 0 0, L_00000200d20808c0;  alias, 1 drivers
v00000200d20aab30_0 .net "memhaz", 0 0, L_00000200d20816c0;  alias, 1 drivers
L_00000200d2148240 .concat8 [ 1 1 0 0], L_00000200d2082370, L_00000200d2080af0;
S_00000200d1e569c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000200d1ed9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000200d2082530 .functor NOT 1, L_00000200d20821b0, C4<0>, C4<0>, C4<0>;
L_00000200d20826f0 .functor AND 1, L_00000200d20816c0, L_00000200d2082530, C4<1>, C4<1>;
L_00000200d2082610 .functor OR 1, L_00000200d20808c0, L_00000200d20826f0, C4<0>, C4<0>;
L_00000200d2082680 .functor OR 1, L_00000200d20808c0, L_00000200d20821b0, C4<0>, C4<0>;
v00000200d20ab490_0 .net *"_ivl_12", 0 0, L_00000200d2082680;  1 drivers
v00000200d20ab530_0 .net *"_ivl_2", 0 0, L_00000200d2082530;  1 drivers
v00000200d20ac110_0 .net *"_ivl_5", 0 0, L_00000200d20826f0;  1 drivers
v00000200d20ac390_0 .net *"_ivl_7", 0 0, L_00000200d2082610;  1 drivers
v00000200d20ac570_0 .net "exhaz", 0 0, L_00000200d20821b0;  alias, 1 drivers
v00000200d20ac610_0 .net "idhaz", 0 0, L_00000200d20808c0;  alias, 1 drivers
v00000200d2025e00_0 .net "memhaz", 0 0, L_00000200d20816c0;  alias, 1 drivers
v00000200d2024320_0 .net "store_rs2_forward", 1 0, L_00000200d2147840;  alias, 1 drivers
L_00000200d2147840 .concat8 [ 1 1 0 0], L_00000200d2082610, L_00000200d2082680;
S_00000200d1e56b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_00000200d1ed9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000200d2024c80_0 .net "EX_ALU_OUT", 31 0, L_00000200d2141260;  alias, 1 drivers
v00000200d2025400_0 .net "EX_memread", 0 0, v00000200d2113c90_0;  alias, 1 drivers
v00000200d200f7e0_0 .net "EX_memwrite", 0 0, v00000200d2113d30_0;  alias, 1 drivers
v00000200d200ff60_0 .net "EX_opcode", 11 0, v00000200d2111e90_0;  alias, 1 drivers
v00000200d2101f70_0 .net "EX_rd_ind", 4 0, v00000200d2112930_0;  alias, 1 drivers
v00000200d21023d0_0 .net "EX_rd_indzero", 0 0, L_00000200d21bc7a0;  1 drivers
v00000200d21021f0_0 .net "EX_regwrite", 0 0, v00000200d2111ad0_0;  alias, 1 drivers
v00000200d2102290_0 .net "EX_rs2_out", 31 0, v00000200d2112a70_0;  alias, 1 drivers
v00000200d2101e30_0 .var "MEM_ALU_OUT", 31 0;
v00000200d2103a50_0 .var "MEM_memread", 0 0;
v00000200d2103690_0 .var "MEM_memwrite", 0 0;
v00000200d21020b0_0 .var "MEM_opcode", 11 0;
v00000200d2101c50_0 .var "MEM_rd_ind", 4 0;
v00000200d2103eb0_0 .var "MEM_rd_indzero", 0 0;
v00000200d2103b90_0 .var "MEM_regwrite", 0 0;
v00000200d21032d0_0 .var "MEM_rs2", 31 0;
v00000200d2102010_0 .net "clk", 0 0, L_00000200d2156970;  1 drivers
v00000200d2102c90_0 .net "rst", 0 0, v00000200d2143a60_0;  alias, 1 drivers
E_00000200d208c780 .event posedge, v00000200d2102c90_0, v00000200d2102010_0;
S_00000200d1ec9aa0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000200d1ed9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000200d1eb1490 .param/l "add" 0 9 6, C4<000000100000>;
P_00000200d1eb14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000200d1eb1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000200d1eb1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000200d1eb1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000200d1eb15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000200d1eb15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000200d1eb1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000200d1eb1650 .param/l "j" 0 9 19, C4<000010000000>;
P_00000200d1eb1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000200d1eb16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000200d1eb16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000200d1eb1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000200d1eb1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000200d1eb17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000200d1eb17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000200d1eb1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000200d1eb1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000200d1eb1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000200d1eb18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000200d1eb18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000200d1eb1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000200d1eb1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000200d1eb1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000200d1eb19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000200d2155240 .functor XOR 1, L_00000200d21558d0, v00000200d2113e70_0, C4<0>, C4<0>;
L_00000200d21552b0 .functor NOT 1, L_00000200d2155240, C4<0>, C4<0>, C4<0>;
L_00000200d21569e0 .functor OR 1, v00000200d2143a60_0, L_00000200d21552b0, C4<0>, C4<0>;
L_00000200d2156b30 .functor NOT 1, L_00000200d21569e0, C4<0>, C4<0>, C4<0>;
v00000200d2105d00_0 .net "ALU_OP", 3 0, v00000200d2107560_0;  1 drivers
v00000200d2108500_0 .net "BranchDecision", 0 0, L_00000200d21558d0;  1 drivers
v00000200d2109040_0 .net "CF", 0 0, v00000200d2107420_0;  1 drivers
v00000200d2108b40_0 .net "EX_opcode", 11 0, v00000200d2111e90_0;  alias, 1 drivers
v00000200d21094a0_0 .net "Wrong_prediction", 0 0, L_00000200d2156b30;  alias, 1 drivers
v00000200d2109720_0 .net "ZF", 0 0, L_00000200d2155e10;  1 drivers
L_00000200d2160ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000200d2108320_0 .net/2u *"_ivl_0", 31 0, L_00000200d2160ce8;  1 drivers
v00000200d2108280_0 .net *"_ivl_11", 0 0, L_00000200d21569e0;  1 drivers
v00000200d2108780_0 .net *"_ivl_2", 31 0, L_00000200d21420c0;  1 drivers
v00000200d21090e0_0 .net *"_ivl_6", 0 0, L_00000200d2155240;  1 drivers
v00000200d2109180_0 .net *"_ivl_8", 0 0, L_00000200d21552b0;  1 drivers
v00000200d2108fa0_0 .net "alu_out", 31 0, L_00000200d2141260;  alias, 1 drivers
v00000200d2109540_0 .net "alu_outw", 31 0, v00000200d21074c0_0;  1 drivers
v00000200d2109360_0 .net "is_beq", 0 0, v00000200d21136f0_0;  alias, 1 drivers
v00000200d2109220_0 .net "is_bne", 0 0, v00000200d21122f0_0;  alias, 1 drivers
v00000200d2108a00_0 .net "is_jal", 0 0, v00000200d2112070_0;  alias, 1 drivers
v00000200d2108640_0 .net "oper1", 31 0, v00000200d2112890_0;  alias, 1 drivers
v00000200d21095e0_0 .net "oper2", 31 0, v00000200d2112430_0;  alias, 1 drivers
v00000200d21083c0_0 .net "pc", 31 0, v00000200d2113470_0;  alias, 1 drivers
v00000200d21085a0_0 .net "predicted", 0 0, v00000200d2113e70_0;  alias, 1 drivers
v00000200d21092c0_0 .net "rst", 0 0, v00000200d2143a60_0;  alias, 1 drivers
L_00000200d21420c0 .arith/sum 32, v00000200d2113470_0, L_00000200d2160ce8;
L_00000200d2141260 .functor MUXZ 32, v00000200d21074c0_0, L_00000200d21420c0, v00000200d2112070_0, C4<>;
S_00000200d1ec9c30 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000200d1ec9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000200d21551d0 .functor AND 1, v00000200d21136f0_0, L_00000200d2155780, C4<1>, C4<1>;
L_00000200d2155860 .functor NOT 1, L_00000200d2155780, C4<0>, C4<0>, C4<0>;
L_00000200d21550f0 .functor AND 1, v00000200d21122f0_0, L_00000200d2155860, C4<1>, C4<1>;
L_00000200d21558d0 .functor OR 1, L_00000200d21551d0, L_00000200d21550f0, C4<0>, C4<0>;
v00000200d21077e0_0 .net "BranchDecision", 0 0, L_00000200d21558d0;  alias, 1 drivers
v00000200d2107ec0_0 .net *"_ivl_2", 0 0, L_00000200d2155860;  1 drivers
v00000200d2106340_0 .net "is_beq", 0 0, v00000200d21136f0_0;  alias, 1 drivers
v00000200d2106c00_0 .net "is_beq_taken", 0 0, L_00000200d21551d0;  1 drivers
v00000200d2107380_0 .net "is_bne", 0 0, v00000200d21122f0_0;  alias, 1 drivers
v00000200d2106480_0 .net "is_bne_taken", 0 0, L_00000200d21550f0;  1 drivers
v00000200d2106ca0_0 .net "is_eq", 0 0, L_00000200d2155780;  1 drivers
v00000200d2106520_0 .net "oper1", 31 0, v00000200d2112890_0;  alias, 1 drivers
v00000200d21065c0_0 .net "oper2", 31 0, v00000200d2112430_0;  alias, 1 drivers
S_00000200d1f10140 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000200d1ec9c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000200d2155f60 .functor XOR 1, L_00000200d2143420, L_00000200d2140fe0, C4<0>, C4<0>;
L_00000200d2154d70 .functor XOR 1, L_00000200d2142a20, L_00000200d21434c0, C4<0>, C4<0>;
L_00000200d21557f0 .functor XOR 1, L_00000200d21423e0, L_00000200d2143560, C4<0>, C4<0>;
L_00000200d21562e0 .functor XOR 1, L_00000200d2141300, L_00000200d21425c0, C4<0>, C4<0>;
L_00000200d21563c0 .functor XOR 1, L_00000200d2141620, L_00000200d2142ac0, C4<0>, C4<0>;
L_00000200d2155080 .functor XOR 1, L_00000200d21428e0, L_00000200d2142980, C4<0>, C4<0>;
L_00000200d2156040 .functor XOR 1, L_00000200d21c0e40, L_00000200d21c1340, C4<0>, C4<0>;
L_00000200d2156740 .functor XOR 1, L_00000200d21bf220, L_00000200d21c0800, C4<0>, C4<0>;
L_00000200d2155a20 .functor XOR 1, L_00000200d21bf7c0, L_00000200d21bfea0, C4<0>, C4<0>;
L_00000200d2156200 .functor XOR 1, L_00000200d21c1700, L_00000200d21bf680, C4<0>, C4<0>;
L_00000200d2156270 .functor XOR 1, L_00000200d21bfd60, L_00000200d21c1480, C4<0>, C4<0>;
L_00000200d21554e0 .functor XOR 1, L_00000200d21bf4a0, L_00000200d21bfa40, C4<0>, C4<0>;
L_00000200d21555c0 .functor XOR 1, L_00000200d21bf860, L_00000200d21c15c0, C4<0>, C4<0>;
L_00000200d2154c90 .functor XOR 1, L_00000200d21bfe00, L_00000200d21c0ee0, C4<0>, C4<0>;
L_00000200d2154e50 .functor XOR 1, L_00000200d21bfc20, L_00000200d21c08a0, C4<0>, C4<0>;
L_00000200d21556a0 .functor XOR 1, L_00000200d21bff40, L_00000200d21bffe0, C4<0>, C4<0>;
L_00000200d2156820 .functor XOR 1, L_00000200d21c1160, L_00000200d21c17a0, C4<0>, C4<0>;
L_00000200d2156350 .functor XOR 1, L_00000200d21c0080, L_00000200d21c0940, C4<0>, C4<0>;
L_00000200d2155710 .functor XOR 1, L_00000200d21c0620, L_00000200d21c13e0, C4<0>, C4<0>;
L_00000200d21564a0 .functor XOR 1, L_00000200d21c0120, L_00000200d21bf720, C4<0>, C4<0>;
L_00000200d2155940 .functor XOR 1, L_00000200d21bf900, L_00000200d21c10c0, C4<0>, C4<0>;
L_00000200d21560b0 .functor XOR 1, L_00000200d21bf2c0, L_00000200d21c09e0, C4<0>, C4<0>;
L_00000200d2156430 .functor XOR 1, L_00000200d21c0f80, L_00000200d21c01c0, C4<0>, C4<0>;
L_00000200d2155550 .functor XOR 1, L_00000200d21c0260, L_00000200d21bf540, C4<0>, C4<0>;
L_00000200d21567b0 .functor XOR 1, L_00000200d21c1200, L_00000200d21c12a0, C4<0>, C4<0>;
L_00000200d2156580 .functor XOR 1, L_00000200d21c0440, L_00000200d21c1520, C4<0>, C4<0>;
L_00000200d21565f0 .functor XOR 1, L_00000200d21c0300, L_00000200d21bfcc0, C4<0>, C4<0>;
L_00000200d2156660 .functor XOR 1, L_00000200d21c1020, L_00000200d21c03a0, C4<0>, C4<0>;
L_00000200d2155630 .functor XOR 1, L_00000200d21c04e0, L_00000200d21c1840, C4<0>, C4<0>;
L_00000200d2154d00 .functor XOR 1, L_00000200d21c18e0, L_00000200d21c0580, C4<0>, C4<0>;
L_00000200d2155b70 .functor XOR 1, L_00000200d21c0a80, L_00000200d21c06c0, C4<0>, C4<0>;
L_00000200d2155010 .functor XOR 1, L_00000200d21bf5e0, L_00000200d21bfae0, C4<0>, C4<0>;
L_00000200d2155780/0/0 .functor OR 1, L_00000200d21bf180, L_00000200d21c0760, L_00000200d21bf360, L_00000200d21bfb80;
L_00000200d2155780/0/4 .functor OR 1, L_00000200d21c0b20, L_00000200d21c0bc0, L_00000200d21c0c60, L_00000200d21c0d00;
L_00000200d2155780/0/8 .functor OR 1, L_00000200d21c0da0, L_00000200d21c1660, L_00000200d21bf400, L_00000200d21c1c00;
L_00000200d2155780/0/12 .functor OR 1, L_00000200d21c1ac0, L_00000200d21c1f20, L_00000200d21c1d40, L_00000200d21c1fc0;
L_00000200d2155780/0/16 .functor OR 1, L_00000200d21c1b60, L_00000200d21c1de0, L_00000200d21c1e80, L_00000200d21c2060;
L_00000200d2155780/0/20 .functor OR 1, L_00000200d21c1980, L_00000200d21c1a20, L_00000200d21c1ca0, L_00000200d21bc160;
L_00000200d2155780/0/24 .functor OR 1, L_00000200d21baae0, L_00000200d21ba9a0, L_00000200d21bb080, L_00000200d21ba860;
L_00000200d2155780/0/28 .functor OR 1, L_00000200d21bbda0, L_00000200d21ba7c0, L_00000200d21ba180, L_00000200d21bb440;
L_00000200d2155780/1/0 .functor OR 1, L_00000200d2155780/0/0, L_00000200d2155780/0/4, L_00000200d2155780/0/8, L_00000200d2155780/0/12;
L_00000200d2155780/1/4 .functor OR 1, L_00000200d2155780/0/16, L_00000200d2155780/0/20, L_00000200d2155780/0/24, L_00000200d2155780/0/28;
L_00000200d2155780 .functor NOR 1, L_00000200d2155780/1/0, L_00000200d2155780/1/4, C4<0>, C4<0>;
v00000200d2102bf0_0 .net *"_ivl_0", 0 0, L_00000200d2155f60;  1 drivers
v00000200d2103ff0_0 .net *"_ivl_101", 0 0, L_00000200d21c17a0;  1 drivers
v00000200d2101a70_0 .net *"_ivl_102", 0 0, L_00000200d2156350;  1 drivers
v00000200d2102f10_0 .net *"_ivl_105", 0 0, L_00000200d21c0080;  1 drivers
v00000200d2103550_0 .net *"_ivl_107", 0 0, L_00000200d21c0940;  1 drivers
v00000200d2101d90_0 .net *"_ivl_108", 0 0, L_00000200d2155710;  1 drivers
v00000200d2103050_0 .net *"_ivl_11", 0 0, L_00000200d21434c0;  1 drivers
v00000200d2101ed0_0 .net *"_ivl_111", 0 0, L_00000200d21c0620;  1 drivers
v00000200d2102150_0 .net *"_ivl_113", 0 0, L_00000200d21c13e0;  1 drivers
v00000200d2102470_0 .net *"_ivl_114", 0 0, L_00000200d21564a0;  1 drivers
v00000200d2102d30_0 .net *"_ivl_117", 0 0, L_00000200d21c0120;  1 drivers
v00000200d2102e70_0 .net *"_ivl_119", 0 0, L_00000200d21bf720;  1 drivers
v00000200d2103f50_0 .net *"_ivl_12", 0 0, L_00000200d21557f0;  1 drivers
v00000200d2103370_0 .net *"_ivl_120", 0 0, L_00000200d2155940;  1 drivers
v00000200d2102650_0 .net *"_ivl_123", 0 0, L_00000200d21bf900;  1 drivers
v00000200d2102330_0 .net *"_ivl_125", 0 0, L_00000200d21c10c0;  1 drivers
v00000200d2102510_0 .net *"_ivl_126", 0 0, L_00000200d21560b0;  1 drivers
v00000200d21025b0_0 .net *"_ivl_129", 0 0, L_00000200d21bf2c0;  1 drivers
v00000200d21026f0_0 .net *"_ivl_131", 0 0, L_00000200d21c09e0;  1 drivers
v00000200d2102dd0_0 .net *"_ivl_132", 0 0, L_00000200d2156430;  1 drivers
v00000200d2102790_0 .net *"_ivl_135", 0 0, L_00000200d21c0f80;  1 drivers
v00000200d2102830_0 .net *"_ivl_137", 0 0, L_00000200d21c01c0;  1 drivers
v00000200d21034b0_0 .net *"_ivl_138", 0 0, L_00000200d2155550;  1 drivers
v00000200d21041d0_0 .net *"_ivl_141", 0 0, L_00000200d21c0260;  1 drivers
v00000200d2102970_0 .net *"_ivl_143", 0 0, L_00000200d21bf540;  1 drivers
v00000200d21039b0_0 .net *"_ivl_144", 0 0, L_00000200d21567b0;  1 drivers
v00000200d21028d0_0 .net *"_ivl_147", 0 0, L_00000200d21c1200;  1 drivers
v00000200d2102fb0_0 .net *"_ivl_149", 0 0, L_00000200d21c12a0;  1 drivers
v00000200d21035f0_0 .net *"_ivl_15", 0 0, L_00000200d21423e0;  1 drivers
v00000200d2102a10_0 .net *"_ivl_150", 0 0, L_00000200d2156580;  1 drivers
v00000200d2101cf0_0 .net *"_ivl_153", 0 0, L_00000200d21c0440;  1 drivers
v00000200d2102ab0_0 .net *"_ivl_155", 0 0, L_00000200d21c1520;  1 drivers
v00000200d2101bb0_0 .net *"_ivl_156", 0 0, L_00000200d21565f0;  1 drivers
v00000200d2102b50_0 .net *"_ivl_159", 0 0, L_00000200d21c0300;  1 drivers
v00000200d21030f0_0 .net *"_ivl_161", 0 0, L_00000200d21bfcc0;  1 drivers
v00000200d2103190_0 .net *"_ivl_162", 0 0, L_00000200d2156660;  1 drivers
v00000200d2103910_0 .net *"_ivl_165", 0 0, L_00000200d21c1020;  1 drivers
v00000200d2103730_0 .net *"_ivl_167", 0 0, L_00000200d21c03a0;  1 drivers
v00000200d2103e10_0 .net *"_ivl_168", 0 0, L_00000200d2155630;  1 drivers
v00000200d2103230_0 .net *"_ivl_17", 0 0, L_00000200d2143560;  1 drivers
v00000200d2104090_0 .net *"_ivl_171", 0 0, L_00000200d21c04e0;  1 drivers
v00000200d2103af0_0 .net *"_ivl_173", 0 0, L_00000200d21c1840;  1 drivers
v00000200d2103410_0 .net *"_ivl_174", 0 0, L_00000200d2154d00;  1 drivers
v00000200d2104130_0 .net *"_ivl_177", 0 0, L_00000200d21c18e0;  1 drivers
v00000200d21037d0_0 .net *"_ivl_179", 0 0, L_00000200d21c0580;  1 drivers
v00000200d2103870_0 .net *"_ivl_18", 0 0, L_00000200d21562e0;  1 drivers
v00000200d2103cd0_0 .net *"_ivl_180", 0 0, L_00000200d2155b70;  1 drivers
v00000200d2103c30_0 .net *"_ivl_183", 0 0, L_00000200d21c0a80;  1 drivers
v00000200d2103d70_0 .net *"_ivl_185", 0 0, L_00000200d21c06c0;  1 drivers
v00000200d21057b0_0 .net *"_ivl_186", 0 0, L_00000200d2155010;  1 drivers
v00000200d2104770_0 .net *"_ivl_190", 0 0, L_00000200d21bf5e0;  1 drivers
v00000200d2104270_0 .net *"_ivl_192", 0 0, L_00000200d21bfae0;  1 drivers
v00000200d2104310_0 .net *"_ivl_194", 0 0, L_00000200d21bf180;  1 drivers
v00000200d21046d0_0 .net *"_ivl_196", 0 0, L_00000200d21c0760;  1 drivers
v00000200d2104450_0 .net *"_ivl_198", 0 0, L_00000200d21bf360;  1 drivers
v00000200d2105850_0 .net *"_ivl_200", 0 0, L_00000200d21bfb80;  1 drivers
v00000200d2104d10_0 .net *"_ivl_202", 0 0, L_00000200d21c0b20;  1 drivers
v00000200d2104630_0 .net *"_ivl_204", 0 0, L_00000200d21c0bc0;  1 drivers
v00000200d21049f0_0 .net *"_ivl_206", 0 0, L_00000200d21c0c60;  1 drivers
v00000200d21043b0_0 .net *"_ivl_208", 0 0, L_00000200d21c0d00;  1 drivers
v00000200d2105210_0 .net *"_ivl_21", 0 0, L_00000200d2141300;  1 drivers
v00000200d2104a90_0 .net *"_ivl_210", 0 0, L_00000200d21c0da0;  1 drivers
v00000200d2105170_0 .net *"_ivl_212", 0 0, L_00000200d21c1660;  1 drivers
v00000200d2104950_0 .net *"_ivl_214", 0 0, L_00000200d21bf400;  1 drivers
v00000200d2104bd0_0 .net *"_ivl_216", 0 0, L_00000200d21c1c00;  1 drivers
v00000200d2105030_0 .net *"_ivl_218", 0 0, L_00000200d21c1ac0;  1 drivers
v00000200d21050d0_0 .net *"_ivl_220", 0 0, L_00000200d21c1f20;  1 drivers
v00000200d21044f0_0 .net *"_ivl_222", 0 0, L_00000200d21c1d40;  1 drivers
v00000200d2104810_0 .net *"_ivl_224", 0 0, L_00000200d21c1fc0;  1 drivers
v00000200d2104c70_0 .net *"_ivl_226", 0 0, L_00000200d21c1b60;  1 drivers
v00000200d2105710_0 .net *"_ivl_228", 0 0, L_00000200d21c1de0;  1 drivers
v00000200d2104db0_0 .net *"_ivl_23", 0 0, L_00000200d21425c0;  1 drivers
v00000200d21058f0_0 .net *"_ivl_230", 0 0, L_00000200d21c1e80;  1 drivers
v00000200d2104590_0 .net *"_ivl_232", 0 0, L_00000200d21c2060;  1 drivers
v00000200d2104f90_0 .net *"_ivl_234", 0 0, L_00000200d21c1980;  1 drivers
v00000200d2104e50_0 .net *"_ivl_236", 0 0, L_00000200d21c1a20;  1 drivers
v00000200d21048b0_0 .net *"_ivl_238", 0 0, L_00000200d21c1ca0;  1 drivers
v00000200d2104b30_0 .net *"_ivl_24", 0 0, L_00000200d21563c0;  1 drivers
v00000200d21052b0_0 .net *"_ivl_240", 0 0, L_00000200d21bc160;  1 drivers
v00000200d2104ef0_0 .net *"_ivl_242", 0 0, L_00000200d21baae0;  1 drivers
v00000200d2105350_0 .net *"_ivl_244", 0 0, L_00000200d21ba9a0;  1 drivers
v00000200d21053f0_0 .net *"_ivl_246", 0 0, L_00000200d21bb080;  1 drivers
v00000200d2105490_0 .net *"_ivl_248", 0 0, L_00000200d21ba860;  1 drivers
v00000200d2105530_0 .net *"_ivl_250", 0 0, L_00000200d21bbda0;  1 drivers
v00000200d21055d0_0 .net *"_ivl_252", 0 0, L_00000200d21ba7c0;  1 drivers
v00000200d2105670_0 .net *"_ivl_254", 0 0, L_00000200d21ba180;  1 drivers
v00000200d2024820_0 .net *"_ivl_256", 0 0, L_00000200d21bb440;  1 drivers
v00000200d2107920_0 .net *"_ivl_27", 0 0, L_00000200d2141620;  1 drivers
v00000200d2107600_0 .net *"_ivl_29", 0 0, L_00000200d2142ac0;  1 drivers
v00000200d21081e0_0 .net *"_ivl_3", 0 0, L_00000200d2143420;  1 drivers
v00000200d2105ee0_0 .net *"_ivl_30", 0 0, L_00000200d2155080;  1 drivers
v00000200d2107a60_0 .net *"_ivl_33", 0 0, L_00000200d21428e0;  1 drivers
v00000200d2106d40_0 .net *"_ivl_35", 0 0, L_00000200d2142980;  1 drivers
v00000200d2105da0_0 .net *"_ivl_36", 0 0, L_00000200d2156040;  1 drivers
v00000200d21063e0_0 .net *"_ivl_39", 0 0, L_00000200d21c0e40;  1 drivers
v00000200d2108000_0 .net *"_ivl_41", 0 0, L_00000200d21c1340;  1 drivers
v00000200d2108140_0 .net *"_ivl_42", 0 0, L_00000200d2156740;  1 drivers
v00000200d21071a0_0 .net *"_ivl_45", 0 0, L_00000200d21bf220;  1 drivers
v00000200d2105f80_0 .net *"_ivl_47", 0 0, L_00000200d21c0800;  1 drivers
v00000200d2106660_0 .net *"_ivl_48", 0 0, L_00000200d2155a20;  1 drivers
v00000200d2105e40_0 .net *"_ivl_5", 0 0, L_00000200d2140fe0;  1 drivers
v00000200d2107060_0 .net *"_ivl_51", 0 0, L_00000200d21bf7c0;  1 drivers
v00000200d2106de0_0 .net *"_ivl_53", 0 0, L_00000200d21bfea0;  1 drivers
v00000200d2106e80_0 .net *"_ivl_54", 0 0, L_00000200d2156200;  1 drivers
v00000200d21080a0_0 .net *"_ivl_57", 0 0, L_00000200d21c1700;  1 drivers
v00000200d2106020_0 .net *"_ivl_59", 0 0, L_00000200d21bf680;  1 drivers
v00000200d2106700_0 .net *"_ivl_6", 0 0, L_00000200d2154d70;  1 drivers
v00000200d2107880_0 .net *"_ivl_60", 0 0, L_00000200d2156270;  1 drivers
v00000200d21067a0_0 .net *"_ivl_63", 0 0, L_00000200d21bfd60;  1 drivers
v00000200d2107b00_0 .net *"_ivl_65", 0 0, L_00000200d21c1480;  1 drivers
v00000200d2107ba0_0 .net *"_ivl_66", 0 0, L_00000200d21554e0;  1 drivers
v00000200d2106840_0 .net *"_ivl_69", 0 0, L_00000200d21bf4a0;  1 drivers
v00000200d2106160_0 .net *"_ivl_71", 0 0, L_00000200d21bfa40;  1 drivers
v00000200d2107c40_0 .net *"_ivl_72", 0 0, L_00000200d21555c0;  1 drivers
v00000200d2107100_0 .net *"_ivl_75", 0 0, L_00000200d21bf860;  1 drivers
v00000200d2105bc0_0 .net *"_ivl_77", 0 0, L_00000200d21c15c0;  1 drivers
v00000200d2107ce0_0 .net *"_ivl_78", 0 0, L_00000200d2154c90;  1 drivers
v00000200d2106200_0 .net *"_ivl_81", 0 0, L_00000200d21bfe00;  1 drivers
v00000200d2106ac0_0 .net *"_ivl_83", 0 0, L_00000200d21c0ee0;  1 drivers
v00000200d2105a80_0 .net *"_ivl_84", 0 0, L_00000200d2154e50;  1 drivers
v00000200d21060c0_0 .net *"_ivl_87", 0 0, L_00000200d21bfc20;  1 drivers
v00000200d21068e0_0 .net *"_ivl_89", 0 0, L_00000200d21c08a0;  1 drivers
v00000200d21062a0_0 .net *"_ivl_9", 0 0, L_00000200d2142a20;  1 drivers
v00000200d2106980_0 .net *"_ivl_90", 0 0, L_00000200d21556a0;  1 drivers
v00000200d2107e20_0 .net *"_ivl_93", 0 0, L_00000200d21bff40;  1 drivers
v00000200d2106a20_0 .net *"_ivl_95", 0 0, L_00000200d21bffe0;  1 drivers
v00000200d2107240_0 .net *"_ivl_96", 0 0, L_00000200d2156820;  1 drivers
v00000200d21079c0_0 .net *"_ivl_99", 0 0, L_00000200d21c1160;  1 drivers
v00000200d2106b60_0 .net "a", 31 0, v00000200d2112890_0;  alias, 1 drivers
v00000200d2105b20_0 .net "b", 31 0, v00000200d2112430_0;  alias, 1 drivers
v00000200d2105c60_0 .net "out", 0 0, L_00000200d2155780;  alias, 1 drivers
v00000200d21072e0_0 .net "temp", 31 0, L_00000200d21bf9a0;  1 drivers
L_00000200d2143420 .part v00000200d2112890_0, 0, 1;
L_00000200d2140fe0 .part v00000200d2112430_0, 0, 1;
L_00000200d2142a20 .part v00000200d2112890_0, 1, 1;
L_00000200d21434c0 .part v00000200d2112430_0, 1, 1;
L_00000200d21423e0 .part v00000200d2112890_0, 2, 1;
L_00000200d2143560 .part v00000200d2112430_0, 2, 1;
L_00000200d2141300 .part v00000200d2112890_0, 3, 1;
L_00000200d21425c0 .part v00000200d2112430_0, 3, 1;
L_00000200d2141620 .part v00000200d2112890_0, 4, 1;
L_00000200d2142ac0 .part v00000200d2112430_0, 4, 1;
L_00000200d21428e0 .part v00000200d2112890_0, 5, 1;
L_00000200d2142980 .part v00000200d2112430_0, 5, 1;
L_00000200d21c0e40 .part v00000200d2112890_0, 6, 1;
L_00000200d21c1340 .part v00000200d2112430_0, 6, 1;
L_00000200d21bf220 .part v00000200d2112890_0, 7, 1;
L_00000200d21c0800 .part v00000200d2112430_0, 7, 1;
L_00000200d21bf7c0 .part v00000200d2112890_0, 8, 1;
L_00000200d21bfea0 .part v00000200d2112430_0, 8, 1;
L_00000200d21c1700 .part v00000200d2112890_0, 9, 1;
L_00000200d21bf680 .part v00000200d2112430_0, 9, 1;
L_00000200d21bfd60 .part v00000200d2112890_0, 10, 1;
L_00000200d21c1480 .part v00000200d2112430_0, 10, 1;
L_00000200d21bf4a0 .part v00000200d2112890_0, 11, 1;
L_00000200d21bfa40 .part v00000200d2112430_0, 11, 1;
L_00000200d21bf860 .part v00000200d2112890_0, 12, 1;
L_00000200d21c15c0 .part v00000200d2112430_0, 12, 1;
L_00000200d21bfe00 .part v00000200d2112890_0, 13, 1;
L_00000200d21c0ee0 .part v00000200d2112430_0, 13, 1;
L_00000200d21bfc20 .part v00000200d2112890_0, 14, 1;
L_00000200d21c08a0 .part v00000200d2112430_0, 14, 1;
L_00000200d21bff40 .part v00000200d2112890_0, 15, 1;
L_00000200d21bffe0 .part v00000200d2112430_0, 15, 1;
L_00000200d21c1160 .part v00000200d2112890_0, 16, 1;
L_00000200d21c17a0 .part v00000200d2112430_0, 16, 1;
L_00000200d21c0080 .part v00000200d2112890_0, 17, 1;
L_00000200d21c0940 .part v00000200d2112430_0, 17, 1;
L_00000200d21c0620 .part v00000200d2112890_0, 18, 1;
L_00000200d21c13e0 .part v00000200d2112430_0, 18, 1;
L_00000200d21c0120 .part v00000200d2112890_0, 19, 1;
L_00000200d21bf720 .part v00000200d2112430_0, 19, 1;
L_00000200d21bf900 .part v00000200d2112890_0, 20, 1;
L_00000200d21c10c0 .part v00000200d2112430_0, 20, 1;
L_00000200d21bf2c0 .part v00000200d2112890_0, 21, 1;
L_00000200d21c09e0 .part v00000200d2112430_0, 21, 1;
L_00000200d21c0f80 .part v00000200d2112890_0, 22, 1;
L_00000200d21c01c0 .part v00000200d2112430_0, 22, 1;
L_00000200d21c0260 .part v00000200d2112890_0, 23, 1;
L_00000200d21bf540 .part v00000200d2112430_0, 23, 1;
L_00000200d21c1200 .part v00000200d2112890_0, 24, 1;
L_00000200d21c12a0 .part v00000200d2112430_0, 24, 1;
L_00000200d21c0440 .part v00000200d2112890_0, 25, 1;
L_00000200d21c1520 .part v00000200d2112430_0, 25, 1;
L_00000200d21c0300 .part v00000200d2112890_0, 26, 1;
L_00000200d21bfcc0 .part v00000200d2112430_0, 26, 1;
L_00000200d21c1020 .part v00000200d2112890_0, 27, 1;
L_00000200d21c03a0 .part v00000200d2112430_0, 27, 1;
L_00000200d21c04e0 .part v00000200d2112890_0, 28, 1;
L_00000200d21c1840 .part v00000200d2112430_0, 28, 1;
L_00000200d21c18e0 .part v00000200d2112890_0, 29, 1;
L_00000200d21c0580 .part v00000200d2112430_0, 29, 1;
L_00000200d21c0a80 .part v00000200d2112890_0, 30, 1;
L_00000200d21c06c0 .part v00000200d2112430_0, 30, 1;
LS_00000200d21bf9a0_0_0 .concat8 [ 1 1 1 1], L_00000200d2155f60, L_00000200d2154d70, L_00000200d21557f0, L_00000200d21562e0;
LS_00000200d21bf9a0_0_4 .concat8 [ 1 1 1 1], L_00000200d21563c0, L_00000200d2155080, L_00000200d2156040, L_00000200d2156740;
LS_00000200d21bf9a0_0_8 .concat8 [ 1 1 1 1], L_00000200d2155a20, L_00000200d2156200, L_00000200d2156270, L_00000200d21554e0;
LS_00000200d21bf9a0_0_12 .concat8 [ 1 1 1 1], L_00000200d21555c0, L_00000200d2154c90, L_00000200d2154e50, L_00000200d21556a0;
LS_00000200d21bf9a0_0_16 .concat8 [ 1 1 1 1], L_00000200d2156820, L_00000200d2156350, L_00000200d2155710, L_00000200d21564a0;
LS_00000200d21bf9a0_0_20 .concat8 [ 1 1 1 1], L_00000200d2155940, L_00000200d21560b0, L_00000200d2156430, L_00000200d2155550;
LS_00000200d21bf9a0_0_24 .concat8 [ 1 1 1 1], L_00000200d21567b0, L_00000200d2156580, L_00000200d21565f0, L_00000200d2156660;
LS_00000200d21bf9a0_0_28 .concat8 [ 1 1 1 1], L_00000200d2155630, L_00000200d2154d00, L_00000200d2155b70, L_00000200d2155010;
LS_00000200d21bf9a0_1_0 .concat8 [ 4 4 4 4], LS_00000200d21bf9a0_0_0, LS_00000200d21bf9a0_0_4, LS_00000200d21bf9a0_0_8, LS_00000200d21bf9a0_0_12;
LS_00000200d21bf9a0_1_4 .concat8 [ 4 4 4 4], LS_00000200d21bf9a0_0_16, LS_00000200d21bf9a0_0_20, LS_00000200d21bf9a0_0_24, LS_00000200d21bf9a0_0_28;
L_00000200d21bf9a0 .concat8 [ 16 16 0 0], LS_00000200d21bf9a0_1_0, LS_00000200d21bf9a0_1_4;
L_00000200d21bf5e0 .part v00000200d2112890_0, 31, 1;
L_00000200d21bfae0 .part v00000200d2112430_0, 31, 1;
L_00000200d21bf180 .part L_00000200d21bf9a0, 0, 1;
L_00000200d21c0760 .part L_00000200d21bf9a0, 1, 1;
L_00000200d21bf360 .part L_00000200d21bf9a0, 2, 1;
L_00000200d21bfb80 .part L_00000200d21bf9a0, 3, 1;
L_00000200d21c0b20 .part L_00000200d21bf9a0, 4, 1;
L_00000200d21c0bc0 .part L_00000200d21bf9a0, 5, 1;
L_00000200d21c0c60 .part L_00000200d21bf9a0, 6, 1;
L_00000200d21c0d00 .part L_00000200d21bf9a0, 7, 1;
L_00000200d21c0da0 .part L_00000200d21bf9a0, 8, 1;
L_00000200d21c1660 .part L_00000200d21bf9a0, 9, 1;
L_00000200d21bf400 .part L_00000200d21bf9a0, 10, 1;
L_00000200d21c1c00 .part L_00000200d21bf9a0, 11, 1;
L_00000200d21c1ac0 .part L_00000200d21bf9a0, 12, 1;
L_00000200d21c1f20 .part L_00000200d21bf9a0, 13, 1;
L_00000200d21c1d40 .part L_00000200d21bf9a0, 14, 1;
L_00000200d21c1fc0 .part L_00000200d21bf9a0, 15, 1;
L_00000200d21c1b60 .part L_00000200d21bf9a0, 16, 1;
L_00000200d21c1de0 .part L_00000200d21bf9a0, 17, 1;
L_00000200d21c1e80 .part L_00000200d21bf9a0, 18, 1;
L_00000200d21c2060 .part L_00000200d21bf9a0, 19, 1;
L_00000200d21c1980 .part L_00000200d21bf9a0, 20, 1;
L_00000200d21c1a20 .part L_00000200d21bf9a0, 21, 1;
L_00000200d21c1ca0 .part L_00000200d21bf9a0, 22, 1;
L_00000200d21bc160 .part L_00000200d21bf9a0, 23, 1;
L_00000200d21baae0 .part L_00000200d21bf9a0, 24, 1;
L_00000200d21ba9a0 .part L_00000200d21bf9a0, 25, 1;
L_00000200d21bb080 .part L_00000200d21bf9a0, 26, 1;
L_00000200d21ba860 .part L_00000200d21bf9a0, 27, 1;
L_00000200d21bbda0 .part L_00000200d21bf9a0, 28, 1;
L_00000200d21ba7c0 .part L_00000200d21bf9a0, 29, 1;
L_00000200d21ba180 .part L_00000200d21bf9a0, 30, 1;
L_00000200d21bb440 .part L_00000200d21bf9a0, 31, 1;
S_00000200d1f102d0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000200d1ec9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000200d208c380 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000200d2155e10 .functor NOT 1, L_00000200d21414e0, C4<0>, C4<0>, C4<0>;
v00000200d2107d80_0 .net "A", 31 0, v00000200d2112890_0;  alias, 1 drivers
v00000200d2106f20_0 .net "ALUOP", 3 0, v00000200d2107560_0;  alias, 1 drivers
v00000200d2106fc0_0 .net "B", 31 0, v00000200d2112430_0;  alias, 1 drivers
v00000200d2107420_0 .var "CF", 0 0;
v00000200d21076a0_0 .net "ZF", 0 0, L_00000200d2155e10;  alias, 1 drivers
v00000200d2107f60_0 .net *"_ivl_1", 0 0, L_00000200d21414e0;  1 drivers
v00000200d21074c0_0 .var "res", 31 0;
E_00000200d208bf00 .event anyedge, v00000200d2106f20_0, v00000200d2106b60_0, v00000200d2105b20_0, v00000200d2107420_0;
L_00000200d21414e0 .reduce/or v00000200d21074c0_0;
S_00000200d1f0d8a0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000200d1ec9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000200d210a240 .param/l "add" 0 9 6, C4<000000100000>;
P_00000200d210a278 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000200d210a2b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000200d210a2e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000200d210a320 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000200d210a358 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000200d210a390 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000200d210a3c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000200d210a400 .param/l "j" 0 9 19, C4<000010000000>;
P_00000200d210a438 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000200d210a470 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000200d210a4a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000200d210a4e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000200d210a518 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000200d210a550 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000200d210a588 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000200d210a5c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000200d210a5f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000200d210a630 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000200d210a668 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000200d210a6a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000200d210a6d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000200d210a710 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000200d210a748 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000200d210a780 .param/l "xori" 0 9 12, C4<001110000000>;
v00000200d2107560_0 .var "ALU_OP", 3 0;
v00000200d2107740_0 .net "opcode", 11 0, v00000200d2111e90_0;  alias, 1 drivers
E_00000200d208bc80 .event anyedge, v00000200d200ff60_0;
S_00000200d1f0da30 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000200d1ed9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000200d2114d70_0 .net "EX1_forward_to_B", 31 0, v00000200d21156d0_0;  alias, 1 drivers
v00000200d2114cd0_0 .net "EX_PFC", 31 0, v00000200d2114690_0;  alias, 1 drivers
v00000200d2114e10_0 .net "EX_PFC_to_IF", 31 0, L_00000200d21422a0;  alias, 1 drivers
v00000200d2114730_0 .net "alu_selA", 1 0, L_00000200d2145360;  alias, 1 drivers
v00000200d2114b90_0 .net "alu_selB", 1 0, L_00000200d2148240;  alias, 1 drivers
v00000200d21140f0_0 .net "ex_haz", 31 0, v00000200d2101e30_0;  alias, 1 drivers
v00000200d2114eb0_0 .net "id_haz", 31 0, L_00000200d2141260;  alias, 1 drivers
v00000200d21142d0_0 .net "is_jr", 0 0, v00000200d2114c30_0;  alias, 1 drivers
v00000200d2115270_0 .net "mem_haz", 31 0, L_00000200d2156900;  alias, 1 drivers
v00000200d2114f50_0 .net "oper1", 31 0, L_00000200d214ef00;  alias, 1 drivers
v00000200d2115310_0 .net "oper2", 31 0, L_00000200d21566d0;  alias, 1 drivers
v00000200d2115450_0 .net "pc", 31 0, v00000200d2115630_0;  alias, 1 drivers
v00000200d21153b0_0 .net "rs1", 31 0, v00000200d21147d0_0;  alias, 1 drivers
v00000200d2115090_0 .net "rs2_in", 31 0, v00000200d2114a50_0;  alias, 1 drivers
v00000200d2115590_0 .net "rs2_out", 31 0, L_00000200d2154f30;  alias, 1 drivers
v00000200d2114370_0 .net "store_rs2_forward", 1 0, L_00000200d2147840;  alias, 1 drivers
L_00000200d21422a0 .functor MUXZ 32, v00000200d2114690_0, L_00000200d214ef00, v00000200d2114c30_0, C4<>;
S_00000200d1ec8200 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000200d1f0da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000200d208c240 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000200d214d920 .functor NOT 1, L_00000200d2141580, C4<0>, C4<0>, C4<0>;
L_00000200d214d990 .functor NOT 1, L_00000200d2141800, C4<0>, C4<0>, C4<0>;
L_00000200d214cff0 .functor NOT 1, L_00000200d2141e40, C4<0>, C4<0>, C4<0>;
L_00000200d214db50 .functor NOT 1, L_00000200d2141440, C4<0>, C4<0>, C4<0>;
L_00000200d214d060 .functor AND 32, L_00000200d214e6b0, v00000200d21147d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000200d214d0d0 .functor AND 32, L_00000200d214e1e0, L_00000200d2156900, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000200d214da00 .functor OR 32, L_00000200d214d060, L_00000200d214d0d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000200d214e4f0 .functor AND 32, L_00000200d214dae0, v00000200d2101e30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000200d214e560 .functor OR 32, L_00000200d214da00, L_00000200d214e4f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000200d214ee90 .functor AND 32, L_00000200d214dbc0, L_00000200d2141260, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000200d214ef00 .functor OR 32, L_00000200d214e560, L_00000200d214ee90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000200d2108d20_0 .net *"_ivl_1", 0 0, L_00000200d2141580;  1 drivers
v00000200d2108dc0_0 .net *"_ivl_13", 0 0, L_00000200d2141e40;  1 drivers
v00000200d2109860_0 .net *"_ivl_14", 0 0, L_00000200d214cff0;  1 drivers
v00000200d2108e60_0 .net *"_ivl_19", 0 0, L_00000200d2141ee0;  1 drivers
v00000200d2108f00_0 .net *"_ivl_2", 0 0, L_00000200d214d920;  1 drivers
v00000200d210d4f0_0 .net *"_ivl_23", 0 0, L_00000200d2142200;  1 drivers
v00000200d210cf50_0 .net *"_ivl_27", 0 0, L_00000200d2141440;  1 drivers
v00000200d210be70_0 .net *"_ivl_28", 0 0, L_00000200d214db50;  1 drivers
v00000200d210ba10_0 .net *"_ivl_33", 0 0, L_00000200d2141120;  1 drivers
v00000200d210d3b0_0 .net *"_ivl_37", 0 0, L_00000200d2142f20;  1 drivers
v00000200d210d090_0 .net *"_ivl_40", 31 0, L_00000200d214d060;  1 drivers
v00000200d210bd30_0 .net *"_ivl_42", 31 0, L_00000200d214d0d0;  1 drivers
v00000200d210ca50_0 .net *"_ivl_44", 31 0, L_00000200d214da00;  1 drivers
v00000200d210bc90_0 .net *"_ivl_46", 31 0, L_00000200d214e4f0;  1 drivers
v00000200d210c690_0 .net *"_ivl_48", 31 0, L_00000200d214e560;  1 drivers
v00000200d210ce10_0 .net *"_ivl_50", 31 0, L_00000200d214ee90;  1 drivers
v00000200d210ccd0_0 .net *"_ivl_7", 0 0, L_00000200d2141800;  1 drivers
v00000200d210d950_0 .net *"_ivl_8", 0 0, L_00000200d214d990;  1 drivers
v00000200d210ddb0_0 .net "ina", 31 0, v00000200d21147d0_0;  alias, 1 drivers
v00000200d210d810_0 .net "inb", 31 0, L_00000200d2156900;  alias, 1 drivers
v00000200d210c230_0 .net "inc", 31 0, v00000200d2101e30_0;  alias, 1 drivers
v00000200d210d770_0 .net "ind", 31 0, L_00000200d2141260;  alias, 1 drivers
v00000200d210d8b0_0 .net "out", 31 0, L_00000200d214ef00;  alias, 1 drivers
v00000200d210d270_0 .net "s0", 31 0, L_00000200d214e6b0;  1 drivers
v00000200d210d9f0_0 .net "s1", 31 0, L_00000200d214e1e0;  1 drivers
v00000200d210db30_0 .net "s2", 31 0, L_00000200d214dae0;  1 drivers
v00000200d210da90_0 .net "s3", 31 0, L_00000200d214dbc0;  1 drivers
v00000200d210d590_0 .net "sel", 1 0, L_00000200d2145360;  alias, 1 drivers
L_00000200d2141580 .part L_00000200d2145360, 1, 1;
LS_00000200d2141080_0_0 .concat [ 1 1 1 1], L_00000200d214d920, L_00000200d214d920, L_00000200d214d920, L_00000200d214d920;
LS_00000200d2141080_0_4 .concat [ 1 1 1 1], L_00000200d214d920, L_00000200d214d920, L_00000200d214d920, L_00000200d214d920;
LS_00000200d2141080_0_8 .concat [ 1 1 1 1], L_00000200d214d920, L_00000200d214d920, L_00000200d214d920, L_00000200d214d920;
LS_00000200d2141080_0_12 .concat [ 1 1 1 1], L_00000200d214d920, L_00000200d214d920, L_00000200d214d920, L_00000200d214d920;
LS_00000200d2141080_0_16 .concat [ 1 1 1 1], L_00000200d214d920, L_00000200d214d920, L_00000200d214d920, L_00000200d214d920;
LS_00000200d2141080_0_20 .concat [ 1 1 1 1], L_00000200d214d920, L_00000200d214d920, L_00000200d214d920, L_00000200d214d920;
LS_00000200d2141080_0_24 .concat [ 1 1 1 1], L_00000200d214d920, L_00000200d214d920, L_00000200d214d920, L_00000200d214d920;
LS_00000200d2141080_0_28 .concat [ 1 1 1 1], L_00000200d214d920, L_00000200d214d920, L_00000200d214d920, L_00000200d214d920;
LS_00000200d2141080_1_0 .concat [ 4 4 4 4], LS_00000200d2141080_0_0, LS_00000200d2141080_0_4, LS_00000200d2141080_0_8, LS_00000200d2141080_0_12;
LS_00000200d2141080_1_4 .concat [ 4 4 4 4], LS_00000200d2141080_0_16, LS_00000200d2141080_0_20, LS_00000200d2141080_0_24, LS_00000200d2141080_0_28;
L_00000200d2141080 .concat [ 16 16 0 0], LS_00000200d2141080_1_0, LS_00000200d2141080_1_4;
L_00000200d2141800 .part L_00000200d2145360, 0, 1;
LS_00000200d21416c0_0_0 .concat [ 1 1 1 1], L_00000200d214d990, L_00000200d214d990, L_00000200d214d990, L_00000200d214d990;
LS_00000200d21416c0_0_4 .concat [ 1 1 1 1], L_00000200d214d990, L_00000200d214d990, L_00000200d214d990, L_00000200d214d990;
LS_00000200d21416c0_0_8 .concat [ 1 1 1 1], L_00000200d214d990, L_00000200d214d990, L_00000200d214d990, L_00000200d214d990;
LS_00000200d21416c0_0_12 .concat [ 1 1 1 1], L_00000200d214d990, L_00000200d214d990, L_00000200d214d990, L_00000200d214d990;
LS_00000200d21416c0_0_16 .concat [ 1 1 1 1], L_00000200d214d990, L_00000200d214d990, L_00000200d214d990, L_00000200d214d990;
LS_00000200d21416c0_0_20 .concat [ 1 1 1 1], L_00000200d214d990, L_00000200d214d990, L_00000200d214d990, L_00000200d214d990;
LS_00000200d21416c0_0_24 .concat [ 1 1 1 1], L_00000200d214d990, L_00000200d214d990, L_00000200d214d990, L_00000200d214d990;
LS_00000200d21416c0_0_28 .concat [ 1 1 1 1], L_00000200d214d990, L_00000200d214d990, L_00000200d214d990, L_00000200d214d990;
LS_00000200d21416c0_1_0 .concat [ 4 4 4 4], LS_00000200d21416c0_0_0, LS_00000200d21416c0_0_4, LS_00000200d21416c0_0_8, LS_00000200d21416c0_0_12;
LS_00000200d21416c0_1_4 .concat [ 4 4 4 4], LS_00000200d21416c0_0_16, LS_00000200d21416c0_0_20, LS_00000200d21416c0_0_24, LS_00000200d21416c0_0_28;
L_00000200d21416c0 .concat [ 16 16 0 0], LS_00000200d21416c0_1_0, LS_00000200d21416c0_1_4;
L_00000200d2141e40 .part L_00000200d2145360, 1, 1;
LS_00000200d21427a0_0_0 .concat [ 1 1 1 1], L_00000200d214cff0, L_00000200d214cff0, L_00000200d214cff0, L_00000200d214cff0;
LS_00000200d21427a0_0_4 .concat [ 1 1 1 1], L_00000200d214cff0, L_00000200d214cff0, L_00000200d214cff0, L_00000200d214cff0;
LS_00000200d21427a0_0_8 .concat [ 1 1 1 1], L_00000200d214cff0, L_00000200d214cff0, L_00000200d214cff0, L_00000200d214cff0;
LS_00000200d21427a0_0_12 .concat [ 1 1 1 1], L_00000200d214cff0, L_00000200d214cff0, L_00000200d214cff0, L_00000200d214cff0;
LS_00000200d21427a0_0_16 .concat [ 1 1 1 1], L_00000200d214cff0, L_00000200d214cff0, L_00000200d214cff0, L_00000200d214cff0;
LS_00000200d21427a0_0_20 .concat [ 1 1 1 1], L_00000200d214cff0, L_00000200d214cff0, L_00000200d214cff0, L_00000200d214cff0;
LS_00000200d21427a0_0_24 .concat [ 1 1 1 1], L_00000200d214cff0, L_00000200d214cff0, L_00000200d214cff0, L_00000200d214cff0;
LS_00000200d21427a0_0_28 .concat [ 1 1 1 1], L_00000200d214cff0, L_00000200d214cff0, L_00000200d214cff0, L_00000200d214cff0;
LS_00000200d21427a0_1_0 .concat [ 4 4 4 4], LS_00000200d21427a0_0_0, LS_00000200d21427a0_0_4, LS_00000200d21427a0_0_8, LS_00000200d21427a0_0_12;
LS_00000200d21427a0_1_4 .concat [ 4 4 4 4], LS_00000200d21427a0_0_16, LS_00000200d21427a0_0_20, LS_00000200d21427a0_0_24, LS_00000200d21427a0_0_28;
L_00000200d21427a0 .concat [ 16 16 0 0], LS_00000200d21427a0_1_0, LS_00000200d21427a0_1_4;
L_00000200d2141ee0 .part L_00000200d2145360, 0, 1;
LS_00000200d2142de0_0_0 .concat [ 1 1 1 1], L_00000200d2141ee0, L_00000200d2141ee0, L_00000200d2141ee0, L_00000200d2141ee0;
LS_00000200d2142de0_0_4 .concat [ 1 1 1 1], L_00000200d2141ee0, L_00000200d2141ee0, L_00000200d2141ee0, L_00000200d2141ee0;
LS_00000200d2142de0_0_8 .concat [ 1 1 1 1], L_00000200d2141ee0, L_00000200d2141ee0, L_00000200d2141ee0, L_00000200d2141ee0;
LS_00000200d2142de0_0_12 .concat [ 1 1 1 1], L_00000200d2141ee0, L_00000200d2141ee0, L_00000200d2141ee0, L_00000200d2141ee0;
LS_00000200d2142de0_0_16 .concat [ 1 1 1 1], L_00000200d2141ee0, L_00000200d2141ee0, L_00000200d2141ee0, L_00000200d2141ee0;
LS_00000200d2142de0_0_20 .concat [ 1 1 1 1], L_00000200d2141ee0, L_00000200d2141ee0, L_00000200d2141ee0, L_00000200d2141ee0;
LS_00000200d2142de0_0_24 .concat [ 1 1 1 1], L_00000200d2141ee0, L_00000200d2141ee0, L_00000200d2141ee0, L_00000200d2141ee0;
LS_00000200d2142de0_0_28 .concat [ 1 1 1 1], L_00000200d2141ee0, L_00000200d2141ee0, L_00000200d2141ee0, L_00000200d2141ee0;
LS_00000200d2142de0_1_0 .concat [ 4 4 4 4], LS_00000200d2142de0_0_0, LS_00000200d2142de0_0_4, LS_00000200d2142de0_0_8, LS_00000200d2142de0_0_12;
LS_00000200d2142de0_1_4 .concat [ 4 4 4 4], LS_00000200d2142de0_0_16, LS_00000200d2142de0_0_20, LS_00000200d2142de0_0_24, LS_00000200d2142de0_0_28;
L_00000200d2142de0 .concat [ 16 16 0 0], LS_00000200d2142de0_1_0, LS_00000200d2142de0_1_4;
L_00000200d2142200 .part L_00000200d2145360, 1, 1;
LS_00000200d2143100_0_0 .concat [ 1 1 1 1], L_00000200d2142200, L_00000200d2142200, L_00000200d2142200, L_00000200d2142200;
LS_00000200d2143100_0_4 .concat [ 1 1 1 1], L_00000200d2142200, L_00000200d2142200, L_00000200d2142200, L_00000200d2142200;
LS_00000200d2143100_0_8 .concat [ 1 1 1 1], L_00000200d2142200, L_00000200d2142200, L_00000200d2142200, L_00000200d2142200;
LS_00000200d2143100_0_12 .concat [ 1 1 1 1], L_00000200d2142200, L_00000200d2142200, L_00000200d2142200, L_00000200d2142200;
LS_00000200d2143100_0_16 .concat [ 1 1 1 1], L_00000200d2142200, L_00000200d2142200, L_00000200d2142200, L_00000200d2142200;
LS_00000200d2143100_0_20 .concat [ 1 1 1 1], L_00000200d2142200, L_00000200d2142200, L_00000200d2142200, L_00000200d2142200;
LS_00000200d2143100_0_24 .concat [ 1 1 1 1], L_00000200d2142200, L_00000200d2142200, L_00000200d2142200, L_00000200d2142200;
LS_00000200d2143100_0_28 .concat [ 1 1 1 1], L_00000200d2142200, L_00000200d2142200, L_00000200d2142200, L_00000200d2142200;
LS_00000200d2143100_1_0 .concat [ 4 4 4 4], LS_00000200d2143100_0_0, LS_00000200d2143100_0_4, LS_00000200d2143100_0_8, LS_00000200d2143100_0_12;
LS_00000200d2143100_1_4 .concat [ 4 4 4 4], LS_00000200d2143100_0_16, LS_00000200d2143100_0_20, LS_00000200d2143100_0_24, LS_00000200d2143100_0_28;
L_00000200d2143100 .concat [ 16 16 0 0], LS_00000200d2143100_1_0, LS_00000200d2143100_1_4;
L_00000200d2141440 .part L_00000200d2145360, 0, 1;
LS_00000200d2142e80_0_0 .concat [ 1 1 1 1], L_00000200d214db50, L_00000200d214db50, L_00000200d214db50, L_00000200d214db50;
LS_00000200d2142e80_0_4 .concat [ 1 1 1 1], L_00000200d214db50, L_00000200d214db50, L_00000200d214db50, L_00000200d214db50;
LS_00000200d2142e80_0_8 .concat [ 1 1 1 1], L_00000200d214db50, L_00000200d214db50, L_00000200d214db50, L_00000200d214db50;
LS_00000200d2142e80_0_12 .concat [ 1 1 1 1], L_00000200d214db50, L_00000200d214db50, L_00000200d214db50, L_00000200d214db50;
LS_00000200d2142e80_0_16 .concat [ 1 1 1 1], L_00000200d214db50, L_00000200d214db50, L_00000200d214db50, L_00000200d214db50;
LS_00000200d2142e80_0_20 .concat [ 1 1 1 1], L_00000200d214db50, L_00000200d214db50, L_00000200d214db50, L_00000200d214db50;
LS_00000200d2142e80_0_24 .concat [ 1 1 1 1], L_00000200d214db50, L_00000200d214db50, L_00000200d214db50, L_00000200d214db50;
LS_00000200d2142e80_0_28 .concat [ 1 1 1 1], L_00000200d214db50, L_00000200d214db50, L_00000200d214db50, L_00000200d214db50;
LS_00000200d2142e80_1_0 .concat [ 4 4 4 4], LS_00000200d2142e80_0_0, LS_00000200d2142e80_0_4, LS_00000200d2142e80_0_8, LS_00000200d2142e80_0_12;
LS_00000200d2142e80_1_4 .concat [ 4 4 4 4], LS_00000200d2142e80_0_16, LS_00000200d2142e80_0_20, LS_00000200d2142e80_0_24, LS_00000200d2142e80_0_28;
L_00000200d2142e80 .concat [ 16 16 0 0], LS_00000200d2142e80_1_0, LS_00000200d2142e80_1_4;
L_00000200d2141120 .part L_00000200d2145360, 1, 1;
LS_00000200d2142160_0_0 .concat [ 1 1 1 1], L_00000200d2141120, L_00000200d2141120, L_00000200d2141120, L_00000200d2141120;
LS_00000200d2142160_0_4 .concat [ 1 1 1 1], L_00000200d2141120, L_00000200d2141120, L_00000200d2141120, L_00000200d2141120;
LS_00000200d2142160_0_8 .concat [ 1 1 1 1], L_00000200d2141120, L_00000200d2141120, L_00000200d2141120, L_00000200d2141120;
LS_00000200d2142160_0_12 .concat [ 1 1 1 1], L_00000200d2141120, L_00000200d2141120, L_00000200d2141120, L_00000200d2141120;
LS_00000200d2142160_0_16 .concat [ 1 1 1 1], L_00000200d2141120, L_00000200d2141120, L_00000200d2141120, L_00000200d2141120;
LS_00000200d2142160_0_20 .concat [ 1 1 1 1], L_00000200d2141120, L_00000200d2141120, L_00000200d2141120, L_00000200d2141120;
LS_00000200d2142160_0_24 .concat [ 1 1 1 1], L_00000200d2141120, L_00000200d2141120, L_00000200d2141120, L_00000200d2141120;
LS_00000200d2142160_0_28 .concat [ 1 1 1 1], L_00000200d2141120, L_00000200d2141120, L_00000200d2141120, L_00000200d2141120;
LS_00000200d2142160_1_0 .concat [ 4 4 4 4], LS_00000200d2142160_0_0, LS_00000200d2142160_0_4, LS_00000200d2142160_0_8, LS_00000200d2142160_0_12;
LS_00000200d2142160_1_4 .concat [ 4 4 4 4], LS_00000200d2142160_0_16, LS_00000200d2142160_0_20, LS_00000200d2142160_0_24, LS_00000200d2142160_0_28;
L_00000200d2142160 .concat [ 16 16 0 0], LS_00000200d2142160_1_0, LS_00000200d2142160_1_4;
L_00000200d2142f20 .part L_00000200d2145360, 0, 1;
LS_00000200d21436a0_0_0 .concat [ 1 1 1 1], L_00000200d2142f20, L_00000200d2142f20, L_00000200d2142f20, L_00000200d2142f20;
LS_00000200d21436a0_0_4 .concat [ 1 1 1 1], L_00000200d2142f20, L_00000200d2142f20, L_00000200d2142f20, L_00000200d2142f20;
LS_00000200d21436a0_0_8 .concat [ 1 1 1 1], L_00000200d2142f20, L_00000200d2142f20, L_00000200d2142f20, L_00000200d2142f20;
LS_00000200d21436a0_0_12 .concat [ 1 1 1 1], L_00000200d2142f20, L_00000200d2142f20, L_00000200d2142f20, L_00000200d2142f20;
LS_00000200d21436a0_0_16 .concat [ 1 1 1 1], L_00000200d2142f20, L_00000200d2142f20, L_00000200d2142f20, L_00000200d2142f20;
LS_00000200d21436a0_0_20 .concat [ 1 1 1 1], L_00000200d2142f20, L_00000200d2142f20, L_00000200d2142f20, L_00000200d2142f20;
LS_00000200d21436a0_0_24 .concat [ 1 1 1 1], L_00000200d2142f20, L_00000200d2142f20, L_00000200d2142f20, L_00000200d2142f20;
LS_00000200d21436a0_0_28 .concat [ 1 1 1 1], L_00000200d2142f20, L_00000200d2142f20, L_00000200d2142f20, L_00000200d2142f20;
LS_00000200d21436a0_1_0 .concat [ 4 4 4 4], LS_00000200d21436a0_0_0, LS_00000200d21436a0_0_4, LS_00000200d21436a0_0_8, LS_00000200d21436a0_0_12;
LS_00000200d21436a0_1_4 .concat [ 4 4 4 4], LS_00000200d21436a0_0_16, LS_00000200d21436a0_0_20, LS_00000200d21436a0_0_24, LS_00000200d21436a0_0_28;
L_00000200d21436a0 .concat [ 16 16 0 0], LS_00000200d21436a0_1_0, LS_00000200d21436a0_1_4;
S_00000200d1ec8390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000200d1ec8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000200d214e6b0 .functor AND 32, L_00000200d2141080, L_00000200d21416c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000200d2108820_0 .net "in1", 31 0, L_00000200d2141080;  1 drivers
v00000200d2108960_0 .net "in2", 31 0, L_00000200d21416c0;  1 drivers
v00000200d2109400_0 .net "out", 31 0, L_00000200d214e6b0;  alias, 1 drivers
S_00000200d210b170 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000200d1ec8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000200d214e1e0 .functor AND 32, L_00000200d21427a0, L_00000200d2142de0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000200d2109900_0 .net "in1", 31 0, L_00000200d21427a0;  1 drivers
v00000200d21086e0_0 .net "in2", 31 0, L_00000200d2142de0;  1 drivers
v00000200d2109680_0 .net "out", 31 0, L_00000200d214e1e0;  alias, 1 drivers
S_00000200d210b620 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000200d1ec8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000200d214dae0 .functor AND 32, L_00000200d2143100, L_00000200d2142e80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000200d2108460_0 .net "in1", 31 0, L_00000200d2143100;  1 drivers
v00000200d21097c0_0 .net "in2", 31 0, L_00000200d2142e80;  1 drivers
v00000200d2108c80_0 .net "out", 31 0, L_00000200d214dae0;  alias, 1 drivers
S_00000200d210a810 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000200d1ec8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000200d214dbc0 .functor AND 32, L_00000200d2142160, L_00000200d21436a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000200d2108aa0_0 .net "in1", 31 0, L_00000200d2142160;  1 drivers
v00000200d2108be0_0 .net "in2", 31 0, L_00000200d21436a0;  1 drivers
v00000200d21088c0_0 .net "out", 31 0, L_00000200d214dbc0;  alias, 1 drivers
S_00000200d210a9a0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000200d1f0da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000200d208b9c0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000200d214ec60 .functor NOT 1, L_00000200d2141d00, C4<0>, C4<0>, C4<0>;
L_00000200d214ecd0 .functor NOT 1, L_00000200d2142700, C4<0>, C4<0>, C4<0>;
L_00000200d214ed40 .functor NOT 1, L_00000200d21411c0, C4<0>, C4<0>, C4<0>;
L_00000200d2082220 .functor NOT 1, L_00000200d2142c00, C4<0>, C4<0>, C4<0>;
L_00000200d2155320 .functor AND 32, L_00000200d214ee20, v00000200d21156d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000200d2155d30 .functor AND 32, L_00000200d214ebf0, L_00000200d2156900, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000200d2155c50 .functor OR 32, L_00000200d2155320, L_00000200d2155d30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000200d2155470 .functor AND 32, L_00000200d214edb0, v00000200d2101e30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000200d2155e80 .functor OR 32, L_00000200d2155c50, L_00000200d2155470, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000200d2155160 .functor AND 32, L_00000200d2155400, L_00000200d2141260, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000200d21566d0 .functor OR 32, L_00000200d2155e80, L_00000200d2155160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000200d210caf0_0 .net *"_ivl_1", 0 0, L_00000200d2141d00;  1 drivers
v00000200d210d6d0_0 .net *"_ivl_13", 0 0, L_00000200d21411c0;  1 drivers
v00000200d210dd10_0 .net *"_ivl_14", 0 0, L_00000200d214ed40;  1 drivers
v00000200d210d450_0 .net *"_ivl_19", 0 0, L_00000200d2143740;  1 drivers
v00000200d210d630_0 .net *"_ivl_2", 0 0, L_00000200d214ec60;  1 drivers
v00000200d210bf10_0 .net *"_ivl_23", 0 0, L_00000200d21413a0;  1 drivers
v00000200d210de50_0 .net *"_ivl_27", 0 0, L_00000200d2142c00;  1 drivers
v00000200d210def0_0 .net *"_ivl_28", 0 0, L_00000200d2082220;  1 drivers
v00000200d210c050_0 .net *"_ivl_33", 0 0, L_00000200d2141940;  1 drivers
v00000200d210c190_0 .net *"_ivl_37", 0 0, L_00000200d21431a0;  1 drivers
v00000200d210df90_0 .net *"_ivl_40", 31 0, L_00000200d2155320;  1 drivers
v00000200d210c2d0_0 .net *"_ivl_42", 31 0, L_00000200d2155d30;  1 drivers
v00000200d210b8d0_0 .net *"_ivl_44", 31 0, L_00000200d2155c50;  1 drivers
v00000200d210cff0_0 .net *"_ivl_46", 31 0, L_00000200d2155470;  1 drivers
v00000200d210c0f0_0 .net *"_ivl_48", 31 0, L_00000200d2155e80;  1 drivers
v00000200d210bb50_0 .net *"_ivl_50", 31 0, L_00000200d2155160;  1 drivers
v00000200d210bbf0_0 .net *"_ivl_7", 0 0, L_00000200d2142700;  1 drivers
v00000200d210d130_0 .net *"_ivl_8", 0 0, L_00000200d214ecd0;  1 drivers
v00000200d210c370_0 .net "ina", 31 0, v00000200d21156d0_0;  alias, 1 drivers
v00000200d210cb90_0 .net "inb", 31 0, L_00000200d2156900;  alias, 1 drivers
v00000200d210c4b0_0 .net "inc", 31 0, v00000200d2101e30_0;  alias, 1 drivers
v00000200d210c730_0 .net "ind", 31 0, L_00000200d2141260;  alias, 1 drivers
v00000200d210c550_0 .net "out", 31 0, L_00000200d21566d0;  alias, 1 drivers
v00000200d210c5f0_0 .net "s0", 31 0, L_00000200d214ee20;  1 drivers
v00000200d210c7d0_0 .net "s1", 31 0, L_00000200d214ebf0;  1 drivers
v00000200d210c870_0 .net "s2", 31 0, L_00000200d214edb0;  1 drivers
v00000200d210cc30_0 .net "s3", 31 0, L_00000200d2155400;  1 drivers
v00000200d210c910_0 .net "sel", 1 0, L_00000200d2148240;  alias, 1 drivers
L_00000200d2141d00 .part L_00000200d2148240, 1, 1;
LS_00000200d2142520_0_0 .concat [ 1 1 1 1], L_00000200d214ec60, L_00000200d214ec60, L_00000200d214ec60, L_00000200d214ec60;
LS_00000200d2142520_0_4 .concat [ 1 1 1 1], L_00000200d214ec60, L_00000200d214ec60, L_00000200d214ec60, L_00000200d214ec60;
LS_00000200d2142520_0_8 .concat [ 1 1 1 1], L_00000200d214ec60, L_00000200d214ec60, L_00000200d214ec60, L_00000200d214ec60;
LS_00000200d2142520_0_12 .concat [ 1 1 1 1], L_00000200d214ec60, L_00000200d214ec60, L_00000200d214ec60, L_00000200d214ec60;
LS_00000200d2142520_0_16 .concat [ 1 1 1 1], L_00000200d214ec60, L_00000200d214ec60, L_00000200d214ec60, L_00000200d214ec60;
LS_00000200d2142520_0_20 .concat [ 1 1 1 1], L_00000200d214ec60, L_00000200d214ec60, L_00000200d214ec60, L_00000200d214ec60;
LS_00000200d2142520_0_24 .concat [ 1 1 1 1], L_00000200d214ec60, L_00000200d214ec60, L_00000200d214ec60, L_00000200d214ec60;
LS_00000200d2142520_0_28 .concat [ 1 1 1 1], L_00000200d214ec60, L_00000200d214ec60, L_00000200d214ec60, L_00000200d214ec60;
LS_00000200d2142520_1_0 .concat [ 4 4 4 4], LS_00000200d2142520_0_0, LS_00000200d2142520_0_4, LS_00000200d2142520_0_8, LS_00000200d2142520_0_12;
LS_00000200d2142520_1_4 .concat [ 4 4 4 4], LS_00000200d2142520_0_16, LS_00000200d2142520_0_20, LS_00000200d2142520_0_24, LS_00000200d2142520_0_28;
L_00000200d2142520 .concat [ 16 16 0 0], LS_00000200d2142520_1_0, LS_00000200d2142520_1_4;
L_00000200d2142700 .part L_00000200d2148240, 0, 1;
LS_00000200d2142660_0_0 .concat [ 1 1 1 1], L_00000200d214ecd0, L_00000200d214ecd0, L_00000200d214ecd0, L_00000200d214ecd0;
LS_00000200d2142660_0_4 .concat [ 1 1 1 1], L_00000200d214ecd0, L_00000200d214ecd0, L_00000200d214ecd0, L_00000200d214ecd0;
LS_00000200d2142660_0_8 .concat [ 1 1 1 1], L_00000200d214ecd0, L_00000200d214ecd0, L_00000200d214ecd0, L_00000200d214ecd0;
LS_00000200d2142660_0_12 .concat [ 1 1 1 1], L_00000200d214ecd0, L_00000200d214ecd0, L_00000200d214ecd0, L_00000200d214ecd0;
LS_00000200d2142660_0_16 .concat [ 1 1 1 1], L_00000200d214ecd0, L_00000200d214ecd0, L_00000200d214ecd0, L_00000200d214ecd0;
LS_00000200d2142660_0_20 .concat [ 1 1 1 1], L_00000200d214ecd0, L_00000200d214ecd0, L_00000200d214ecd0, L_00000200d214ecd0;
LS_00000200d2142660_0_24 .concat [ 1 1 1 1], L_00000200d214ecd0, L_00000200d214ecd0, L_00000200d214ecd0, L_00000200d214ecd0;
LS_00000200d2142660_0_28 .concat [ 1 1 1 1], L_00000200d214ecd0, L_00000200d214ecd0, L_00000200d214ecd0, L_00000200d214ecd0;
LS_00000200d2142660_1_0 .concat [ 4 4 4 4], LS_00000200d2142660_0_0, LS_00000200d2142660_0_4, LS_00000200d2142660_0_8, LS_00000200d2142660_0_12;
LS_00000200d2142660_1_4 .concat [ 4 4 4 4], LS_00000200d2142660_0_16, LS_00000200d2142660_0_20, LS_00000200d2142660_0_24, LS_00000200d2142660_0_28;
L_00000200d2142660 .concat [ 16 16 0 0], LS_00000200d2142660_1_0, LS_00000200d2142660_1_4;
L_00000200d21411c0 .part L_00000200d2148240, 1, 1;
LS_00000200d2143600_0_0 .concat [ 1 1 1 1], L_00000200d214ed40, L_00000200d214ed40, L_00000200d214ed40, L_00000200d214ed40;
LS_00000200d2143600_0_4 .concat [ 1 1 1 1], L_00000200d214ed40, L_00000200d214ed40, L_00000200d214ed40, L_00000200d214ed40;
LS_00000200d2143600_0_8 .concat [ 1 1 1 1], L_00000200d214ed40, L_00000200d214ed40, L_00000200d214ed40, L_00000200d214ed40;
LS_00000200d2143600_0_12 .concat [ 1 1 1 1], L_00000200d214ed40, L_00000200d214ed40, L_00000200d214ed40, L_00000200d214ed40;
LS_00000200d2143600_0_16 .concat [ 1 1 1 1], L_00000200d214ed40, L_00000200d214ed40, L_00000200d214ed40, L_00000200d214ed40;
LS_00000200d2143600_0_20 .concat [ 1 1 1 1], L_00000200d214ed40, L_00000200d214ed40, L_00000200d214ed40, L_00000200d214ed40;
LS_00000200d2143600_0_24 .concat [ 1 1 1 1], L_00000200d214ed40, L_00000200d214ed40, L_00000200d214ed40, L_00000200d214ed40;
LS_00000200d2143600_0_28 .concat [ 1 1 1 1], L_00000200d214ed40, L_00000200d214ed40, L_00000200d214ed40, L_00000200d214ed40;
LS_00000200d2143600_1_0 .concat [ 4 4 4 4], LS_00000200d2143600_0_0, LS_00000200d2143600_0_4, LS_00000200d2143600_0_8, LS_00000200d2143600_0_12;
LS_00000200d2143600_1_4 .concat [ 4 4 4 4], LS_00000200d2143600_0_16, LS_00000200d2143600_0_20, LS_00000200d2143600_0_24, LS_00000200d2143600_0_28;
L_00000200d2143600 .concat [ 16 16 0 0], LS_00000200d2143600_1_0, LS_00000200d2143600_1_4;
L_00000200d2143740 .part L_00000200d2148240, 0, 1;
LS_00000200d2142340_0_0 .concat [ 1 1 1 1], L_00000200d2143740, L_00000200d2143740, L_00000200d2143740, L_00000200d2143740;
LS_00000200d2142340_0_4 .concat [ 1 1 1 1], L_00000200d2143740, L_00000200d2143740, L_00000200d2143740, L_00000200d2143740;
LS_00000200d2142340_0_8 .concat [ 1 1 1 1], L_00000200d2143740, L_00000200d2143740, L_00000200d2143740, L_00000200d2143740;
LS_00000200d2142340_0_12 .concat [ 1 1 1 1], L_00000200d2143740, L_00000200d2143740, L_00000200d2143740, L_00000200d2143740;
LS_00000200d2142340_0_16 .concat [ 1 1 1 1], L_00000200d2143740, L_00000200d2143740, L_00000200d2143740, L_00000200d2143740;
LS_00000200d2142340_0_20 .concat [ 1 1 1 1], L_00000200d2143740, L_00000200d2143740, L_00000200d2143740, L_00000200d2143740;
LS_00000200d2142340_0_24 .concat [ 1 1 1 1], L_00000200d2143740, L_00000200d2143740, L_00000200d2143740, L_00000200d2143740;
LS_00000200d2142340_0_28 .concat [ 1 1 1 1], L_00000200d2143740, L_00000200d2143740, L_00000200d2143740, L_00000200d2143740;
LS_00000200d2142340_1_0 .concat [ 4 4 4 4], LS_00000200d2142340_0_0, LS_00000200d2142340_0_4, LS_00000200d2142340_0_8, LS_00000200d2142340_0_12;
LS_00000200d2142340_1_4 .concat [ 4 4 4 4], LS_00000200d2142340_0_16, LS_00000200d2142340_0_20, LS_00000200d2142340_0_24, LS_00000200d2142340_0_28;
L_00000200d2142340 .concat [ 16 16 0 0], LS_00000200d2142340_1_0, LS_00000200d2142340_1_4;
L_00000200d21413a0 .part L_00000200d2148240, 1, 1;
LS_00000200d2141760_0_0 .concat [ 1 1 1 1], L_00000200d21413a0, L_00000200d21413a0, L_00000200d21413a0, L_00000200d21413a0;
LS_00000200d2141760_0_4 .concat [ 1 1 1 1], L_00000200d21413a0, L_00000200d21413a0, L_00000200d21413a0, L_00000200d21413a0;
LS_00000200d2141760_0_8 .concat [ 1 1 1 1], L_00000200d21413a0, L_00000200d21413a0, L_00000200d21413a0, L_00000200d21413a0;
LS_00000200d2141760_0_12 .concat [ 1 1 1 1], L_00000200d21413a0, L_00000200d21413a0, L_00000200d21413a0, L_00000200d21413a0;
LS_00000200d2141760_0_16 .concat [ 1 1 1 1], L_00000200d21413a0, L_00000200d21413a0, L_00000200d21413a0, L_00000200d21413a0;
LS_00000200d2141760_0_20 .concat [ 1 1 1 1], L_00000200d21413a0, L_00000200d21413a0, L_00000200d21413a0, L_00000200d21413a0;
LS_00000200d2141760_0_24 .concat [ 1 1 1 1], L_00000200d21413a0, L_00000200d21413a0, L_00000200d21413a0, L_00000200d21413a0;
LS_00000200d2141760_0_28 .concat [ 1 1 1 1], L_00000200d21413a0, L_00000200d21413a0, L_00000200d21413a0, L_00000200d21413a0;
LS_00000200d2141760_1_0 .concat [ 4 4 4 4], LS_00000200d2141760_0_0, LS_00000200d2141760_0_4, LS_00000200d2141760_0_8, LS_00000200d2141760_0_12;
LS_00000200d2141760_1_4 .concat [ 4 4 4 4], LS_00000200d2141760_0_16, LS_00000200d2141760_0_20, LS_00000200d2141760_0_24, LS_00000200d2141760_0_28;
L_00000200d2141760 .concat [ 16 16 0 0], LS_00000200d2141760_1_0, LS_00000200d2141760_1_4;
L_00000200d2142c00 .part L_00000200d2148240, 0, 1;
LS_00000200d2142d40_0_0 .concat [ 1 1 1 1], L_00000200d2082220, L_00000200d2082220, L_00000200d2082220, L_00000200d2082220;
LS_00000200d2142d40_0_4 .concat [ 1 1 1 1], L_00000200d2082220, L_00000200d2082220, L_00000200d2082220, L_00000200d2082220;
LS_00000200d2142d40_0_8 .concat [ 1 1 1 1], L_00000200d2082220, L_00000200d2082220, L_00000200d2082220, L_00000200d2082220;
LS_00000200d2142d40_0_12 .concat [ 1 1 1 1], L_00000200d2082220, L_00000200d2082220, L_00000200d2082220, L_00000200d2082220;
LS_00000200d2142d40_0_16 .concat [ 1 1 1 1], L_00000200d2082220, L_00000200d2082220, L_00000200d2082220, L_00000200d2082220;
LS_00000200d2142d40_0_20 .concat [ 1 1 1 1], L_00000200d2082220, L_00000200d2082220, L_00000200d2082220, L_00000200d2082220;
LS_00000200d2142d40_0_24 .concat [ 1 1 1 1], L_00000200d2082220, L_00000200d2082220, L_00000200d2082220, L_00000200d2082220;
LS_00000200d2142d40_0_28 .concat [ 1 1 1 1], L_00000200d2082220, L_00000200d2082220, L_00000200d2082220, L_00000200d2082220;
LS_00000200d2142d40_1_0 .concat [ 4 4 4 4], LS_00000200d2142d40_0_0, LS_00000200d2142d40_0_4, LS_00000200d2142d40_0_8, LS_00000200d2142d40_0_12;
LS_00000200d2142d40_1_4 .concat [ 4 4 4 4], LS_00000200d2142d40_0_16, LS_00000200d2142d40_0_20, LS_00000200d2142d40_0_24, LS_00000200d2142d40_0_28;
L_00000200d2142d40 .concat [ 16 16 0 0], LS_00000200d2142d40_1_0, LS_00000200d2142d40_1_4;
L_00000200d2141940 .part L_00000200d2148240, 1, 1;
LS_00000200d2142ca0_0_0 .concat [ 1 1 1 1], L_00000200d2141940, L_00000200d2141940, L_00000200d2141940, L_00000200d2141940;
LS_00000200d2142ca0_0_4 .concat [ 1 1 1 1], L_00000200d2141940, L_00000200d2141940, L_00000200d2141940, L_00000200d2141940;
LS_00000200d2142ca0_0_8 .concat [ 1 1 1 1], L_00000200d2141940, L_00000200d2141940, L_00000200d2141940, L_00000200d2141940;
LS_00000200d2142ca0_0_12 .concat [ 1 1 1 1], L_00000200d2141940, L_00000200d2141940, L_00000200d2141940, L_00000200d2141940;
LS_00000200d2142ca0_0_16 .concat [ 1 1 1 1], L_00000200d2141940, L_00000200d2141940, L_00000200d2141940, L_00000200d2141940;
LS_00000200d2142ca0_0_20 .concat [ 1 1 1 1], L_00000200d2141940, L_00000200d2141940, L_00000200d2141940, L_00000200d2141940;
LS_00000200d2142ca0_0_24 .concat [ 1 1 1 1], L_00000200d2141940, L_00000200d2141940, L_00000200d2141940, L_00000200d2141940;
LS_00000200d2142ca0_0_28 .concat [ 1 1 1 1], L_00000200d2141940, L_00000200d2141940, L_00000200d2141940, L_00000200d2141940;
LS_00000200d2142ca0_1_0 .concat [ 4 4 4 4], LS_00000200d2142ca0_0_0, LS_00000200d2142ca0_0_4, LS_00000200d2142ca0_0_8, LS_00000200d2142ca0_0_12;
LS_00000200d2142ca0_1_4 .concat [ 4 4 4 4], LS_00000200d2142ca0_0_16, LS_00000200d2142ca0_0_20, LS_00000200d2142ca0_0_24, LS_00000200d2142ca0_0_28;
L_00000200d2142ca0 .concat [ 16 16 0 0], LS_00000200d2142ca0_1_0, LS_00000200d2142ca0_1_4;
L_00000200d21431a0 .part L_00000200d2148240, 0, 1;
LS_00000200d2142840_0_0 .concat [ 1 1 1 1], L_00000200d21431a0, L_00000200d21431a0, L_00000200d21431a0, L_00000200d21431a0;
LS_00000200d2142840_0_4 .concat [ 1 1 1 1], L_00000200d21431a0, L_00000200d21431a0, L_00000200d21431a0, L_00000200d21431a0;
LS_00000200d2142840_0_8 .concat [ 1 1 1 1], L_00000200d21431a0, L_00000200d21431a0, L_00000200d21431a0, L_00000200d21431a0;
LS_00000200d2142840_0_12 .concat [ 1 1 1 1], L_00000200d21431a0, L_00000200d21431a0, L_00000200d21431a0, L_00000200d21431a0;
LS_00000200d2142840_0_16 .concat [ 1 1 1 1], L_00000200d21431a0, L_00000200d21431a0, L_00000200d21431a0, L_00000200d21431a0;
LS_00000200d2142840_0_20 .concat [ 1 1 1 1], L_00000200d21431a0, L_00000200d21431a0, L_00000200d21431a0, L_00000200d21431a0;
LS_00000200d2142840_0_24 .concat [ 1 1 1 1], L_00000200d21431a0, L_00000200d21431a0, L_00000200d21431a0, L_00000200d21431a0;
LS_00000200d2142840_0_28 .concat [ 1 1 1 1], L_00000200d21431a0, L_00000200d21431a0, L_00000200d21431a0, L_00000200d21431a0;
LS_00000200d2142840_1_0 .concat [ 4 4 4 4], LS_00000200d2142840_0_0, LS_00000200d2142840_0_4, LS_00000200d2142840_0_8, LS_00000200d2142840_0_12;
LS_00000200d2142840_1_4 .concat [ 4 4 4 4], LS_00000200d2142840_0_16, LS_00000200d2142840_0_20, LS_00000200d2142840_0_24, LS_00000200d2142840_0_28;
L_00000200d2142840 .concat [ 16 16 0 0], LS_00000200d2142840_1_0, LS_00000200d2142840_1_4;
S_00000200d210acc0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000200d210a9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000200d214ee20 .functor AND 32, L_00000200d2142520, L_00000200d2142660, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000200d210b830_0 .net "in1", 31 0, L_00000200d2142520;  1 drivers
v00000200d210cd70_0 .net "in2", 31 0, L_00000200d2142660;  1 drivers
v00000200d210c410_0 .net "out", 31 0, L_00000200d214ee20;  alias, 1 drivers
S_00000200d210b300 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000200d210a9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000200d214ebf0 .functor AND 32, L_00000200d2143600, L_00000200d2142340, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000200d210ceb0_0 .net "in1", 31 0, L_00000200d2143600;  1 drivers
v00000200d210bdd0_0 .net "in2", 31 0, L_00000200d2142340;  1 drivers
v00000200d210bfb0_0 .net "out", 31 0, L_00000200d214ebf0;  alias, 1 drivers
S_00000200d210b490 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000200d210a9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000200d214edb0 .functor AND 32, L_00000200d2141760, L_00000200d2142d40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000200d210dc70_0 .net "in1", 31 0, L_00000200d2141760;  1 drivers
v00000200d210b970_0 .net "in2", 31 0, L_00000200d2142d40;  1 drivers
v00000200d210d310_0 .net "out", 31 0, L_00000200d214edb0;  alias, 1 drivers
S_00000200d210ab30 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000200d210a9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000200d2155400 .functor AND 32, L_00000200d2142ca0, L_00000200d2142840, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000200d210bab0_0 .net "in1", 31 0, L_00000200d2142ca0;  1 drivers
v00000200d210dbd0_0 .net "in2", 31 0, L_00000200d2142840;  1 drivers
v00000200d210d1d0_0 .net "out", 31 0, L_00000200d2155400;  alias, 1 drivers
S_00000200d210ae50 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000200d1f0da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000200d208c1c0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000200d2156510 .functor NOT 1, L_00000200d2141bc0, C4<0>, C4<0>, C4<0>;
L_00000200d2155be0 .functor NOT 1, L_00000200d21418a0, C4<0>, C4<0>, C4<0>;
L_00000200d2155cc0 .functor NOT 1, L_00000200d2142fc0, C4<0>, C4<0>, C4<0>;
L_00000200d2154ec0 .functor NOT 1, L_00000200d2141c60, C4<0>, C4<0>, C4<0>;
L_00000200d2155b00 .functor AND 32, L_00000200d2156120, v00000200d2114a50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000200d2155fd0 .functor AND 32, L_00000200d2155a90, L_00000200d2156900, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000200d2154de0 .functor OR 32, L_00000200d2155b00, L_00000200d2155fd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000200d2155ef0 .functor AND 32, L_00000200d2155da0, v00000200d2101e30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000200d2156190 .functor OR 32, L_00000200d2154de0, L_00000200d2155ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000200d2154fa0 .functor AND 32, L_00000200d2155390, L_00000200d2141260, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000200d2154f30 .functor OR 32, L_00000200d2156190, L_00000200d2154fa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000200d210ea30_0 .net *"_ivl_1", 0 0, L_00000200d2141bc0;  1 drivers
v00000200d210e670_0 .net *"_ivl_13", 0 0, L_00000200d2142fc0;  1 drivers
v00000200d210f110_0 .net *"_ivl_14", 0 0, L_00000200d2155cc0;  1 drivers
v00000200d210e0d0_0 .net *"_ivl_19", 0 0, L_00000200d2141b20;  1 drivers
v00000200d210ed50_0 .net *"_ivl_2", 0 0, L_00000200d2156510;  1 drivers
v00000200d210e530_0 .net *"_ivl_23", 0 0, L_00000200d2143060;  1 drivers
v00000200d210e5d0_0 .net *"_ivl_27", 0 0, L_00000200d2141c60;  1 drivers
v00000200d210f1b0_0 .net *"_ivl_28", 0 0, L_00000200d2154ec0;  1 drivers
v00000200d210f070_0 .net *"_ivl_33", 0 0, L_00000200d2141a80;  1 drivers
v00000200d210e710_0 .net *"_ivl_37", 0 0, L_00000200d2141da0;  1 drivers
v00000200d210f610_0 .net *"_ivl_40", 31 0, L_00000200d2155b00;  1 drivers
v00000200d210e170_0 .net *"_ivl_42", 31 0, L_00000200d2155fd0;  1 drivers
v00000200d210f250_0 .net *"_ivl_44", 31 0, L_00000200d2154de0;  1 drivers
v00000200d210f2f0_0 .net *"_ivl_46", 31 0, L_00000200d2155ef0;  1 drivers
v00000200d210f6b0_0 .net *"_ivl_48", 31 0, L_00000200d2156190;  1 drivers
v00000200d210f430_0 .net *"_ivl_50", 31 0, L_00000200d2154fa0;  1 drivers
v00000200d210ee90_0 .net *"_ivl_7", 0 0, L_00000200d21418a0;  1 drivers
v00000200d210e850_0 .net *"_ivl_8", 0 0, L_00000200d2155be0;  1 drivers
v00000200d210e990_0 .net "ina", 31 0, v00000200d2114a50_0;  alias, 1 drivers
v00000200d210ead0_0 .net "inb", 31 0, L_00000200d2156900;  alias, 1 drivers
v00000200d210ecb0_0 .net "inc", 31 0, v00000200d2101e30_0;  alias, 1 drivers
v00000200d210ef30_0 .net "ind", 31 0, L_00000200d2141260;  alias, 1 drivers
v00000200d210eb70_0 .net "out", 31 0, L_00000200d2154f30;  alias, 1 drivers
v00000200d210f390_0 .net "s0", 31 0, L_00000200d2156120;  1 drivers
v00000200d210f4d0_0 .net "s1", 31 0, L_00000200d2155a90;  1 drivers
v00000200d210e030_0 .net "s2", 31 0, L_00000200d2155da0;  1 drivers
v00000200d21151d0_0 .net "s3", 31 0, L_00000200d2155390;  1 drivers
v00000200d21154f0_0 .net "sel", 1 0, L_00000200d2147840;  alias, 1 drivers
L_00000200d2141bc0 .part L_00000200d2147840, 1, 1;
LS_00000200d2142b60_0_0 .concat [ 1 1 1 1], L_00000200d2156510, L_00000200d2156510, L_00000200d2156510, L_00000200d2156510;
LS_00000200d2142b60_0_4 .concat [ 1 1 1 1], L_00000200d2156510, L_00000200d2156510, L_00000200d2156510, L_00000200d2156510;
LS_00000200d2142b60_0_8 .concat [ 1 1 1 1], L_00000200d2156510, L_00000200d2156510, L_00000200d2156510, L_00000200d2156510;
LS_00000200d2142b60_0_12 .concat [ 1 1 1 1], L_00000200d2156510, L_00000200d2156510, L_00000200d2156510, L_00000200d2156510;
LS_00000200d2142b60_0_16 .concat [ 1 1 1 1], L_00000200d2156510, L_00000200d2156510, L_00000200d2156510, L_00000200d2156510;
LS_00000200d2142b60_0_20 .concat [ 1 1 1 1], L_00000200d2156510, L_00000200d2156510, L_00000200d2156510, L_00000200d2156510;
LS_00000200d2142b60_0_24 .concat [ 1 1 1 1], L_00000200d2156510, L_00000200d2156510, L_00000200d2156510, L_00000200d2156510;
LS_00000200d2142b60_0_28 .concat [ 1 1 1 1], L_00000200d2156510, L_00000200d2156510, L_00000200d2156510, L_00000200d2156510;
LS_00000200d2142b60_1_0 .concat [ 4 4 4 4], LS_00000200d2142b60_0_0, LS_00000200d2142b60_0_4, LS_00000200d2142b60_0_8, LS_00000200d2142b60_0_12;
LS_00000200d2142b60_1_4 .concat [ 4 4 4 4], LS_00000200d2142b60_0_16, LS_00000200d2142b60_0_20, LS_00000200d2142b60_0_24, LS_00000200d2142b60_0_28;
L_00000200d2142b60 .concat [ 16 16 0 0], LS_00000200d2142b60_1_0, LS_00000200d2142b60_1_4;
L_00000200d21418a0 .part L_00000200d2147840, 0, 1;
LS_00000200d2143240_0_0 .concat [ 1 1 1 1], L_00000200d2155be0, L_00000200d2155be0, L_00000200d2155be0, L_00000200d2155be0;
LS_00000200d2143240_0_4 .concat [ 1 1 1 1], L_00000200d2155be0, L_00000200d2155be0, L_00000200d2155be0, L_00000200d2155be0;
LS_00000200d2143240_0_8 .concat [ 1 1 1 1], L_00000200d2155be0, L_00000200d2155be0, L_00000200d2155be0, L_00000200d2155be0;
LS_00000200d2143240_0_12 .concat [ 1 1 1 1], L_00000200d2155be0, L_00000200d2155be0, L_00000200d2155be0, L_00000200d2155be0;
LS_00000200d2143240_0_16 .concat [ 1 1 1 1], L_00000200d2155be0, L_00000200d2155be0, L_00000200d2155be0, L_00000200d2155be0;
LS_00000200d2143240_0_20 .concat [ 1 1 1 1], L_00000200d2155be0, L_00000200d2155be0, L_00000200d2155be0, L_00000200d2155be0;
LS_00000200d2143240_0_24 .concat [ 1 1 1 1], L_00000200d2155be0, L_00000200d2155be0, L_00000200d2155be0, L_00000200d2155be0;
LS_00000200d2143240_0_28 .concat [ 1 1 1 1], L_00000200d2155be0, L_00000200d2155be0, L_00000200d2155be0, L_00000200d2155be0;
LS_00000200d2143240_1_0 .concat [ 4 4 4 4], LS_00000200d2143240_0_0, LS_00000200d2143240_0_4, LS_00000200d2143240_0_8, LS_00000200d2143240_0_12;
LS_00000200d2143240_1_4 .concat [ 4 4 4 4], LS_00000200d2143240_0_16, LS_00000200d2143240_0_20, LS_00000200d2143240_0_24, LS_00000200d2143240_0_28;
L_00000200d2143240 .concat [ 16 16 0 0], LS_00000200d2143240_1_0, LS_00000200d2143240_1_4;
L_00000200d2142fc0 .part L_00000200d2147840, 1, 1;
LS_00000200d2143380_0_0 .concat [ 1 1 1 1], L_00000200d2155cc0, L_00000200d2155cc0, L_00000200d2155cc0, L_00000200d2155cc0;
LS_00000200d2143380_0_4 .concat [ 1 1 1 1], L_00000200d2155cc0, L_00000200d2155cc0, L_00000200d2155cc0, L_00000200d2155cc0;
LS_00000200d2143380_0_8 .concat [ 1 1 1 1], L_00000200d2155cc0, L_00000200d2155cc0, L_00000200d2155cc0, L_00000200d2155cc0;
LS_00000200d2143380_0_12 .concat [ 1 1 1 1], L_00000200d2155cc0, L_00000200d2155cc0, L_00000200d2155cc0, L_00000200d2155cc0;
LS_00000200d2143380_0_16 .concat [ 1 1 1 1], L_00000200d2155cc0, L_00000200d2155cc0, L_00000200d2155cc0, L_00000200d2155cc0;
LS_00000200d2143380_0_20 .concat [ 1 1 1 1], L_00000200d2155cc0, L_00000200d2155cc0, L_00000200d2155cc0, L_00000200d2155cc0;
LS_00000200d2143380_0_24 .concat [ 1 1 1 1], L_00000200d2155cc0, L_00000200d2155cc0, L_00000200d2155cc0, L_00000200d2155cc0;
LS_00000200d2143380_0_28 .concat [ 1 1 1 1], L_00000200d2155cc0, L_00000200d2155cc0, L_00000200d2155cc0, L_00000200d2155cc0;
LS_00000200d2143380_1_0 .concat [ 4 4 4 4], LS_00000200d2143380_0_0, LS_00000200d2143380_0_4, LS_00000200d2143380_0_8, LS_00000200d2143380_0_12;
LS_00000200d2143380_1_4 .concat [ 4 4 4 4], LS_00000200d2143380_0_16, LS_00000200d2143380_0_20, LS_00000200d2143380_0_24, LS_00000200d2143380_0_28;
L_00000200d2143380 .concat [ 16 16 0 0], LS_00000200d2143380_1_0, LS_00000200d2143380_1_4;
L_00000200d2141b20 .part L_00000200d2147840, 0, 1;
LS_00000200d2141f80_0_0 .concat [ 1 1 1 1], L_00000200d2141b20, L_00000200d2141b20, L_00000200d2141b20, L_00000200d2141b20;
LS_00000200d2141f80_0_4 .concat [ 1 1 1 1], L_00000200d2141b20, L_00000200d2141b20, L_00000200d2141b20, L_00000200d2141b20;
LS_00000200d2141f80_0_8 .concat [ 1 1 1 1], L_00000200d2141b20, L_00000200d2141b20, L_00000200d2141b20, L_00000200d2141b20;
LS_00000200d2141f80_0_12 .concat [ 1 1 1 1], L_00000200d2141b20, L_00000200d2141b20, L_00000200d2141b20, L_00000200d2141b20;
LS_00000200d2141f80_0_16 .concat [ 1 1 1 1], L_00000200d2141b20, L_00000200d2141b20, L_00000200d2141b20, L_00000200d2141b20;
LS_00000200d2141f80_0_20 .concat [ 1 1 1 1], L_00000200d2141b20, L_00000200d2141b20, L_00000200d2141b20, L_00000200d2141b20;
LS_00000200d2141f80_0_24 .concat [ 1 1 1 1], L_00000200d2141b20, L_00000200d2141b20, L_00000200d2141b20, L_00000200d2141b20;
LS_00000200d2141f80_0_28 .concat [ 1 1 1 1], L_00000200d2141b20, L_00000200d2141b20, L_00000200d2141b20, L_00000200d2141b20;
LS_00000200d2141f80_1_0 .concat [ 4 4 4 4], LS_00000200d2141f80_0_0, LS_00000200d2141f80_0_4, LS_00000200d2141f80_0_8, LS_00000200d2141f80_0_12;
LS_00000200d2141f80_1_4 .concat [ 4 4 4 4], LS_00000200d2141f80_0_16, LS_00000200d2141f80_0_20, LS_00000200d2141f80_0_24, LS_00000200d2141f80_0_28;
L_00000200d2141f80 .concat [ 16 16 0 0], LS_00000200d2141f80_1_0, LS_00000200d2141f80_1_4;
L_00000200d2143060 .part L_00000200d2147840, 1, 1;
LS_00000200d21419e0_0_0 .concat [ 1 1 1 1], L_00000200d2143060, L_00000200d2143060, L_00000200d2143060, L_00000200d2143060;
LS_00000200d21419e0_0_4 .concat [ 1 1 1 1], L_00000200d2143060, L_00000200d2143060, L_00000200d2143060, L_00000200d2143060;
LS_00000200d21419e0_0_8 .concat [ 1 1 1 1], L_00000200d2143060, L_00000200d2143060, L_00000200d2143060, L_00000200d2143060;
LS_00000200d21419e0_0_12 .concat [ 1 1 1 1], L_00000200d2143060, L_00000200d2143060, L_00000200d2143060, L_00000200d2143060;
LS_00000200d21419e0_0_16 .concat [ 1 1 1 1], L_00000200d2143060, L_00000200d2143060, L_00000200d2143060, L_00000200d2143060;
LS_00000200d21419e0_0_20 .concat [ 1 1 1 1], L_00000200d2143060, L_00000200d2143060, L_00000200d2143060, L_00000200d2143060;
LS_00000200d21419e0_0_24 .concat [ 1 1 1 1], L_00000200d2143060, L_00000200d2143060, L_00000200d2143060, L_00000200d2143060;
LS_00000200d21419e0_0_28 .concat [ 1 1 1 1], L_00000200d2143060, L_00000200d2143060, L_00000200d2143060, L_00000200d2143060;
LS_00000200d21419e0_1_0 .concat [ 4 4 4 4], LS_00000200d21419e0_0_0, LS_00000200d21419e0_0_4, LS_00000200d21419e0_0_8, LS_00000200d21419e0_0_12;
LS_00000200d21419e0_1_4 .concat [ 4 4 4 4], LS_00000200d21419e0_0_16, LS_00000200d21419e0_0_20, LS_00000200d21419e0_0_24, LS_00000200d21419e0_0_28;
L_00000200d21419e0 .concat [ 16 16 0 0], LS_00000200d21419e0_1_0, LS_00000200d21419e0_1_4;
L_00000200d2141c60 .part L_00000200d2147840, 0, 1;
LS_00000200d2142480_0_0 .concat [ 1 1 1 1], L_00000200d2154ec0, L_00000200d2154ec0, L_00000200d2154ec0, L_00000200d2154ec0;
LS_00000200d2142480_0_4 .concat [ 1 1 1 1], L_00000200d2154ec0, L_00000200d2154ec0, L_00000200d2154ec0, L_00000200d2154ec0;
LS_00000200d2142480_0_8 .concat [ 1 1 1 1], L_00000200d2154ec0, L_00000200d2154ec0, L_00000200d2154ec0, L_00000200d2154ec0;
LS_00000200d2142480_0_12 .concat [ 1 1 1 1], L_00000200d2154ec0, L_00000200d2154ec0, L_00000200d2154ec0, L_00000200d2154ec0;
LS_00000200d2142480_0_16 .concat [ 1 1 1 1], L_00000200d2154ec0, L_00000200d2154ec0, L_00000200d2154ec0, L_00000200d2154ec0;
LS_00000200d2142480_0_20 .concat [ 1 1 1 1], L_00000200d2154ec0, L_00000200d2154ec0, L_00000200d2154ec0, L_00000200d2154ec0;
LS_00000200d2142480_0_24 .concat [ 1 1 1 1], L_00000200d2154ec0, L_00000200d2154ec0, L_00000200d2154ec0, L_00000200d2154ec0;
LS_00000200d2142480_0_28 .concat [ 1 1 1 1], L_00000200d2154ec0, L_00000200d2154ec0, L_00000200d2154ec0, L_00000200d2154ec0;
LS_00000200d2142480_1_0 .concat [ 4 4 4 4], LS_00000200d2142480_0_0, LS_00000200d2142480_0_4, LS_00000200d2142480_0_8, LS_00000200d2142480_0_12;
LS_00000200d2142480_1_4 .concat [ 4 4 4 4], LS_00000200d2142480_0_16, LS_00000200d2142480_0_20, LS_00000200d2142480_0_24, LS_00000200d2142480_0_28;
L_00000200d2142480 .concat [ 16 16 0 0], LS_00000200d2142480_1_0, LS_00000200d2142480_1_4;
L_00000200d2141a80 .part L_00000200d2147840, 1, 1;
LS_00000200d21432e0_0_0 .concat [ 1 1 1 1], L_00000200d2141a80, L_00000200d2141a80, L_00000200d2141a80, L_00000200d2141a80;
LS_00000200d21432e0_0_4 .concat [ 1 1 1 1], L_00000200d2141a80, L_00000200d2141a80, L_00000200d2141a80, L_00000200d2141a80;
LS_00000200d21432e0_0_8 .concat [ 1 1 1 1], L_00000200d2141a80, L_00000200d2141a80, L_00000200d2141a80, L_00000200d2141a80;
LS_00000200d21432e0_0_12 .concat [ 1 1 1 1], L_00000200d2141a80, L_00000200d2141a80, L_00000200d2141a80, L_00000200d2141a80;
LS_00000200d21432e0_0_16 .concat [ 1 1 1 1], L_00000200d2141a80, L_00000200d2141a80, L_00000200d2141a80, L_00000200d2141a80;
LS_00000200d21432e0_0_20 .concat [ 1 1 1 1], L_00000200d2141a80, L_00000200d2141a80, L_00000200d2141a80, L_00000200d2141a80;
LS_00000200d21432e0_0_24 .concat [ 1 1 1 1], L_00000200d2141a80, L_00000200d2141a80, L_00000200d2141a80, L_00000200d2141a80;
LS_00000200d21432e0_0_28 .concat [ 1 1 1 1], L_00000200d2141a80, L_00000200d2141a80, L_00000200d2141a80, L_00000200d2141a80;
LS_00000200d21432e0_1_0 .concat [ 4 4 4 4], LS_00000200d21432e0_0_0, LS_00000200d21432e0_0_4, LS_00000200d21432e0_0_8, LS_00000200d21432e0_0_12;
LS_00000200d21432e0_1_4 .concat [ 4 4 4 4], LS_00000200d21432e0_0_16, LS_00000200d21432e0_0_20, LS_00000200d21432e0_0_24, LS_00000200d21432e0_0_28;
L_00000200d21432e0 .concat [ 16 16 0 0], LS_00000200d21432e0_1_0, LS_00000200d21432e0_1_4;
L_00000200d2141da0 .part L_00000200d2147840, 0, 1;
LS_00000200d2142020_0_0 .concat [ 1 1 1 1], L_00000200d2141da0, L_00000200d2141da0, L_00000200d2141da0, L_00000200d2141da0;
LS_00000200d2142020_0_4 .concat [ 1 1 1 1], L_00000200d2141da0, L_00000200d2141da0, L_00000200d2141da0, L_00000200d2141da0;
LS_00000200d2142020_0_8 .concat [ 1 1 1 1], L_00000200d2141da0, L_00000200d2141da0, L_00000200d2141da0, L_00000200d2141da0;
LS_00000200d2142020_0_12 .concat [ 1 1 1 1], L_00000200d2141da0, L_00000200d2141da0, L_00000200d2141da0, L_00000200d2141da0;
LS_00000200d2142020_0_16 .concat [ 1 1 1 1], L_00000200d2141da0, L_00000200d2141da0, L_00000200d2141da0, L_00000200d2141da0;
LS_00000200d2142020_0_20 .concat [ 1 1 1 1], L_00000200d2141da0, L_00000200d2141da0, L_00000200d2141da0, L_00000200d2141da0;
LS_00000200d2142020_0_24 .concat [ 1 1 1 1], L_00000200d2141da0, L_00000200d2141da0, L_00000200d2141da0, L_00000200d2141da0;
LS_00000200d2142020_0_28 .concat [ 1 1 1 1], L_00000200d2141da0, L_00000200d2141da0, L_00000200d2141da0, L_00000200d2141da0;
LS_00000200d2142020_1_0 .concat [ 4 4 4 4], LS_00000200d2142020_0_0, LS_00000200d2142020_0_4, LS_00000200d2142020_0_8, LS_00000200d2142020_0_12;
LS_00000200d2142020_1_4 .concat [ 4 4 4 4], LS_00000200d2142020_0_16, LS_00000200d2142020_0_20, LS_00000200d2142020_0_24, LS_00000200d2142020_0_28;
L_00000200d2142020 .concat [ 16 16 0 0], LS_00000200d2142020_1_0, LS_00000200d2142020_1_4;
S_00000200d210afe0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000200d210ae50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000200d2156120 .functor AND 32, L_00000200d2142b60, L_00000200d2143240, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000200d210c9b0_0 .net "in1", 31 0, L_00000200d2142b60;  1 drivers
v00000200d210e210_0 .net "in2", 31 0, L_00000200d2143240;  1 drivers
v00000200d210e2b0_0 .net "out", 31 0, L_00000200d2156120;  alias, 1 drivers
S_00000200d2110190 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000200d210ae50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000200d2155a90 .functor AND 32, L_00000200d2143380, L_00000200d2141f80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000200d210e8f0_0 .net "in1", 31 0, L_00000200d2143380;  1 drivers
v00000200d210e350_0 .net "in2", 31 0, L_00000200d2141f80;  1 drivers
v00000200d210e7b0_0 .net "out", 31 0, L_00000200d2155a90;  alias, 1 drivers
S_00000200d210fce0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000200d210ae50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000200d2155da0 .functor AND 32, L_00000200d21419e0, L_00000200d2142480, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000200d210efd0_0 .net "in1", 31 0, L_00000200d21419e0;  1 drivers
v00000200d210e3f0_0 .net "in2", 31 0, L_00000200d2142480;  1 drivers
v00000200d210ec10_0 .net "out", 31 0, L_00000200d2155da0;  alias, 1 drivers
S_00000200d210fe70 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000200d210ae50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000200d2155390 .functor AND 32, L_00000200d21432e0, L_00000200d2142020, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000200d210f570_0 .net "in1", 31 0, L_00000200d21432e0;  1 drivers
v00000200d210edf0_0 .net "in2", 31 0, L_00000200d2142020;  1 drivers
v00000200d210e490_0 .net "out", 31 0, L_00000200d2155390;  alias, 1 drivers
S_00000200d210f830 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000200d1ed9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000200d2115800 .param/l "add" 0 9 6, C4<000000100000>;
P_00000200d2115838 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000200d2115870 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000200d21158a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000200d21158e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000200d2115918 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000200d2115950 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000200d2115988 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000200d21159c0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000200d21159f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000200d2115a30 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000200d2115a68 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000200d2115aa0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000200d2115ad8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000200d2115b10 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000200d2115b48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000200d2115b80 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000200d2115bb8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000200d2115bf0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000200d2115c28 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000200d2115c60 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000200d2115c98 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000200d2115cd0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000200d2115d08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000200d2115d40 .param/l "xori" 0 9 12, C4<001110000000>;
v00000200d2115630_0 .var "EX1_PC", 31 0;
v00000200d2114690_0 .var "EX1_PFC", 31 0;
v00000200d21156d0_0 .var "EX1_forward_to_B", 31 0;
v00000200d2114050_0 .var "EX1_is_beq", 0 0;
v00000200d2114410_0 .var "EX1_is_bne", 0 0;
v00000200d2114ff0_0 .var "EX1_is_jal", 0 0;
v00000200d2114c30_0 .var "EX1_is_jr", 0 0;
v00000200d2114190_0 .var "EX1_is_oper2_immed", 0 0;
v00000200d21149b0_0 .var "EX1_memread", 0 0;
v00000200d2114230_0 .var "EX1_memwrite", 0 0;
v00000200d2115130_0 .var "EX1_opcode", 11 0;
v00000200d21144b0_0 .var "EX1_predicted", 0 0;
v00000200d2114910_0 .var "EX1_rd_ind", 4 0;
v00000200d2114550_0 .var "EX1_rd_indzero", 0 0;
v00000200d21145f0_0 .var "EX1_regwrite", 0 0;
v00000200d21147d0_0 .var "EX1_rs1", 31 0;
v00000200d2114870_0 .var "EX1_rs1_ind", 4 0;
v00000200d2114a50_0 .var "EX1_rs2", 31 0;
v00000200d2114af0_0 .var "EX1_rs2_ind", 4 0;
v00000200d2112390_0 .net "FLUSH", 0 0, v00000200d211cd00_0;  alias, 1 drivers
v00000200d2111cb0_0 .net "ID_PC", 31 0, v00000200d2119c40_0;  alias, 1 drivers
v00000200d2113830_0 .net "ID_PFC_to_EX", 31 0, L_00000200d21477a0;  alias, 1 drivers
v00000200d2112b10_0 .net "ID_forward_to_B", 31 0, L_00000200d2147ca0;  alias, 1 drivers
v00000200d2111b70_0 .net "ID_is_beq", 0 0, L_00000200d21461c0;  alias, 1 drivers
v00000200d21129d0_0 .net "ID_is_bne", 0 0, L_00000200d2146260;  alias, 1 drivers
v00000200d2112610_0 .net "ID_is_jal", 0 0, L_00000200d2148ce0;  alias, 1 drivers
v00000200d2113dd0_0 .net "ID_is_jr", 0 0, L_00000200d21463a0;  alias, 1 drivers
v00000200d21135b0_0 .net "ID_is_oper2_immed", 0 0, L_00000200d214dfb0;  alias, 1 drivers
v00000200d2111850_0 .net "ID_memread", 0 0, L_00000200d2148ec0;  alias, 1 drivers
v00000200d2112f70_0 .net "ID_memwrite", 0 0, L_00000200d21487e0;  alias, 1 drivers
v00000200d2112cf0_0 .net "ID_opcode", 11 0, v00000200d21323f0_0;  alias, 1 drivers
v00000200d2113330_0 .net "ID_predicted", 0 0, v00000200d211bfe0_0;  alias, 1 drivers
v00000200d2112750_0 .net "ID_rd_ind", 4 0, v00000200d2132530_0;  alias, 1 drivers
v00000200d21130b0_0 .net "ID_rd_indzero", 0 0, L_00000200d2148b00;  1 drivers
v00000200d2112e30_0 .net "ID_regwrite", 0 0, L_00000200d2148c40;  alias, 1 drivers
v00000200d2112d90_0 .net "ID_rs1", 31 0, v00000200d21165e0_0;  alias, 1 drivers
v00000200d21121b0_0 .net "ID_rs1_ind", 4 0, v00000200d2132490_0;  alias, 1 drivers
v00000200d21138d0_0 .net "ID_rs2", 31 0, v00000200d2116680_0;  alias, 1 drivers
v00000200d2111d50_0 .net "ID_rs2_ind", 4 0, v00000200d2132350_0;  alias, 1 drivers
v00000200d2112ed0_0 .net "clk", 0 0, L_00000200d214e330;  1 drivers
v00000200d2112c50_0 .net "rst", 0 0, v00000200d2143a60_0;  alias, 1 drivers
E_00000200d208bec0 .event posedge, v00000200d2102c90_0, v00000200d2112ed0_0;
S_00000200d2110320 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000200d1ed9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000200d2115d80 .param/l "add" 0 9 6, C4<000000100000>;
P_00000200d2115db8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000200d2115df0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000200d2115e28 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000200d2115e60 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000200d2115e98 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000200d2115ed0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000200d2115f08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000200d2115f40 .param/l "j" 0 9 19, C4<000010000000>;
P_00000200d2115f78 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000200d2115fb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000200d2115fe8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000200d2116020 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000200d2116058 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000200d2116090 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000200d21160c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000200d2116100 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000200d2116138 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000200d2116170 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000200d21161a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000200d21161e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000200d2116218 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000200d2116250 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000200d2116288 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000200d21162c0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000200d2113010_0 .net "EX1_ALU_OPER1", 31 0, L_00000200d214ef00;  alias, 1 drivers
v00000200d2113970_0 .net "EX1_ALU_OPER2", 31 0, L_00000200d21566d0;  alias, 1 drivers
v00000200d2112bb0_0 .net "EX1_PC", 31 0, v00000200d2115630_0;  alias, 1 drivers
v00000200d2113510_0 .net "EX1_PFC_to_IF", 31 0, L_00000200d21422a0;  alias, 1 drivers
v00000200d2113790_0 .net "EX1_forward_to_B", 31 0, v00000200d21156d0_0;  alias, 1 drivers
v00000200d2111df0_0 .net "EX1_is_beq", 0 0, v00000200d2114050_0;  alias, 1 drivers
v00000200d2113290_0 .net "EX1_is_bne", 0 0, v00000200d2114410_0;  alias, 1 drivers
v00000200d2113150_0 .net "EX1_is_jal", 0 0, v00000200d2114ff0_0;  alias, 1 drivers
v00000200d21131f0_0 .net "EX1_is_jr", 0 0, v00000200d2114c30_0;  alias, 1 drivers
v00000200d21127f0_0 .net "EX1_is_oper2_immed", 0 0, v00000200d2114190_0;  alias, 1 drivers
v00000200d2113ab0_0 .net "EX1_memread", 0 0, v00000200d21149b0_0;  alias, 1 drivers
v00000200d2111f30_0 .net "EX1_memwrite", 0 0, v00000200d2114230_0;  alias, 1 drivers
v00000200d2113a10_0 .net "EX1_opcode", 11 0, v00000200d2115130_0;  alias, 1 drivers
v00000200d21118f0_0 .net "EX1_predicted", 0 0, v00000200d21144b0_0;  alias, 1 drivers
v00000200d2111990_0 .net "EX1_rd_ind", 4 0, v00000200d2114910_0;  alias, 1 drivers
v00000200d21133d0_0 .net "EX1_rd_indzero", 0 0, v00000200d2114550_0;  alias, 1 drivers
v00000200d21126b0_0 .net "EX1_regwrite", 0 0, v00000200d21145f0_0;  alias, 1 drivers
v00000200d2111c10_0 .net "EX1_rs1", 31 0, v00000200d21147d0_0;  alias, 1 drivers
v00000200d2113b50_0 .net "EX1_rs1_ind", 4 0, v00000200d2114870_0;  alias, 1 drivers
v00000200d2111fd0_0 .net "EX1_rs2_ind", 4 0, v00000200d2114af0_0;  alias, 1 drivers
v00000200d2113fb0_0 .net "EX1_rs2_out", 31 0, L_00000200d2154f30;  alias, 1 drivers
v00000200d2112890_0 .var "EX2_ALU_OPER1", 31 0;
v00000200d2112430_0 .var "EX2_ALU_OPER2", 31 0;
v00000200d2113470_0 .var "EX2_PC", 31 0;
v00000200d2112250_0 .var "EX2_PFC_to_IF", 31 0;
v00000200d2113650_0 .var "EX2_forward_to_B", 31 0;
v00000200d21136f0_0 .var "EX2_is_beq", 0 0;
v00000200d21122f0_0 .var "EX2_is_bne", 0 0;
v00000200d2112070_0 .var "EX2_is_jal", 0 0;
v00000200d2113bf0_0 .var "EX2_is_jr", 0 0;
v00000200d2113f10_0 .var "EX2_is_oper2_immed", 0 0;
v00000200d2113c90_0 .var "EX2_memread", 0 0;
v00000200d2113d30_0 .var "EX2_memwrite", 0 0;
v00000200d2111e90_0 .var "EX2_opcode", 11 0;
v00000200d2113e70_0 .var "EX2_predicted", 0 0;
v00000200d2112930_0 .var "EX2_rd_ind", 4 0;
v00000200d2111a30_0 .var "EX2_rd_indzero", 0 0;
v00000200d2111ad0_0 .var "EX2_regwrite", 0 0;
v00000200d2112110_0 .var "EX2_rs1", 31 0;
v00000200d21124d0_0 .var "EX2_rs1_ind", 4 0;
v00000200d2112570_0 .var "EX2_rs2_ind", 4 0;
v00000200d2112a70_0 .var "EX2_rs2_out", 31 0;
v00000200d211c620_0 .net "FLUSH", 0 0, v00000200d211ce40_0;  alias, 1 drivers
v00000200d211b7c0_0 .net "clk", 0 0, L_00000200d21559b0;  1 drivers
v00000200d211d160_0 .net "rst", 0 0, v00000200d2143a60_0;  alias, 1 drivers
E_00000200d208c2c0 .event posedge, v00000200d2102c90_0, v00000200d211b7c0_0;
S_00000200d210f9c0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000200d1ed9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000200d211e310 .param/l "add" 0 9 6, C4<000000100000>;
P_00000200d211e348 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000200d211e380 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000200d211e3b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000200d211e3f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000200d211e428 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000200d211e460 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000200d211e498 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000200d211e4d0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000200d211e508 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000200d211e540 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000200d211e578 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000200d211e5b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000200d211e5e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000200d211e620 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000200d211e658 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000200d211e690 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000200d211e6c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000200d211e700 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000200d211e738 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000200d211e770 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000200d211e7a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000200d211e7e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000200d211e818 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000200d211e850 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000200d214e720 .functor OR 1, L_00000200d21461c0, L_00000200d2146260, C4<0>, C4<0>;
L_00000200d214d370 .functor AND 1, L_00000200d214e720, L_00000200d214e480, C4<1>, C4<1>;
L_00000200d214dc30 .functor OR 1, L_00000200d21461c0, L_00000200d2146260, C4<0>, C4<0>;
L_00000200d214df40 .functor AND 1, L_00000200d214dc30, L_00000200d214e480, C4<1>, C4<1>;
L_00000200d214e870 .functor OR 1, L_00000200d21461c0, L_00000200d2146260, C4<0>, C4<0>;
L_00000200d214dd80 .functor AND 1, L_00000200d214e870, v00000200d211bfe0_0, C4<1>, C4<1>;
v00000200d2119060_0 .net "EX1_memread", 0 0, v00000200d21149b0_0;  alias, 1 drivers
v00000200d211aaa0_0 .net "EX1_opcode", 11 0, v00000200d2115130_0;  alias, 1 drivers
v00000200d211a5a0_0 .net "EX1_rd_ind", 4 0, v00000200d2114910_0;  alias, 1 drivers
v00000200d211abe0_0 .net "EX1_rd_indzero", 0 0, v00000200d2114550_0;  alias, 1 drivers
v00000200d2119880_0 .net "EX2_memread", 0 0, v00000200d2113c90_0;  alias, 1 drivers
v00000200d211ae60_0 .net "EX2_opcode", 11 0, v00000200d2111e90_0;  alias, 1 drivers
v00000200d2119f60_0 .net "EX2_rd_ind", 4 0, v00000200d2112930_0;  alias, 1 drivers
v00000200d211ac80_0 .net "EX2_rd_indzero", 0 0, v00000200d2111a30_0;  alias, 1 drivers
v00000200d211a820_0 .net "ID_EX1_flush", 0 0, v00000200d211cd00_0;  alias, 1 drivers
v00000200d211ab40_0 .net "ID_EX2_flush", 0 0, v00000200d211ce40_0;  alias, 1 drivers
v00000200d2118f20_0 .net "ID_is_beq", 0 0, L_00000200d21461c0;  alias, 1 drivers
v00000200d211ad20_0 .net "ID_is_bne", 0 0, L_00000200d2146260;  alias, 1 drivers
v00000200d2119100_0 .net "ID_is_j", 0 0, L_00000200d2148920;  alias, 1 drivers
v00000200d21191a0_0 .net "ID_is_jal", 0 0, L_00000200d2148ce0;  alias, 1 drivers
v00000200d2118ca0_0 .net "ID_is_jr", 0 0, L_00000200d21463a0;  alias, 1 drivers
v00000200d2119b00_0 .net "ID_opcode", 11 0, v00000200d21323f0_0;  alias, 1 drivers
v00000200d211adc0_0 .net "ID_rs1_ind", 4 0, v00000200d2132490_0;  alias, 1 drivers
v00000200d21192e0_0 .net "ID_rs2_ind", 4 0, v00000200d2132350_0;  alias, 1 drivers
v00000200d2118d40_0 .net "IF_ID_flush", 0 0, v00000200d211dd40_0;  alias, 1 drivers
v00000200d2118c00_0 .net "IF_ID_write", 0 0, v00000200d211db60_0;  alias, 1 drivers
v00000200d2118b60_0 .net "PC_src", 2 0, L_00000200d21481a0;  alias, 1 drivers
v00000200d211a280_0 .net "PFC_to_EX", 31 0, L_00000200d21477a0;  alias, 1 drivers
v00000200d211a320_0 .net "PFC_to_IF", 31 0, L_00000200d21466c0;  alias, 1 drivers
v00000200d211a1e0_0 .net "WB_rd_ind", 4 0, v00000200d212f650_0;  alias, 1 drivers
v00000200d211a000_0 .net "Wrong_prediction", 0 0, L_00000200d2156b30;  alias, 1 drivers
v00000200d211af00_0 .net *"_ivl_11", 0 0, L_00000200d214df40;  1 drivers
v00000200d211b2c0_0 .net *"_ivl_13", 9 0, L_00000200d2146d00;  1 drivers
v00000200d21199c0_0 .net *"_ivl_15", 9 0, L_00000200d2146620;  1 drivers
v00000200d21196a0_0 .net *"_ivl_16", 9 0, L_00000200d2147340;  1 drivers
v00000200d211a3c0_0 .net *"_ivl_19", 9 0, L_00000200d21473e0;  1 drivers
v00000200d21194c0_0 .net *"_ivl_20", 9 0, L_00000200d21469e0;  1 drivers
v00000200d211a8c0_0 .net *"_ivl_25", 0 0, L_00000200d214e870;  1 drivers
v00000200d2118e80_0 .net *"_ivl_27", 0 0, L_00000200d214dd80;  1 drivers
v00000200d2119ce0_0 .net *"_ivl_29", 9 0, L_00000200d2147980;  1 drivers
v00000200d2119380_0 .net *"_ivl_3", 0 0, L_00000200d214e720;  1 drivers
L_00000200d21601f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000200d211a460_0 .net/2u *"_ivl_30", 9 0, L_00000200d21601f0;  1 drivers
v00000200d2118de0_0 .net *"_ivl_32", 9 0, L_00000200d2146c60;  1 drivers
v00000200d211a960_0 .net *"_ivl_35", 9 0, L_00000200d2147520;  1 drivers
v00000200d211afa0_0 .net *"_ivl_37", 9 0, L_00000200d2148560;  1 drivers
v00000200d2119a60_0 .net *"_ivl_38", 9 0, L_00000200d21464e0;  1 drivers
v00000200d211a500_0 .net *"_ivl_40", 9 0, L_00000200d2147660;  1 drivers
L_00000200d2160238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200d2119d80_0 .net/2s *"_ivl_45", 21 0, L_00000200d2160238;  1 drivers
L_00000200d2160280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200d211b040_0 .net/2s *"_ivl_50", 21 0, L_00000200d2160280;  1 drivers
v00000200d211a0a0_0 .net *"_ivl_9", 0 0, L_00000200d214dc30;  1 drivers
v00000200d2119e20_0 .net "clk", 0 0, L_00000200d2081180;  alias, 1 drivers
v00000200d2119560_0 .net "forward_to_B", 31 0, L_00000200d2147ca0;  alias, 1 drivers
v00000200d2119ec0_0 .net "imm", 31 0, v00000200d2116d60_0;  1 drivers
v00000200d2119240_0 .net "inst", 31 0, v00000200d2119ba0_0;  alias, 1 drivers
v00000200d211aa00_0 .net "is_branch_and_taken", 0 0, L_00000200d214d370;  alias, 1 drivers
v00000200d211a640_0 .net "is_oper2_immed", 0 0, L_00000200d214dfb0;  alias, 1 drivers
v00000200d211a6e0_0 .net "mem_read", 0 0, L_00000200d2148ec0;  alias, 1 drivers
v00000200d211b0e0_0 .net "mem_write", 0 0, L_00000200d21487e0;  alias, 1 drivers
v00000200d2118fc0_0 .net "pc", 31 0, v00000200d2119c40_0;  alias, 1 drivers
v00000200d2119600_0 .net "pc_write", 0 0, v00000200d211dc00_0;  alias, 1 drivers
v00000200d2119420_0 .net "predicted", 0 0, L_00000200d214e480;  1 drivers
v00000200d211b180_0 .net "predicted_to_EX", 0 0, v00000200d211bfe0_0;  alias, 1 drivers
v00000200d211a140_0 .net "reg_write", 0 0, L_00000200d2148c40;  alias, 1 drivers
v00000200d211a780_0 .net "reg_write_from_wb", 0 0, v00000200d212f1f0_0;  alias, 1 drivers
v00000200d2119740_0 .net "rs1", 31 0, v00000200d21165e0_0;  alias, 1 drivers
v00000200d21197e0_0 .net "rs2", 31 0, v00000200d2116680_0;  alias, 1 drivers
v00000200d2119920_0 .net "rst", 0 0, v00000200d2143a60_0;  alias, 1 drivers
v00000200d211b220_0 .net "wr_reg_data", 31 0, L_00000200d2156900;  alias, 1 drivers
L_00000200d2147ca0 .functor MUXZ 32, v00000200d2116680_0, v00000200d2116d60_0, L_00000200d214dfb0, C4<>;
L_00000200d2146d00 .part v00000200d2119c40_0, 0, 10;
L_00000200d2146620 .part v00000200d2119ba0_0, 0, 10;
L_00000200d2147340 .arith/sum 10, L_00000200d2146d00, L_00000200d2146620;
L_00000200d21473e0 .part v00000200d2119ba0_0, 0, 10;
L_00000200d21469e0 .functor MUXZ 10, L_00000200d21473e0, L_00000200d2147340, L_00000200d214df40, C4<>;
L_00000200d2147980 .part v00000200d2119c40_0, 0, 10;
L_00000200d2146c60 .arith/sum 10, L_00000200d2147980, L_00000200d21601f0;
L_00000200d2147520 .part v00000200d2119c40_0, 0, 10;
L_00000200d2148560 .part v00000200d2119ba0_0, 0, 10;
L_00000200d21464e0 .arith/sum 10, L_00000200d2147520, L_00000200d2148560;
L_00000200d2147660 .functor MUXZ 10, L_00000200d21464e0, L_00000200d2146c60, L_00000200d214dd80, C4<>;
L_00000200d21466c0 .concat8 [ 10 22 0 0], L_00000200d21469e0, L_00000200d2160238;
L_00000200d21477a0 .concat8 [ 10 22 0 0], L_00000200d2147660, L_00000200d2160280;
S_00000200d2111450 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000200d210f9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000200d211e890 .param/l "add" 0 9 6, C4<000000100000>;
P_00000200d211e8c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000200d211e900 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000200d211e938 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000200d211e970 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000200d211e9a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000200d211e9e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000200d211ea18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000200d211ea50 .param/l "j" 0 9 19, C4<000010000000>;
P_00000200d211ea88 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000200d211eac0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000200d211eaf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000200d211eb30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000200d211eb68 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000200d211eba0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000200d211ebd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000200d211ec10 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000200d211ec48 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000200d211ec80 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000200d211ecb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000200d211ecf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000200d211ed28 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000200d211ed60 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000200d211ed98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000200d211edd0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000200d214e410 .functor OR 1, L_00000200d214e480, L_00000200d2147e80, C4<0>, C4<0>;
L_00000200d214e8e0 .functor OR 1, L_00000200d214e410, L_00000200d2148100, C4<0>, C4<0>;
v00000200d211d5c0_0 .net "EX1_opcode", 11 0, v00000200d2115130_0;  alias, 1 drivers
v00000200d211d700_0 .net "EX2_opcode", 11 0, v00000200d2111e90_0;  alias, 1 drivers
v00000200d211b400_0 .net "ID_opcode", 11 0, v00000200d21323f0_0;  alias, 1 drivers
v00000200d211b9a0_0 .net "PC_src", 2 0, L_00000200d21481a0;  alias, 1 drivers
v00000200d211c120_0 .net "Wrong_prediction", 0 0, L_00000200d2156b30;  alias, 1 drivers
L_00000200d21603e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000200d211b680_0 .net/2u *"_ivl_0", 2 0, L_00000200d21603e8;  1 drivers
v00000200d211c1c0_0 .net *"_ivl_10", 0 0, L_00000200d2146da0;  1 drivers
L_00000200d2160508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000200d211ba40_0 .net/2u *"_ivl_12", 2 0, L_00000200d2160508;  1 drivers
L_00000200d2160550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000200d211dac0_0 .net/2u *"_ivl_14", 11 0, L_00000200d2160550;  1 drivers
v00000200d211ca80_0 .net *"_ivl_16", 0 0, L_00000200d2147e80;  1 drivers
v00000200d211c260_0 .net *"_ivl_19", 0 0, L_00000200d214e410;  1 drivers
L_00000200d2160430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000200d211b860_0 .net/2u *"_ivl_2", 11 0, L_00000200d2160430;  1 drivers
L_00000200d2160598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000200d211d7a0_0 .net/2u *"_ivl_20", 11 0, L_00000200d2160598;  1 drivers
v00000200d211c800_0 .net *"_ivl_22", 0 0, L_00000200d2148100;  1 drivers
v00000200d211b4a0_0 .net *"_ivl_25", 0 0, L_00000200d214e8e0;  1 drivers
L_00000200d21605e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000200d211cbc0_0 .net/2u *"_ivl_26", 2 0, L_00000200d21605e0;  1 drivers
L_00000200d2160628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000200d211c300_0 .net/2u *"_ivl_28", 2 0, L_00000200d2160628;  1 drivers
v00000200d211d0c0_0 .net *"_ivl_30", 2 0, L_00000200d2146760;  1 drivers
v00000200d211b900_0 .net *"_ivl_32", 2 0, L_00000200d2147f20;  1 drivers
v00000200d211cda0_0 .net *"_ivl_34", 2 0, L_00000200d2147b60;  1 drivers
v00000200d211bae0_0 .net *"_ivl_4", 0 0, L_00000200d2147ac0;  1 drivers
L_00000200d2160478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000200d211b540_0 .net/2u *"_ivl_6", 2 0, L_00000200d2160478;  1 drivers
L_00000200d21604c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000200d211d840_0 .net/2u *"_ivl_8", 11 0, L_00000200d21604c0;  1 drivers
v00000200d211bd60_0 .net "clk", 0 0, L_00000200d2081180;  alias, 1 drivers
v00000200d211d980_0 .net "predicted", 0 0, L_00000200d214e480;  alias, 1 drivers
v00000200d211c440_0 .net "predicted_to_EX", 0 0, v00000200d211bfe0_0;  alias, 1 drivers
v00000200d211b360_0 .net "rst", 0 0, v00000200d2143a60_0;  alias, 1 drivers
v00000200d211b5e0_0 .net "state", 1 0, v00000200d211b720_0;  1 drivers
L_00000200d2147ac0 .cmp/eq 12, v00000200d21323f0_0, L_00000200d2160430;
L_00000200d2146da0 .cmp/eq 12, v00000200d2115130_0, L_00000200d21604c0;
L_00000200d2147e80 .cmp/eq 12, v00000200d21323f0_0, L_00000200d2160550;
L_00000200d2148100 .cmp/eq 12, v00000200d21323f0_0, L_00000200d2160598;
L_00000200d2146760 .functor MUXZ 3, L_00000200d2160628, L_00000200d21605e0, L_00000200d214e8e0, C4<>;
L_00000200d2147f20 .functor MUXZ 3, L_00000200d2146760, L_00000200d2160508, L_00000200d2146da0, C4<>;
L_00000200d2147b60 .functor MUXZ 3, L_00000200d2147f20, L_00000200d2160478, L_00000200d2147ac0, C4<>;
L_00000200d21481a0 .functor MUXZ 3, L_00000200d2147b60, L_00000200d21603e8, L_00000200d2156b30, C4<>;
S_00000200d2111130 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000200d2111450;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000200d211ee10 .param/l "add" 0 9 6, C4<000000100000>;
P_00000200d211ee48 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000200d211ee80 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000200d211eeb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000200d211eef0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000200d211ef28 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000200d211ef60 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000200d211ef98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000200d211efd0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000200d211f008 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000200d211f040 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000200d211f078 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000200d211f0b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000200d211f0e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000200d211f120 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000200d211f158 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000200d211f190 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000200d211f1c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000200d211f200 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000200d211f238 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000200d211f270 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000200d211f2a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000200d211f2e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000200d211f318 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000200d211f350 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000200d214d4c0 .functor OR 1, L_00000200d2148060, L_00000200d2148420, C4<0>, C4<0>;
L_00000200d214ddf0 .functor OR 1, L_00000200d21478e0, L_00000200d2146580, C4<0>, C4<0>;
L_00000200d214e5d0 .functor AND 1, L_00000200d214d4c0, L_00000200d214ddf0, C4<1>, C4<1>;
L_00000200d214d1b0 .functor NOT 1, L_00000200d214e5d0, C4<0>, C4<0>, C4<0>;
L_00000200d214e790 .functor OR 1, v00000200d2143a60_0, L_00000200d214d1b0, C4<0>, C4<0>;
L_00000200d214e480 .functor NOT 1, L_00000200d214e790, C4<0>, C4<0>, C4<0>;
v00000200d211bcc0_0 .net "EX_opcode", 11 0, v00000200d2111e90_0;  alias, 1 drivers
v00000200d211cb20_0 .net "ID_opcode", 11 0, v00000200d21323f0_0;  alias, 1 drivers
v00000200d211c9e0_0 .net "Wrong_prediction", 0 0, L_00000200d2156b30;  alias, 1 drivers
L_00000200d21602c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000200d211bc20_0 .net/2u *"_ivl_0", 11 0, L_00000200d21602c8;  1 drivers
L_00000200d2160358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000200d211bb80_0 .net/2u *"_ivl_10", 1 0, L_00000200d2160358;  1 drivers
v00000200d211d480_0 .net *"_ivl_12", 0 0, L_00000200d21478e0;  1 drivers
L_00000200d21603a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000200d211d340_0 .net/2u *"_ivl_14", 1 0, L_00000200d21603a0;  1 drivers
v00000200d211d3e0_0 .net *"_ivl_16", 0 0, L_00000200d2146580;  1 drivers
v00000200d211c6c0_0 .net *"_ivl_19", 0 0, L_00000200d214ddf0;  1 drivers
v00000200d211d8e0_0 .net *"_ivl_2", 0 0, L_00000200d2148060;  1 drivers
v00000200d211d2a0_0 .net *"_ivl_21", 0 0, L_00000200d214e5d0;  1 drivers
v00000200d211bea0_0 .net *"_ivl_22", 0 0, L_00000200d214d1b0;  1 drivers
v00000200d211c3a0_0 .net *"_ivl_25", 0 0, L_00000200d214e790;  1 drivers
L_00000200d2160310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000200d211d200_0 .net/2u *"_ivl_4", 11 0, L_00000200d2160310;  1 drivers
v00000200d211c080_0 .net *"_ivl_6", 0 0, L_00000200d2148420;  1 drivers
v00000200d211d660_0 .net *"_ivl_9", 0 0, L_00000200d214d4c0;  1 drivers
v00000200d211c760_0 .net "clk", 0 0, L_00000200d2081180;  alias, 1 drivers
v00000200d211bf40_0 .net "predicted", 0 0, L_00000200d214e480;  alias, 1 drivers
v00000200d211bfe0_0 .var "predicted_to_EX", 0 0;
v00000200d211d520_0 .net "rst", 0 0, v00000200d2143a60_0;  alias, 1 drivers
v00000200d211b720_0 .var "state", 1 0;
E_00000200d208bf40 .event posedge, v00000200d211c760_0, v00000200d2102c90_0;
L_00000200d2148060 .cmp/eq 12, v00000200d21323f0_0, L_00000200d21602c8;
L_00000200d2148420 .cmp/eq 12, v00000200d21323f0_0, L_00000200d2160310;
L_00000200d21478e0 .cmp/eq 2, v00000200d211b720_0, L_00000200d2160358;
L_00000200d2146580 .cmp/eq 2, v00000200d211b720_0, L_00000200d21603a0;
S_00000200d2110000 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000200d210f9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000200d21293b0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000200d21293e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000200d2129420 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000200d2129458 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000200d2129490 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000200d21294c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000200d2129500 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000200d2129538 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000200d2129570 .param/l "j" 0 9 19, C4<000010000000>;
P_00000200d21295a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000200d21295e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000200d2129618 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000200d2129650 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000200d2129688 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000200d21296c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000200d21296f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000200d2129730 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000200d2129768 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000200d21297a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000200d21297d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000200d2129810 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000200d2129848 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000200d2129880 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000200d21298b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000200d21298f0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000200d211c4e0_0 .net "EX1_memread", 0 0, v00000200d21149b0_0;  alias, 1 drivers
v00000200d211cee0_0 .net "EX1_rd_ind", 4 0, v00000200d2114910_0;  alias, 1 drivers
v00000200d211c580_0 .net "EX1_rd_indzero", 0 0, v00000200d2114550_0;  alias, 1 drivers
v00000200d211c8a0_0 .net "EX2_memread", 0 0, v00000200d2113c90_0;  alias, 1 drivers
v00000200d211cc60_0 .net "EX2_rd_ind", 4 0, v00000200d2112930_0;  alias, 1 drivers
v00000200d211c940_0 .net "EX2_rd_indzero", 0 0, v00000200d2111a30_0;  alias, 1 drivers
v00000200d211cd00_0 .var "ID_EX1_flush", 0 0;
v00000200d211ce40_0 .var "ID_EX2_flush", 0 0;
v00000200d211da20_0 .net "ID_opcode", 11 0, v00000200d21323f0_0;  alias, 1 drivers
v00000200d211d020_0 .net "ID_rs1_ind", 4 0, v00000200d2132490_0;  alias, 1 drivers
v00000200d211cf80_0 .net "ID_rs2_ind", 4 0, v00000200d2132350_0;  alias, 1 drivers
v00000200d211db60_0 .var "IF_ID_Write", 0 0;
v00000200d211dd40_0 .var "IF_ID_flush", 0 0;
v00000200d211dc00_0 .var "PC_Write", 0 0;
v00000200d211e240_0 .net "Wrong_prediction", 0 0, L_00000200d2156b30;  alias, 1 drivers
E_00000200d208c340/0 .event anyedge, v00000200d21094a0_0, v00000200d21149b0_0, v00000200d2114550_0, v00000200d21121b0_0;
E_00000200d208c340/1 .event anyedge, v00000200d2114910_0, v00000200d2111d50_0, v00000200d2025400_0, v00000200d2111a30_0;
E_00000200d208c340/2 .event anyedge, v00000200d2101f70_0, v00000200d2112cf0_0;
E_00000200d208c340 .event/or E_00000200d208c340/0, E_00000200d208c340/1, E_00000200d208c340/2;
S_00000200d21104b0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000200d210f9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000200d2129930 .param/l "add" 0 9 6, C4<000000100000>;
P_00000200d2129968 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000200d21299a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000200d21299d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000200d2129a10 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000200d2129a48 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000200d2129a80 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000200d2129ab8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000200d2129af0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000200d2129b28 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000200d2129b60 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000200d2129b98 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000200d2129bd0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000200d2129c08 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000200d2129c40 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000200d2129c78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000200d2129cb0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000200d2129ce8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000200d2129d20 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000200d2129d58 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000200d2129d90 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000200d2129dc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000200d2129e00 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000200d2129e38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000200d2129e70 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000200d214d760 .functor OR 1, L_00000200d21482e0, L_00000200d2146800, C4<0>, C4<0>;
L_00000200d214e640 .functor OR 1, L_00000200d214d760, L_00000200d2146a80, C4<0>, C4<0>;
L_00000200d214d3e0 .functor OR 1, L_00000200d214e640, L_00000200d2146e40, C4<0>, C4<0>;
L_00000200d214e2c0 .functor OR 1, L_00000200d214d3e0, L_00000200d21484c0, C4<0>, C4<0>;
L_00000200d214d290 .functor OR 1, L_00000200d214e2c0, L_00000200d2148600, C4<0>, C4<0>;
L_00000200d214d450 .functor OR 1, L_00000200d214d290, L_00000200d2148740, C4<0>, C4<0>;
L_00000200d214d610 .functor OR 1, L_00000200d214d450, L_00000200d2146080, C4<0>, C4<0>;
L_00000200d214dfb0 .functor OR 1, L_00000200d214d610, L_00000200d2146300, C4<0>, C4<0>;
L_00000200d214e9c0 .functor OR 1, L_00000200d2148d80, L_00000200d2148e20, C4<0>, C4<0>;
L_00000200d214d6f0 .functor OR 1, L_00000200d214e9c0, L_00000200d2148880, C4<0>, C4<0>;
L_00000200d214da70 .functor OR 1, L_00000200d214d6f0, L_00000200d21489c0, C4<0>, C4<0>;
L_00000200d214e170 .functor OR 1, L_00000200d214da70, L_00000200d2148ba0, C4<0>, C4<0>;
v00000200d211de80_0 .net "ID_opcode", 11 0, v00000200d21323f0_0;  alias, 1 drivers
L_00000200d2160670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000200d211dca0_0 .net/2u *"_ivl_0", 11 0, L_00000200d2160670;  1 drivers
L_00000200d2160700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000200d211df20_0 .net/2u *"_ivl_10", 11 0, L_00000200d2160700;  1 drivers
L_00000200d2160bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000200d211dde0_0 .net/2u *"_ivl_102", 11 0, L_00000200d2160bc8;  1 drivers
L_00000200d2160c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000200d211dfc0_0 .net/2u *"_ivl_106", 11 0, L_00000200d2160c10;  1 drivers
v00000200d211e060_0 .net *"_ivl_12", 0 0, L_00000200d2146a80;  1 drivers
v00000200d211e100_0 .net *"_ivl_15", 0 0, L_00000200d214e640;  1 drivers
L_00000200d2160748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000200d211e1a0_0 .net/2u *"_ivl_16", 11 0, L_00000200d2160748;  1 drivers
v00000200d21183e0_0 .net *"_ivl_18", 0 0, L_00000200d2146e40;  1 drivers
v00000200d2117a80_0 .net *"_ivl_2", 0 0, L_00000200d21482e0;  1 drivers
v00000200d2117f80_0 .net *"_ivl_21", 0 0, L_00000200d214d3e0;  1 drivers
L_00000200d2160790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000200d2118a20_0 .net/2u *"_ivl_22", 11 0, L_00000200d2160790;  1 drivers
v00000200d2118660_0 .net *"_ivl_24", 0 0, L_00000200d21484c0;  1 drivers
v00000200d21180c0_0 .net *"_ivl_27", 0 0, L_00000200d214e2c0;  1 drivers
L_00000200d21607d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000200d21182a0_0 .net/2u *"_ivl_28", 11 0, L_00000200d21607d8;  1 drivers
v00000200d2116860_0 .net *"_ivl_30", 0 0, L_00000200d2148600;  1 drivers
v00000200d2118160_0 .net *"_ivl_33", 0 0, L_00000200d214d290;  1 drivers
L_00000200d2160820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000200d21174e0_0 .net/2u *"_ivl_34", 11 0, L_00000200d2160820;  1 drivers
v00000200d2116ae0_0 .net *"_ivl_36", 0 0, L_00000200d2148740;  1 drivers
v00000200d2116cc0_0 .net *"_ivl_39", 0 0, L_00000200d214d450;  1 drivers
L_00000200d21606b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000200d2118980_0 .net/2u *"_ivl_4", 11 0, L_00000200d21606b8;  1 drivers
L_00000200d2160868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000200d2117080_0 .net/2u *"_ivl_40", 11 0, L_00000200d2160868;  1 drivers
v00000200d2117b20_0 .net *"_ivl_42", 0 0, L_00000200d2146080;  1 drivers
v00000200d2117440_0 .net *"_ivl_45", 0 0, L_00000200d214d610;  1 drivers
L_00000200d21608b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000200d2116540_0 .net/2u *"_ivl_46", 11 0, L_00000200d21608b0;  1 drivers
v00000200d21187a0_0 .net *"_ivl_48", 0 0, L_00000200d2146300;  1 drivers
L_00000200d21608f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000200d2117bc0_0 .net/2u *"_ivl_52", 11 0, L_00000200d21608f8;  1 drivers
L_00000200d2160940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000200d2116e00_0 .net/2u *"_ivl_56", 11 0, L_00000200d2160940;  1 drivers
v00000200d2117580_0 .net *"_ivl_6", 0 0, L_00000200d2146800;  1 drivers
L_00000200d2160988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000200d2117620_0 .net/2u *"_ivl_60", 11 0, L_00000200d2160988;  1 drivers
L_00000200d21609d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000200d21167c0_0 .net/2u *"_ivl_64", 11 0, L_00000200d21609d0;  1 drivers
L_00000200d2160a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000200d21171c0_0 .net/2u *"_ivl_68", 11 0, L_00000200d2160a18;  1 drivers
L_00000200d2160a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000200d2116b80_0 .net/2u *"_ivl_72", 11 0, L_00000200d2160a60;  1 drivers
v00000200d2116c20_0 .net *"_ivl_74", 0 0, L_00000200d2148d80;  1 drivers
L_00000200d2160aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000200d21169a0_0 .net/2u *"_ivl_76", 11 0, L_00000200d2160aa8;  1 drivers
v00000200d2116f40_0 .net *"_ivl_78", 0 0, L_00000200d2148e20;  1 drivers
v00000200d21188e0_0 .net *"_ivl_81", 0 0, L_00000200d214e9c0;  1 drivers
L_00000200d2160af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000200d2118480_0 .net/2u *"_ivl_82", 11 0, L_00000200d2160af0;  1 drivers
v00000200d21164a0_0 .net *"_ivl_84", 0 0, L_00000200d2148880;  1 drivers
v00000200d2118ac0_0 .net *"_ivl_87", 0 0, L_00000200d214d6f0;  1 drivers
L_00000200d2160b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000200d2118340_0 .net/2u *"_ivl_88", 11 0, L_00000200d2160b38;  1 drivers
v00000200d2118520_0 .net *"_ivl_9", 0 0, L_00000200d214d760;  1 drivers
v00000200d21173a0_0 .net *"_ivl_90", 0 0, L_00000200d21489c0;  1 drivers
v00000200d2118200_0 .net *"_ivl_93", 0 0, L_00000200d214da70;  1 drivers
L_00000200d2160b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000200d21185c0_0 .net/2u *"_ivl_94", 11 0, L_00000200d2160b80;  1 drivers
v00000200d2118700_0 .net *"_ivl_96", 0 0, L_00000200d2148ba0;  1 drivers
v00000200d2117760_0 .net *"_ivl_99", 0 0, L_00000200d214e170;  1 drivers
v00000200d2118840_0 .net "is_beq", 0 0, L_00000200d21461c0;  alias, 1 drivers
v00000200d2118020_0 .net "is_bne", 0 0, L_00000200d2146260;  alias, 1 drivers
v00000200d2117c60_0 .net "is_j", 0 0, L_00000200d2148920;  alias, 1 drivers
v00000200d2116a40_0 .net "is_jal", 0 0, L_00000200d2148ce0;  alias, 1 drivers
v00000200d2116900_0 .net "is_jr", 0 0, L_00000200d21463a0;  alias, 1 drivers
v00000200d2117da0_0 .net "is_oper2_immed", 0 0, L_00000200d214dfb0;  alias, 1 drivers
v00000200d2117940_0 .net "memread", 0 0, L_00000200d2148ec0;  alias, 1 drivers
v00000200d2117d00_0 .net "memwrite", 0 0, L_00000200d21487e0;  alias, 1 drivers
v00000200d21176c0_0 .net "regwrite", 0 0, L_00000200d2148c40;  alias, 1 drivers
L_00000200d21482e0 .cmp/eq 12, v00000200d21323f0_0, L_00000200d2160670;
L_00000200d2146800 .cmp/eq 12, v00000200d21323f0_0, L_00000200d21606b8;
L_00000200d2146a80 .cmp/eq 12, v00000200d21323f0_0, L_00000200d2160700;
L_00000200d2146e40 .cmp/eq 12, v00000200d21323f0_0, L_00000200d2160748;
L_00000200d21484c0 .cmp/eq 12, v00000200d21323f0_0, L_00000200d2160790;
L_00000200d2148600 .cmp/eq 12, v00000200d21323f0_0, L_00000200d21607d8;
L_00000200d2148740 .cmp/eq 12, v00000200d21323f0_0, L_00000200d2160820;
L_00000200d2146080 .cmp/eq 12, v00000200d21323f0_0, L_00000200d2160868;
L_00000200d2146300 .cmp/eq 12, v00000200d21323f0_0, L_00000200d21608b0;
L_00000200d21461c0 .cmp/eq 12, v00000200d21323f0_0, L_00000200d21608f8;
L_00000200d2146260 .cmp/eq 12, v00000200d21323f0_0, L_00000200d2160940;
L_00000200d21463a0 .cmp/eq 12, v00000200d21323f0_0, L_00000200d2160988;
L_00000200d2148ce0 .cmp/eq 12, v00000200d21323f0_0, L_00000200d21609d0;
L_00000200d2148920 .cmp/eq 12, v00000200d21323f0_0, L_00000200d2160a18;
L_00000200d2148d80 .cmp/eq 12, v00000200d21323f0_0, L_00000200d2160a60;
L_00000200d2148e20 .cmp/eq 12, v00000200d21323f0_0, L_00000200d2160aa8;
L_00000200d2148880 .cmp/eq 12, v00000200d21323f0_0, L_00000200d2160af0;
L_00000200d21489c0 .cmp/eq 12, v00000200d21323f0_0, L_00000200d2160b38;
L_00000200d2148ba0 .cmp/eq 12, v00000200d21323f0_0, L_00000200d2160b80;
L_00000200d2148c40 .reduce/nor L_00000200d214e170;
L_00000200d2148ec0 .cmp/eq 12, v00000200d21323f0_0, L_00000200d2160bc8;
L_00000200d21487e0 .cmp/eq 12, v00000200d21323f0_0, L_00000200d2160c10;
S_00000200d2110640 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000200d210f9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000200d2129eb0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000200d2129ee8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000200d2129f20 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000200d2129f58 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000200d2129f90 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000200d2129fc8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000200d212a000 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000200d212a038 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000200d212a070 .param/l "j" 0 9 19, C4<000010000000>;
P_00000200d212a0a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000200d212a0e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000200d212a118 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000200d212a150 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000200d212a188 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000200d212a1c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000200d212a1f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000200d212a230 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000200d212a268 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000200d212a2a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000200d212a2d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000200d212a310 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000200d212a348 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000200d212a380 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000200d212a3b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000200d212a3f0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000200d2116d60_0 .var "Immed", 31 0;
v00000200d2116ea0_0 .net "Inst", 31 0, v00000200d2119ba0_0;  alias, 1 drivers
v00000200d2116360_0 .net "opcode", 11 0, v00000200d21323f0_0;  alias, 1 drivers
E_00000200d208b940 .event anyedge, v00000200d2112cf0_0, v00000200d2116ea0_0;
S_00000200d2110fa0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000200d210f9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000200d21165e0_0 .var "Read_data1", 31 0;
v00000200d2116680_0 .var "Read_data2", 31 0;
v00000200d2117300_0 .net "Read_reg1", 4 0, v00000200d2132490_0;  alias, 1 drivers
v00000200d2117800_0 .net "Read_reg2", 4 0, v00000200d2132350_0;  alias, 1 drivers
v00000200d2117e40_0 .net "Write_data", 31 0, L_00000200d2156900;  alias, 1 drivers
v00000200d21179e0_0 .net "Write_en", 0 0, v00000200d212f1f0_0;  alias, 1 drivers
v00000200d2117120_0 .net "Write_reg", 4 0, v00000200d212f650_0;  alias, 1 drivers
v00000200d2116720_0 .net "clk", 0 0, L_00000200d2081180;  alias, 1 drivers
v00000200d2117260_0 .var/i "i", 31 0;
v00000200d21178a0 .array "reg_file", 0 31, 31 0;
v00000200d2117ee0_0 .net "rst", 0 0, v00000200d2143a60_0;  alias, 1 drivers
E_00000200d208bc00 .event posedge, v00000200d211c760_0;
S_00000200d210fb50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000200d2110fa0;
 .timescale 0 0;
v00000200d2116400_0 .var/i "i", 31 0;
S_00000200d21107d0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000200d1ed9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000200d212a430 .param/l "add" 0 9 6, C4<000000100000>;
P_00000200d212a468 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000200d212a4a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000200d212a4d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000200d212a510 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000200d212a548 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000200d212a580 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000200d212a5b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000200d212a5f0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000200d212a628 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000200d212a660 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000200d212a698 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000200d212a6d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000200d212a708 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000200d212a740 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000200d212a778 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000200d212a7b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000200d212a7e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000200d212a820 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000200d212a858 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000200d212a890 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000200d212a8c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000200d212a900 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000200d212a938 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000200d212a970 .param/l "xori" 0 9 12, C4<001110000000>;
v00000200d2119ba0_0 .var "ID_INST", 31 0;
v00000200d2119c40_0 .var "ID_PC", 31 0;
v00000200d21323f0_0 .var "ID_opcode", 11 0;
v00000200d2132530_0 .var "ID_rd_ind", 4 0;
v00000200d2132490_0 .var "ID_rs1_ind", 4 0;
v00000200d2132350_0 .var "ID_rs2_ind", 4 0;
v00000200d21327b0_0 .net "IF_FLUSH", 0 0, v00000200d211dd40_0;  alias, 1 drivers
v00000200d2132710_0 .net "IF_INST", 31 0, L_00000200d214d5a0;  alias, 1 drivers
v00000200d2132850_0 .net "IF_PC", 31 0, v00000200d212c950_0;  alias, 1 drivers
v00000200d21325d0_0 .net "clk", 0 0, L_00000200d214e3a0;  1 drivers
v00000200d21328f0_0 .net "if_id_Write", 0 0, v00000200d211db60_0;  alias, 1 drivers
v00000200d2132210_0 .net "rst", 0 0, v00000200d2143a60_0;  alias, 1 drivers
E_00000200d208bc40 .event posedge, v00000200d2102c90_0, v00000200d21325d0_0;
S_00000200d21112c0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000200d1ed9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000200d212d3f0_0 .net "EX1_PFC", 31 0, L_00000200d21422a0;  alias, 1 drivers
v00000200d212ef70_0 .net "EX2_PFC", 31 0, v00000200d2112250_0;  alias, 1 drivers
v00000200d212e9d0_0 .net "ID_PFC", 31 0, L_00000200d21466c0;  alias, 1 drivers
v00000200d212dcb0_0 .net "PC_src", 2 0, L_00000200d21481a0;  alias, 1 drivers
v00000200d212e890_0 .net "PC_write", 0 0, v00000200d211dc00_0;  alias, 1 drivers
L_00000200d2160088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000200d212e070_0 .net/2u *"_ivl_0", 31 0, L_00000200d2160088;  1 drivers
v00000200d212f5b0_0 .net "clk", 0 0, L_00000200d2081180;  alias, 1 drivers
v00000200d212f0b0_0 .net "inst", 31 0, L_00000200d214d5a0;  alias, 1 drivers
v00000200d212ed90_0 .net "inst_mem_in", 31 0, v00000200d212c950_0;  alias, 1 drivers
v00000200d212dd50_0 .net "pc_reg_in", 31 0, L_00000200d214ded0;  1 drivers
v00000200d212ea70_0 .net "rst", 0 0, v00000200d2143a60_0;  alias, 1 drivers
L_00000200d21486a0 .arith/sum 32, v00000200d212c950_0, L_00000200d2160088;
S_00000200d2110e10 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000200d21112c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000200d214d5a0 .functor BUFZ 32, L_00000200d2146120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000200d2132670_0 .net "Data_Out", 31 0, L_00000200d214d5a0;  alias, 1 drivers
v00000200d212bb90 .array "InstMem", 0 1023, 31 0;
v00000200d212c770_0 .net *"_ivl_0", 31 0, L_00000200d2146120;  1 drivers
v00000200d212b4b0_0 .net *"_ivl_3", 9 0, L_00000200d2147200;  1 drivers
v00000200d212bc30_0 .net *"_ivl_4", 11 0, L_00000200d21472a0;  1 drivers
L_00000200d21601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000200d212aab0_0 .net *"_ivl_7", 1 0, L_00000200d21601a8;  1 drivers
v00000200d212c090_0 .net "addr", 31 0, v00000200d212c950_0;  alias, 1 drivers
v00000200d212bd70_0 .net "clk", 0 0, L_00000200d2081180;  alias, 1 drivers
v00000200d212d030_0 .var/i "i", 31 0;
L_00000200d2146120 .array/port v00000200d212bb90, L_00000200d21472a0;
L_00000200d2147200 .part v00000200d212c950_0, 0, 10;
L_00000200d21472a0 .concat [ 10 2 0 0], L_00000200d2147200, L_00000200d21601a8;
S_00000200d2110960 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000200d21112c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000200d208d600 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000200d212c310_0 .net "DataIn", 31 0, L_00000200d214ded0;  alias, 1 drivers
v00000200d212c950_0 .var "DataOut", 31 0;
v00000200d212c810_0 .net "PC_Write", 0 0, v00000200d211dc00_0;  alias, 1 drivers
v00000200d212b730_0 .net "clk", 0 0, L_00000200d2081180;  alias, 1 drivers
v00000200d212cc70_0 .net "rst", 0 0, v00000200d2143a60_0;  alias, 1 drivers
S_00000200d21115e0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000200d21112c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000200d208cbc0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000200d20824c0 .functor NOT 1, L_00000200d2147160, C4<0>, C4<0>, C4<0>;
L_00000200d20825a0 .functor NOT 1, L_00000200d21468a0, C4<0>, C4<0>, C4<0>;
L_00000200d2082760 .functor AND 1, L_00000200d20824c0, L_00000200d20825a0, C4<1>, C4<1>;
L_00000200d2082450 .functor NOT 1, L_00000200d21475c0, C4<0>, C4<0>, C4<0>;
L_00000200d201e450 .functor AND 1, L_00000200d2082760, L_00000200d2082450, C4<1>, C4<1>;
L_00000200d201e840 .functor AND 32, L_00000200d2146ee0, L_00000200d21486a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000200d201efb0 .functor NOT 1, L_00000200d2146b20, C4<0>, C4<0>, C4<0>;
L_00000200d201e920 .functor NOT 1, L_00000200d2147a20, C4<0>, C4<0>, C4<0>;
L_00000200d214eb10 .functor AND 1, L_00000200d201efb0, L_00000200d201e920, C4<1>, C4<1>;
L_00000200d214e250 .functor AND 1, L_00000200d214eb10, L_00000200d2145fe0, C4<1>, C4<1>;
L_00000200d214d530 .functor AND 32, L_00000200d2147020, L_00000200d21466c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000200d214d140 .functor OR 32, L_00000200d201e840, L_00000200d214d530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000200d214eb80 .functor NOT 1, L_00000200d2147c00, C4<0>, C4<0>, C4<0>;
L_00000200d214e800 .functor AND 1, L_00000200d214eb80, L_00000200d2147d40, C4<1>, C4<1>;
L_00000200d214ea30 .functor NOT 1, L_00000200d2146940, C4<0>, C4<0>, C4<0>;
L_00000200d214eaa0 .functor AND 1, L_00000200d214e800, L_00000200d214ea30, C4<1>, C4<1>;
L_00000200d214e950 .functor AND 32, L_00000200d2147700, v00000200d212c950_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000200d214d220 .functor OR 32, L_00000200d214d140, L_00000200d214e950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000200d214d840 .functor NOT 1, L_00000200d2148380, C4<0>, C4<0>, C4<0>;
L_00000200d214e100 .functor AND 1, L_00000200d214d840, L_00000200d2146bc0, C4<1>, C4<1>;
L_00000200d214e090 .functor AND 1, L_00000200d214e100, L_00000200d2147de0, C4<1>, C4<1>;
L_00000200d214de60 .functor AND 32, L_00000200d2147fc0, L_00000200d21422a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000200d214d8b0 .functor OR 32, L_00000200d214d220, L_00000200d214de60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000200d214d680 .functor NOT 1, L_00000200d2147480, C4<0>, C4<0>, C4<0>;
L_00000200d214dd10 .functor AND 1, L_00000200d2146440, L_00000200d214d680, C4<1>, C4<1>;
L_00000200d214d300 .functor NOT 1, L_00000200d2146f80, C4<0>, C4<0>, C4<0>;
L_00000200d214e020 .functor AND 1, L_00000200d214dd10, L_00000200d214d300, C4<1>, C4<1>;
L_00000200d214dca0 .functor AND 32, L_00000200d21470c0, v00000200d2112250_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000200d214ded0 .functor OR 32, L_00000200d214d8b0, L_00000200d214dca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000200d212cef0_0 .net *"_ivl_1", 0 0, L_00000200d2147160;  1 drivers
v00000200d212ce50_0 .net *"_ivl_11", 0 0, L_00000200d21475c0;  1 drivers
v00000200d212b0f0_0 .net *"_ivl_12", 0 0, L_00000200d2082450;  1 drivers
v00000200d212b910_0 .net *"_ivl_14", 0 0, L_00000200d201e450;  1 drivers
v00000200d212aa10_0 .net *"_ivl_16", 31 0, L_00000200d2146ee0;  1 drivers
v00000200d212b230_0 .net *"_ivl_18", 31 0, L_00000200d201e840;  1 drivers
v00000200d212ad30_0 .net *"_ivl_2", 0 0, L_00000200d20824c0;  1 drivers
v00000200d212b870_0 .net *"_ivl_21", 0 0, L_00000200d2146b20;  1 drivers
v00000200d212cdb0_0 .net *"_ivl_22", 0 0, L_00000200d201efb0;  1 drivers
v00000200d212c590_0 .net *"_ivl_25", 0 0, L_00000200d2147a20;  1 drivers
v00000200d212d170_0 .net *"_ivl_26", 0 0, L_00000200d201e920;  1 drivers
v00000200d212ae70_0 .net *"_ivl_28", 0 0, L_00000200d214eb10;  1 drivers
v00000200d212c9f0_0 .net *"_ivl_31", 0 0, L_00000200d2145fe0;  1 drivers
v00000200d212bcd0_0 .net *"_ivl_32", 0 0, L_00000200d214e250;  1 drivers
v00000200d212add0_0 .net *"_ivl_34", 31 0, L_00000200d2147020;  1 drivers
v00000200d212b370_0 .net *"_ivl_36", 31 0, L_00000200d214d530;  1 drivers
v00000200d212cf90_0 .net *"_ivl_38", 31 0, L_00000200d214d140;  1 drivers
v00000200d212ab50_0 .net *"_ivl_41", 0 0, L_00000200d2147c00;  1 drivers
v00000200d212beb0_0 .net *"_ivl_42", 0 0, L_00000200d214eb80;  1 drivers
v00000200d212c4f0_0 .net *"_ivl_45", 0 0, L_00000200d2147d40;  1 drivers
v00000200d212d0d0_0 .net *"_ivl_46", 0 0, L_00000200d214e800;  1 drivers
v00000200d212abf0_0 .net *"_ivl_49", 0 0, L_00000200d2146940;  1 drivers
v00000200d212c630_0 .net *"_ivl_5", 0 0, L_00000200d21468a0;  1 drivers
v00000200d212c6d0_0 .net *"_ivl_50", 0 0, L_00000200d214ea30;  1 drivers
v00000200d212ac90_0 .net *"_ivl_52", 0 0, L_00000200d214eaa0;  1 drivers
v00000200d212cd10_0 .net *"_ivl_54", 31 0, L_00000200d2147700;  1 drivers
v00000200d212c3b0_0 .net *"_ivl_56", 31 0, L_00000200d214e950;  1 drivers
v00000200d212b2d0_0 .net *"_ivl_58", 31 0, L_00000200d214d220;  1 drivers
v00000200d212c8b0_0 .net *"_ivl_6", 0 0, L_00000200d20825a0;  1 drivers
v00000200d212be10_0 .net *"_ivl_61", 0 0, L_00000200d2148380;  1 drivers
v00000200d212b190_0 .net *"_ivl_62", 0 0, L_00000200d214d840;  1 drivers
v00000200d212c450_0 .net *"_ivl_65", 0 0, L_00000200d2146bc0;  1 drivers
v00000200d212b410_0 .net *"_ivl_66", 0 0, L_00000200d214e100;  1 drivers
v00000200d212b550_0 .net *"_ivl_69", 0 0, L_00000200d2147de0;  1 drivers
v00000200d212baf0_0 .net *"_ivl_70", 0 0, L_00000200d214e090;  1 drivers
v00000200d212bf50_0 .net *"_ivl_72", 31 0, L_00000200d2147fc0;  1 drivers
v00000200d212ca90_0 .net *"_ivl_74", 31 0, L_00000200d214de60;  1 drivers
v00000200d212b9b0_0 .net *"_ivl_76", 31 0, L_00000200d214d8b0;  1 drivers
v00000200d212b5f0_0 .net *"_ivl_79", 0 0, L_00000200d2146440;  1 drivers
v00000200d212bff0_0 .net *"_ivl_8", 0 0, L_00000200d2082760;  1 drivers
v00000200d212af10_0 .net *"_ivl_81", 0 0, L_00000200d2147480;  1 drivers
v00000200d212ba50_0 .net *"_ivl_82", 0 0, L_00000200d214d680;  1 drivers
v00000200d212b690_0 .net *"_ivl_84", 0 0, L_00000200d214dd10;  1 drivers
v00000200d212b7d0_0 .net *"_ivl_87", 0 0, L_00000200d2146f80;  1 drivers
v00000200d212c130_0 .net *"_ivl_88", 0 0, L_00000200d214d300;  1 drivers
v00000200d212cb30_0 .net *"_ivl_90", 0 0, L_00000200d214e020;  1 drivers
v00000200d212cbd0_0 .net *"_ivl_92", 31 0, L_00000200d21470c0;  1 drivers
v00000200d212afb0_0 .net *"_ivl_94", 31 0, L_00000200d214dca0;  1 drivers
v00000200d212b050_0 .net "ina", 31 0, L_00000200d21486a0;  1 drivers
v00000200d212c1d0_0 .net "inb", 31 0, L_00000200d21466c0;  alias, 1 drivers
v00000200d212c270_0 .net "inc", 31 0, v00000200d212c950_0;  alias, 1 drivers
v00000200d212f010_0 .net "ind", 31 0, L_00000200d21422a0;  alias, 1 drivers
v00000200d212f470_0 .net "ine", 31 0, v00000200d2112250_0;  alias, 1 drivers
L_00000200d21600d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200d212e610_0 .net "inf", 31 0, L_00000200d21600d0;  1 drivers
L_00000200d2160118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200d212ddf0_0 .net "ing", 31 0, L_00000200d2160118;  1 drivers
L_00000200d2160160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000200d212e930_0 .net "inh", 31 0, L_00000200d2160160;  1 drivers
v00000200d212d5d0_0 .net "out", 31 0, L_00000200d214ded0;  alias, 1 drivers
v00000200d212ec50_0 .net "sel", 2 0, L_00000200d21481a0;  alias, 1 drivers
L_00000200d2147160 .part L_00000200d21481a0, 2, 1;
L_00000200d21468a0 .part L_00000200d21481a0, 1, 1;
L_00000200d21475c0 .part L_00000200d21481a0, 0, 1;
LS_00000200d2146ee0_0_0 .concat [ 1 1 1 1], L_00000200d201e450, L_00000200d201e450, L_00000200d201e450, L_00000200d201e450;
LS_00000200d2146ee0_0_4 .concat [ 1 1 1 1], L_00000200d201e450, L_00000200d201e450, L_00000200d201e450, L_00000200d201e450;
LS_00000200d2146ee0_0_8 .concat [ 1 1 1 1], L_00000200d201e450, L_00000200d201e450, L_00000200d201e450, L_00000200d201e450;
LS_00000200d2146ee0_0_12 .concat [ 1 1 1 1], L_00000200d201e450, L_00000200d201e450, L_00000200d201e450, L_00000200d201e450;
LS_00000200d2146ee0_0_16 .concat [ 1 1 1 1], L_00000200d201e450, L_00000200d201e450, L_00000200d201e450, L_00000200d201e450;
LS_00000200d2146ee0_0_20 .concat [ 1 1 1 1], L_00000200d201e450, L_00000200d201e450, L_00000200d201e450, L_00000200d201e450;
LS_00000200d2146ee0_0_24 .concat [ 1 1 1 1], L_00000200d201e450, L_00000200d201e450, L_00000200d201e450, L_00000200d201e450;
LS_00000200d2146ee0_0_28 .concat [ 1 1 1 1], L_00000200d201e450, L_00000200d201e450, L_00000200d201e450, L_00000200d201e450;
LS_00000200d2146ee0_1_0 .concat [ 4 4 4 4], LS_00000200d2146ee0_0_0, LS_00000200d2146ee0_0_4, LS_00000200d2146ee0_0_8, LS_00000200d2146ee0_0_12;
LS_00000200d2146ee0_1_4 .concat [ 4 4 4 4], LS_00000200d2146ee0_0_16, LS_00000200d2146ee0_0_20, LS_00000200d2146ee0_0_24, LS_00000200d2146ee0_0_28;
L_00000200d2146ee0 .concat [ 16 16 0 0], LS_00000200d2146ee0_1_0, LS_00000200d2146ee0_1_4;
L_00000200d2146b20 .part L_00000200d21481a0, 2, 1;
L_00000200d2147a20 .part L_00000200d21481a0, 1, 1;
L_00000200d2145fe0 .part L_00000200d21481a0, 0, 1;
LS_00000200d2147020_0_0 .concat [ 1 1 1 1], L_00000200d214e250, L_00000200d214e250, L_00000200d214e250, L_00000200d214e250;
LS_00000200d2147020_0_4 .concat [ 1 1 1 1], L_00000200d214e250, L_00000200d214e250, L_00000200d214e250, L_00000200d214e250;
LS_00000200d2147020_0_8 .concat [ 1 1 1 1], L_00000200d214e250, L_00000200d214e250, L_00000200d214e250, L_00000200d214e250;
LS_00000200d2147020_0_12 .concat [ 1 1 1 1], L_00000200d214e250, L_00000200d214e250, L_00000200d214e250, L_00000200d214e250;
LS_00000200d2147020_0_16 .concat [ 1 1 1 1], L_00000200d214e250, L_00000200d214e250, L_00000200d214e250, L_00000200d214e250;
LS_00000200d2147020_0_20 .concat [ 1 1 1 1], L_00000200d214e250, L_00000200d214e250, L_00000200d214e250, L_00000200d214e250;
LS_00000200d2147020_0_24 .concat [ 1 1 1 1], L_00000200d214e250, L_00000200d214e250, L_00000200d214e250, L_00000200d214e250;
LS_00000200d2147020_0_28 .concat [ 1 1 1 1], L_00000200d214e250, L_00000200d214e250, L_00000200d214e250, L_00000200d214e250;
LS_00000200d2147020_1_0 .concat [ 4 4 4 4], LS_00000200d2147020_0_0, LS_00000200d2147020_0_4, LS_00000200d2147020_0_8, LS_00000200d2147020_0_12;
LS_00000200d2147020_1_4 .concat [ 4 4 4 4], LS_00000200d2147020_0_16, LS_00000200d2147020_0_20, LS_00000200d2147020_0_24, LS_00000200d2147020_0_28;
L_00000200d2147020 .concat [ 16 16 0 0], LS_00000200d2147020_1_0, LS_00000200d2147020_1_4;
L_00000200d2147c00 .part L_00000200d21481a0, 2, 1;
L_00000200d2147d40 .part L_00000200d21481a0, 1, 1;
L_00000200d2146940 .part L_00000200d21481a0, 0, 1;
LS_00000200d2147700_0_0 .concat [ 1 1 1 1], L_00000200d214eaa0, L_00000200d214eaa0, L_00000200d214eaa0, L_00000200d214eaa0;
LS_00000200d2147700_0_4 .concat [ 1 1 1 1], L_00000200d214eaa0, L_00000200d214eaa0, L_00000200d214eaa0, L_00000200d214eaa0;
LS_00000200d2147700_0_8 .concat [ 1 1 1 1], L_00000200d214eaa0, L_00000200d214eaa0, L_00000200d214eaa0, L_00000200d214eaa0;
LS_00000200d2147700_0_12 .concat [ 1 1 1 1], L_00000200d214eaa0, L_00000200d214eaa0, L_00000200d214eaa0, L_00000200d214eaa0;
LS_00000200d2147700_0_16 .concat [ 1 1 1 1], L_00000200d214eaa0, L_00000200d214eaa0, L_00000200d214eaa0, L_00000200d214eaa0;
LS_00000200d2147700_0_20 .concat [ 1 1 1 1], L_00000200d214eaa0, L_00000200d214eaa0, L_00000200d214eaa0, L_00000200d214eaa0;
LS_00000200d2147700_0_24 .concat [ 1 1 1 1], L_00000200d214eaa0, L_00000200d214eaa0, L_00000200d214eaa0, L_00000200d214eaa0;
LS_00000200d2147700_0_28 .concat [ 1 1 1 1], L_00000200d214eaa0, L_00000200d214eaa0, L_00000200d214eaa0, L_00000200d214eaa0;
LS_00000200d2147700_1_0 .concat [ 4 4 4 4], LS_00000200d2147700_0_0, LS_00000200d2147700_0_4, LS_00000200d2147700_0_8, LS_00000200d2147700_0_12;
LS_00000200d2147700_1_4 .concat [ 4 4 4 4], LS_00000200d2147700_0_16, LS_00000200d2147700_0_20, LS_00000200d2147700_0_24, LS_00000200d2147700_0_28;
L_00000200d2147700 .concat [ 16 16 0 0], LS_00000200d2147700_1_0, LS_00000200d2147700_1_4;
L_00000200d2148380 .part L_00000200d21481a0, 2, 1;
L_00000200d2146bc0 .part L_00000200d21481a0, 1, 1;
L_00000200d2147de0 .part L_00000200d21481a0, 0, 1;
LS_00000200d2147fc0_0_0 .concat [ 1 1 1 1], L_00000200d214e090, L_00000200d214e090, L_00000200d214e090, L_00000200d214e090;
LS_00000200d2147fc0_0_4 .concat [ 1 1 1 1], L_00000200d214e090, L_00000200d214e090, L_00000200d214e090, L_00000200d214e090;
LS_00000200d2147fc0_0_8 .concat [ 1 1 1 1], L_00000200d214e090, L_00000200d214e090, L_00000200d214e090, L_00000200d214e090;
LS_00000200d2147fc0_0_12 .concat [ 1 1 1 1], L_00000200d214e090, L_00000200d214e090, L_00000200d214e090, L_00000200d214e090;
LS_00000200d2147fc0_0_16 .concat [ 1 1 1 1], L_00000200d214e090, L_00000200d214e090, L_00000200d214e090, L_00000200d214e090;
LS_00000200d2147fc0_0_20 .concat [ 1 1 1 1], L_00000200d214e090, L_00000200d214e090, L_00000200d214e090, L_00000200d214e090;
LS_00000200d2147fc0_0_24 .concat [ 1 1 1 1], L_00000200d214e090, L_00000200d214e090, L_00000200d214e090, L_00000200d214e090;
LS_00000200d2147fc0_0_28 .concat [ 1 1 1 1], L_00000200d214e090, L_00000200d214e090, L_00000200d214e090, L_00000200d214e090;
LS_00000200d2147fc0_1_0 .concat [ 4 4 4 4], LS_00000200d2147fc0_0_0, LS_00000200d2147fc0_0_4, LS_00000200d2147fc0_0_8, LS_00000200d2147fc0_0_12;
LS_00000200d2147fc0_1_4 .concat [ 4 4 4 4], LS_00000200d2147fc0_0_16, LS_00000200d2147fc0_0_20, LS_00000200d2147fc0_0_24, LS_00000200d2147fc0_0_28;
L_00000200d2147fc0 .concat [ 16 16 0 0], LS_00000200d2147fc0_1_0, LS_00000200d2147fc0_1_4;
L_00000200d2146440 .part L_00000200d21481a0, 2, 1;
L_00000200d2147480 .part L_00000200d21481a0, 1, 1;
L_00000200d2146f80 .part L_00000200d21481a0, 0, 1;
LS_00000200d21470c0_0_0 .concat [ 1 1 1 1], L_00000200d214e020, L_00000200d214e020, L_00000200d214e020, L_00000200d214e020;
LS_00000200d21470c0_0_4 .concat [ 1 1 1 1], L_00000200d214e020, L_00000200d214e020, L_00000200d214e020, L_00000200d214e020;
LS_00000200d21470c0_0_8 .concat [ 1 1 1 1], L_00000200d214e020, L_00000200d214e020, L_00000200d214e020, L_00000200d214e020;
LS_00000200d21470c0_0_12 .concat [ 1 1 1 1], L_00000200d214e020, L_00000200d214e020, L_00000200d214e020, L_00000200d214e020;
LS_00000200d21470c0_0_16 .concat [ 1 1 1 1], L_00000200d214e020, L_00000200d214e020, L_00000200d214e020, L_00000200d214e020;
LS_00000200d21470c0_0_20 .concat [ 1 1 1 1], L_00000200d214e020, L_00000200d214e020, L_00000200d214e020, L_00000200d214e020;
LS_00000200d21470c0_0_24 .concat [ 1 1 1 1], L_00000200d214e020, L_00000200d214e020, L_00000200d214e020, L_00000200d214e020;
LS_00000200d21470c0_0_28 .concat [ 1 1 1 1], L_00000200d214e020, L_00000200d214e020, L_00000200d214e020, L_00000200d214e020;
LS_00000200d21470c0_1_0 .concat [ 4 4 4 4], LS_00000200d21470c0_0_0, LS_00000200d21470c0_0_4, LS_00000200d21470c0_0_8, LS_00000200d21470c0_0_12;
LS_00000200d21470c0_1_4 .concat [ 4 4 4 4], LS_00000200d21470c0_0_16, LS_00000200d21470c0_0_20, LS_00000200d21470c0_0_24, LS_00000200d21470c0_0_28;
L_00000200d21470c0 .concat [ 16 16 0 0], LS_00000200d21470c0_1_0, LS_00000200d21470c0_1_4;
S_00000200d2110af0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_00000200d1ed9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000200d212e1b0_0 .net "Write_Data", 31 0, v00000200d21032d0_0;  alias, 1 drivers
v00000200d212ee30_0 .net "addr", 31 0, v00000200d2101e30_0;  alias, 1 drivers
v00000200d212eb10_0 .net "clk", 0 0, L_00000200d2081180;  alias, 1 drivers
v00000200d212e750_0 .net "mem_out", 31 0, v00000200d212e110_0;  alias, 1 drivers
v00000200d212e2f0_0 .net "mem_read", 0 0, v00000200d2103a50_0;  alias, 1 drivers
v00000200d212d7b0_0 .net "mem_write", 0 0, v00000200d2103690_0;  alias, 1 drivers
S_00000200d2110c80 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000200d2110af0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000200d212f150 .array "DataMem", 1023 0, 31 0;
v00000200d212d710_0 .net "Data_In", 31 0, v00000200d21032d0_0;  alias, 1 drivers
v00000200d212e110_0 .var "Data_Out", 31 0;
v00000200d212d670_0 .net "Write_en", 0 0, v00000200d2103690_0;  alias, 1 drivers
v00000200d212e430_0 .net "addr", 31 0, v00000200d2101e30_0;  alias, 1 drivers
v00000200d212f330_0 .net "clk", 0 0, L_00000200d2081180;  alias, 1 drivers
v00000200d212db70_0 .var/i "i", 31 0;
S_00000200d21407f0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_00000200d1ed9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000200d2140a00 .param/l "add" 0 9 6, C4<000000100000>;
P_00000200d2140a38 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000200d2140a70 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000200d2140aa8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000200d2140ae0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000200d2140b18 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000200d2140b50 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000200d2140b88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000200d2140bc0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000200d2140bf8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000200d2140c30 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000200d2140c68 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000200d2140ca0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000200d2140cd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000200d2140d10 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000200d2140d48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000200d2140d80 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000200d2140db8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000200d2140df0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000200d2140e28 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000200d2140e60 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000200d2140e98 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000200d2140ed0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000200d2140f08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000200d2140f40 .param/l "xori" 0 9 12, C4<001110000000>;
v00000200d212d8f0_0 .net "MEM_ALU_OUT", 31 0, v00000200d2101e30_0;  alias, 1 drivers
v00000200d212f3d0_0 .net "MEM_Data_mem_out", 31 0, v00000200d212e110_0;  alias, 1 drivers
v00000200d212f510_0 .net "MEM_memread", 0 0, v00000200d2103a50_0;  alias, 1 drivers
v00000200d212df30_0 .net "MEM_opcode", 11 0, v00000200d21020b0_0;  alias, 1 drivers
v00000200d212dc10_0 .net "MEM_rd_ind", 4 0, v00000200d2101c50_0;  alias, 1 drivers
v00000200d212d990_0 .net "MEM_rd_indzero", 0 0, v00000200d2103eb0_0;  alias, 1 drivers
v00000200d212de90_0 .net "MEM_regwrite", 0 0, v00000200d2103b90_0;  alias, 1 drivers
v00000200d212f830_0 .var "WB_ALU_OUT", 31 0;
v00000200d212dfd0_0 .var "WB_Data_mem_out", 31 0;
v00000200d212d850_0 .var "WB_memread", 0 0;
v00000200d212f650_0 .var "WB_rd_ind", 4 0;
v00000200d212ebb0_0 .var "WB_rd_indzero", 0 0;
v00000200d212f1f0_0 .var "WB_regwrite", 0 0;
v00000200d212f6f0_0 .net "clk", 0 0, L_00000200d2156a50;  1 drivers
v00000200d212e250_0 .var "hlt", 0 0;
v00000200d212e390_0 .net "rst", 0 0, v00000200d2143a60_0;  alias, 1 drivers
E_00000200d208d440 .event posedge, v00000200d2102c90_0, v00000200d212f6f0_0;
S_00000200d213f530 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_00000200d1ed9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000200d2156ba0 .functor AND 32, v00000200d212dfd0_0, L_00000200d21bbb20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000200d2156ac0 .functor NOT 1, v00000200d212d850_0, C4<0>, C4<0>, C4<0>;
L_00000200d2156890 .functor AND 32, v00000200d212f830_0, L_00000200d21ba220, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000200d2156900 .functor OR 32, L_00000200d2156ba0, L_00000200d2156890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000200d212f790_0 .net "Write_Data_RegFile", 31 0, L_00000200d2156900;  alias, 1 drivers
v00000200d212f290_0 .net *"_ivl_0", 31 0, L_00000200d21bbb20;  1 drivers
v00000200d212f8d0_0 .net *"_ivl_2", 31 0, L_00000200d2156ba0;  1 drivers
v00000200d212e4d0_0 .net *"_ivl_4", 0 0, L_00000200d2156ac0;  1 drivers
v00000200d212ecf0_0 .net *"_ivl_6", 31 0, L_00000200d21ba220;  1 drivers
v00000200d212d490_0 .net *"_ivl_8", 31 0, L_00000200d2156890;  1 drivers
v00000200d212f970_0 .net "alu_out", 31 0, v00000200d212f830_0;  alias, 1 drivers
v00000200d212d210_0 .net "mem_out", 31 0, v00000200d212dfd0_0;  alias, 1 drivers
v00000200d212eed0_0 .net "mem_read", 0 0, v00000200d212d850_0;  alias, 1 drivers
LS_00000200d21bbb20_0_0 .concat [ 1 1 1 1], v00000200d212d850_0, v00000200d212d850_0, v00000200d212d850_0, v00000200d212d850_0;
LS_00000200d21bbb20_0_4 .concat [ 1 1 1 1], v00000200d212d850_0, v00000200d212d850_0, v00000200d212d850_0, v00000200d212d850_0;
LS_00000200d21bbb20_0_8 .concat [ 1 1 1 1], v00000200d212d850_0, v00000200d212d850_0, v00000200d212d850_0, v00000200d212d850_0;
LS_00000200d21bbb20_0_12 .concat [ 1 1 1 1], v00000200d212d850_0, v00000200d212d850_0, v00000200d212d850_0, v00000200d212d850_0;
LS_00000200d21bbb20_0_16 .concat [ 1 1 1 1], v00000200d212d850_0, v00000200d212d850_0, v00000200d212d850_0, v00000200d212d850_0;
LS_00000200d21bbb20_0_20 .concat [ 1 1 1 1], v00000200d212d850_0, v00000200d212d850_0, v00000200d212d850_0, v00000200d212d850_0;
LS_00000200d21bbb20_0_24 .concat [ 1 1 1 1], v00000200d212d850_0, v00000200d212d850_0, v00000200d212d850_0, v00000200d212d850_0;
LS_00000200d21bbb20_0_28 .concat [ 1 1 1 1], v00000200d212d850_0, v00000200d212d850_0, v00000200d212d850_0, v00000200d212d850_0;
LS_00000200d21bbb20_1_0 .concat [ 4 4 4 4], LS_00000200d21bbb20_0_0, LS_00000200d21bbb20_0_4, LS_00000200d21bbb20_0_8, LS_00000200d21bbb20_0_12;
LS_00000200d21bbb20_1_4 .concat [ 4 4 4 4], LS_00000200d21bbb20_0_16, LS_00000200d21bbb20_0_20, LS_00000200d21bbb20_0_24, LS_00000200d21bbb20_0_28;
L_00000200d21bbb20 .concat [ 16 16 0 0], LS_00000200d21bbb20_1_0, LS_00000200d21bbb20_1_4;
LS_00000200d21ba220_0_0 .concat [ 1 1 1 1], L_00000200d2156ac0, L_00000200d2156ac0, L_00000200d2156ac0, L_00000200d2156ac0;
LS_00000200d21ba220_0_4 .concat [ 1 1 1 1], L_00000200d2156ac0, L_00000200d2156ac0, L_00000200d2156ac0, L_00000200d2156ac0;
LS_00000200d21ba220_0_8 .concat [ 1 1 1 1], L_00000200d2156ac0, L_00000200d2156ac0, L_00000200d2156ac0, L_00000200d2156ac0;
LS_00000200d21ba220_0_12 .concat [ 1 1 1 1], L_00000200d2156ac0, L_00000200d2156ac0, L_00000200d2156ac0, L_00000200d2156ac0;
LS_00000200d21ba220_0_16 .concat [ 1 1 1 1], L_00000200d2156ac0, L_00000200d2156ac0, L_00000200d2156ac0, L_00000200d2156ac0;
LS_00000200d21ba220_0_20 .concat [ 1 1 1 1], L_00000200d2156ac0, L_00000200d2156ac0, L_00000200d2156ac0, L_00000200d2156ac0;
LS_00000200d21ba220_0_24 .concat [ 1 1 1 1], L_00000200d2156ac0, L_00000200d2156ac0, L_00000200d2156ac0, L_00000200d2156ac0;
LS_00000200d21ba220_0_28 .concat [ 1 1 1 1], L_00000200d2156ac0, L_00000200d2156ac0, L_00000200d2156ac0, L_00000200d2156ac0;
LS_00000200d21ba220_1_0 .concat [ 4 4 4 4], LS_00000200d21ba220_0_0, LS_00000200d21ba220_0_4, LS_00000200d21ba220_0_8, LS_00000200d21ba220_0_12;
LS_00000200d21ba220_1_4 .concat [ 4 4 4 4], LS_00000200d21ba220_0_16, LS_00000200d21ba220_0_20, LS_00000200d21ba220_0_24, LS_00000200d21ba220_0_28;
L_00000200d21ba220 .concat [ 16 16 0 0], LS_00000200d21ba220_1_0, LS_00000200d21ba220_1_4;
    .scope S_00000200d2110960;
T_0 ;
    %wait E_00000200d208bf40;
    %load/vec4 v00000200d212cc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000200d212c950_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000200d212c810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000200d212c310_0;
    %assign/vec4 v00000200d212c950_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000200d2110e10;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000200d212d030_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000200d212d030_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000200d212d030_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212bb90, 0, 4;
    %load/vec4 v00000200d212d030_0;
    %addi 1, 0, 32;
    %store/vec4 v00000200d212d030_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537722900, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212bb90, 0, 4;
    %pushi/vec4 22560, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212bb90, 0, 4;
    %pushi/vec4 23111718, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212bb90, 0, 4;
    %pushi/vec4 24608, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212bb90, 0, 4;
    %pushi/vec4 25210918, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212bb90, 0, 4;
    %pushi/vec4 2393374720, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212bb90, 0, 4;
    %pushi/vec4 2395537408, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212bb90, 0, 4;
    %pushi/vec4 17387562, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212bb90, 0, 4;
    %pushi/vec4 289406982, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212bb90, 0, 4;
    %pushi/vec4 16783392, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212bb90, 0, 4;
    %pushi/vec4 18890784, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212bb90, 0, 4;
    %pushi/vec4 6309920, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212bb90, 0, 4;
    %pushi/vec4 2930245632, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212bb90, 0, 4;
    %pushi/vec4 2932408320, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212bb90, 0, 4;
    %pushi/vec4 562823169, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212bb90, 0, 4;
    %pushi/vec4 26038314, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212bb90, 0, 4;
    %pushi/vec4 356581364, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212bb90, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212bb90, 0, 4;
    %pushi/vec4 23941162, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212bb90, 0, 4;
    %pushi/vec4 356581359, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212bb90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212bb90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212bb90, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212bb90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212bb90, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000200d21107d0;
T_2 ;
    %wait E_00000200d208bc40;
    %load/vec4 v00000200d2132210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000200d2119c40_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d2119ba0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000200d2132530_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000200d2132350_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000200d2132490_0, 0;
    %assign/vec4 v00000200d21323f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000200d21328f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000200d21327b0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000200d2119c40_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d2119ba0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000200d2132530_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000200d2132350_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000200d2132490_0, 0;
    %assign/vec4 v00000200d21323f0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000200d21328f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000200d2132710_0;
    %assign/vec4 v00000200d2119ba0_0, 0;
    %load/vec4 v00000200d2132850_0;
    %assign/vec4 v00000200d2119c40_0, 0;
    %load/vec4 v00000200d2132710_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000200d2132350_0, 0;
    %load/vec4 v00000200d2132710_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000200d21323f0_0, 4, 5;
    %load/vec4 v00000200d2132710_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000200d2132710_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000200d21323f0_0, 4, 5;
    %load/vec4 v00000200d2132710_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000200d2132710_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000200d2132710_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000200d2132710_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000200d2132710_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000200d2132710_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000200d2132490_0, 0;
    %load/vec4 v00000200d2132710_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000200d2132710_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000200d2132530_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000200d2132710_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000200d2132530_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000200d2132710_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000200d2132530_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000200d2110fa0;
T_3 ;
    %wait E_00000200d208bf40;
    %load/vec4 v00000200d2117ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000200d2117260_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000200d2117260_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000200d2117260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d21178a0, 0, 4;
    %load/vec4 v00000200d2117260_0;
    %addi 1, 0, 32;
    %store/vec4 v00000200d2117260_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000200d2117120_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000200d21179e0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000200d2117e40_0;
    %load/vec4 v00000200d2117120_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d21178a0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d21178a0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000200d2110fa0;
T_4 ;
    %wait E_00000200d208bc00;
    %load/vec4 v00000200d2117120_0;
    %load/vec4 v00000200d2117300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000200d2117120_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000200d21179e0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000200d2117e40_0;
    %assign/vec4 v00000200d21165e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000200d2117300_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000200d21178a0, 4;
    %assign/vec4 v00000200d21165e0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000200d2110fa0;
T_5 ;
    %wait E_00000200d208bc00;
    %load/vec4 v00000200d2117120_0;
    %load/vec4 v00000200d2117800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000200d2117120_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000200d21179e0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000200d2117e40_0;
    %assign/vec4 v00000200d2116680_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000200d2117800_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000200d21178a0, 4;
    %assign/vec4 v00000200d2116680_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000200d2110fa0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000200d210fb50;
    %jmp t_0;
    .scope S_00000200d210fb50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000200d2116400_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000200d2116400_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000200d2116400_0;
    %ix/getv/s 4, v00000200d2116400_0;
    %load/vec4a v00000200d21178a0, 4;
    %ix/getv/s 4, v00000200d2116400_0;
    %load/vec4a v00000200d21178a0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000200d2116400_0;
    %addi 1, 0, 32;
    %store/vec4 v00000200d2116400_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000200d2110fa0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000200d2110640;
T_7 ;
    %wait E_00000200d208b940;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000200d2116d60_0, 0, 32;
    %load/vec4 v00000200d2116360_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000200d2116360_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000200d2116ea0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000200d2116d60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000200d2116360_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000200d2116360_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000200d2116360_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000200d2116ea0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000200d2116d60_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000200d2116ea0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000200d2116ea0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000200d2116d60_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000200d2111130;
T_8 ;
    %wait E_00000200d208bf40;
    %load/vec4 v00000200d211d520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000200d211b720_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000200d211bcc0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000200d211bcc0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000200d211b720_0;
    %load/vec4 v00000200d211c9e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000200d211b720_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000200d211b720_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000200d211b720_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000200d211b720_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000200d211b720_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000200d211b720_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000200d2111130;
T_9 ;
    %wait E_00000200d208bf40;
    %load/vec4 v00000200d211d520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000200d211bfe0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000200d211bf40_0;
    %assign/vec4 v00000200d211bfe0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000200d2110000;
T_10 ;
    %wait E_00000200d208c340;
    %load/vec4 v00000200d211e240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200d211dc00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200d211db60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000200d211dd40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200d211cd00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200d211ce40_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000200d211c4e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000200d211c580_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000200d211d020_0;
    %load/vec4 v00000200d211cee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000200d211cf80_0;
    %load/vec4 v00000200d211cee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000200d211c8a0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000200d211c940_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000200d211d020_0;
    %load/vec4 v00000200d211cc60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000200d211cf80_0;
    %load/vec4 v00000200d211cc60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000200d211dc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000200d211db60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000200d211dd40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200d211cd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000200d211ce40_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000200d211da20_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000200d211dc00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200d211db60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200d211dd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000200d211cd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000200d211ce40_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200d211dc00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000200d211db60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000200d211dd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000200d211cd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000200d211ce40_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000200d210f830;
T_11 ;
    %wait E_00000200d208bec0;
    %load/vec4 v00000200d2112c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000200d2114550_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d21156d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2114ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2114c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2114410_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2114050_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2114190_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d21144b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d2114690_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2114230_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d21149b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d21145f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d2114a50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d21147d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d2115630_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000200d2114910_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000200d2114af0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000200d2114870_0, 0;
    %assign/vec4 v00000200d2115130_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000200d2112390_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000200d2112cf0_0;
    %assign/vec4 v00000200d2115130_0, 0;
    %load/vec4 v00000200d21121b0_0;
    %assign/vec4 v00000200d2114870_0, 0;
    %load/vec4 v00000200d2111d50_0;
    %assign/vec4 v00000200d2114af0_0, 0;
    %load/vec4 v00000200d2112750_0;
    %assign/vec4 v00000200d2114910_0, 0;
    %load/vec4 v00000200d2111cb0_0;
    %assign/vec4 v00000200d2115630_0, 0;
    %load/vec4 v00000200d2112d90_0;
    %assign/vec4 v00000200d21147d0_0, 0;
    %load/vec4 v00000200d21138d0_0;
    %assign/vec4 v00000200d2114a50_0, 0;
    %load/vec4 v00000200d2112e30_0;
    %assign/vec4 v00000200d21145f0_0, 0;
    %load/vec4 v00000200d2111850_0;
    %assign/vec4 v00000200d21149b0_0, 0;
    %load/vec4 v00000200d2112f70_0;
    %assign/vec4 v00000200d2114230_0, 0;
    %load/vec4 v00000200d2113830_0;
    %assign/vec4 v00000200d2114690_0, 0;
    %load/vec4 v00000200d2113330_0;
    %assign/vec4 v00000200d21144b0_0, 0;
    %load/vec4 v00000200d21135b0_0;
    %assign/vec4 v00000200d2114190_0, 0;
    %load/vec4 v00000200d2111b70_0;
    %assign/vec4 v00000200d2114050_0, 0;
    %load/vec4 v00000200d21129d0_0;
    %assign/vec4 v00000200d2114410_0, 0;
    %load/vec4 v00000200d2113dd0_0;
    %assign/vec4 v00000200d2114c30_0, 0;
    %load/vec4 v00000200d2112610_0;
    %assign/vec4 v00000200d2114ff0_0, 0;
    %load/vec4 v00000200d2112b10_0;
    %assign/vec4 v00000200d21156d0_0, 0;
    %load/vec4 v00000200d21130b0_0;
    %assign/vec4 v00000200d2114550_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000200d2114550_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d21156d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2114ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2114c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2114410_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2114050_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2114190_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d21144b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d2114690_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2114230_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d21149b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d21145f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d2114a50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d21147d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d2115630_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000200d2114910_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000200d2114af0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000200d2114870_0, 0;
    %assign/vec4 v00000200d2115130_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000200d2110320;
T_12 ;
    %wait E_00000200d208c2c0;
    %load/vec4 v00000200d211d160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000200d2111a30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d2112250_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d2113650_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2112070_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2113bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d21122f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d21136f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2113f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2113e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2113d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2113c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2111ad0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d2112a70_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d2112110_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d2113470_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000200d2112930_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000200d2112570_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000200d21124d0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000200d2111e90_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d2112430_0, 0;
    %assign/vec4 v00000200d2112890_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000200d211c620_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000200d2113010_0;
    %assign/vec4 v00000200d2112890_0, 0;
    %load/vec4 v00000200d2113970_0;
    %assign/vec4 v00000200d2112430_0, 0;
    %load/vec4 v00000200d2113a10_0;
    %assign/vec4 v00000200d2111e90_0, 0;
    %load/vec4 v00000200d2113b50_0;
    %assign/vec4 v00000200d21124d0_0, 0;
    %load/vec4 v00000200d2111fd0_0;
    %assign/vec4 v00000200d2112570_0, 0;
    %load/vec4 v00000200d2111990_0;
    %assign/vec4 v00000200d2112930_0, 0;
    %load/vec4 v00000200d2112bb0_0;
    %assign/vec4 v00000200d2113470_0, 0;
    %load/vec4 v00000200d2111c10_0;
    %assign/vec4 v00000200d2112110_0, 0;
    %load/vec4 v00000200d2113fb0_0;
    %assign/vec4 v00000200d2112a70_0, 0;
    %load/vec4 v00000200d21126b0_0;
    %assign/vec4 v00000200d2111ad0_0, 0;
    %load/vec4 v00000200d2113ab0_0;
    %assign/vec4 v00000200d2113c90_0, 0;
    %load/vec4 v00000200d2111f30_0;
    %assign/vec4 v00000200d2113d30_0, 0;
    %load/vec4 v00000200d21118f0_0;
    %assign/vec4 v00000200d2113e70_0, 0;
    %load/vec4 v00000200d21127f0_0;
    %assign/vec4 v00000200d2113f10_0, 0;
    %load/vec4 v00000200d2111df0_0;
    %assign/vec4 v00000200d21136f0_0, 0;
    %load/vec4 v00000200d2113290_0;
    %assign/vec4 v00000200d21122f0_0, 0;
    %load/vec4 v00000200d21131f0_0;
    %assign/vec4 v00000200d2113bf0_0, 0;
    %load/vec4 v00000200d2113150_0;
    %assign/vec4 v00000200d2112070_0, 0;
    %load/vec4 v00000200d2113790_0;
    %assign/vec4 v00000200d2113650_0, 0;
    %load/vec4 v00000200d2113510_0;
    %assign/vec4 v00000200d2112250_0, 0;
    %load/vec4 v00000200d21133d0_0;
    %assign/vec4 v00000200d2111a30_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000200d2111a30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d2112250_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d2113650_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2112070_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2113bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d21122f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d21136f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2113f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2113e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2113d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2113c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2111ad0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d2112a70_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d2112110_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d2113470_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000200d2112930_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000200d2112570_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000200d21124d0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000200d2111e90_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d2112430_0, 0;
    %assign/vec4 v00000200d2112890_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000200d1f0d8a0;
T_13 ;
    %wait E_00000200d208bc80;
    %load/vec4 v00000200d2107740_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000200d2107560_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000200d2107560_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000200d2107560_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000200d2107560_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000200d2107560_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000200d2107560_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000200d2107560_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000200d2107560_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000200d2107560_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000200d2107560_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000200d2107560_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000200d2107560_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000200d2107560_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000200d2107560_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000200d2107560_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000200d2107560_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000200d2107560_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000200d2107560_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000200d2107560_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000200d2107560_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000200d2107560_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000200d2107560_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000200d1f102d0;
T_14 ;
    %wait E_00000200d208bf00;
    %load/vec4 v00000200d2106f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000200d2107d80_0;
    %pad/u 33;
    %load/vec4 v00000200d2106fc0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000200d21074c0_0, 0;
    %assign/vec4 v00000200d2107420_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000200d2107d80_0;
    %pad/u 33;
    %load/vec4 v00000200d2106fc0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000200d21074c0_0, 0;
    %assign/vec4 v00000200d2107420_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000200d2107d80_0;
    %pad/u 33;
    %load/vec4 v00000200d2106fc0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000200d21074c0_0, 0;
    %assign/vec4 v00000200d2107420_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000200d2107d80_0;
    %pad/u 33;
    %load/vec4 v00000200d2106fc0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000200d21074c0_0, 0;
    %assign/vec4 v00000200d2107420_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000200d2107d80_0;
    %pad/u 33;
    %load/vec4 v00000200d2106fc0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000200d21074c0_0, 0;
    %assign/vec4 v00000200d2107420_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000200d2107d80_0;
    %pad/u 33;
    %load/vec4 v00000200d2106fc0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000200d21074c0_0, 0;
    %assign/vec4 v00000200d2107420_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000200d2106fc0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000200d2107420_0;
    %load/vec4 v00000200d2106fc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000200d2107d80_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000200d2106fc0_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000200d2106fc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000200d2107420_0, 0;
    %load/vec4 v00000200d2107d80_0;
    %ix/getv 4, v00000200d2106fc0_0;
    %shiftl 4;
    %assign/vec4 v00000200d21074c0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000200d2106fc0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000200d2107420_0;
    %load/vec4 v00000200d2106fc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000200d2107d80_0;
    %load/vec4 v00000200d2106fc0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000200d2106fc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000200d2107420_0, 0;
    %load/vec4 v00000200d2107d80_0;
    %ix/getv 4, v00000200d2106fc0_0;
    %shiftr 4;
    %assign/vec4 v00000200d21074c0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000200d2107420_0, 0;
    %load/vec4 v00000200d2107d80_0;
    %load/vec4 v00000200d2106fc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000200d21074c0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000200d2107420_0, 0;
    %load/vec4 v00000200d2106fc0_0;
    %load/vec4 v00000200d2107d80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000200d21074c0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000200d1e56b50;
T_15 ;
    %wait E_00000200d208c780;
    %load/vec4 v00000200d2102c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000200d2103eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2103b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2103690_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d2103a50_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000200d21020b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000200d2101c50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d21032d0_0, 0;
    %assign/vec4 v00000200d2101e30_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000200d2024c80_0;
    %assign/vec4 v00000200d2101e30_0, 0;
    %load/vec4 v00000200d2102290_0;
    %assign/vec4 v00000200d21032d0_0, 0;
    %load/vec4 v00000200d2101f70_0;
    %assign/vec4 v00000200d2101c50_0, 0;
    %load/vec4 v00000200d200ff60_0;
    %assign/vec4 v00000200d21020b0_0, 0;
    %load/vec4 v00000200d2025400_0;
    %assign/vec4 v00000200d2103a50_0, 0;
    %load/vec4 v00000200d200f7e0_0;
    %assign/vec4 v00000200d2103690_0, 0;
    %load/vec4 v00000200d21021f0_0;
    %assign/vec4 v00000200d2103b90_0, 0;
    %load/vec4 v00000200d21023d0_0;
    %assign/vec4 v00000200d2103eb0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000200d2110c80;
T_16 ;
    %wait E_00000200d208bc00;
    %load/vec4 v00000200d212d670_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000200d212d710_0;
    %load/vec4 v00000200d212e430_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212f150, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000200d2110c80;
T_17 ;
    %wait E_00000200d208bc00;
    %load/vec4 v00000200d212e430_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000200d212f150, 4;
    %assign/vec4 v00000200d212e110_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000200d2110c80;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000200d212db70_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000200d212db70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000200d212db70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212f150, 0, 4;
    %load/vec4 v00000200d212db70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000200d212db70_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212f150, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212f150, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212f150, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212f150, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212f150, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212f150, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212f150, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212f150, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212f150, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212f150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212f150, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212f150, 0, 4;
    %pushi/vec4 171, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212f150, 0, 4;
    %pushi/vec4 173, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212f150, 0, 4;
    %pushi/vec4 153, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212f150, 0, 4;
    %pushi/vec4 51, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212f150, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212f150, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212f150, 0, 4;
    %pushi/vec4 34, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212f150, 0, 4;
    %pushi/vec4 121, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000200d212f150, 0, 4;
    %end;
    .thread T_18;
    .scope S_00000200d2110c80;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000200d212db70_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000200d212db70_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000200d212db70_0;
    %load/vec4a v00000200d212f150, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000200d212db70_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000200d212db70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000200d212db70_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000200d21407f0;
T_20 ;
    %wait E_00000200d208d440;
    %load/vec4 v00000200d212e390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000200d212ebb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d212e250_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d212f1f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000200d212d850_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000200d212f650_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000200d212dfd0_0, 0;
    %assign/vec4 v00000200d212f830_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000200d212d8f0_0;
    %assign/vec4 v00000200d212f830_0, 0;
    %load/vec4 v00000200d212f3d0_0;
    %assign/vec4 v00000200d212dfd0_0, 0;
    %load/vec4 v00000200d212f510_0;
    %assign/vec4 v00000200d212d850_0, 0;
    %load/vec4 v00000200d212dc10_0;
    %assign/vec4 v00000200d212f650_0, 0;
    %load/vec4 v00000200d212de90_0;
    %assign/vec4 v00000200d212f1f0_0, 0;
    %load/vec4 v00000200d212d990_0;
    %assign/vec4 v00000200d212ebb0_0, 0;
    %load/vec4 v00000200d212df30_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000200d212e250_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000200d1ed9f50;
T_21 ;
    %wait E_00000200d208c740;
    %load/vec4 v00000200d2144960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000200d2143e20_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000200d2143e20_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000200d2143e20_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000200d202aeb0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d2144d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d2143a60_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000200d202aeb0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000200d2144d20_0;
    %inv;
    %assign/vec4 v00000200d2144d20_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000200d202aeb0;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SelectionSort/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200d2143a60_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200d2143a60_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000200d2143920_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
