
---------- Begin Simulation Statistics ----------
final_tick                                   66024500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  51144                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698672                       # Number of bytes of host memory used
host_op_rate                                    99893                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.78                       # Real time elapsed on the host
host_tick_rate                               84665527                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       39878                       # Number of instructions simulated
sim_ops                                         77898                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000066                       # Number of seconds simulated
sim_ticks                                    66024500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                16620                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1998                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             15141                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4468                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           16620                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            12152                       # Number of indirect misses.
system.cpu.branchPred.lookups                   18269                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1244                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1707                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     53509                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    33737                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2126                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       9039                       # Number of branches committed
system.cpu.commit.bw_lim_events                  4262                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              36                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           46041                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                39878                       # Number of instructions committed
system.cpu.commit.committedOps                  77898                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        65028                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.197915                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.274910                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        44184     67.95%     67.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         5210      8.01%     75.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3299      5.07%     81.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3996      6.15%     87.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1999      3.07%     90.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          934      1.44%     91.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          668      1.03%     92.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          476      0.73%     93.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         4262      6.55%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        65028                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       3620                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  661                       # Number of function calls committed.
system.cpu.commit.int_insts                     75213                       # Number of committed integer instructions.
system.cpu.commit.loads                          8064                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          287      0.37%      0.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            62142     79.77%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              94      0.12%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               91      0.12%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             71      0.09%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.48%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             362      0.46%     81.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             330      0.42%     81.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            638      0.82%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.24%     82.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp           14      0.02%     82.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           35      0.04%     82.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            7      0.01%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            7727      9.92%     92.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4587      5.89%     98.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          337      0.43%     99.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          616      0.79%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             77898                       # Class of committed instruction
system.cpu.commit.refs                          13267                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       39878                       # Number of Instructions Simulated
system.cpu.committedOps                         77898                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.311350                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.311350                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 20040                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 145300                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    29077                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     19212                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2157                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2044                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       11535                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            87                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        6552                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            23                       # TLB misses on write requests
system.cpu.fetch.Branches                       18269                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      9664                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         37143                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   937                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          79734                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  217                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           862                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    4314                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.138349                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              32054                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               5712                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.603817                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              72530                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.135199                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.306068                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    48584     66.98%     66.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1333      1.84%     68.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      885      1.22%     70.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1328      1.83%     71.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1881      2.59%     74.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1192      1.64%     76.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1292      1.78%     77.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     1737      2.39%     80.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    14298     19.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                72530                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      6583                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3029                       # number of floating regfile writes
system.cpu.idleCycles                           59520                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2758                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    11346                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.801477                       # Inst execution rate
system.cpu.iew.exec_refs                        18069                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       6538                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    7121                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 13689                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                100                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               248                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 8174                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              123931                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 11531                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4369                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                105835                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     27                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1560                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2157                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1597                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              822                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5625                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2971                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             50                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2505                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            253                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    118109                       # num instructions consuming a value
system.cpu.iew.wb_count                        103828                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.629114                       # average fanout of values written-back
system.cpu.iew.wb_producers                     74304                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.786278                       # insts written-back per cycle
system.cpu.iew.wb_sent                         104650                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   141389                       # number of integer regfile reads
system.cpu.int_regfile_writes                   82878                       # number of integer regfile writes
system.cpu.ipc                               0.301992                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.301992                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               940      0.85%      0.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 87401     79.31%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   97      0.09%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    97      0.09%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 174      0.16%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.34%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  521      0.47%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  332      0.30%     81.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 638      0.58%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                188      0.17%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp              14      0.01%     82.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              35      0.03%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               7      0.01%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                11765     10.68%     93.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                6259      5.68%     98.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             676      0.61%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            682      0.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 110204                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    4416                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                8744                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3902                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5820                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        2504                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.022721                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2295     91.65%     91.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     91.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     91.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     91.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     91.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     91.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     91.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     91.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     91.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     91.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     91.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     91.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     91.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     29      1.16%     92.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     92.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.04%     92.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     9      0.36%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     93.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     74      2.96%     96.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    24      0.96%     97.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                27      1.08%     98.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               45      1.80%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 107352                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             287153                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        99926                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            164184                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     123729                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    110204                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 202                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           46032                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               455                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            166                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        62342                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         72530                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.519426                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.346235                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               44950     61.97%     61.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                4521      6.23%     68.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                4195      5.78%     73.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                3343      4.61%     78.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                3800      5.24%     83.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                3634      5.01%     88.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4065      5.60%     94.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2672      3.68%     98.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1350      1.86%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           72530                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.834563                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        9814                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           210                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               261                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              140                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                13689                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                8174                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   43642                       # number of misc regfile reads
system.cpu.numCycles                           132050                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   10041                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 91076                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1094                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    30299                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    65                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                340532                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 138250                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              158234                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     19855                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   6757                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2157                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  8153                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    67158                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              8416                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           194994                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2025                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 58                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4882                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             54                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       184705                       # The number of ROB reads
system.cpu.rob.rob_writes                      255519                       # The number of ROB writes
system.cpu.timesIdled                             506                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    36                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1107                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1347                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     66024500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                984                       # Transaction distribution
system.membus.trans_dist::ReadExReq               123                       # Transaction distribution
system.membus.trans_dist::ReadExResp              123                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           984                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         2214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        70848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        70848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   70848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1107                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1107    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1107                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1365000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5879750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     66024500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1040                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          178                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              123                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             123                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           879                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          162                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        18240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  85760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1164                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001718                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041434                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1162     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1164                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             851500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            427500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1317000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED     66024500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   55                       # number of demand (read+write) hits
system.l2.demand_hits::total                       55                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  55                       # number of overall hits
system.l2.overall_hits::total                      55                       # number of overall hits
system.l2.demand_misses::.cpu.inst                823                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                285                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1108                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               823                       # number of overall misses
system.l2.overall_misses::.cpu.data               285                       # number of overall misses
system.l2.overall_misses::total                  1108                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     63349000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     23091500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         86440500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     63349000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     23091500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        86440500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              878                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              285                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1163                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             878                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             285                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1163                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.937358                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.952709                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.937358                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.952709                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76973.268530                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81022.807018                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78014.891697                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76973.268530                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81022.807018                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78014.891697                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           823                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1108                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          823                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1108                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     55129000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     20241500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     75370500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     55129000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     20241500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     75370500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.937358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.952709                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.937358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.952709                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66985.419198                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71022.807018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68023.916968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66985.419198                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71022.807018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68023.916968                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks          178                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              178                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          178                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          178                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             123                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 123                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      9414500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9414500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76540.650407                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76540.650407                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          123                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            123                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      8184500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8184500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66540.650407                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66540.650407                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             55                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 55                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          823                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              823                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     63349000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63349000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          878                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            878                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.937358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.937358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76973.268530                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76973.268530                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          823                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          823                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     55129000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55129000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.937358                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.937358                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66985.419198                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66985.419198                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     13677000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13677000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          162                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           162                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84425.925926                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84425.925926                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          162                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          162                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     12057000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12057000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74425.925926                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74425.925926                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     66024500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   633.892752                       # Cycle average of tags in use
system.l2.tags.total_refs                        1345                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1107                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.214995                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       442.282068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       191.610684                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.011695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.038690                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1028                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.067566                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     11875                       # Number of tag accesses
system.l2.tags.data_accesses                    11875                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     66024500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          52608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          18240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              70848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52608                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1107                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         796795129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         276261085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1073056214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    796795129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        796795129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        796795129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        276261085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1073056214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       285.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000583000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2205                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1107                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1107                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      9080500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                29836750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8202.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26952.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      875                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1107                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    308.126697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   192.305468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   306.914827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           68     30.77%     30.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           67     30.32%     61.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           20      9.05%     70.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13      5.88%     76.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      4.98%     81.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      4.52%     85.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      4.07%     89.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      3.17%     92.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      7.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          221                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  70848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   70848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1073.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1073.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      65928500                       # Total gap between requests
system.mem_ctrls.avgGap                      59556.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        52608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        18240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 796795129.080871462822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 276261084.900302171707                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          822                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          285                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21320000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      8516750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25936.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29883.33                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    79.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               813960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               406065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3441480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         29841210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           224160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           39643995                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        600.443699                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       362250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     63582250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               842520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               432630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4462500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         28999320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           933120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           40587210                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        614.729532                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      2198500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     61746000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        66024500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     66024500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         8501                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             8501                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         8501                       # number of overall hits
system.cpu.icache.overall_hits::total            8501                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1161                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1161                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1161                       # number of overall misses
system.cpu.icache.overall_misses::total          1161                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     82701499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     82701499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     82701499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     82701499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         9662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         9662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         9662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         9662                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.120161                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.120161                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.120161                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.120161                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71232.987941                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71232.987941                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71232.987941                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71232.987941                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          528                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    58.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          178                       # number of writebacks
system.cpu.icache.writebacks::total               178                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          282                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          282                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          282                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          282                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          879                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          879                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          879                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          879                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     65251499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65251499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     65251499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65251499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.090975                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.090975                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.090975                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.090975                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74233.787258                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74233.787258                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74233.787258                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74233.787258                       # average overall mshr miss latency
system.cpu.icache.replacements                    178                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         8501                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            8501                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1161                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1161                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     82701499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     82701499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         9662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         9662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.120161                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.120161                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71232.987941                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71232.987941                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          282                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          282                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          879                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          879                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     65251499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65251499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.090975                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.090975                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74233.787258                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74233.787258                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     66024500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           401.725712                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                9379                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               878                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             10.682232                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   401.725712                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.392310                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.392310                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          700                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          626                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             20202                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            20202                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     66024500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     66024500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     66024500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     66024500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     66024500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     66024500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     66024500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        15376                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            15376                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        15376                       # number of overall hits
system.cpu.dcache.overall_hits::total           15376                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          468                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            468                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          468                       # number of overall misses
system.cpu.dcache.overall_misses::total           468                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     36979999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     36979999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     36979999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     36979999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        15844                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        15844                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        15844                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        15844                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029538                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029538                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029538                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029538                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79017.091880                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79017.091880                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79017.091880                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79017.091880                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          570                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          183                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          183                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          183                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          183                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          285                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          285                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     23525500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     23525500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     23525500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     23525500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017988                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017988                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017988                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017988                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82545.614035                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82545.614035                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82545.614035                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82545.614035                       # average overall mshr miss latency
system.cpu.dcache.replacements                      5                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        10285                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           10285                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          342                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           342                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     27213000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     27213000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        10627                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        10627                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032182                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032182                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79570.175439                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79570.175439                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          180                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          180                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          162                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          162                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13926500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13926500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015244                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015244                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 85966.049383                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85966.049383                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5091                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5091                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          126                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          126                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      9766999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9766999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         5217                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         5217                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024152                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024152                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77515.865079                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77515.865079                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9599000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9599000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78040.650407                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78040.650407                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     66024500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           189.504397                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               15661                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               285                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             54.950877                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   189.504397                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.185063                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.185063                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          267                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.273438                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             31973                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            31973                       # Number of data accesses

---------- End Simulation Statistics   ----------
