INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'fpga' on host 'desktop-cl9akvq' (Windows NT_amd64 version 6.2) on Mon May 02 16:45:12 +0200 2022
INFO: [HLS 200-10] In directory 'C:/Users/fpga/workspace/pip_hls_kernel'
Sourcing Tcl script 'C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project pip_hls_kernel 
INFO: [HLS 200-10] Opening project 'C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel'.
INFO: [HLS 200-1510] Running: set_top pip_kernel 
INFO: [HLS 200-1510] Running: add_files pip_kernel.cpp 
INFO: [HLS 200-10] Adding design file 'pip_kernel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_pip_kernel.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_pip_kernel.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution 'C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format xo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Running package_xo -xo_path C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/impl/export.xo -kernel_name pip_kernel -kernel_xml C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/impl/ip/../kernel/kernel.xml -kernel_files C:/Users/fpga/workspace/pip_hls_kernel/pip_kernel.cpp -ip_directory C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/impl/ip/ip_unzip_dir -design_xml C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.design.xml -debug_directory C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.debug -hls_directory C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/impl/ip/hls_files
INFO: [Common 17-206] Exiting Vivado at Mon May  2 16:45:31 2022...
INFO: [HLS 200-802] Generated output file pip_hls_kernel/solution1/impl/export.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 15.679 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 19.898 seconds; peak allocated memory: 1.519 GB.
