Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: asyncdec.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "asyncdec.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "asyncdec"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : asyncdec
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "P:\Assignments_Lab_Reports_LaTeX\Embedded System\Lab 5\Codes\ttf_be.vhd" into library work
Parsing entity <tff>.
Parsing architecture <behavioral> of entity <tff>.
Parsing VHDL file "P:\Assignments_Lab_Reports_LaTeX\Embedded System\Lab 5\Codes\asyncdec_st.vhd" into library work
Parsing entity <asyncdec>.
Parsing architecture <structural> of entity <asyncdec>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <asyncdec> (architecture <structural>) from library <work>.

Elaborating entity <tff> (architecture <behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <asyncdec>.
    Related source file is "P:\Assignments_Lab_Reports_LaTeX\Embedded System\Lab 5\Codes\asyncdec_st.vhd".
INFO:Xst:3210 - "P:\Assignments_Lab_Reports_LaTeX\Embedded System\Lab 5\Codes\asyncdec_st.vhd" line 29: Output port <QTBAR> of the instance <d3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <asyncdec> synthesized.

Synthesizing Unit <tff>.
    Related source file is "P:\Assignments_Lab_Reports_LaTeX\Embedded System\Lab 5\Codes\ttf_be.vhd".
    Found 1-bit register for signal <output>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <tff> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 4
 1-bit register                                        : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment D:\Xilinx\14.5\ISE_DS\ISE\.
Loading device for application Rf_Device from file '7a100t.nph' in environment D:\Xilinx\14.5\ISE_DS\ISE\.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <asyncdec> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block asyncdec, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : asyncdec.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5
#      INV                         : 4
#      LUT2                        : 1
# FlipFlops/Latches                : 4
#      FDCE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 1
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:               4  out of  126800     0%  
 Number of Slice LUTs:                    5  out of  63400     0%  
    Number used as Logic:                 5  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      9
   Number with an unused Flip Flop:       5  out of      9    55%  
   Number with an unused LUT:             4  out of      9    44%  
   Number of fully used LUT-FF pairs:     0  out of      9     0%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    210     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of    128     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
d2/output                          | NONE(d3/output)        | 1     |
d1/output                          | NONE(d2/output)        | 1     |
d0/output                          | NONE(d1/output)        | 1     |
clock                              | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.614ns (Maximum Frequency: 619.502MHz)
   Minimum input arrival time before clock: 0.452ns
   Maximum output required time after clock: 0.712ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'd2/output'
  Clock period: 1.530ns (frequency: 653.509MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.530ns (Levels of Logic = 1)
  Source:            d3/output (FF)
  Destination:       d3/output (FF)
  Source Clock:      d2/output falling
  Destination Clock: d2/output falling

  Data Path: d3/output to d3/output
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.361   0.367  d3/output (d3/output)
     LUT2:I1->O            4   0.097   0.356  and_11 (and_1)
     FDCE:CLR                  0.349          d3/output
    ----------------------------------------
    Total                      1.530ns (0.807ns logic, 0.723ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'd1/output'
  Clock period: 1.171ns (frequency: 854.336MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.171ns (Levels of Logic = 1)
  Source:            d2/output (FF)
  Destination:       d2/output (FF)
  Source Clock:      d1/output falling
  Destination Clock: d1/output falling

  Data Path: d2/output to d2/output
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.344  d2/output (d2/output)
     INV:I->O              2   0.113   0.344  d2/QTBAR1_INV_0 (ntemp<2>)
     FDCE:D                    0.008          d2/output
    ----------------------------------------
    Total                      1.171ns (0.482ns logic, 0.689ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'd0/output'
  Clock period: 1.614ns (frequency: 619.502MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.614ns (Levels of Logic = 1)
  Source:            d1/output (FF)
  Destination:       d1/output (FF)
  Source Clock:      d0/output falling
  Destination Clock: d0/output falling

  Data Path: d1/output to d1/output
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.361   0.451  d1/output (d1/output)
     LUT2:I0->O            4   0.097   0.356  and_11 (and_1)
     FDCE:CLR                  0.349          d1/output
    ----------------------------------------
    Total                      1.614ns (0.807ns logic, 0.807ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 1.171ns (frequency: 854.336MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.171ns (Levels of Logic = 1)
  Source:            d0/output (FF)
  Destination:       d0/output (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: d0/output to d0/output
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.344  d0/output (d0/output)
     INV:I->O              2   0.113   0.344  d0/QTBAR1_INV_0 (ntemp<0>)
     FDCE:D                    0.008          d0/output
    ----------------------------------------
    Total                      1.171ns (0.482ns logic, 0.689ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'd2/output'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.452ns (Levels of Logic = 1)
  Source:            input (PAD)
  Destination:       d3/output (FF)
  Destination Clock: d2/output falling

  Data Path: input to d3/output
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.356  input_IBUF (input_IBUF)
     FDCE:CE                   0.095          d3/output
    ----------------------------------------
    Total                      0.452ns (0.096ns logic, 0.356ns route)
                                       (21.2% logic, 78.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'd1/output'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.452ns (Levels of Logic = 1)
  Source:            input (PAD)
  Destination:       d2/output (FF)
  Destination Clock: d1/output falling

  Data Path: input to d2/output
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.356  input_IBUF (input_IBUF)
     FDCE:CE                   0.095          d2/output
    ----------------------------------------
    Total                      0.452ns (0.096ns logic, 0.356ns route)
                                       (21.2% logic, 78.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'd0/output'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.452ns (Levels of Logic = 1)
  Source:            input (PAD)
  Destination:       d1/output (FF)
  Destination Clock: d0/output falling

  Data Path: input to d1/output
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.356  input_IBUF (input_IBUF)
     FDCE:CE                   0.095          d1/output
    ----------------------------------------
    Total                      0.452ns (0.096ns logic, 0.356ns route)
                                       (21.2% logic, 78.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.452ns (Levels of Logic = 1)
  Source:            input (PAD)
  Destination:       d0/output (FF)
  Destination Clock: clock rising

  Data Path: input to d0/output
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.356  input_IBUF (input_IBUF)
     FDCE:CE                   0.095          d0/output
    ----------------------------------------
    Total                      0.452ns (0.096ns logic, 0.356ns route)
                                       (21.2% logic, 78.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'd2/output'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.712ns (Levels of Logic = 1)
  Source:            d3/output (FF)
  Destination:       data<3> (PAD)
  Source Clock:      d2/output falling

  Data Path: d3/output to data<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.361   0.351  d3/output (d3/output)
     OBUF:I->O                 0.000          data_3_OBUF (data<3>)
    ----------------------------------------
    Total                      0.712ns (0.361ns logic, 0.351ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'd1/output'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.705ns (Levels of Logic = 1)
  Source:            d2/output (FF)
  Destination:       data<2> (PAD)
  Source Clock:      d1/output falling

  Data Path: d2/output to data<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.344  d2/output (d2/output)
     OBUF:I->O                 0.000          data_2_OBUF (data<2>)
    ----------------------------------------
    Total                      0.705ns (0.361ns logic, 0.344ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'd0/output'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.712ns (Levels of Logic = 1)
  Source:            d1/output (FF)
  Destination:       data<1> (PAD)
  Source Clock:      d0/output falling

  Data Path: d1/output to data<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.361   0.351  d1/output (d1/output)
     OBUF:I->O                 0.000          data_1_OBUF (data<1>)
    ----------------------------------------
    Total                      0.712ns (0.361ns logic, 0.351ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.705ns (Levels of Logic = 1)
  Source:            d0/output (FF)
  Destination:       data<0> (PAD)
  Source Clock:      clock rising

  Data Path: d0/output to data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.344  d0/output (d0/output)
     OBUF:I->O                 0.000          data_0_OBUF (data<0>)
    ----------------------------------------
    Total                      0.705ns (0.361ns logic, 0.344ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    1.171|         |         |         |
d0/output      |         |    1.614|         |         |
d2/output      |         |    1.530|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock d0/output
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
d0/output      |         |         |    1.614|         |
d2/output      |         |         |    1.530|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock d1/output
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
d0/output      |         |         |    1.614|         |
d1/output      |         |         |    1.171|         |
d2/output      |         |         |    1.530|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock d2/output
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
d0/output      |         |         |    1.614|         |
d2/output      |         |         |    1.530|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 56.00 secs
Total CPU time to Xst completion: 55.42 secs
 
--> 

Total memory usage is 5078468 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

