{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700258048299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700258048325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 15:54:08 2023 " "Processing started: Fri Nov 17 15:54:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700258048325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258048325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSDProject -c DSDProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSDProject -c DSDProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258048336 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1700258049897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/buzzer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file components/buzzer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buzzer-ExplosionsAndPews " "Found design unit 1: buzzer-ExplosionsAndPews" {  } { { "components/buzzer.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/buzzer.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258063745 ""} { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "components/buzzer.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/buzzer.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258063745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258063745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/scoreboard.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file components/scoreboard.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scoreboard-scoreboard_arch " "Found design unit 1: scoreboard-scoreboard_arch" {  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258063794 ""} { "Info" "ISGN_ENTITY_NAME" "1 scoreboard " "Found entity 1: scoreboard" {  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258063794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258063794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/projectiles.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file components/projectiles.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projectile-projectile_arch " "Found design unit 1: projectile-projectile_arch" {  } { { "components/projectiles.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/projectiles.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258063820 ""} { "Info" "ISGN_ENTITY_NAME" "1 projectile " "Found entity 1: projectile" {  } { { "components/projectiles.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/projectiles.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258063820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258063820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/pause.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file components/pause.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pause-pause_arch " "Found design unit 1: pause-pause_arch" {  } { { "components/pause.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/pause.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258063822 ""} { "Info" "ISGN_ENTITY_NAME" "1 pause " "Found entity 1: pause" {  } { { "components/pause.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/pause.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258063822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258063822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/player_movement.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file components/player_movement.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-ctrl_arch " "Found design unit 1: controller-ctrl_arch" {  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258063852 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258063852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258063852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/structures.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file components/structures.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 custom_types " "Found design unit 1: custom_types" {  } { { "components/structures.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/structures.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258063854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258063854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsdproject.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dsdproject.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dsdproject-behavior " "Found design unit 1: dsdproject-behavior" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258063868 ""} { "Info" "ISGN_ENTITY_NAME" "1 dsdproject " "Found entity 1: dsdproject" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258063868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258063868 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi.sv(86) " "Verilog HDL information at spi.sv(86): always construct contains both blocking and non-blocking assignments" {  } { { "Accelerometer/spi.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/spi.sv" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1700258063917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "active ACTIVE spi.sv(19) " "Verilog HDL Declaration information at spi.sv(19): object \"active\" differs only in case from object \"ACTIVE\" in the same scope" {  } { { "Accelerometer/spi.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/spi.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700258063922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerometer/spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file accelerometer/spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "Accelerometer/spi.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/spi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258063924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258063924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerometer/gsensor.sv 1 1 " "Found 1 design units, including 1 entities, in source file accelerometer/gsensor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gsensor " "Found entity 1: gsensor" {  } { { "Accelerometer/gsensor.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258063956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258063956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerometer/adxl345_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accelerometer/adxl345_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADXL345_controller-ADXL345_controller_structural " "Found design unit 1: ADXL345_controller-ADXL345_controller_structural" {  } { { "Accelerometer/ADXL345_controller.vhd" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/ADXL345_controller.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258063976 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADXL345_controller " "Found entity 1: ADXL345_controller" {  } { { "Accelerometer/ADXL345_controller.vhd" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/ADXL345_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258063976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258063976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng10/rng10.vhd 4 2 " "Found 4 design units, including 2 entities, in source file rng10/rng10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RNG10-RNG10_arch " "Found design unit 1: RNG10-RNG10_arch" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258063988 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Clock_Divider-ClockDivider_arch " "Found design unit 2: Clock_Divider-ClockDivider_arch" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258063988 ""} { "Info" "ISGN_ENTITY_NAME" "1 RNG10 " "Found entity 1: RNG10" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258063988 ""} { "Info" "ISGN_ENTITY_NAME" "2 Clock_Divider " "Found entity 2: Clock_Divider" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258063988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258063988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng10/lfsrs.vhd 20 10 " "Found 20 design units, including 10 entities, in source file rng10/lfsrs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR3-LFSR3_arch " "Found design unit 1: LFSR3-LFSR3_arch" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064013 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 LFSR5-LFSR5_arch " "Found design unit 2: LFSR5-LFSR5_arch" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064013 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 LFSR7-LFSR7_arch " "Found design unit 3: LFSR7-LFSR7_arch" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064013 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 LFSR13-LFSR13_arch " "Found design unit 4: LFSR13-LFSR13_arch" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064013 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 LFSR17-LFSR17_arch " "Found design unit 5: LFSR17-LFSR17_arch" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064013 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 LFSR19-LFSR19_arch " "Found design unit 6: LFSR19-LFSR19_arch" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 152 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064013 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 LFSR31-LFSR31_arch " "Found design unit 7: LFSR31-LFSR31_arch" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 180 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064013 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 LFSR61-LFSR61_arch " "Found design unit 8: LFSR61-LFSR61_arch" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064013 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 LFSR89-LFSR89_arch " "Found design unit 9: LFSR89-LFSR89_arch" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 238 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064013 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 LFSR107-LFSR107_arch " "Found design unit 10: LFSR107-LFSR107_arch" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 265 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064013 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR3 " "Found entity 1: LFSR3" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064013 ""} { "Info" "ISGN_ENTITY_NAME" "2 LFSR5 " "Found entity 2: LFSR5" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064013 ""} { "Info" "ISGN_ENTITY_NAME" "3 LFSR7 " "Found entity 3: LFSR7" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064013 ""} { "Info" "ISGN_ENTITY_NAME" "4 LFSR13 " "Found entity 4: LFSR13" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064013 ""} { "Info" "ISGN_ENTITY_NAME" "5 LFSR17 " "Found entity 5: LFSR17" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064013 ""} { "Info" "ISGN_ENTITY_NAME" "6 LFSR19 " "Found entity 6: LFSR19" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064013 ""} { "Info" "ISGN_ENTITY_NAME" "7 LFSR31 " "Found entity 7: LFSR31" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064013 ""} { "Info" "ISGN_ENTITY_NAME" "8 LFSR61 " "Found entity 8: LFSR61" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064013 ""} { "Info" "ISGN_ENTITY_NAME" "9 LFSR89 " "Found entity 9: LFSR89" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064013 ""} { "Info" "ISGN_ENTITY_NAME" "10 LFSR107 " "Found entity 10: LFSR107" {  } { { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258064013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_top-vga_structural " "Found design unit 1: vga_top-vga_structural" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064016 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_top " "Found entity 1: vga_top" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258064016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll_25_175.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_pll_25_175.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll_25_175-SYN " "Found design unit 1: vga_pll_25_175-SYN" {  } { { "vga_pll_25_175.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_pll_25_175.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064043 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175 " "Found entity 1: vga_pll_25_175" {  } { { "vga_pll_25_175.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_pll_25_175.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258064043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_controller.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064066 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_controller.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258064066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258064066 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_top " "Elaborating entity \"vga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700258065592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175 vga_pll_25_175:U1 " "Elaborating entity \"vga_pll_25_175\" for hierarchy \"vga_pll_25_175:U1\"" {  } { { "vga_top_level.vhd" "U1" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258065732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll_25_175:U1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll_25_175:U1\|altpll:altpll_component\"" {  } { { "vga_pll_25_175.vhd" "altpll_component" { Text "D:/Documents/GitHub/DSDProject/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258066259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll_25_175:U1\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll_25_175:U1\|altpll:altpll_component\"" {  } { { "vga_pll_25_175.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258066307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll_25_175:U1\|altpll:altpll_component " "Instantiated megafunction \"vga_pll_25_175:U1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 147 " "Parameter \"clk0_divide_by\" = \"147\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 74 " "Parameter \"clk0_multiply_by\" = \"74\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll_25_175 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll_25_175\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258066321 ""}  } { { "vga_pll_25_175.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700258066321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_25_175_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_25_175_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175_altpll " "Found entity 1: vga_pll_25_175_altpll" {  } { { "db/vga_pll_25_175_altpll.v" "" { Text "D:/Documents/GitHub/DSDProject/db/vga_pll_25_175_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258066575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258066575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175_altpll vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated " "Elaborating entity \"vga_pll_25_175_altpll\" for hierarchy \"vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258066575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:U2 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:U2\"" {  } { { "vga_top_level.vhd" "U2" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258066656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsdproject dsdproject:U3 " "Elaborating entity \"dsdproject\" for hierarchy \"dsdproject:U3\"" {  } { { "vga_top_level.vhd" "U3" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258066694 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_z dsdproject.vhd(110) " "Verilog HDL or VHDL warning at dsdproject.vhd(110): object \"data_z\" assigned a value but never read" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700258066749 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pauseClock dsdproject.vhd(245) " "VHDL Process Statement warning at dsdproject.vhd(245): signal \"pauseClock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066768 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mountain_clk dsdproject.vhd(255) " "VHDL Process Statement warning at dsdproject.vhd(255): signal \"mountain_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066769 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "spare_ships dsdproject.vhd(264) " "VHDL Process Statement warning at dsdproject.vhd(264): signal \"spare_ships\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066769 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(279) " "VHDL Process Statement warning at dsdproject.vhd(279): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066772 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(3475) " "VHDL Process Statement warning at dsdproject.vhd(3475): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066930 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(3475) " "VHDL Process Statement warning at dsdproject.vhd(3475): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066930 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(3481) " "VHDL Process Statement warning at dsdproject.vhd(3481): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3481 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066934 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(3482) " "VHDL Process Statement warning at dsdproject.vhd(3482): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066934 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(3485) " "VHDL Process Statement warning at dsdproject.vhd(3485): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3485 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066935 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(3493) " "VHDL Process Statement warning at dsdproject.vhd(3493): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3493 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066935 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(3494) " "VHDL Process Statement warning at dsdproject.vhd(3494): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3494 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066935 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(3497) " "VHDL Process Statement warning at dsdproject.vhd(3497): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066935 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(3506) " "VHDL Process Statement warning at dsdproject.vhd(3506): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3506 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066936 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(3507) " "VHDL Process Statement warning at dsdproject.vhd(3507): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3507 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066936 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(3510) " "VHDL Process Statement warning at dsdproject.vhd(3510): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3510 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066936 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(3511) " "VHDL Process Statement warning at dsdproject.vhd(3511): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3511 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066936 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(3514) " "VHDL Process Statement warning at dsdproject.vhd(3514): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3514 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066936 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(3515) " "VHDL Process Statement warning at dsdproject.vhd(3515): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3515 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066937 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p_proj dsdproject.vhd(3522) " "VHDL Process Statement warning at dsdproject.vhd(3522): signal \"p_proj\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3522 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066937 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p_proj dsdproject.vhd(3523) " "VHDL Process Statement warning at dsdproject.vhd(3523): signal \"p_proj\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3523 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066937 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit dsdproject.vhd(3536) " "VHDL Process Statement warning at dsdproject.vhd(3536): signal \"digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066943 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit dsdproject.vhd(3540) " "VHDL Process Statement warning at dsdproject.vhd(3540): signal \"digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3540 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066943 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit dsdproject.vhd(3544) " "VHDL Process Statement warning at dsdproject.vhd(3544): signal \"digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3544 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066943 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit dsdproject.vhd(3548) " "VHDL Process Statement warning at dsdproject.vhd(3548): signal \"digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3548 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066944 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit dsdproject.vhd(3552) " "VHDL Process Statement warning at dsdproject.vhd(3552): signal \"digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3552 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066944 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit dsdproject.vhd(3556) " "VHDL Process Statement warning at dsdproject.vhd(3556): signal \"digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3556 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066944 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit dsdproject.vhd(3560) " "VHDL Process Statement warning at dsdproject.vhd(3560): signal \"digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3560 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066944 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(3567) " "VHDL Process Statement warning at dsdproject.vhd(3567): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3567 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066950 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(3567) " "VHDL Process Statement warning at dsdproject.vhd(3567): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3567 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066950 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(3568) " "VHDL Process Statement warning at dsdproject.vhd(3568): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3568 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066950 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(3569) " "VHDL Process Statement warning at dsdproject.vhd(3569): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3569 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066950 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(3570) " "VHDL Process Statement warning at dsdproject.vhd(3570): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3570 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066950 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(3576) " "VHDL Process Statement warning at dsdproject.vhd(3576): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3576 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066950 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorconcat dsdproject.vhd(3583) " "VHDL Process Statement warning at dsdproject.vhd(3583): signal \"colorconcat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3583 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066960 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorconcat dsdproject.vhd(3584) " "VHDL Process Statement warning at dsdproject.vhd(3584): signal \"colorconcat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3584 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066960 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colorconcat dsdproject.vhd(3585) " "VHDL Process Statement warning at dsdproject.vhd(3585): signal \"colorconcat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3585 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066960 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "colorconcat dsdproject.vhd(211) " "VHDL Process Statement warning at dsdproject.vhd(211): inferring latch(es) for signal or variable \"colorconcat\", which holds its previous value in one or more paths through the process" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 211 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1700258066965 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mountain_height dsdproject.vhd(211) " "VHDL Process Statement warning at dsdproject.vhd(211): inferring latch(es) for signal or variable \"mountain_height\", which holds its previous value in one or more paths through the process" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 211 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1700258066972 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ship dsdproject.vhd(3598) " "VHDL Process Statement warning at dsdproject.vhd(3598): signal \"ship\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3598 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066973 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "projectile_clock dsdproject.vhd(3603) " "VHDL Process Statement warning at dsdproject.vhd(3603): signal \"projectile_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3603 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066974 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "projectile_clock dsdproject.vhd(3595) " "VHDL Process Statement warning at dsdproject.vhd(3595): inferring latch(es) for signal or variable \"projectile_clock\", which holds its previous value in one or more paths through the process" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3595 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1700258066974 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paused dsdproject.vhd(3612) " "VHDL Process Statement warning at dsdproject.vhd(3612): signal \"paused\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3612 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066974 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p_proj dsdproject.vhd(3618) " "VHDL Process Statement warning at dsdproject.vhd(3618): signal \"p_proj\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3618 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258066975 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(3736) " "VHDL Process Statement warning at dsdproject.vhd(3736): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3736 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258067079 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aliens dsdproject.vhd(3748) " "VHDL Process Statement warning at dsdproject.vhd(3748): signal \"aliens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3748 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258067080 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "spare_ships dsdproject.vhd(3801) " "VHDL Process Statement warning at dsdproject.vhd(3801): signal \"spare_ships\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3801 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258067228 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paused dsdproject.vhd(3805) " "VHDL Process Statement warning at dsdproject.vhd(3805): signal \"paused\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3805 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258067228 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startOfGame dsdproject.vhd(3805) " "VHDL Process Statement warning at dsdproject.vhd(3805): signal \"startOfGame\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3805 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258067228 "|vga_top|dsdproject:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "spare_ships dsdproject.vhd(3809) " "VHDL Process Statement warning at dsdproject.vhd(3809): signal \"spare_ships\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3809 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258067228 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "projectile_clock dsdproject.vhd(3595) " "Inferred latch for \"projectile_clock\" at dsdproject.vhd(3595)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3595 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067565 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorconcat\[0\] dsdproject.vhd(211) " "Inferred latch for \"colorconcat\[0\]\" at dsdproject.vhd(211)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067569 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorconcat\[1\] dsdproject.vhd(211) " "Inferred latch for \"colorconcat\[1\]\" at dsdproject.vhd(211)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067571 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorconcat\[2\] dsdproject.vhd(211) " "Inferred latch for \"colorconcat\[2\]\" at dsdproject.vhd(211)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067574 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorconcat\[3\] dsdproject.vhd(211) " "Inferred latch for \"colorconcat\[3\]\" at dsdproject.vhd(211)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067576 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorconcat\[4\] dsdproject.vhd(211) " "Inferred latch for \"colorconcat\[4\]\" at dsdproject.vhd(211)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067578 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorconcat\[5\] dsdproject.vhd(211) " "Inferred latch for \"colorconcat\[5\]\" at dsdproject.vhd(211)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067580 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorconcat\[6\] dsdproject.vhd(211) " "Inferred latch for \"colorconcat\[6\]\" at dsdproject.vhd(211)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067582 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorconcat\[7\] dsdproject.vhd(211) " "Inferred latch for \"colorconcat\[7\]\" at dsdproject.vhd(211)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067584 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorconcat\[8\] dsdproject.vhd(211) " "Inferred latch for \"colorconcat\[8\]\" at dsdproject.vhd(211)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067586 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorconcat\[9\] dsdproject.vhd(211) " "Inferred latch for \"colorconcat\[9\]\" at dsdproject.vhd(211)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067588 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorconcat\[10\] dsdproject.vhd(211) " "Inferred latch for \"colorconcat\[10\]\" at dsdproject.vhd(211)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067591 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorconcat\[11\] dsdproject.vhd(211) " "Inferred latch for \"colorconcat\[11\]\" at dsdproject.vhd(211)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067593 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[0\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[0\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067596 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[1\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[1\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067596 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[2\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[2\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067596 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[3\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[3\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067596 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[4\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[4\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067596 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[5\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[5\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067596 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[6\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[6\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067596 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[7\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[7\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067596 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[8\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[8\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067596 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[9\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[9\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067596 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[10\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[10\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067597 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[11\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[11\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067597 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[12\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[12\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067597 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[13\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[13\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067597 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[14\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[14\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067597 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[15\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[15\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067597 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[16\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[16\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067597 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[17\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[17\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067597 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[18\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[18\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067597 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[19\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[19\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067597 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[20\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[20\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067597 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[21\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[21\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067597 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[22\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[22\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067597 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[23\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[23\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067598 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[24\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[24\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067598 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[25\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[25\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067598 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[26\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[26\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067598 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[27\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[27\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067598 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[28\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[28\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067598 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[29\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[29\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067598 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[30\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[30\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067598 "|vga_top|dsdproject:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mountain_height\[31\] dsdproject.vhd(225) " "Inferred latch for \"mountain_height\[31\]\" at dsdproject.vhd(225)" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258067598 "|vga_top|dsdproject:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADXL345_controller dsdproject:U3\|ADXL345_controller:U0 " "Elaborating entity \"ADXL345_controller\" for hierarchy \"dsdproject:U3\|ADXL345_controller:U0\"" {  } { { "dsdproject.vhd" "U0" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258069256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gsensor dsdproject:U3\|ADXL345_controller:U0\|gsensor:U0 " "Elaborating entity \"gsensor\" for hierarchy \"dsdproject:U3\|ADXL345_controller:U0\|gsensor:U0\"" {  } { { "Accelerometer/ADXL345_controller.vhd" "U0" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/ADXL345_controller.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258069305 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gsensor.sv(28) " "Verilog HDL assignment warning at gsensor.sv(28): truncated value with size 32 to match size of target (20)" {  } { { "Accelerometer/gsensor.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700258069420 "|vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 gsensor.sv(266) " "Verilog HDL assignment warning at gsensor.sv(266): truncated value with size 8 to match size of target (6)" {  } { { "Accelerometer/gsensor.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700258069420 "|vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.data_a.opcode 0 gsensor.sv(84) " "Net \"spi_program.data_a.opcode\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "Accelerometer/gsensor.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700258069420 "|vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.data_a.immediate 0 gsensor.sv(84) " "Net \"spi_program.data_a.immediate\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "Accelerometer/gsensor.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700258069420 "|vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.waddr_a 0 gsensor.sv(84) " "Net \"spi_program.waddr_a\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "Accelerometer/gsensor.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700258069420 "|vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.we_a 0 gsensor.sv(84) " "Net \"spi_program.we_a\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "Accelerometer/gsensor.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700258069420 "|vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi dsdproject:U3\|ADXL345_controller:U0\|gsensor:U0\|spi:u0 " "Elaborating entity \"spi\" for hierarchy \"dsdproject:U3\|ADXL345_controller:U0\|gsensor:U0\|spi:u0\"" {  } { { "Accelerometer/gsensor.sv" "u0" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258069421 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi.sv(47) " "Verilog HDL assignment warning at spi.sv(47): truncated value with size 32 to match size of target (4)" {  } { { "Accelerometer/spi.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/spi.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700258069469 "|vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0|spi:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi.sv(156) " "Verilog HDL assignment warning at spi.sv(156): truncated value with size 32 to match size of target (3)" {  } { { "Accelerometer/spi.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/spi.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700258069470 "|vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0|spi:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 4 spi.sv(204) " "Verilog HDL assignment warning at spi.sv(204): truncated value with size 64 to match size of target (4)" {  } { { "Accelerometer/spi.sv" "" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/spi.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700258069470 "|vga_top|dsdproject:U3|ADXL345_controller:U0|gsensor:U0|spi:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller dsdproject:U3\|controller:MC " "Elaborating entity \"controller\" for hierarchy \"dsdproject:U3\|controller:MC\"" {  } { { "dsdproject.vhd" "MC" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258069471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pause dsdproject:U3\|pause:PC " "Elaborating entity \"pause\" for hierarchy \"dsdproject:U3\|pause:PC\"" {  } { { "dsdproject.vhd" "PC" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258069549 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "btn_0 pause.vhdl(29) " "VHDL Process Statement warning at pause.vhdl(29): signal \"btn_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/pause.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/pause.vhdl" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258069550 "|vga_top|dsdproject:U3|pause:PC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause pause.vhdl(37) " "VHDL Process Statement warning at pause.vhdl(37): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/pause.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/pause.vhdl" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258069550 "|vga_top|dsdproject:U3|pause:PC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause pause.vhdl(40) " "VHDL Process Statement warning at pause.vhdl(40): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/pause.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/pause.vhdl" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258069550 "|vga_top|dsdproject:U3|pause:PC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dead pause.vhdl(40) " "VHDL Process Statement warning at pause.vhdl(40): signal \"dead\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/pause.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/pause.vhdl" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258069550 "|vga_top|dsdproject:U3|pause:PC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause pause.vhdl(46) " "VHDL Process Statement warning at pause.vhdl(46): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/pause.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/pause.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258069551 "|vga_top|dsdproject:U3|pause:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RNG10 dsdproject:U3\|RNG10:U1 " "Elaborating entity \"RNG10\" for hierarchy \"dsdproject:U3\|RNG10:U1\"" {  } { { "dsdproject.vhd" "U1" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258069558 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clkset RNG10.vhd(78) " "VHDL Signal Declaration warning at RNG10.vhd(78): used implicit default value for signal \"clkset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700258069617 "|vga_top|dsdproject:U3|RNG10:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SR107 RNG10.vhd(119) " "VHDL Process Statement warning at RNG10.vhd(119): signal \"SR107\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258069618 "|vga_top|dsdproject:U3|RNG10:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SR89 RNG10.vhd(120) " "VHDL Process Statement warning at RNG10.vhd(120): signal \"SR89\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258069618 "|vga_top|dsdproject:U3|RNG10:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SR61 RNG10.vhd(121) " "VHDL Process Statement warning at RNG10.vhd(121): signal \"SR61\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258069618 "|vga_top|dsdproject:U3|RNG10:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SR31 RNG10.vhd(122) " "VHDL Process Statement warning at RNG10.vhd(122): signal \"SR31\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258069618 "|vga_top|dsdproject:U3|RNG10:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SR19 RNG10.vhd(123) " "VHDL Process Statement warning at RNG10.vhd(123): signal \"SR19\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258069618 "|vga_top|dsdproject:U3|RNG10:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SR17 RNG10.vhd(124) " "VHDL Process Statement warning at RNG10.vhd(124): signal \"SR17\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258069618 "|vga_top|dsdproject:U3|RNG10:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SR13 RNG10.vhd(125) " "VHDL Process Statement warning at RNG10.vhd(125): signal \"SR13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258069618 "|vga_top|dsdproject:U3|RNG10:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SR7 RNG10.vhd(126) " "VHDL Process Statement warning at RNG10.vhd(126): signal \"SR7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258069618 "|vga_top|dsdproject:U3|RNG10:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SR5 RNG10.vhd(127) " "VHDL Process Statement warning at RNG10.vhd(127): signal \"SR5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258069618 "|vga_top|dsdproject:U3|RNG10:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SR3 RNG10.vhd(128) " "VHDL Process Statement warning at RNG10.vhd(128): signal \"SR3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258069618 "|vga_top|dsdproject:U3|RNG10:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR3 dsdproject:U3\|RNG10:U1\|LFSR3:U1 " "Elaborating entity \"LFSR3\" for hierarchy \"dsdproject:U3\|RNG10:U1\|LFSR3:U1\"" {  } { { "RNG10/RNG10.vhd" "U1" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258069619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR5 dsdproject:U3\|RNG10:U1\|LFSR5:U2 " "Elaborating entity \"LFSR5\" for hierarchy \"dsdproject:U3\|RNG10:U1\|LFSR5:U2\"" {  } { { "RNG10/RNG10.vhd" "U2" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258069718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR7 dsdproject:U3\|RNG10:U1\|LFSR7:U3 " "Elaborating entity \"LFSR7\" for hierarchy \"dsdproject:U3\|RNG10:U1\|LFSR7:U3\"" {  } { { "RNG10/RNG10.vhd" "U3" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258069813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR13 dsdproject:U3\|RNG10:U1\|LFSR13:U4 " "Elaborating entity \"LFSR13\" for hierarchy \"dsdproject:U3\|RNG10:U1\|LFSR13:U4\"" {  } { { "RNG10/RNG10.vhd" "U4" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258069869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR17 dsdproject:U3\|RNG10:U1\|LFSR17:U5 " "Elaborating entity \"LFSR17\" for hierarchy \"dsdproject:U3\|RNG10:U1\|LFSR17:U5\"" {  } { { "RNG10/RNG10.vhd" "U5" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258069918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR19 dsdproject:U3\|RNG10:U1\|LFSR19:U6 " "Elaborating entity \"LFSR19\" for hierarchy \"dsdproject:U3\|RNG10:U1\|LFSR19:U6\"" {  } { { "RNG10/RNG10.vhd" "U6" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258069975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR31 dsdproject:U3\|RNG10:U1\|LFSR31:U7 " "Elaborating entity \"LFSR31\" for hierarchy \"dsdproject:U3\|RNG10:U1\|LFSR31:U7\"" {  } { { "RNG10/RNG10.vhd" "U7" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258069998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR61 dsdproject:U3\|RNG10:U1\|LFSR61:U8 " "Elaborating entity \"LFSR61\" for hierarchy \"dsdproject:U3\|RNG10:U1\|LFSR61:U8\"" {  } { { "RNG10/RNG10.vhd" "U8" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258070030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR89 dsdproject:U3\|RNG10:U1\|LFSR89:U9 " "Elaborating entity \"LFSR89\" for hierarchy \"dsdproject:U3\|RNG10:U1\|LFSR89:U9\"" {  } { { "RNG10/RNG10.vhd" "U9" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258070059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR107 dsdproject:U3\|RNG10:U1\|LFSR107:U10 " "Elaborating entity \"LFSR107\" for hierarchy \"dsdproject:U3\|RNG10:U1\|LFSR107:U10\"" {  } { { "RNG10/RNG10.vhd" "U10" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258070082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider dsdproject:U3\|RNG10:U1\|Clock_Divider:U11 " "Elaborating entity \"Clock_Divider\" for hierarchy \"dsdproject:U3\|RNG10:U1\|Clock_Divider:U11\"" {  } { { "RNG10/RNG10.vhd" "U11" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258070133 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp RNG10.vhd(161) " "VHDL Process Statement warning at RNG10.vhd(161): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258070155 "|vga_top|dsdproject:U3|RNG10:U1|Clock_Divider:U11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer dsdproject:U3\|buzzer:B0 " "Elaborating entity \"buzzer\" for hierarchy \"dsdproject:U3\|buzzer:B0\"" {  } { { "dsdproject.vhd" "B0" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258070156 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hs6 buzzer.vhdl(58) " "Verilog HDL or VHDL warning at buzzer.vhdl(58): object \"hs6\" assigned a value but never read" {  } { { "components/buzzer.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/buzzer.vhdl" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700258070165 "|vga_top|dsdproject:U3|buzzer:B0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreboard dsdproject:U3\|scoreboard:\\SC:0:SC " "Elaborating entity \"scoreboard\" for hierarchy \"dsdproject:U3\|scoreboard:\\SC:0:SC\"" {  } { { "dsdproject.vhd" "\\SC:0:SC" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258070201 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "index scoreboard.vhdl(27) " "VHDL Process Statement warning at scoreboard.vhdl(27): signal \"index\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700258070202 "|vga_top|dsdproject:U3|scoreboard:\SC:0:SC"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 44 D:/Documents/GitHub/DSDProject/db/DSDProject.ram0_gsensor_889e66e.hdl.mif " "Memory depth (64) in the design file differs from memory depth (44) in the Memory Initialization File \"D:/Documents/GitHub/DSDProject/db/DSDProject.ram0_gsensor_889e66e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1700258089159 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "dsdproject:U3\|ADXL345_controller:U0\|gsensor:U0\|spi_program " "RAM logic \"dsdproject:U3\|ADXL345_controller:U0\|gsensor:U0\|spi_program\" is uninferred because MIF is not supported for the selected family" {  } { { "Accelerometer/gsensor.sv" "spi_program" { Text "D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv" 84 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1700258089320 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1700258089320 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "91 " "Inferred 91 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|scoreboard:\\SC:5:SC\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|scoreboard:\\SC:5:SC\|Mod5\"" {  } { { "components/scoreboard.vhdl" "Mod5" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|scoreboard:\\SC:0:SC\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|scoreboard:\\SC:0:SC\|Div0\"" {  } { { "components/scoreboard.vhdl" "Div0" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|scoreboard:\\SC:0:SC\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|scoreboard:\\SC:0:SC\|Mod0\"" {  } { { "components/scoreboard.vhdl" "Mod0" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|scoreboard:\\SC:1:SC\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|scoreboard:\\SC:1:SC\|Div1\"" {  } { { "components/scoreboard.vhdl" "Div1" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|scoreboard:\\SC:1:SC\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|scoreboard:\\SC:1:SC\|Mod1\"" {  } { { "components/scoreboard.vhdl" "Mod1" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|scoreboard:\\SC:2:SC\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|scoreboard:\\SC:2:SC\|Div2\"" {  } { { "components/scoreboard.vhdl" "Div2" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|scoreboard:\\SC:2:SC\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|scoreboard:\\SC:2:SC\|Mod2\"" {  } { { "components/scoreboard.vhdl" "Mod2" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|scoreboard:\\SC:3:SC\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|scoreboard:\\SC:3:SC\|Div3\"" {  } { { "components/scoreboard.vhdl" "Div3" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|scoreboard:\\SC:3:SC\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|scoreboard:\\SC:3:SC\|Mod3\"" {  } { { "components/scoreboard.vhdl" "Mod3" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|scoreboard:\\SC:4:SC\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|scoreboard:\\SC:4:SC\|Div4\"" {  } { { "components/scoreboard.vhdl" "Div4" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|scoreboard:\\SC:4:SC\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|scoreboard:\\SC:4:SC\|Mod4\"" {  } { { "components/scoreboard.vhdl" "Mod4" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div0\"" {  } { { "dsdproject.vhd" "Div0" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 267 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div1\"" {  } { { "dsdproject.vhd" "Div1" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 267 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div2\"" {  } { { "dsdproject.vhd" "Div2" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 267 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div3\"" {  } { { "dsdproject.vhd" "Div3" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3483 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult2\"" {  } { { "dsdproject.vhd" "Mult2" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult1\"" {  } { { "dsdproject.vhd" "Mult1" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult0\"" {  } { { "dsdproject.vhd" "Mult0" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|controller:MC\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|controller:MC\|Div1\"" {  } { { "components/player_movement.vhdl" "Div1" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 132 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|controller:MC\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|controller:MC\|Div0\"" {  } { { "components/player_movement.vhdl" "Div0" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult35 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult35\"" {  } { { "dsdproject.vhd" "Mult35" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult34 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult34\"" {  } { { "dsdproject.vhd" "Mult34" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult33 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult33\"" {  } { { "dsdproject.vhd" "Mult33" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult5\"" {  } { { "dsdproject.vhd" "Mult5" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult4\"" {  } { { "dsdproject.vhd" "Mult4" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult3\"" {  } { { "dsdproject.vhd" "Mult3" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult8\"" {  } { { "dsdproject.vhd" "Mult8" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult7\"" {  } { { "dsdproject.vhd" "Mult7" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult6\"" {  } { { "dsdproject.vhd" "Mult6" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult11\"" {  } { { "dsdproject.vhd" "Mult11" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult10\"" {  } { { "dsdproject.vhd" "Mult10" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult9\"" {  } { { "dsdproject.vhd" "Mult9" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult14\"" {  } { { "dsdproject.vhd" "Mult14" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult13\"" {  } { { "dsdproject.vhd" "Mult13" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult12\"" {  } { { "dsdproject.vhd" "Mult12" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult17\"" {  } { { "dsdproject.vhd" "Mult17" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult16\"" {  } { { "dsdproject.vhd" "Mult16" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult15\"" {  } { { "dsdproject.vhd" "Mult15" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult20\"" {  } { { "dsdproject.vhd" "Mult20" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult19\"" {  } { { "dsdproject.vhd" "Mult19" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult18\"" {  } { { "dsdproject.vhd" "Mult18" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult23\"" {  } { { "dsdproject.vhd" "Mult23" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult22\"" {  } { { "dsdproject.vhd" "Mult22" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult21\"" {  } { { "dsdproject.vhd" "Mult21" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult26\"" {  } { { "dsdproject.vhd" "Mult26" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult25\"" {  } { { "dsdproject.vhd" "Mult25" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult24\"" {  } { { "dsdproject.vhd" "Mult24" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult29\"" {  } { { "dsdproject.vhd" "Mult29" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult28\"" {  } { { "dsdproject.vhd" "Mult28" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult27\"" {  } { { "dsdproject.vhd" "Mult27" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult32 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult32\"" {  } { { "dsdproject.vhd" "Mult32" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult31\"" {  } { { "dsdproject.vhd" "Mult31" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult30\"" {  } { { "dsdproject.vhd" "Mult30" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod14\"" {  } { { "dsdproject.vhd" "Mod14" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3740 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult47 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult47\"" {  } { { "dsdproject.vhd" "Mult47" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3713 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult46 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult46\"" {  } { { "dsdproject.vhd" "Mult46" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3713 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod13\"" {  } { { "dsdproject.vhd" "Mod13" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3740 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult42 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult42\"" {  } { { "dsdproject.vhd" "Mult42" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3713 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod9\"" {  } { { "dsdproject.vhd" "Mod9" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3740 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult45 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult45\"" {  } { { "dsdproject.vhd" "Mult45" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3713 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod12\"" {  } { { "dsdproject.vhd" "Mod12" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3740 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult43 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult43\"" {  } { { "dsdproject.vhd" "Mult43" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3713 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod10\"" {  } { { "dsdproject.vhd" "Mod10" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3740 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult44 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult44\"" {  } { { "dsdproject.vhd" "Mult44" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3713 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod11\"" {  } { { "dsdproject.vhd" "Mod11" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3740 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod7\"" {  } { { "dsdproject.vhd" "Mod7" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3740 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult40 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult40\"" {  } { { "dsdproject.vhd" "Mult40" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3713 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|Mult41 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|Mult41\"" {  } { { "dsdproject.vhd" "Mult41" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3713 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod8\"" {  } { { "dsdproject.vhd" "Mod8" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3740 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod6\"" {  } { { "dsdproject.vhd" "Mod6" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3740 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod4\"" {  } { { "dsdproject.vhd" "Mod4" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3740 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod5\"" {  } { { "dsdproject.vhd" "Mod5" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3740 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod3\"" {  } { { "dsdproject.vhd" "Mod3" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3740 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|controller:MC\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|controller:MC\|Mult0\"" {  } { { "components/player_movement.vhdl" "Mult0" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod1\"" {  } { { "dsdproject.vhd" "Mod1" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 241 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod0\"" {  } { { "dsdproject.vhd" "Mod0" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 238 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div4\"" {  } { { "dsdproject.vhd" "Div4" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3780 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div5\"" {  } { { "dsdproject.vhd" "Div5" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3780 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div6\"" {  } { { "dsdproject.vhd" "Div6" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3780 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div7\"" {  } { { "dsdproject.vhd" "Div7" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3780 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div8\"" {  } { { "dsdproject.vhd" "Div8" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3780 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div9\"" {  } { { "dsdproject.vhd" "Div9" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3780 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div10\"" {  } { { "dsdproject.vhd" "Div10" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3780 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div11\"" {  } { { "dsdproject.vhd" "Div11" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3780 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div12\"" {  } { { "dsdproject.vhd" "Div12" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3780 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div13\"" {  } { { "dsdproject.vhd" "Div13" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3780 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div14\"" {  } { { "dsdproject.vhd" "Div14" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3780 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Div15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Div15\"" {  } { { "dsdproject.vhd" "Div15" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3780 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|controller:MC\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|controller:MC\|Mult1\"" {  } { { "components/player_movement.vhdl" "Mult1" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsdproject:U3\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsdproject:U3\|Mod2\"" {  } { { "dsdproject.vhd" "Mod2" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 256 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dsdproject:U3\|buzzer:B0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dsdproject:U3\|buzzer:B0\|Mult0\"" {  } { { "components/buzzer.vhdl" "Mult0" { Text "D:/Documents/GitHub/DSDProject/components/buzzer.vhdl" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258118451 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1700258118451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|scoreboard:\\SC:5:SC\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"dsdproject:U3\|scoreboard:\\SC:5:SC\|lpm_divide:Mod5\"" {  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258118679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|scoreboard:\\SC:5:SC\|lpm_divide:Mod5 " "Instantiated megafunction \"dsdproject:U3\|scoreboard:\\SC:5:SC\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258118679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258118679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258118679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258118679 ""}  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700258118679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4nl " "Found entity 1: lpm_divide_4nl" {  } { { "db/lpm_divide_4nl.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_divide_4nl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258118815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258118815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/sign_div_unsign_3nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258118866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258118866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gke " "Found entity 1: alt_u_div_gke" {  } { { "db/alt_u_div_gke.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258118961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258118961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258119107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258119107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258119211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258119211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|scoreboard:\\SC:0:SC\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"dsdproject:U3\|scoreboard:\\SC:0:SC\|lpm_divide:Div0\"" {  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258119322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|scoreboard:\\SC:0:SC\|lpm_divide:Div0 " "Instantiated megafunction \"dsdproject:U3\|scoreboard:\\SC:0:SC\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258119322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258119322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258119322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258119322 ""}  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700258119322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7vl " "Found entity 1: lpm_divide_7vl" {  } { { "db/lpm_divide_7vl.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_divide_7vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258119389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258119389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/sign_div_unsign_cnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258119434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258119434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_1le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_1le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_1le " "Found entity 1: alt_u_div_1le" {  } { { "db/alt_u_div_1le.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_1le.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258119503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258119503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|scoreboard:\\SC:0:SC\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"dsdproject:U3\|scoreboard:\\SC:0:SC\|lpm_divide:Mod0\"" {  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258119584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|scoreboard:\\SC:0:SC\|lpm_divide:Mod0 " "Instantiated megafunction \"dsdproject:U3\|scoreboard:\\SC:0:SC\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258119584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258119584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258119584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258119584 ""}  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700258119584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|scoreboard:\\SC:1:SC\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"dsdproject:U3\|scoreboard:\\SC:1:SC\|lpm_divide:Div1\"" {  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258119609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|scoreboard:\\SC:1:SC\|lpm_divide:Div1 " "Instantiated megafunction \"dsdproject:U3\|scoreboard:\\SC:1:SC\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258119610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258119610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258119610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258119610 ""}  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700258119610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4vl " "Found entity 1: lpm_divide_4vl" {  } { { "db/lpm_divide_4vl.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_divide_4vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258119678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258119678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/sign_div_unsign_6nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258119726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258119726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_nke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_nke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_nke " "Found entity 1: alt_u_div_nke" {  } { { "db/alt_u_div_nke.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_nke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258119787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258119787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|scoreboard:\\SC:2:SC\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"dsdproject:U3\|scoreboard:\\SC:2:SC\|lpm_divide:Div2\"" {  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258119847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|scoreboard:\\SC:2:SC\|lpm_divide:Div2 " "Instantiated megafunction \"dsdproject:U3\|scoreboard:\\SC:2:SC\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258119847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258119847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258119847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258119847 ""}  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700258119847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0vl " "Found entity 1: lpm_divide_0vl" {  } { { "db/lpm_divide_0vl.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_divide_0vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258119914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258119914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/sign_div_unsign_2nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258119965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258119965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eke " "Found entity 1: alt_u_div_eke" {  } { { "db/alt_u_div_eke.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_eke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258120023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258120023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Div3\"" {  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258120184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Div3 " "Instantiated megafunction \"dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258120184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258120184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258120184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258120184 ""}  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700258120184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mtl " "Found entity 1: lpm_divide_mtl" {  } { { "db/lpm_divide_mtl.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_divide_mtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258120253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258120253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258120305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258120305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_qhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258120362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258120362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|scoreboard:\\SC:4:SC\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"dsdproject:U3\|scoreboard:\\SC:4:SC\|lpm_divide:Div4\"" {  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258120437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|scoreboard:\\SC:4:SC\|lpm_divide:Div4 " "Instantiated megafunction \"dsdproject:U3\|scoreboard:\\SC:4:SC\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258120437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258120437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258120437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258120437 ""}  } { { "components/scoreboard.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/scoreboard.vhdl" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700258120437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jtl " "Found entity 1: lpm_divide_jtl" {  } { { "db/lpm_divide_jtl.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_divide_jtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258120504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258120504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/sign_div_unsign_llh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258120542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258120542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_khe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_khe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_khe " "Found entity 1: alt_u_div_khe" {  } { { "db/alt_u_div_khe.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_khe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258120596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258120596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"dsdproject:U3\|lpm_divide:Div0\"" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 267 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258120693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|lpm_divide:Div0 " "Instantiated megafunction \"dsdproject:U3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258120693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258120693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258120693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258120693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258120693 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 267 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700258120693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jbo " "Found entity 1: lpm_divide_jbo" {  } { { "db/lpm_divide_jbo.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_divide_jbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258120769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258120769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_obg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_obg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_obg " "Found entity 1: abs_divider_obg" {  } { { "db/abs_divider_obg.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/abs_divider_obg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258120830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258120830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4ie " "Found entity 1: alt_u_div_4ie" {  } { { "db/alt_u_div_4ie.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_4ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258120912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258120912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_q99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_q99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_q99 " "Found entity 1: lpm_abs_q99" {  } { { "db/lpm_abs_q99.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_abs_q99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258120957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258120957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_ab9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_ab9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_ab9 " "Found entity 1: lpm_abs_ab9" {  } { { "db/lpm_abs_ab9.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_abs_ab9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258121006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258121006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"dsdproject:U3\|lpm_mult:Mult2\"" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258121348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|lpm_mult:Mult2 " "Instantiated megafunction \"dsdproject:U3\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258121348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258121348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258121348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258121348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258121348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258121348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258121348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258121348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258121348 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700258121348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_oks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_oks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_oks " "Found entity 1: mult_oks" {  } { { "db/mult_oks.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_oks.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258121435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258121435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"dsdproject:U3\|lpm_mult:Mult1\"" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258121610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|lpm_mult:Mult1 " "Instantiated megafunction \"dsdproject:U3\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258121610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258121610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258121610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258121610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258121610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258121610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258121610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258121610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258121610 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700258121610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258121687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258121687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|controller:MC\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_divide:Div1\"" {  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258121750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|controller:MC\|lpm_divide:Div1 " "Instantiated megafunction \"dsdproject:U3\|controller:MC\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258121750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258121750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258121750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258121750 ""}  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700258121750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bsl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bsl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bsl " "Found entity 1: lpm_divide_bsl" {  } { { "db/lpm_divide_bsl.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_divide_bsl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258121815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258121815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/sign_div_unsign_dkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258121862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258121862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4fe " "Found entity 1: alt_u_div_4fe" {  } { { "db/alt_u_div_4fe.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_4fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258121917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258121917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|lpm_divide:Mod14 " "Elaborated megafunction instantiation \"dsdproject:U3\|lpm_divide:Mod14\"" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258122180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|lpm_divide:Mod14 " "Instantiated megafunction \"dsdproject:U3\|lpm_divide:Mod14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258122180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258122180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258122180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258122180 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700258122180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6nl " "Found entity 1: lpm_divide_6nl" {  } { { "db/lpm_divide_6nl.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_divide_6nl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258122244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258122244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258122314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258122314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kke " "Found entity 1: alt_u_div_kke" {  } { { "db/alt_u_div_kke.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_kke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258122369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258122369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|lpm_mult:Mult47 " "Elaborated megafunction instantiation \"dsdproject:U3\|lpm_mult:Mult47\"" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3713 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258122428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|lpm_mult:Mult47 " "Instantiated megafunction \"dsdproject:U3\|lpm_mult:Mult47\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258122428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 26 " "Parameter \"LPM_WIDTHB\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258122428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258122428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258122428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258122428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258122428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258122428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258122428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258122428 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3713 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700258122428 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|lpm_mult:Mult47\|multcore:mult_core dsdproject:U3\|lpm_mult:Mult47 " "Elaborated megafunction instantiation \"dsdproject:U3\|lpm_mult:Mult47\|multcore:mult_core\", which is child of megafunction instantiation \"dsdproject:U3\|lpm_mult:Mult47\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3713 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258122495 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|lpm_mult:Mult47\|multcore:mult_core\|mpar_add:padder dsdproject:U3\|lpm_mult:Mult47 " "Elaborated megafunction instantiation \"dsdproject:U3\|lpm_mult:Mult47\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"dsdproject:U3\|lpm_mult:Mult47\"" {  } { { "multcore.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3713 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258122531 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|lpm_mult:Mult47\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] dsdproject:U3\|lpm_mult:Mult47 " "Elaborated megafunction instantiation \"dsdproject:U3\|lpm_mult:Mult47\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"dsdproject:U3\|lpm_mult:Mult47\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3713 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258122599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_brg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_brg " "Found entity 1: add_sub_brg" {  } { { "db/add_sub_brg.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/add_sub_brg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258122669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258122669 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|lpm_mult:Mult47\|altshift:external_latency_ffs dsdproject:U3\|lpm_mult:Mult47 " "Elaborated megafunction instantiation \"dsdproject:U3\|lpm_mult:Mult47\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"dsdproject:U3\|lpm_mult:Mult47\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3713 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258122741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|lpm_divide:Mod13 " "Elaborated megafunction instantiation \"dsdproject:U3\|lpm_divide:Mod13\"" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258122833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|lpm_divide:Mod13 " "Instantiated megafunction \"dsdproject:U3\|lpm_divide:Mod13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258122833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258122833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258122833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258122833 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700258122833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8nl " "Found entity 1: lpm_divide_8nl" {  } { { "db/lpm_divide_8nl.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_divide_8nl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258122902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258122902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258122941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258122941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_oke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_oke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_oke " "Found entity 1: alt_u_div_oke" {  } { { "db/alt_u_div_oke.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_oke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258122999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258122999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|lpm_mult:Mult42 " "Elaborated megafunction instantiation \"dsdproject:U3\|lpm_mult:Mult42\"" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3713 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258123044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|lpm_mult:Mult42 " "Instantiated megafunction \"dsdproject:U3\|lpm_mult:Mult42\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 26 " "Parameter \"LPM_WIDTHB\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123044 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3713 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700258123044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|lpm_divide:Mod9 " "Elaborated megafunction instantiation \"dsdproject:U3\|lpm_divide:Mod9\"" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258123090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|lpm_divide:Mod9 " "Instantiated megafunction \"dsdproject:U3\|lpm_divide:Mod9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123090 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700258123090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_anl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_anl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_anl " "Found entity 1: lpm_divide_anl" {  } { { "db/lpm_divide_anl.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_divide_anl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258123166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258123166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258123241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258123241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_tke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_tke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_tke " "Found entity 1: alt_u_div_tke" {  } { { "db/alt_u_div_tke.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_tke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258123299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258123299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|controller:MC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult0\"" {  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258123579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|controller:MC\|lpm_mult:Mult0 " "Instantiated megafunction \"dsdproject:U3\|controller:MC\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123580 ""}  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700258123580 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|controller:MC\|lpm_mult:Mult0\|multcore:mult_core dsdproject:U3\|controller:MC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258123622 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|controller:MC\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder dsdproject:U3\|controller:MC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258123645 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|controller:MC\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] dsdproject:U3\|controller:MC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258123680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_drg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_drg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_drg " "Found entity 1: add_sub_drg" {  } { { "db/add_sub_drg.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/add_sub_drg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258123755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258123755 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|controller:MC\|lpm_mult:Mult0\|altshift:external_latency_ffs dsdproject:U3\|controller:MC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258123795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"dsdproject:U3\|lpm_divide:Mod1\"" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 241 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258123821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|lpm_divide:Mod1 " "Instantiated megafunction \"dsdproject:U3\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258123822 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 241 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700258123822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bnl " "Found entity 1: lpm_divide_bnl" {  } { { "db/lpm_divide_bnl.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_divide_bnl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258123893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258123893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258123927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258123927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_vke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_vke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_vke " "Found entity 1: alt_u_div_vke" {  } { { "db/alt_u_div_vke.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_vke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258124064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258124064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"dsdproject:U3\|lpm_divide:Mod0\"" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 238 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258124197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|lpm_divide:Mod0 " "Instantiated megafunction \"dsdproject:U3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124197 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 238 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700258124197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"dsdproject:U3\|lpm_divide:Div4\"" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3780 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258124259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|lpm_divide:Div4 " "Instantiated megafunction \"dsdproject:U3\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124259 ""}  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3780 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700258124259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mbo " "Found entity 1: lpm_divide_mbo" {  } { { "db/lpm_divide_mbo.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_divide_mbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258124332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258124332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_rbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_rbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_rbg " "Found entity 1: abs_divider_rbg" {  } { { "db/abs_divider_rbg.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/abs_divider_rbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258124405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258124405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aie " "Found entity 1: alt_u_div_aie" {  } { { "db/alt_u_div_aie.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_aie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258124469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258124469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_db9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_db9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_db9 " "Found entity 1: lpm_abs_db9" {  } { { "db/lpm_abs_db9.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/lpm_abs_db9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258124515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258124515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|controller:MC\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult1\"" {  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 106 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258124697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|controller:MC\|lpm_mult:Mult1 " "Instantiated megafunction \"dsdproject:U3\|controller:MC\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124697 ""}  } { { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 106 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700258124697 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|controller:MC\|lpm_mult:Mult1\|multcore:mult_core dsdproject:U3\|controller:MC\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 106 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258124757 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|controller:MC\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder dsdproject:U3\|controller:MC\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 106 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258124779 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|controller:MC\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] dsdproject:U3\|controller:MC\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 106 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258124808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_erg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_erg " "Found entity 1: add_sub_erg" {  } { { "db/add_sub_erg.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/add_sub_erg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258124881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258124881 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|controller:MC\|lpm_mult:Mult1\|altshift:external_latency_ffs dsdproject:U3\|controller:MC\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"dsdproject:U3\|controller:MC\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "components/player_movement.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/player_movement.vhdl" 106 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258124919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\"" {  } { { "components/buzzer.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/buzzer.vhdl" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258124959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0 " "Instantiated megafunction \"dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700258124959 ""}  } { { "components/buzzer.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/buzzer.vhdl" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700258124959 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\|multcore:mult_core dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "components/buzzer.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/buzzer.vhdl" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258124982 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "components/buzzer.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/buzzer.vhdl" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258125002 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "components/buzzer.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/buzzer.vhdl" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258125021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_crg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_crg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_crg " "Found entity 1: add_sub_crg" {  } { { "db/add_sub_crg.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/add_sub_crg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700258125075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258125075 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\|altshift:external_latency_ffs dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"dsdproject:U3\|buzzer:B0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "components/buzzer.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/buzzer.vhdl" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258125113 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult30\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult30\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult30|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult30\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult30\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult30|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult31\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult31\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult31|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult31\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult31\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult31|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult27\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult27\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult27|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult27\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult27\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult27|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult28\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult28\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult28|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult28\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult28\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult28|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult24\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult24\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult24|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult24\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult24\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult24|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult25\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult25\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult25|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult25\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult25\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult25|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult21\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult21\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult21|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult21\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult21\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult21|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult22\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult22\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult22|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult22\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult22\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult22|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult18\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult18\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult18|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult18\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult18\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult18|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult19\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult19\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult19|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult19\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult19\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult19|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult15\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult15\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult15|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult15\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult15\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult15|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult16\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult16\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult16|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult16\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult16\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult16|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult12\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult12\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult12|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult12\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult12\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult12|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult13\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult13\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult13|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult13\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult13\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult13|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult9\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult9\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult9|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult9\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult9\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult9|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult10\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult10\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult10|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult10\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult10\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult10|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult6\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult6\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult6|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult6\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult6\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult6|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult7\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult7\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult7|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult7\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult7\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult7|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult3\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult3\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult3|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult3\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult3\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult3|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult4\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult4\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult4|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult4\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult4\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult4|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult33\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult33\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult33|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult33\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult33\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult33|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult34\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult34\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult34|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult34\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult34\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult34|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult1|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsdproject:U3\|lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"dsdproject:U3\|lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/GitHub/DSDProject/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } } { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258127835 "|vga_top|dsdproject:U3|lpm_mult:Mult1|mult_qgs:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1700258127835 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1700258127835 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2292 " "Ignored 2292 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "276 " "Ignored 276 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1700258138972 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "2016 " "Ignored 2016 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1700258138972 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1700258138972 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GSENSOR_SDI " "Inserted always-enabled tri-state buffer between \"GSENSOR_SDI\" and its non-tri-state driver." {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 35 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700258139367 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "buzzer1 " "Inserted always-enabled tri-state buffer between \"buzzer1\" and its non-tri-state driver." {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700258139367 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1700258139367 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pixel_clk_m " "bidirectional pin \"pixel_clk_m\" has no driver" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1700258139367 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1700258139367 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "buzzer2 " "bidirectional pin \"buzzer2\" has no driver" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1700258139367 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1700258139367 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga_controller.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_controller.vhd" 43 -1 0 } } { "vga_controller.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_controller.vhd" 44 -1 0 } } { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3801 -1 0 } } { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 75 -1 0 } } { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 131 -1 0 } } { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 159 -1 0 } } { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 217 -1 0 } } { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 245 -1 0 } } { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 272 -1 0 } } { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 47 -1 0 } } { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 103 -1 0 } } { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 187 -1 0 } } { "RNG10/LFSRs.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1700258140250 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1700258140251 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[2\] dsdproject:U3\|RNG10:U1\|PRNG10\[2\]~_emulated dsdproject:U3\|RNG10:U1\|PRNG10\[2\]~1 " "Register \"dsdproject:U3\|RNG10:U1\|PRNG10\[2\]\" is converted into an equivalent circuit using register \"dsdproject:U3\|RNG10:U1\|PRNG10\[2\]~_emulated\" and latch \"dsdproject:U3\|RNG10:U1\|PRNG10\[2\]~1\"" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700258140258 "|vga_top|dsdproject:U3|RNG10:U1|PRNG10[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[3\] dsdproject:U3\|RNG10:U1\|PRNG10\[3\]~_emulated dsdproject:U3\|RNG10:U1\|PRNG10\[3\]~5 " "Register \"dsdproject:U3\|RNG10:U1\|PRNG10\[3\]\" is converted into an equivalent circuit using register \"dsdproject:U3\|RNG10:U1\|PRNG10\[3\]~_emulated\" and latch \"dsdproject:U3\|RNG10:U1\|PRNG10\[3\]~5\"" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700258140258 "|vga_top|dsdproject:U3|RNG10:U1|PRNG10[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[4\] dsdproject:U3\|RNG10:U1\|PRNG10\[4\]~_emulated dsdproject:U3\|RNG10:U1\|PRNG10\[4\]~9 " "Register \"dsdproject:U3\|RNG10:U1\|PRNG10\[4\]\" is converted into an equivalent circuit using register \"dsdproject:U3\|RNG10:U1\|PRNG10\[4\]~_emulated\" and latch \"dsdproject:U3\|RNG10:U1\|PRNG10\[4\]~9\"" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700258140258 "|vga_top|dsdproject:U3|RNG10:U1|PRNG10[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[5\] dsdproject:U3\|RNG10:U1\|PRNG10\[5\]~_emulated dsdproject:U3\|RNG10:U1\|PRNG10\[5\]~13 " "Register \"dsdproject:U3\|RNG10:U1\|PRNG10\[5\]\" is converted into an equivalent circuit using register \"dsdproject:U3\|RNG10:U1\|PRNG10\[5\]~_emulated\" and latch \"dsdproject:U3\|RNG10:U1\|PRNG10\[5\]~13\"" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700258140258 "|vga_top|dsdproject:U3|RNG10:U1|PRNG10[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[6\] dsdproject:U3\|RNG10:U1\|PRNG10\[6\]~_emulated dsdproject:U3\|RNG10:U1\|PRNG10\[6\]~17 " "Register \"dsdproject:U3\|RNG10:U1\|PRNG10\[6\]\" is converted into an equivalent circuit using register \"dsdproject:U3\|RNG10:U1\|PRNG10\[6\]~_emulated\" and latch \"dsdproject:U3\|RNG10:U1\|PRNG10\[6\]~17\"" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700258140258 "|vga_top|dsdproject:U3|RNG10:U1|PRNG10[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[7\] dsdproject:U3\|RNG10:U1\|PRNG10\[7\]~_emulated dsdproject:U3\|RNG10:U1\|PRNG10\[7\]~21 " "Register \"dsdproject:U3\|RNG10:U1\|PRNG10\[7\]\" is converted into an equivalent circuit using register \"dsdproject:U3\|RNG10:U1\|PRNG10\[7\]~_emulated\" and latch \"dsdproject:U3\|RNG10:U1\|PRNG10\[7\]~21\"" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700258140258 "|vga_top|dsdproject:U3|RNG10:U1|PRNG10[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[8\] dsdproject:U3\|RNG10:U1\|PRNG10\[8\]~_emulated dsdproject:U3\|RNG10:U1\|PRNG10\[8\]~25 " "Register \"dsdproject:U3\|RNG10:U1\|PRNG10\[8\]\" is converted into an equivalent circuit using register \"dsdproject:U3\|RNG10:U1\|PRNG10\[8\]~_emulated\" and latch \"dsdproject:U3\|RNG10:U1\|PRNG10\[8\]~25\"" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700258140258 "|vga_top|dsdproject:U3|RNG10:U1|PRNG10[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[9\] dsdproject:U3\|RNG10:U1\|PRNG10\[9\]~_emulated dsdproject:U3\|RNG10:U1\|PRNG10\[9\]~29 " "Register \"dsdproject:U3\|RNG10:U1\|PRNG10\[9\]\" is converted into an equivalent circuit using register \"dsdproject:U3\|RNG10:U1\|PRNG10\[9\]~_emulated\" and latch \"dsdproject:U3\|RNG10:U1\|PRNG10\[9\]~29\"" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700258140258 "|vga_top|dsdproject:U3|RNG10:U1|PRNG10[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsdproject:U3\|pause:PC\|pause dsdproject:U3\|pause:PC\|pause~_emulated dsdproject:U3\|pause:PC\|pause~1 " "Register \"dsdproject:U3\|pause:PC\|pause\" is converted into an equivalent circuit using register \"dsdproject:U3\|pause:PC\|pause~_emulated\" and latch \"dsdproject:U3\|pause:PC\|pause~1\"" {  } { { "components/pause.vhdl" "" { Text "D:/Documents/GitHub/DSDProject/components/pause.vhdl" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700258140258 "|vga_top|dsdproject:U3|pause:PC|pause"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[1\] dsdproject:U3\|RNG10:U1\|PRNG10\[1\]~_emulated dsdproject:U3\|RNG10:U1\|PRNG10\[1\]~33 " "Register \"dsdproject:U3\|RNG10:U1\|PRNG10\[1\]\" is converted into an equivalent circuit using register \"dsdproject:U3\|RNG10:U1\|PRNG10\[1\]~_emulated\" and latch \"dsdproject:U3\|RNG10:U1\|PRNG10\[1\]~33\"" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700258140258 "|vga_top|dsdproject:U3|RNG10:U1|PRNG10[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dsdproject:U3\|RNG10:U1\|PRNG10\[0\] dsdproject:U3\|RNG10:U1\|PRNG10\[0\]~_emulated dsdproject:U3\|RNG10:U1\|PRNG10\[0\]~37 " "Register \"dsdproject:U3\|RNG10:U1\|PRNG10\[0\]\" is converted into an equivalent circuit using register \"dsdproject:U3\|RNG10:U1\|PRNG10\[0\]~_emulated\" and latch \"dsdproject:U3\|RNG10:U1\|PRNG10\[0\]~37\"" {  } { { "RNG10/RNG10.vhd" "" { Text "D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700258140258 "|vga_top|dsdproject:U3|RNG10:U1|PRNG10[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1700258140258 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GSENSOR_SDI~synth " "Node \"GSENSOR_SDI~synth\"" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258233848 ""} { "Warning" "WMLS_MLS_NODE_NAME" "buzzer1~synth " "Node \"buzzer1~synth\"" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258233848 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700258233848 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red_m\[4\] GND " "Pin \"red_m\[4\]\" is stuck at GND" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700258233851 "|vga_top|red_m[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_m\[5\] GND " "Pin \"red_m\[5\]\" is stuck at GND" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700258233851 "|vga_top|red_m[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_m\[6\] GND " "Pin \"red_m\[6\]\" is stuck at GND" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700258233851 "|vga_top|red_m[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_m\[7\] GND " "Pin \"red_m\[7\]\" is stuck at GND" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700258233851 "|vga_top|red_m[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_m\[4\] GND " "Pin \"green_m\[4\]\" is stuck at GND" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700258233851 "|vga_top|green_m[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_m\[5\] GND " "Pin \"green_m\[5\]\" is stuck at GND" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700258233851 "|vga_top|green_m[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_m\[6\] GND " "Pin \"green_m\[6\]\" is stuck at GND" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700258233851 "|vga_top|green_m[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_m\[7\] GND " "Pin \"green_m\[7\]\" is stuck at GND" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700258233851 "|vga_top|green_m[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_m\[4\] GND " "Pin \"blue_m\[4\]\" is stuck at GND" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700258233851 "|vga_top|blue_m[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_m\[5\] GND " "Pin \"blue_m\[5\]\" is stuck at GND" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700258233851 "|vga_top|blue_m[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_m\[6\] GND " "Pin \"blue_m\[6\]\" is stuck at GND" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700258233851 "|vga_top|blue_m[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_m\[7\] GND " "Pin \"blue_m\[7\]\" is stuck at GND" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700258233851 "|vga_top|blue_m[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700258233851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700258237906 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|row\[0\] Low " "Register vga_controller:U2\|row\[0\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|column\[0\] Low " "Register vga_controller:U2\|column\[0\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[11\].x\[1\] High " "Register dsdproject:U3\|aliens\[11\].x\[1\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[11\].x\[2\] High " "Register dsdproject:U3\|aliens\[11\].x\[2\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[11\].x\[3\] High " "Register dsdproject:U3\|aliens\[11\].x\[3\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[11\].x\[5\] High " "Register dsdproject:U3\|aliens\[11\].x\[5\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[11\].x\[6\] High " "Register dsdproject:U3\|aliens\[11\].x\[6\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[10\].x\[5\] High " "Register dsdproject:U3\|aliens\[10\].x\[5\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[10\].x\[3\] High " "Register dsdproject:U3\|aliens\[10\].x\[3\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[10\].x\[2\] High " "Register dsdproject:U3\|aliens\[10\].x\[2\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[10\].x\[1\] High " "Register dsdproject:U3\|aliens\[10\].x\[1\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[10\].x\[6\] High " "Register dsdproject:U3\|aliens\[10\].x\[6\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[8\].x\[5\] High " "Register dsdproject:U3\|aliens\[8\].x\[5\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[8\].x\[3\] High " "Register dsdproject:U3\|aliens\[8\].x\[3\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[8\].x\[2\] High " "Register dsdproject:U3\|aliens\[8\].x\[2\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[8\].x\[1\] High " "Register dsdproject:U3\|aliens\[8\].x\[1\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[8\].x\[6\] High " "Register dsdproject:U3\|aliens\[8\].x\[6\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[7\].x\[5\] High " "Register dsdproject:U3\|aliens\[7\].x\[5\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[7\].x\[3\] High " "Register dsdproject:U3\|aliens\[7\].x\[3\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[7\].x\[2\] High " "Register dsdproject:U3\|aliens\[7\].x\[2\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[7\].x\[1\] High " "Register dsdproject:U3\|aliens\[7\].x\[1\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[7\].x\[6\] High " "Register dsdproject:U3\|aliens\[7\].x\[6\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[6\].x\[5\] High " "Register dsdproject:U3\|aliens\[6\].x\[5\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[6\].x\[3\] High " "Register dsdproject:U3\|aliens\[6\].x\[3\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[6\].x\[2\] High " "Register dsdproject:U3\|aliens\[6\].x\[2\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[6\].x\[1\] High " "Register dsdproject:U3\|aliens\[6\].x\[1\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[6\].x\[6\] High " "Register dsdproject:U3\|aliens\[6\].x\[6\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[9\].x\[5\] High " "Register dsdproject:U3\|aliens\[9\].x\[5\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[9\].x\[3\] High " "Register dsdproject:U3\|aliens\[9\].x\[3\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[9\].x\[2\] High " "Register dsdproject:U3\|aliens\[9\].x\[2\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[9\].x\[1\] High " "Register dsdproject:U3\|aliens\[9\].x\[1\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[9\].x\[6\] High " "Register dsdproject:U3\|aliens\[9\].x\[6\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[4\].x\[1\] High " "Register dsdproject:U3\|aliens\[4\].x\[1\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[4\].x\[2\] High " "Register dsdproject:U3\|aliens\[4\].x\[2\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[4\].x\[3\] High " "Register dsdproject:U3\|aliens\[4\].x\[3\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[4\].x\[5\] High " "Register dsdproject:U3\|aliens\[4\].x\[5\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[4\].x\[6\] High " "Register dsdproject:U3\|aliens\[4\].x\[6\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[5\].x\[5\] High " "Register dsdproject:U3\|aliens\[5\].x\[5\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[5\].x\[3\] High " "Register dsdproject:U3\|aliens\[5\].x\[3\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[5\].x\[2\] High " "Register dsdproject:U3\|aliens\[5\].x\[2\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[5\].x\[1\] High " "Register dsdproject:U3\|aliens\[5\].x\[1\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[5\].x\[6\] High " "Register dsdproject:U3\|aliens\[5\].x\[6\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[3\].x\[1\] High " "Register dsdproject:U3\|aliens\[3\].x\[1\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[3\].x\[2\] High " "Register dsdproject:U3\|aliens\[3\].x\[2\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[3\].x\[3\] High " "Register dsdproject:U3\|aliens\[3\].x\[3\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[3\].x\[5\] High " "Register dsdproject:U3\|aliens\[3\].x\[5\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[3\].x\[6\] High " "Register dsdproject:U3\|aliens\[3\].x\[6\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[1\].x\[1\] High " "Register dsdproject:U3\|aliens\[1\].x\[1\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[1\].x\[2\] High " "Register dsdproject:U3\|aliens\[1\].x\[2\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[1\].x\[3\] High " "Register dsdproject:U3\|aliens\[1\].x\[3\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[1\].x\[5\] High " "Register dsdproject:U3\|aliens\[1\].x\[5\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[1\].x\[6\] High " "Register dsdproject:U3\|aliens\[1\].x\[6\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[2\].x\[5\] High " "Register dsdproject:U3\|aliens\[2\].x\[5\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[2\].x\[3\] High " "Register dsdproject:U3\|aliens\[2\].x\[3\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[2\].x\[2\] High " "Register dsdproject:U3\|aliens\[2\].x\[2\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[2\].x\[1\] High " "Register dsdproject:U3\|aliens\[2\].x\[1\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[2\].x\[6\] High " "Register dsdproject:U3\|aliens\[2\].x\[6\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[0\].x\[1\] High " "Register dsdproject:U3\|aliens\[0\].x\[1\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[0\].x\[2\] High " "Register dsdproject:U3\|aliens\[0\].x\[2\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[0\].x\[3\] High " "Register dsdproject:U3\|aliens\[0\].x\[3\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[0\].x\[5\] High " "Register dsdproject:U3\|aliens\[0\].x\[5\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dsdproject:U3\|aliens\[0\].x\[6\] High " "Register dsdproject:U3\|aliens\[0\].x\[6\] will power up to High" {  } { { "dsdproject.vhd" "" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|column\[31\] Low " "Register vga_controller:U2\|column\[31\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|row\[31\] Low " "Register vga_controller:U2\|row\[31\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700258250177 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1700258250177 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700258342481 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|scoreboard:\\SC:2:SC\|lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_3~18 " "Logic cell \"dsdproject:U3\|scoreboard:\\SC:2:SC\|lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_3~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|scoreboard:\\SC:2:SC\|lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_4~22 " "Logic cell \"dsdproject:U3\|scoreboard:\\SC:2:SC\|lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_4~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|scoreboard:\\SC:2:SC\|lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_5~26 " "Logic cell \"dsdproject:U3\|scoreboard:\\SC:2:SC\|lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_5~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|scoreboard:\\SC:2:SC\|lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_6~30 " "Logic cell \"dsdproject:U3\|scoreboard:\\SC:2:SC\|lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_6~30\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|scoreboard:\\SC:2:SC\|lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"dsdproject:U3\|scoreboard:\\SC:2:SC\|lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|scoreboard:\\SC:2:SC\|lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"dsdproject:U3\|scoreboard:\\SC:2:SC\|lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|scoreboard:\\SC:2:SC\|lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"dsdproject:U3\|scoreboard:\\SC:2:SC\|lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|scoreboard:\\SC:2:SC\|lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~40 " "Logic cell \"dsdproject:U3\|scoreboard:\\SC:2:SC\|lpm_divide:Mod2\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~40\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~40" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|scoreboard:\\SC:1:SC\|lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_7~18 " "Logic cell \"dsdproject:U3\|scoreboard:\\SC:1:SC\|lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_7~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|scoreboard:\\SC:1:SC\|lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_8~22 " "Logic cell \"dsdproject:U3\|scoreboard:\\SC:1:SC\|lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_8~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|scoreboard:\\SC:1:SC\|lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_9~26 " "Logic cell \"dsdproject:U3\|scoreboard:\\SC:1:SC\|lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_9~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|scoreboard:\\SC:1:SC\|lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_10~28 " "Logic cell \"dsdproject:U3\|scoreboard:\\SC:1:SC\|lpm_divide:Mod1\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_10~28\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_18~18 " "Logic cell \"dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_18~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_12_result_int\[0\]~26" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_13_result_int\[0\]~28" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_15_result_int\[0\]~32" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~40 " "Logic cell \"dsdproject:U3\|scoreboard:\\SC:3:SC\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~40\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~40" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_gke.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|scoreboard:\\SC:0:SC\|lpm_divide:Mod0\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_10~16 " "Logic cell \"dsdproject:U3\|scoreboard:\\SC:0:SC\|lpm_divide:Mod0\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_10~16\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|controller:MC\|lpm_divide:Div0\|lpm_divide_bsl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_4fe:divider\|add_sub_5_result_int\[3\]~6 " "Logic cell \"dsdproject:U3\|controller:MC\|lpm_divide:Div0\|lpm_divide_bsl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_4fe:divider\|add_sub_5_result_int\[3\]~6\"" {  } { { "db/alt_u_div_4fe.tdf" "add_sub_5_result_int\[3\]~6" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_4fe.tdf" 52 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|controller:MC\|lpm_divide:Div0\|lpm_divide_bsl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_4fe:divider\|add_sub_5_result_int\[2\]~8 " "Logic cell \"dsdproject:U3\|controller:MC\|lpm_divide:Div0\|lpm_divide_bsl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_4fe:divider\|add_sub_5_result_int\[2\]~8\"" {  } { { "db/alt_u_div_4fe.tdf" "add_sub_5_result_int\[2\]~8" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_4fe.tdf" 52 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|controller:MC\|lpm_divide:Div0\|lpm_divide_bsl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_4fe:divider\|add_sub_5_result_int\[1\]~10 " "Logic cell \"dsdproject:U3\|controller:MC\|lpm_divide:Div0\|lpm_divide_bsl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_4fe:divider\|add_sub_5_result_int\[1\]~10\"" {  } { { "db/alt_u_div_4fe.tdf" "add_sub_5_result_int\[1\]~10" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_4fe.tdf" 52 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|controller:MC\|lpm_divide:Div0\|lpm_divide_bsl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_4fe:divider\|add_sub_5_result_int\[0\]~12 " "Logic cell \"dsdproject:U3\|controller:MC\|lpm_divide:Div0\|lpm_divide_bsl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_4fe:divider\|add_sub_5_result_int\[0\]~12\"" {  } { { "db/alt_u_div_4fe.tdf" "add_sub_5_result_int\[0\]~12" { Text "D:/Documents/GitHub/DSDProject/db/alt_u_div_4fe.tdf" 52 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|Add24~0 " "Logic cell \"dsdproject:U3\|Add24~0\"" {  } { { "dsdproject.vhd" "Add24~0" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|Add68~0 " "Logic cell \"dsdproject:U3\|Add68~0\"" {  } { { "dsdproject.vhd" "Add68~0" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|Add60~0 " "Logic cell \"dsdproject:U3\|Add60~0\"" {  } { { "dsdproject.vhd" "Add60~0" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|Add64~0 " "Logic cell \"dsdproject:U3\|Add64~0\"" {  } { { "dsdproject.vhd" "Add64~0" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|Add28~0 " "Logic cell \"dsdproject:U3\|Add28~0\"" {  } { { "dsdproject.vhd" "Add28~0" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|Add32~0 " "Logic cell \"dsdproject:U3\|Add32~0\"" {  } { { "dsdproject.vhd" "Add32~0" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|Add36~0 " "Logic cell \"dsdproject:U3\|Add36~0\"" {  } { { "dsdproject.vhd" "Add36~0" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|Add40~0 " "Logic cell \"dsdproject:U3\|Add40~0\"" {  } { { "dsdproject.vhd" "Add40~0" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|Add44~0 " "Logic cell \"dsdproject:U3\|Add44~0\"" {  } { { "dsdproject.vhd" "Add44~0" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|Add48~0 " "Logic cell \"dsdproject:U3\|Add48~0\"" {  } { { "dsdproject.vhd" "Add48~0" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|Add52~0 " "Logic cell \"dsdproject:U3\|Add52~0\"" {  } { { "dsdproject.vhd" "Add52~0" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""} { "Info" "ISCL_SCL_CELL_NAME" "dsdproject:U3\|Add56~0 " "Logic cell \"dsdproject:U3\|Add56~0\"" {  } { { "dsdproject.vhd" "Add56~0" { Text "D:/Documents/GitHub/DSDProject/dsdproject.vhd" 3475 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258343007 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1700258343007 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/GitHub/DSDProject/output_files/DSDProject.map.smsg " "Generated suppressed messages file D:/Documents/GitHub/DSDProject/output_files/DSDProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258344223 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700258347181 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700258347181 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_accel " "No output dependent on input pin \"reset_accel\"" {  } { { "vga_top_level.vhd" "" { Text "D:/Documents/GitHub/DSDProject/vga_top_level.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700258351416 "|vga_top|reset_accel"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700258351416 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39414 " "Implemented 39414 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700258351417 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700258351417 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Implemented 5 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1700258351417 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39219 " "Implemented 39219 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700258351417 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1700258351417 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "156 " "Implemented 156 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1700258351417 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700258351417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 231 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 231 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5152 " "Peak virtual memory: 5152 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700258351657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 15:59:11 2023 " "Processing ended: Fri Nov 17 15:59:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700258351657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:03 " "Elapsed time: 00:05:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700258351657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:13 " "Total CPU time (on all processors): 00:05:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700258351657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700258351657 ""}
