Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,4424
design__instance__area,39031.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,32
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.002173668472096324
power__switching__total,0.001097385655157268
power__leakage__total,4.4574125723784164E-8
power__total,0.003271098481491208
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2928136427317749
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2924237323944991
timing__hold__ws__corner:nom_tt_025C_1v80,0.31798653499273194
timing__setup__ws__corner:nom_tt_025C_1v80,10.873348751370987
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.317987
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,10.873349
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,18
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,32
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.315532803261036
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.3148893179777642
timing__hold__ws__corner:nom_ss_100C_1v60,0.8873007024714342
timing__setup__ws__corner:nom_ss_100C_1v60,0.7436664827767212
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.887301
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,0.743666
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,32
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.28171346608418446
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2813160062301277
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11201795363908358
timing__setup__ws__corner:nom_ff_n40C_1v95,13.557175321651048
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.112018
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,14.406826
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,23
design__max_fanout_violation__count,32
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.28003208877698826
clock__skew__worst_setup,0.2798021615820856
timing__hold__ws,0.10935691550725148
timing__setup__ws,0.531441572457764
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109357
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,0.531442
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,4424
design__instance__area__stdcell,39031.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.537882
design__instance__utilization__stdcell,0.537882
design__instance__count__class:buffer,1
design__instance__count__class:inverter,68
design__instance__count__class:sequential_cell,550
design__instance__count__class:multi_input_combinational_cell,2044
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,4431
design__instance__count__class:tap_cell,1037
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,87480.3
design__violations,0
design__instance__count__class:timing_repair_buffer,634
design__instance__count__class:clock_buffer,44
design__instance__count__class:clock_inverter,34
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,443
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,12
design__instance__count__class:antenna_cell,12
route__net,3359
route__net__special,2
route__drc_errors__iter:1,1668
route__wirelength__iter:1,97684
route__drc_errors__iter:2,608
route__wirelength__iter:2,96813
route__drc_errors__iter:3,618
route__wirelength__iter:3,96654
route__drc_errors__iter:4,120
route__wirelength__iter:4,96588
route__drc_errors__iter:5,4
route__wirelength__iter:5,96548
route__drc_errors__iter:6,0
route__wirelength__iter:6,96545
route__drc_errors,0
route__wirelength,96545
route__vias,24661
route__vias__singlecut,24661
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,381.23
timing__unannotated_net__count__corner:nom_tt_025C_1v80,72
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,72
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,72
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,32
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2910180789832666
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.29079325881442164
timing__hold__ws__corner:min_tt_025C_1v80,0.3144113947077221
timing__setup__ws__corner:min_tt_025C_1v80,10.981363684759268
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.314411
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,10.981363
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,72
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,13
design__max_fanout_violation__count__corner:min_ss_100C_1v60,32
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.31158329576153476
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.3111745116323066
timing__hold__ws__corner:min_ss_100C_1v60,0.8821633673242925
timing__setup__ws__corner:min_ss_100C_1v60,0.9496261823459213
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.882163
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,0.949626
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,72
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,32
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.28003208877698826
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2798021615820856
timing__hold__ws__corner:min_ff_n40C_1v95,0.10935691550725148
timing__setup__ws__corner:min_ff_n40C_1v95,13.631666847818062
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109357
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,14.480348
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,72
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,32
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.29556799511146586
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.294065807805512
timing__hold__ws__corner:max_tt_025C_1v80,0.32197212474155396
timing__setup__ws__corner:max_tt_025C_1v80,10.760365347762384
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.321972
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,10.760365
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,72
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,23
design__max_fanout_violation__count__corner:max_ss_100C_1v60,32
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.31934264470008933
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3178950248573391
timing__hold__ws__corner:max_ss_100C_1v60,0.8943234184123167
timing__setup__ws__corner:max_ss_100C_1v60,0.531441572457764
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.894323
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,0.531442
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,72
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,32
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2837088699827771
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.28268718721547065
timing__hold__ws__corner:max_ff_n40C_1v95,0.11507661815843083
timing__setup__ws__corner:max_ff_n40C_1v95,13.490096532784499
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.115077
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,14.331730
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,72
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,72
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000771435
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000160311
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000150894
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000160311
design_powergrid__voltage__worst,0.000160311
design_powergrid__voltage__worst__net:VPWR,1.79992
design_powergrid__drop__worst,0.000160311
design_powergrid__drop__worst__net:VPWR,0.0000771435
design_powergrid__voltage__worst__net:VGND,0.000160311
design_powergrid__drop__worst__net:VGND,0.000160311
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000011800000000000000524818903613333276325647602789103984832763671875
ir__drop__worst,0.00007710000000000000381673859184417096912511624395847320556640625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
