
---------- Begin Simulation Statistics ----------
simSeconds                                   2.766200                       # Number of seconds simulated (Second)
simTicks                                 2766200023444                       # Number of ticks simulated (Tick)
finalTick                                2766200023444                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1483.84                       # Real time elapsed on the host (Second)
hostTickRate                               1864212665                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     366340                       # Number of bytes of host memory used (Byte)
simInsts                                    397350460                       # Number of instructions simulated (Count)
simOps                                      397353488                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   267785                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     267787                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          4444                       # Clock period in ticks (Tick)
system.cpu.numCycles                        622457251                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                         397350460                       # Number of instructions committed (Count)
system.cpu.numOps                           397353488                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                    1518786                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               1.566520                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.638358                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass         7901      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu      234273072     58.96%     58.96% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult      25401009      6.39%     65.35% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv        1236733      0.31%     65.66% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            3      0.00%     65.66% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp         5663      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt         5774      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult           45      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            5      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv           19      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc           39      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd             0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu             0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp             0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     65.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead     127481058     32.08%     97.75% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite      8935106      2.25%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead         6385      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite          676      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total       397353488                       # Class of committed instruction (Count)
system.cpu.branchPred.lookups                48467633                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          43975146                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           2420081                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             36118309                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                35977216                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.996094                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups         2031951                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            1968044                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            63907                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted       106854                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data      136609065                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         136609065                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     136609065                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        136609065                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        16357                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           16357                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        16357                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          16357                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   2086142476                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   2086142476                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   2086142476                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   2086142476                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    136625422                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     136625422                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    136625422                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    136625422                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.000120                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.000120                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.000120                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.000120                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 127538.208473                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 127538.208473                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 127538.208473                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 127538.208473                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.unusedPrefetches                156                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.writebacks::writebacks         6907                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              6907                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         2493                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          2493                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         2493                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         2493                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        13864                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        13864                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        13864                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher         2479                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        16343                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1693430640                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1693430640                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1693430640                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher    273597304                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1967027944                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000101                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000101                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000101                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000120                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 122145.891518                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 122145.891518                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 122145.891518                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 110365.995966                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 120359.049379                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  15860                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher         2479                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total         2479                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher    273597304                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total    273597304                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 110365.995966                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 110365.995966                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data         3000                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total         3000                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data           28                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total           28                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data      3266340                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total      3266340                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data         3028                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total         3028                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.009247                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.009247                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data       116655                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total       116655                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data           28                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total           28                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data      3017476                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total      3017476                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.009247                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.009247                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data       107767                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total       107767                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data    127681493                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       127681493                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        11222                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         11222                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1486220252                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1486220252                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    127692715                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    127692715                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000088                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000088                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 132438.090536                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 132438.090536                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          340                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          340                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        10882                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        10882                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1352780264                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1352780264                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000085                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000085                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 124313.569564                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 124313.569564                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data         3028                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total         3028                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data         3028                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total         3028                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data         3029                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total            3029                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            1                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             1                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       137764                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       137764                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data         3030                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total         3030                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.000330                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.000330                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data       137764                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total       137764                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            1                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            1                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       128876                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       128876                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.000330                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.000330                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data       128876                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total       128876                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      8927572                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        8927572                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5135                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5135                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    599922224                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    599922224                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      8932707                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      8932707                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000575                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000575                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 116830.033885                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 116830.033885                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         2153                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         2153                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2982                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2982                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    340650376                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    340650376                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000334                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000334                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 114235.538565                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 114235.538565                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2766200023444                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.pfIssued            2812                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfIdentified         3047                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit          152                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage           321                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2766200023444                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.943824                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            136634494                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              16372                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            8345.620205                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              604384                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   383.099395                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   128.844429                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.748241                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.251649                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999890                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022           39                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          473                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::4           39                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          225                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          230                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.076172                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.923828                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          546554404                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         546554404                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2766200023444                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2766200023444                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2766200023444                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions           264643020                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                11798                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions          130033817                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           9310489                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst      141043889                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         141043889                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     141043889                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        141043889                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        75157                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           75157                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        75157                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          75157                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   9530766828                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   9530766828                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   9530766828                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   9530766828                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    141119046                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     141119046                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    141119046                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    141119046                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000533                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000533                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000533                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000533                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 126811.432441                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 126811.432441                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 126811.432441                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 126811.432441                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        74644                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             74644                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        75157                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        75157                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        75157                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        75157                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   8862780300                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   8862780300                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   8862780300                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   8862780300                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000533                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000533                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000533                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000533                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 117923.550701                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 117923.550701                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 117923.550701                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 117923.550701                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                  74644                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    141043889                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       141043889                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        75157                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         75157                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   9530766828                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   9530766828                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    141119046                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    141119046                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000533                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000533                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 126811.432441                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 126811.432441                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        75157                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        75157                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   8862780300                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   8862780300                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000533                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000533                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 117923.550701                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 117923.550701                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2766200023444                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.965106                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            141119045                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              75156                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1877.681689                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              128876                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.965106                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999932                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999932                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           39                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          132                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           57                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          284                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          564551340                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         564551340                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2766200023444                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2766200023444                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2766200023444                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2766200023444                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2766200023444                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2766200023444                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                397350460                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  397353488                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  1815                       # Number of system calls (Count)
system.cpu_clk_domain.clock                      4444                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples    163096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_cpu.inst::samples    139007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_cpu.data::samples     26209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_cpu.dcache.prefetcher::samples      4958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.026259499904                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         9452                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         9452                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1044317                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             153869                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       91529                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      81548                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    183058                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   163096                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  12884                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.97                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.51                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                183058                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5               163096                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   82502                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   82345                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    2842                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    2407                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      39                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      39                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   5565                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   5792                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   9254                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   9390                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   9474                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   9468                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   9485                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   9493                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   9485                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   9544                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   9549                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   9476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   9460                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   9462                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   9459                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   9455                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   9452                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   9452                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    357                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         9452                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.002116                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.465027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.711776                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           9310     98.50%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           134      1.42%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             5      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9452                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.252116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.220242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.047300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3652     38.64%     38.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              212      2.24%     40.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5274     55.80%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              204      2.16%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              100      1.06%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9452                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  412288                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 5857856                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              5219072                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2117654.52619250                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1886729.79385710                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  2766199996780                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                   15982481.77                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst      4448224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       838688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.dcache.prefetcher       158656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      5218144                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1608063.033150376054                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 303191.379109240603                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.dcache.prefetcher 57355.216056454454                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1886394.315586498240                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst       150314                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        27786                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.dcache.prefetcher         4958                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       163096                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst   5645784252                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1181697402                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.dcache.prefetcher    174254850                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 63833224595217                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     37559.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     42528.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.dcache.prefetcher     35146.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 391384366.23                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst      4809984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       889152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.dcache.prefetcher       158656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        5857792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst      4809984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      4809984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       442048                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       442048                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst        75156                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        13893                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.dcache.prefetcher         2479                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           91528                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         6907                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           6907                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1738842                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data         321434                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.dcache.prefetcher        57355                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total           2117631                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1738842                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1738842                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks       159803                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total           159803                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks       159803                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1738842                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data        321434                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.dcache.prefetcher        57355                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total          2277435                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               170174                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              163067                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        15553                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        46524                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        12438                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        27471                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         9132                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        13179                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        12474                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        33403                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        14286                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        49632                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        10770                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        24991                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         8548                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        11756                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        10782                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        32302                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              3598256504                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             850870000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         7001736504                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                21144.57                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           41144.57                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              129839                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             125671                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            76.30                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           77.07                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        77726                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   137.185498                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   107.178597                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   104.164577                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-63         4985      6.41%      6.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::64-127        35756     46.00%     52.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-191        14300     18.40%     70.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::192-255         8997     11.58%     82.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-319         6317      8.13%     90.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::320-383         3553      4.57%     95.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-447         1839      2.37%     97.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::448-511         1004      1.29%     98.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-575          975      1.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        77726                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               5445568                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten            5218144                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW                1.968610                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                1.886394                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                  6400.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.06                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.03                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               76.67                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2766200023444                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       138749835                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    73124620.799983                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      200124624                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     152630712                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy  17229942600                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 5398112317.500000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 86320426747.809052                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  109513111457.711502                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower    39.589730                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 2630948526657                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  92634100000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  42617396787                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2766200023444                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               88545                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          6907                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean         74644                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              8953                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2983                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2983                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           75157                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          13389                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port       224957                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        48604                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  273561                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port      9587200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      1489856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 11077056                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              91529                       # Request fanout histogram
system.membus.snoopFanout::mean              0.000044                       # Request fanout histogram
system.membus.snoopFanout::stdev             0.006611                       # Request fanout histogram
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.membus.snoopFanout::0                    91525    100.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::1                        4      0.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::min_value                0                       # Request fanout histogram
system.membus.snoopFanout::max_value                1                       # Request fanout histogram
system.membus.snoopFanout::total                91529                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2766200023444                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          2264869742                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1941302126                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          418449150                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         182033                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        90505                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                         4541351                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                       617915900                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
