[14:37:05.328] <TB0>     INFO: *** Welcome to pxar ***
[14:37:05.328] <TB0>     INFO: *** Today: 2016/04/12
[14:37:05.334] <TB0>     INFO: *** Version: b2a7-dirty
[14:37:05.335] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C15.dat
[14:37:05.335] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:37:05.335] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//defaultMaskFile.dat
[14:37:05.335] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters_C15.dat
[14:37:05.411] <TB0>     INFO:         clk: 4
[14:37:05.411] <TB0>     INFO:         ctr: 4
[14:37:05.411] <TB0>     INFO:         sda: 19
[14:37:05.411] <TB0>     INFO:         tin: 9
[14:37:05.411] <TB0>     INFO:         level: 15
[14:37:05.411] <TB0>     INFO:         triggerdelay: 0
[14:37:05.411] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:37:05.412] <TB0>     INFO: Log level: DEBUG
[14:37:05.422] <TB0>     INFO: Found DTB DTB_WWXGRB
[14:37:05.434] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[14:37:05.437] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[14:37:05.440] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[14:37:06.994] <TB0>     INFO: DUT info: 
[14:37:06.994] <TB0>     INFO: The DUT currently contains the following objects:
[14:37:06.994] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:37:06.994] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[14:37:06.994] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[14:37:06.994] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:37:06.994] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:06.994] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:06.994] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:06.994] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:06.994] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:06.994] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:06.994] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:06.994] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:06.994] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:06.994] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:06.994] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:06.994] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:06.994] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:06.994] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:06.994] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:06.994] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:06.994] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:37:06.994] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:37:06.994] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:37:06.994] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:37:06.994] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:37:06.994] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:37:06.994] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:06.994] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:37:06.994] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:37:06.994] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:37:06.994] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:37:06.995] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:37:06.996] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:37:07.008] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30883840
[14:37:07.008] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1ef0f90
[14:37:07.008] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1e65770
[14:37:07.008] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fd241d94010
[14:37:07.008] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fd247fff510
[14:37:07.008] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30949376 fPxarMemory = 0x7fd241d94010
[14:37:07.009] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 381.9mA
[14:37:07.010] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 475.1mA
[14:37:07.010] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 16.0 C
[14:37:07.010] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:37:07.411] <TB0>     INFO: enter 'restricted' command line mode
[14:37:07.411] <TB0>     INFO: enter test to run
[14:37:07.411] <TB0>     INFO:   test: FPIXTest no parameter change
[14:37:07.411] <TB0>     INFO:   running: fpixtest
[14:37:07.411] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:37:07.414] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:37:07.414] <TB0>     INFO: ######################################################################
[14:37:07.414] <TB0>     INFO: PixTestFPIXTest::doTest()
[14:37:07.414] <TB0>     INFO: ######################################################################
[14:37:07.417] <TB0>     INFO: ######################################################################
[14:37:07.417] <TB0>     INFO: PixTestPretest::doTest()
[14:37:07.417] <TB0>     INFO: ######################################################################
[14:37:07.420] <TB0>     INFO:    ----------------------------------------------------------------------
[14:37:07.420] <TB0>     INFO:    PixTestPretest::programROC() 
[14:37:07.420] <TB0>     INFO:    ----------------------------------------------------------------------
[14:37:25.437] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:37:25.437] <TB0>     INFO: IA differences per ROC:  18.5 17.7 20.9 20.1 19.3 20.1 16.9 19.3 18.5 18.5 17.7 20.9 19.3 20.1 19.3 18.5
[14:37:25.505] <TB0>     INFO:    ----------------------------------------------------------------------
[14:37:25.506] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:37:25.506] <TB0>     INFO:    ----------------------------------------------------------------------
[14:37:25.609] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 70.0312 mA
[14:37:25.710] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.1688 mA
[14:37:25.811] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  83 Ia 24.7687 mA
[14:37:25.912] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  79 Ia 23.1688 mA
[14:37:26.013] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  84 Ia 24.7687 mA
[14:37:26.113] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  80 Ia 23.9688 mA
[14:37:26.215] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.1688 mA
[14:37:26.315] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  83 Ia 24.7687 mA
[14:37:26.416] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  79 Ia 23.1688 mA
[14:37:26.516] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  84 Ia 24.7687 mA
[14:37:26.618] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  80 Ia 23.9688 mA
[14:37:26.719] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 25.5688 mA
[14:37:26.820] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  70 Ia 24.7687 mA
[14:37:26.921] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  66 Ia 23.1688 mA
[14:37:27.021] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  71 Ia 24.7687 mA
[14:37:27.122] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  67 Ia 23.1688 mA
[14:37:27.223] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  72 Ia 23.9688 mA
[14:37:27.324] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.9688 mA
[14:37:27.426] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.9688 mA
[14:37:27.528] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 24.7687 mA
[14:37:27.628] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  74 Ia 23.9688 mA
[14:37:27.729] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 21.5687 mA
[14:37:27.830] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  93 Ia 24.7687 mA
[14:37:27.931] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  89 Ia 23.9688 mA
[14:37:28.032] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.9688 mA
[14:37:28.134] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.1688 mA
[14:37:28.235] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  83 Ia 23.9688 mA
[14:37:28.337] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.1688 mA
[14:37:28.438] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  83 Ia 24.7687 mA
[14:37:28.538] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  79 Ia 23.1688 mA
[14:37:28.639] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  84 Ia 24.7687 mA
[14:37:28.740] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  80 Ia 23.9688 mA
[14:37:28.842] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.3687 mA
[14:37:28.943] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  88 Ia 23.9688 mA
[14:37:29.045] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 25.5688 mA
[14:37:29.146] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  70 Ia 23.9688 mA
[14:37:29.247] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.1688 mA
[14:37:29.348] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  83 Ia 24.7687 mA
[14:37:29.449] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  79 Ia 23.9688 mA
[14:37:29.550] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 24.7687 mA
[14:37:29.651] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  74 Ia 23.9688 mA
[14:37:29.753] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.9688 mA
[14:37:29.855] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.3687 mA
[14:37:29.955] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  88 Ia 24.7687 mA
[14:37:30.056] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  84 Ia 24.7687 mA
[14:37:30.156] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  80 Ia 23.9688 mA
[14:37:30.185] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[14:37:30.185] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  80
[14:37:30.185] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  72
[14:37:30.185] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  78
[14:37:30.185] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[14:37:30.185] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  74
[14:37:30.185] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  89
[14:37:30.185] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  78
[14:37:30.185] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  83
[14:37:30.186] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  80
[14:37:30.186] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  88
[14:37:30.186] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  70
[14:37:30.186] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  79
[14:37:30.186] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  74
[14:37:30.186] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  78
[14:37:30.186] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  80
[14:37:32.014] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[14:37:32.014] <TB0>     INFO: i(loss) [mA/ROC]:     20.1  19.3  20.9  20.9  20.1  20.1  20.1  19.3  20.1  20.1  20.1  20.1  20.1  19.3  20.1  20.1
[14:37:32.048] <TB0>     INFO:    ----------------------------------------------------------------------
[14:37:32.048] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[14:37:32.048] <TB0>     INFO:    ----------------------------------------------------------------------
[14:37:32.184] <TB0>     INFO: Expecting 231680 events.
[14:37:40.321] <TB0>     INFO: 231680 events read in total (7420ms).
[14:37:40.478] <TB0>     INFO: Test took 8427ms.
[14:37:40.681] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 94 and Delta(CalDel) = 61
[14:37:40.685] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 81 and Delta(CalDel) = 66
[14:37:40.689] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 82 and Delta(CalDel) = 60
[14:37:40.692] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 90 and Delta(CalDel) = 62
[14:37:40.696] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 100 and Delta(CalDel) = 61
[14:37:40.700] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 63
[14:37:40.703] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 62 and Delta(CalDel) = 62
[14:37:40.707] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 83 and Delta(CalDel) = 62
[14:37:40.710] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 89 and Delta(CalDel) = 59
[14:37:40.714] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 81 and Delta(CalDel) = 65
[14:37:40.717] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 87 and Delta(CalDel) = 57
[14:37:40.721] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 87 and Delta(CalDel) = 57
[14:37:40.724] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 89 and Delta(CalDel) = 63
[14:37:40.728] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 84 and Delta(CalDel) = 58
[14:37:40.731] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 77 and Delta(CalDel) = 61
[14:37:40.735] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 83 and Delta(CalDel) = 68
[14:37:40.776] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:37:40.813] <TB0>     INFO:    ----------------------------------------------------------------------
[14:37:40.813] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:37:40.813] <TB0>     INFO:    ----------------------------------------------------------------------
[14:37:40.949] <TB0>     INFO: Expecting 231680 events.
[14:37:49.023] <TB0>     INFO: 231680 events read in total (7359ms).
[14:37:49.028] <TB0>     INFO: Test took 8211ms.
[14:37:49.049] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[14:37:49.365] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 169 +/- 34
[14:37:49.369] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 29.5
[14:37:49.372] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[14:37:49.376] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30.5
[14:37:49.380] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 32
[14:37:49.383] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[14:37:49.387] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30.5
[14:37:49.390] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[14:37:49.395] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 32
[14:37:49.399] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 28.5
[14:37:49.402] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 29.5
[14:37:49.406] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 31
[14:37:49.409] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[14:37:49.413] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[14:37:49.416] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 166 +/- 34.5
[14:37:49.454] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:37:49.454] <TB0>     INFO: CalDel:      143   169   133   137   140   134   144   130   128   146   124   127   139   131   144   166
[14:37:49.454] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:37:49.458] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C0.dat
[14:37:49.458] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C1.dat
[14:37:49.469] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C2.dat
[14:37:49.470] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C3.dat
[14:37:49.470] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C4.dat
[14:37:49.470] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C5.dat
[14:37:49.470] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C6.dat
[14:37:49.470] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C7.dat
[14:37:49.470] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C8.dat
[14:37:49.470] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C9.dat
[14:37:49.470] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C10.dat
[14:37:49.471] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C11.dat
[14:37:49.471] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C12.dat
[14:37:49.471] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C13.dat
[14:37:49.471] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C14.dat
[14:37:49.471] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C15.dat
[14:37:49.471] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:37:49.471] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:37:49.471] <TB0>     INFO: PixTestPretest::doTest() done, duration: 42 seconds
[14:37:49.471] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:37:49.558] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:37:49.558] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:37:49.558] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:37:49.558] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:37:49.561] <TB0>     INFO: ######################################################################
[14:37:49.561] <TB0>     INFO: PixTestTiming::doTest()
[14:37:49.561] <TB0>     INFO: ######################################################################
[14:37:49.562] <TB0>     INFO:    ----------------------------------------------------------------------
[14:37:49.562] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[14:37:49.562] <TB0>     INFO:    ----------------------------------------------------------------------
[14:37:49.562] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:37:51.458] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:37:53.730] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:37:55.004] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:37:58.277] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:38:00.550] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:38:02.822] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:38:05.095] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:38:07.369] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:38:08.889] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:38:11.163] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:38:13.435] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:38:15.708] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:38:17.982] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:38:20.255] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:38:22.529] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:38:24.804] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:38:26.324] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:38:27.845] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:38:29.364] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:38:30.884] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:38:32.404] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:38:33.924] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:38:35.444] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:38:36.965] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:38:38.486] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:38:41.885] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:38:45.284] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:38:48.496] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:38:51.895] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:38:55.106] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:38:58.506] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:39:01.530] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:39:03.051] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:39:04.571] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:39:06.091] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:39:07.612] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:39:09.132] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:39:10.652] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:39:12.173] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:39:13.692] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:39:15.966] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:39:18.239] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:39:20.512] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:39:22.788] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:39:25.061] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:39:27.335] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:39:29.610] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:39:31.883] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:39:34.157] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:39:36.431] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:39:38.704] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:39:40.977] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:39:43.250] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:39:45.524] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:39:47.796] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:39:50.069] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:39:52.342] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:39:54.616] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:39:56.889] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:39:59.163] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:40:01.436] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:40:03.710] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:40:05.984] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:40:08.258] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:40:10.531] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:40:12.805] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:40:15.079] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:40:17.352] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:40:19.625] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:40:21.898] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:40:24.171] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:40:26.446] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:40:28.718] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:40:30.991] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:40:33.265] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:40:35.539] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:40:37.812] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:40:40.085] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:40:42.358] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:40:44.632] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:40:46.152] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:40:47.671] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:40:49.191] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:40:50.710] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:40:52.230] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:40:53.749] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:40:55.268] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:40:56.788] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:40:58.308] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:40:59.828] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:41:01.347] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:41:02.867] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:41:04.386] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:41:05.905] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:41:07.425] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:41:08.945] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:41:10.465] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:41:11.986] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:41:13.508] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:41:15.029] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:41:16.550] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:41:20.892] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:41:22.412] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:41:23.934] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:41:26.207] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:41:28.480] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:41:30.754] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:41:33.027] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:41:35.300] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:41:37.574] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:41:39.847] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:41:41.366] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:41:43.639] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:41:45.913] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:41:48.186] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:41:50.459] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:41:52.732] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:41:55.006] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:41:57.279] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:41:59.552] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:42:01.826] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:42:04.098] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:42:06.372] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:42:08.645] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:42:10.918] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:42:13.192] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:42:15.464] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:42:18.123] <TB0>     INFO: TBM Phase Settings: 236
[14:42:18.123] <TB0>     INFO: 400MHz Phase: 3
[14:42:18.123] <TB0>     INFO: 160MHz Phase: 7
[14:42:18.123] <TB0>     INFO: Functional Phase Area: 5
[14:42:18.126] <TB0>     INFO: Test took 268565 ms.
[14:42:18.126] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:42:18.126] <TB0>     INFO:    ----------------------------------------------------------------------
[14:42:18.126] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[14:42:18.126] <TB0>     INFO:    ----------------------------------------------------------------------
[14:42:18.126] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:42:21.148] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:42:23.045] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:42:24.941] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:42:26.836] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:42:28.731] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:42:30.626] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:42:32.522] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:42:35.922] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:42:37.442] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:42:38.962] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:42:40.484] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:42:41.003] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:42:43.525] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:42:45.044] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:42:46.564] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:42:48.084] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:42:49.604] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:42:51.124] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:42:53.397] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:42:55.670] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:42:57.944] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:43:00.217] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:43:02.490] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:43:04.010] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:43:05.530] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:43:07.050] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:43:09.324] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:43:11.597] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:43:13.870] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:43:16.144] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:43:18.418] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:43:19.938] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:43:21.458] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:43:22.978] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:43:25.251] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:43:27.524] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:43:29.799] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:43:32.079] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:43:34.353] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:43:35.845] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:43:37.364] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:43:38.885] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:43:41.158] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:43:43.431] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:43:45.706] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:43:47.979] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:43:50.254] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:43:51.774] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:43:53.294] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:43:54.813] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:43:57.086] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:43:59.360] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:44:01.633] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:44:03.906] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:44:06.179] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:44:07.699] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:44:09.219] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:44:10.740] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:44:12.260] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:44:13.780] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:44:15.300] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:44:16.820] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:44:18.341] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:44:20.243] <TB0>     INFO: ROC Delay Settings: 228
[14:44:20.244] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[14:44:20.244] <TB0>     INFO: ROC Port 0 Delay: 4
[14:44:20.244] <TB0>     INFO: ROC Port 1 Delay: 4
[14:44:20.244] <TB0>     INFO: Functional ROC Area: 5
[14:44:20.247] <TB0>     INFO: Test took 122121 ms.
[14:44:20.247] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[14:44:20.247] <TB0>     INFO:    ----------------------------------------------------------------------
[14:44:20.247] <TB0>     INFO:    PixTestTiming::TimingTest()
[14:44:20.247] <TB0>     INFO:    ----------------------------------------------------------------------
[14:44:21.387] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4068 4068 4068 4068 4068 4069 4069 4069 e062 c000 a101 80c0 4068 4068 4068 4068 4069 4069 4069 4069 e062 c000 
[14:44:21.387] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4068 4068 4069 4069 4068 4068 4068 4069 e022 c000 a102 8000 4068 4068 4069 4069 4068 4068 4069 4069 e022 c000 
[14:44:21.387] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4068 4069 4068 4069 4068 4068 4068 4069 e022 c000 a103 8040 4068 4069 4068 4069 4068 4069 4068 4068 e022 c000 
[14:44:21.387] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:44:35.554] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:35.554] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:44:49.738] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:49.738] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:45:03.970] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:03.970] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:45:18.224] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:18.224] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:45:32.510] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:32.510] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:45:46.774] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:46.774] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:46:00.992] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:00.992] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:46:15.111] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:15.111] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:46:29.273] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:29.273] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:46:43.415] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:43.798] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:43.812] <TB0>     INFO: Decoding statistics:
[14:46:43.812] <TB0>     INFO:   General information:
[14:46:43.812] <TB0>     INFO: 	 16bit words read:         240000000
[14:46:43.812] <TB0>     INFO: 	 valid events total:       20000000
[14:46:43.812] <TB0>     INFO: 	 empty events:             20000000
[14:46:43.812] <TB0>     INFO: 	 valid events with pixels: 0
[14:46:43.812] <TB0>     INFO: 	 valid pixel hits:         0
[14:46:43.812] <TB0>     INFO:   Event errors: 	           0
[14:46:43.812] <TB0>     INFO: 	 start marker:             0
[14:46:43.812] <TB0>     INFO: 	 stop marker:              0
[14:46:43.812] <TB0>     INFO: 	 overflow:                 0
[14:46:43.812] <TB0>     INFO: 	 invalid 5bit words:       0
[14:46:43.812] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[14:46:43.812] <TB0>     INFO:   TBM errors: 		           0
[14:46:43.812] <TB0>     INFO: 	 flawed TBM headers:       0
[14:46:43.812] <TB0>     INFO: 	 flawed TBM trailers:      0
[14:46:43.812] <TB0>     INFO: 	 event ID mismatches:      0
[14:46:43.812] <TB0>     INFO:   ROC errors: 		           0
[14:46:43.812] <TB0>     INFO: 	 missing ROC header(s):    0
[14:46:43.812] <TB0>     INFO: 	 misplaced readback start: 0
[14:46:43.812] <TB0>     INFO:   Pixel decoding errors:	   0
[14:46:43.812] <TB0>     INFO: 	 pixel data incomplete:    0
[14:46:43.812] <TB0>     INFO: 	 pixel address:            0
[14:46:43.812] <TB0>     INFO: 	 pulse height fill bit:    0
[14:46:43.812] <TB0>     INFO: 	 buffer corruption:        0
[14:46:43.813] <TB0>     INFO:    ----------------------------------------------------------------------
[14:46:43.813] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:46:43.813] <TB0>     INFO:    ----------------------------------------------------------------------
[14:46:43.813] <TB0>     INFO:    ----------------------------------------------------------------------
[14:46:43.813] <TB0>     INFO:    Read back bit status: 1
[14:46:43.813] <TB0>     INFO:    ----------------------------------------------------------------------
[14:46:43.813] <TB0>     INFO:    ----------------------------------------------------------------------
[14:46:43.813] <TB0>     INFO:    Timings are good!
[14:46:43.813] <TB0>     INFO:    ----------------------------------------------------------------------
[14:46:43.813] <TB0>     INFO: Test took 143566 ms.
[14:46:43.813] <TB0>     INFO: PixTestTiming::TimingTest() done.
[14:46:43.813] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:46:43.813] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:46:43.813] <TB0>     INFO: PixTestTiming::doTest took 534255 ms.
[14:46:43.813] <TB0>     INFO: PixTestTiming::doTest() done
[14:46:43.813] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:46:43.813] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[14:46:43.813] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[14:46:43.813] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[14:46:43.814] <TB0>     INFO: Write out ROCDelayScan3_V0
[14:46:43.814] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:46:43.814] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:46:44.164] <TB0>     INFO: ######################################################################
[14:46:44.164] <TB0>     INFO: PixTestAlive::doTest()
[14:46:44.164] <TB0>     INFO: ######################################################################
[14:46:44.167] <TB0>     INFO:    ----------------------------------------------------------------------
[14:46:44.167] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:46:44.167] <TB0>     INFO:    ----------------------------------------------------------------------
[14:46:44.169] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:46:44.515] <TB0>     INFO: Expecting 41600 events.
[14:46:48.601] <TB0>     INFO: 41600 events read in total (3371ms).
[14:46:48.601] <TB0>     INFO: Test took 4432ms.
[14:46:48.610] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:48.610] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:46:48.610] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:46:48.982] <TB0>     INFO: PixTestAlive::aliveTest() done
[14:46:48.982] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
[14:46:48.982] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
[14:46:48.985] <TB0>     INFO:    ----------------------------------------------------------------------
[14:46:48.985] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:46:48.985] <TB0>     INFO:    ----------------------------------------------------------------------
[14:46:48.986] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:46:49.329] <TB0>     INFO: Expecting 41600 events.
[14:46:52.314] <TB0>     INFO: 41600 events read in total (2270ms).
[14:46:52.314] <TB0>     INFO: Test took 3328ms.
[14:46:52.314] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:52.314] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:46:52.314] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:46:52.314] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:46:52.720] <TB0>     INFO: PixTestAlive::maskTest() done
[14:46:52.720] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:46:52.724] <TB0>     INFO:    ----------------------------------------------------------------------
[14:46:52.724] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:46:52.724] <TB0>     INFO:    ----------------------------------------------------------------------
[14:46:52.725] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:46:53.071] <TB0>     INFO: Expecting 41600 events.
[14:46:57.174] <TB0>     INFO: 41600 events read in total (3389ms).
[14:46:57.174] <TB0>     INFO: Test took 4449ms.
[14:46:57.182] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:57.182] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:46:57.182] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:46:57.558] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[14:46:57.558] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:46:57.558] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:46:57.558] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:46:57.566] <TB0>     INFO: ######################################################################
[14:46:57.566] <TB0>     INFO: PixTestTrim::doTest()
[14:46:57.566] <TB0>     INFO: ######################################################################
[14:46:57.569] <TB0>     INFO:    ----------------------------------------------------------------------
[14:46:57.569] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:46:57.569] <TB0>     INFO:    ----------------------------------------------------------------------
[14:46:57.645] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:46:57.646] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:46:57.659] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:46:57.659] <TB0>     INFO:     run 1 of 1
[14:46:57.659] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:46:57.002] <TB0>     INFO: Expecting 5025280 events.
[14:47:43.562] <TB0>     INFO: 1415576 events read in total (44846ms).
[14:48:28.152] <TB0>     INFO: 2814824 events read in total (89436ms).
[14:49:12.661] <TB0>     INFO: 4222152 events read in total (133945ms).
[14:49:38.131] <TB0>     INFO: 5025280 events read in total (159415ms).
[14:49:38.174] <TB0>     INFO: Test took 160515ms.
[14:49:38.233] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:38.329] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:49:39.724] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:49:40.001] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:49:42.356] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:49:43.717] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:49:45.087] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:49:46.480] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:49:47.748] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:49:49.056] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:49:50.390] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:49:51.720] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:49:53.005] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:49:54.394] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:49:55.721] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:49:57.048] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:49:58.381] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:49:59.653] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 232296448
[14:49:59.656] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4112 minThrLimit = 99.3962 minThrNLimit = 121.578 -> result = 99.4112 -> 99
[14:49:59.656] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.5338 minThrLimit = 85.4459 minThrNLimit = 102.966 -> result = 85.5338 -> 85
[14:49:59.657] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.7447 minThrLimit = 92.7358 minThrNLimit = 117.663 -> result = 92.7447 -> 92
[14:49:59.657] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.7466 minThrLimit = 93.7207 minThrNLimit = 118.333 -> result = 93.7466 -> 93
[14:49:59.658] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.3849 minThrLimit = 92.3578 minThrNLimit = 118.966 -> result = 92.3849 -> 92
[14:49:59.658] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.28 minThrLimit = 101.247 minThrNLimit = 127.398 -> result = 101.28 -> 101
[14:49:59.659] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 76.0595 minThrLimit = 75.9759 minThrNLimit = 99.3787 -> result = 76.0595 -> 76
[14:49:59.659] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3076 minThrLimit = 91.2968 minThrNLimit = 111.2 -> result = 91.3076 -> 91
[14:49:59.659] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.826 minThrLimit = 90.8187 minThrNLimit = 113.365 -> result = 90.826 -> 90
[14:49:59.660] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6033 minThrLimit = 89.6032 minThrNLimit = 113.41 -> result = 89.6033 -> 89
[14:49:59.660] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.7038 minThrLimit = 85.6681 minThrNLimit = 104.58 -> result = 85.7038 -> 85
[14:49:59.661] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.7989 minThrLimit = 95.7926 minThrNLimit = 123.194 -> result = 95.7989 -> 95
[14:49:59.661] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.8181 minThrLimit = 93.7391 minThrNLimit = 113.999 -> result = 93.8181 -> 93
[14:49:59.662] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.0487 minThrLimit = 89.0451 minThrNLimit = 112.218 -> result = 89.0487 -> 89
[14:49:59.662] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.6496 minThrLimit = 85.64 minThrNLimit = 110.368 -> result = 85.6496 -> 85
[14:49:59.662] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.0226 minThrLimit = 83.9955 minThrNLimit = 102.532 -> result = 84.0226 -> 84
[14:49:59.662] <TB0>     INFO: ROC 0 VthrComp = 99
[14:49:59.662] <TB0>     INFO: ROC 1 VthrComp = 85
[14:49:59.663] <TB0>     INFO: ROC 2 VthrComp = 92
[14:49:59.663] <TB0>     INFO: ROC 3 VthrComp = 93
[14:49:59.663] <TB0>     INFO: ROC 4 VthrComp = 92
[14:49:59.663] <TB0>     INFO: ROC 5 VthrComp = 101
[14:49:59.663] <TB0>     INFO: ROC 6 VthrComp = 76
[14:49:59.663] <TB0>     INFO: ROC 7 VthrComp = 91
[14:49:59.663] <TB0>     INFO: ROC 8 VthrComp = 90
[14:49:59.663] <TB0>     INFO: ROC 9 VthrComp = 89
[14:49:59.663] <TB0>     INFO: ROC 10 VthrComp = 85
[14:49:59.664] <TB0>     INFO: ROC 11 VthrComp = 95
[14:49:59.664] <TB0>     INFO: ROC 12 VthrComp = 93
[14:49:59.664] <TB0>     INFO: ROC 13 VthrComp = 89
[14:49:59.664] <TB0>     INFO: ROC 14 VthrComp = 85
[14:49:59.664] <TB0>     INFO: ROC 15 VthrComp = 84
[14:49:59.664] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:49:59.664] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:49:59.678] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:49:59.678] <TB0>     INFO:     run 1 of 1
[14:49:59.678] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:50:00.026] <TB0>     INFO: Expecting 5025280 events.
[14:50:35.973] <TB0>     INFO: 887136 events read in total (35232ms).
[14:51:09.997] <TB0>     INFO: 1772264 events read in total (69256ms).
[14:51:44.259] <TB0>     INFO: 2657328 events read in total (103518ms).
[14:52:19.537] <TB0>     INFO: 3533104 events read in total (138796ms).
[14:52:54.966] <TB0>     INFO: 4403864 events read in total (174225ms).
[14:53:20.206] <TB0>     INFO: 5025280 events read in total (199465ms).
[14:53:20.290] <TB0>     INFO: Test took 200613ms.
[14:53:20.474] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:20.831] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:53:22.431] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:53:24.081] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:53:25.647] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:53:27.222] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:53:28.796] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:53:30.387] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:53:31.947] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:53:33.545] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:53:35.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:53:36.683] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:53:38.283] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:53:39.854] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:53:41.449] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:53:43.014] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:53:44.571] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:53:46.209] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242688000
[14:53:46.212] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.9441 for pixel 14/5 mean/min/max = 44.6668/31.3007/58.0329
[14:53:46.213] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 66.3128 for pixel 1/2 mean/min/max = 49.054/31.6122/66.4958
[14:53:46.213] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.3546 for pixel 16/3 mean/min/max = 44.8242/34.1971/55.4513
[14:53:46.214] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.2836 for pixel 0/71 mean/min/max = 45.0509/33.5941/56.5076
[14:53:46.214] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.253 for pixel 0/55 mean/min/max = 44.5492/33.4435/55.655
[14:53:46.214] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.8059 for pixel 7/77 mean/min/max = 43.49/31.4945/55.4855
[14:53:46.215] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.508 for pixel 22/46 mean/min/max = 45.626/35.7143/55.5376
[14:53:46.215] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.2919 for pixel 0/5 mean/min/max = 45.859/33.4176/58.3004
[14:53:46.216] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.4892 for pixel 0/18 mean/min/max = 45.1389/34.5613/55.7165
[14:53:46.216] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.0118 for pixel 1/0 mean/min/max = 45.1852/34.1652/56.2052
[14:53:46.216] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.4526 for pixel 25/22 mean/min/max = 45.0333/33.4386/56.628
[14:53:46.217] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.518 for pixel 0/28 mean/min/max = 44.4571/32.9966/55.9176
[14:53:46.217] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.4314 for pixel 0/2 mean/min/max = 46.3164/33.1315/59.5013
[14:53:46.217] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.2647 for pixel 4/79 mean/min/max = 45.0179/33.5622/56.4737
[14:53:46.218] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.8991 for pixel 24/4 mean/min/max = 43.8765/32.6556/55.0975
[14:53:46.218] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 63.545 for pixel 20/2 mean/min/max = 47.3435/31.1335/63.5536
[14:53:46.218] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:46.350] <TB0>     INFO: Expecting 411648 events.
[14:53:54.008] <TB0>     INFO: 411648 events read in total (6942ms).
[14:53:54.014] <TB0>     INFO: Expecting 411648 events.
[14:54:01.600] <TB0>     INFO: 411648 events read in total (6924ms).
[14:54:01.609] <TB0>     INFO: Expecting 411648 events.
[14:54:09.165] <TB0>     INFO: 411648 events read in total (6888ms).
[14:54:09.177] <TB0>     INFO: Expecting 411648 events.
[14:54:16.752] <TB0>     INFO: 411648 events read in total (6917ms).
[14:54:16.765] <TB0>     INFO: Expecting 411648 events.
[14:54:24.348] <TB0>     INFO: 411648 events read in total (6918ms).
[14:54:24.364] <TB0>     INFO: Expecting 411648 events.
[14:54:31.974] <TB0>     INFO: 411648 events read in total (6950ms).
[14:54:31.993] <TB0>     INFO: Expecting 411648 events.
[14:54:39.612] <TB0>     INFO: 411648 events read in total (6962ms).
[14:54:39.636] <TB0>     INFO: Expecting 411648 events.
[14:54:46.963] <TB0>     INFO: 411648 events read in total (6675ms).
[14:54:46.985] <TB0>     INFO: Expecting 411648 events.
[14:54:54.392] <TB0>     INFO: 411648 events read in total (6748ms).
[14:54:54.419] <TB0>     INFO: Expecting 411648 events.
[14:55:01.814] <TB0>     INFO: 411648 events read in total (6745ms).
[14:55:01.841] <TB0>     INFO: Expecting 411648 events.
[14:55:09.338] <TB0>     INFO: 411648 events read in total (6848ms).
[14:55:09.368] <TB0>     INFO: Expecting 411648 events.
[14:55:16.845] <TB0>     INFO: 411648 events read in total (6835ms).
[14:55:16.877] <TB0>     INFO: Expecting 411648 events.
[14:55:24.390] <TB0>     INFO: 411648 events read in total (6870ms).
[14:55:24.425] <TB0>     INFO: Expecting 411648 events.
[14:55:31.860] <TB0>     INFO: 411648 events read in total (6791ms).
[14:55:31.898] <TB0>     INFO: Expecting 411648 events.
[14:55:39.499] <TB0>     INFO: 411648 events read in total (6963ms).
[14:55:39.540] <TB0>     INFO: Expecting 411648 events.
[14:55:47.053] <TB0>     INFO: 411648 events read in total (6883ms).
[14:55:47.094] <TB0>     INFO: Test took 120876ms.
[14:55:47.591] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1568 < 35 for itrim = 107; old thr = 34.2838 ... break
[14:55:47.616] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1466 < 35 for itrim = 120; old thr = 34.6122 ... break
[14:55:47.661] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0225 < 35 for itrim = 107; old thr = 33.6294 ... break
[14:55:47.691] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0649 < 35 for itrim = 90; old thr = 33.8717 ... break
[14:55:47.722] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0583 < 35 for itrim = 90; old thr = 33.7484 ... break
[14:55:47.761] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0204 < 35 for itrim = 97; old thr = 34.1726 ... break
[14:55:47.796] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7228 < 35 for itrim+1 = 96; old thr = 34.8349 ... break
[14:55:47.822] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4908 < 35 for itrim = 92; old thr = 34.1641 ... break
[14:55:47.854] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1063 < 35 for itrim = 97; old thr = 34.6368 ... break
[14:55:47.889] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1421 < 35 for itrim = 96; old thr = 33.9225 ... break
[14:55:47.924] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3179 < 35 for itrim+1 = 92; old thr = 34.9711 ... break
[14:55:47.963] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.112 < 35 for itrim = 99; old thr = 34.7941 ... break
[14:55:47.989] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9473 < 35 for itrim+1 = 98; old thr = 34.338 ... break
[14:55:48.018] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2421 < 35 for itrim = 91; old thr = 34.5594 ... break
[14:55:48.064] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6748 < 35 for itrim = 98; old thr = 34.0477 ... break
[14:55:48.089] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1156 < 35 for itrim+1 = 106; old thr = 34.8999 ... break
[14:55:48.167] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:55:48.178] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:55:48.178] <TB0>     INFO:     run 1 of 1
[14:55:48.178] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:55:48.521] <TB0>     INFO: Expecting 5025280 events.
[14:56:24.187] <TB0>     INFO: 871456 events read in total (34951ms).
[14:56:58.292] <TB0>     INFO: 1741632 events read in total (69057ms).
[14:57:33.525] <TB0>     INFO: 2611336 events read in total (104290ms).
[14:58:08.438] <TB0>     INFO: 3470848 events read in total (139202ms).
[14:58:43.381] <TB0>     INFO: 4326328 events read in total (174145ms).
[14:59:11.898] <TB0>     INFO: 5025280 events read in total (202662ms).
[14:59:11.992] <TB0>     INFO: Test took 203814ms.
[14:59:12.184] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:59:12.548] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:59:14.120] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:59:15.707] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:59:17.224] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:59:18.752] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:59:20.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:59:21.788] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:59:23.296] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:59:24.846] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:59:26.392] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:59:27.895] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:59:29.438] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:59:30.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:59:32.506] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:59:34.032] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:59:35.517] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:59:37.106] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 274497536
[14:59:37.108] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.497670 .. 255.000000
[14:59:37.182] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 255 (-1/-1) hits flags = 528 (plus default)
[14:59:37.192] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:59:37.192] <TB0>     INFO:     run 1 of 1
[14:59:37.192] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:59:37.535] <TB0>     INFO: Expecting 8220160 events.
[15:00:12.152] <TB0>     INFO: 811440 events read in total (33902ms).
[15:00:45.383] <TB0>     INFO: 1623080 events read in total (67133ms).
[15:01:18.669] <TB0>     INFO: 2434768 events read in total (100419ms).
[15:01:52.447] <TB0>     INFO: 3246072 events read in total (134197ms).
[15:02:28.066] <TB0>     INFO: 4057896 events read in total (169816ms).
[15:03:01.719] <TB0>     INFO: 4869224 events read in total (203469ms).
[15:03:35.121] <TB0>     INFO: 5679216 events read in total (236871ms).
[15:04:08.884] <TB0>     INFO: 6488456 events read in total (270634ms).
[15:04:43.354] <TB0>     INFO: 7297112 events read in total (305105ms).
[15:05:17.407] <TB0>     INFO: 8106024 events read in total (339157ms).
[15:05:22.545] <TB0>     INFO: 8220160 events read in total (344295ms).
[15:05:22.651] <TB0>     INFO: Test took 345460ms.
[15:05:22.995] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:23.651] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:05:25.539] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:05:27.458] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:05:29.310] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:05:31.165] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:05:33.015] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:05:34.889] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:05:36.751] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:05:38.655] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:05:40.546] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:05:42.428] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:05:44.337] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:05:46.313] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:05:48.317] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:05:50.249] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:05:52.160] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:05:54.159] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 267767808
[15:05:54.240] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.799102 .. 44.254558
[15:05:54.316] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 54 (-1/-1) hits flags = 528 (plus default)
[15:05:54.327] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:05:54.327] <TB0>     INFO:     run 1 of 1
[15:05:54.327] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:05:54.669] <TB0>     INFO: Expecting 1597440 events.
[15:06:35.990] <TB0>     INFO: 1163128 events read in total (40606ms).
[15:06:51.698] <TB0>     INFO: 1597440 events read in total (56314ms).
[15:06:51.724] <TB0>     INFO: Test took 57399ms.
[15:06:51.766] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:06:51.834] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:06:52.797] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:06:53.767] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:06:54.824] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:06:55.828] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:06:56.832] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:06:57.834] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:06:58.834] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:06:59.829] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:07:00.825] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:07:01.828] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:07:02.826] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:07:03.829] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:07:04.824] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:07:05.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:07:06.821] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:07:07.817] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 337027072
[15:07:07.900] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.459365 .. 40.521691
[15:07:07.974] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 50 (-1/-1) hits flags = 528 (plus default)
[15:07:07.984] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:07:07.984] <TB0>     INFO:     run 1 of 1
[15:07:07.985] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:07:08.328] <TB0>     INFO: Expecting 1264640 events.
[15:07:50.905] <TB0>     INFO: 1163920 events read in total (41863ms).
[15:07:54.878] <TB0>     INFO: 1264640 events read in total (45837ms).
[15:07:54.896] <TB0>     INFO: Test took 46912ms.
[15:07:54.927] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:54.981] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:07:55.905] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:07:56.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:07:57.743] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:07:58.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:07:59.593] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:08:00.520] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:08:01.448] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:08:02.375] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:08:03.299] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:08:04.226] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:08:05.150] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:08:06.076] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:08:06.996] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:08:07.921] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:08:08.849] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:08:09.772] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 339779584
[15:08:09.853] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.989441 .. 39.867648
[15:08:09.933] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 49 (-1/-1) hits flags = 528 (plus default)
[15:08:09.944] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:08:09.944] <TB0>     INFO:     run 1 of 1
[15:08:09.944] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:08:10.297] <TB0>     INFO: Expecting 1164800 events.
[15:08:52.381] <TB0>     INFO: 1160872 events read in total (41367ms).
[15:08:52.926] <TB0>     INFO: 1164800 events read in total (41912ms).
[15:08:52.939] <TB0>     INFO: Test took 42995ms.
[15:08:52.969] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:08:53.030] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:08:54.335] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:08:55.620] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:08:56.585] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:08:57.551] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:08:58.512] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:08:59.474] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:09:00.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:09:01.386] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:09:02.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:09:03.295] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:09:04.244] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:09:05.198] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:09:06.145] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:09:07.100] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:09:08.054] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:09:08.003] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 339992576
[15:09:09.086] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:09:09.086] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:09:09.097] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:09:09.097] <TB0>     INFO:     run 1 of 1
[15:09:09.097] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:09:09.440] <TB0>     INFO: Expecting 1364480 events.
[15:09:50.636] <TB0>     INFO: 1075944 events read in total (40481ms).
[15:10:02.309] <TB0>     INFO: 1364480 events read in total (52154ms).
[15:10:02.325] <TB0>     INFO: Test took 53228ms.
[15:10:02.363] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:02.458] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:10:03.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:10:04.971] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:10:06.114] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:10:07.171] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:10:08.189] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:10:09.201] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:10:10.215] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:10:11.229] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:10:12.240] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:10:13.251] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:10:14.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:10:15.269] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:10:16.282] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:10:17.296] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:10:18.312] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:10:19.318] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357326848
[15:10:19.354] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C0.dat
[15:10:19.354] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C1.dat
[15:10:19.354] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C2.dat
[15:10:19.354] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C3.dat
[15:10:19.354] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C4.dat
[15:10:19.354] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C5.dat
[15:10:19.354] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C6.dat
[15:10:19.355] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C7.dat
[15:10:19.355] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C8.dat
[15:10:19.355] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C9.dat
[15:10:19.355] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C10.dat
[15:10:19.355] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C11.dat
[15:10:19.355] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C12.dat
[15:10:19.355] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C13.dat
[15:10:19.355] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C14.dat
[15:10:19.355] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C15.dat
[15:10:19.355] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C0.dat
[15:10:19.363] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C1.dat
[15:10:19.370] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C2.dat
[15:10:19.377] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C3.dat
[15:10:19.384] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C4.dat
[15:10:19.391] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C5.dat
[15:10:19.398] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C6.dat
[15:10:19.405] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C7.dat
[15:10:19.412] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C8.dat
[15:10:19.419] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C9.dat
[15:10:19.426] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C10.dat
[15:10:19.433] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C11.dat
[15:10:19.440] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C12.dat
[15:10:19.447] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C13.dat
[15:10:19.454] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C14.dat
[15:10:19.461] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C15.dat
[15:10:19.468] <TB0>     INFO: PixTestTrim::trimTest() done
[15:10:19.468] <TB0>     INFO: vtrim:     107 120 107  90  90  97  96  92  97  96  92  99  98  91  98 106 
[15:10:19.468] <TB0>     INFO: vthrcomp:   99  85  92  93  92 101  76  91  90  89  85  95  93  89  85  84 
[15:10:19.468] <TB0>     INFO: vcal mean:  34.99  35.01  34.99  34.97  34.97  34.95  35.02  35.00  35.02  34.97  34.97  35.00  35.01  34.98  35.00  34.99 
[15:10:19.468] <TB0>     INFO: vcal RMS:    0.86   0.98   0.78   0.80   0.78   0.83   0.75   0.83   0.76   0.77   0.84   0.94   0.84   0.75   0.77   0.92 
[15:10:19.468] <TB0>     INFO: bits mean:   9.67   9.36   9.76   9.15   9.64  10.30   9.15   8.70   8.94   9.57   9.53   9.23   8.77   8.97  10.10   9.21 
[15:10:19.468] <TB0>     INFO: bits RMS:    2.73   2.56   2.34   2.70   2.56   2.52   2.36   2.80   2.60   2.43   2.66   2.77   2.84   2.78   2.45   2.76 
[15:10:19.479] <TB0>     INFO:    ----------------------------------------------------------------------
[15:10:19.479] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:10:19.479] <TB0>     INFO:    ----------------------------------------------------------------------
[15:10:19.481] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:10:19.481] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:10:19.493] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:10:19.493] <TB0>     INFO:     run 1 of 1
[15:10:19.493] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:10:19.836] <TB0>     INFO: Expecting 4160000 events.
[15:11:05.883] <TB0>     INFO: 1123985 events read in total (45332ms).
[15:11:51.627] <TB0>     INFO: 2238690 events read in total (91076ms).
[15:12:36.728] <TB0>     INFO: 3340835 events read in total (136177ms).
[15:13:12.426] <TB0>     INFO: 4160000 events read in total (171875ms).
[15:13:12.492] <TB0>     INFO: Test took 172999ms.
[15:13:12.637] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:13:12.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:13:14.972] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:13:17.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:13:19.142] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:13:21.125] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:13:23.026] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:13:24.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:13:26.928] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:13:28.879] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:13:30.786] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:13:32.693] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:13:34.597] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:13:36.503] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:13:38.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:13:40.400] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:13:42.370] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:13:44.346] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 339345408
[15:13:44.346] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:13:44.420] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:13:44.420] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:13:44.431] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:13:44.431] <TB0>     INFO:     run 1 of 1
[15:13:44.431] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:13:44.774] <TB0>     INFO: Expecting 3348800 events.
[15:14:33.015] <TB0>     INFO: 1206400 events read in total (47526ms).
[15:15:19.050] <TB0>     INFO: 2392440 events read in total (93561ms).
[15:15:56.254] <TB0>     INFO: 3348800 events read in total (130765ms).
[15:15:56.297] <TB0>     INFO: Test took 131866ms.
[15:15:56.388] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:15:56.563] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:15:58.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:15:59.888] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:16:01.601] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:16:03.275] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:16:05.275] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:16:06.989] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:16:08.680] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:16:10.344] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:16:12.026] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:16:13.703] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:16:15.386] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:16:17.058] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:16:18.697] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:16:20.376] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:16:22.067] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:16:23.751] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 385593344
[15:16:23.752] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:16:23.825] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:16:23.825] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:16:23.837] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:16:23.837] <TB0>     INFO:     run 1 of 1
[15:16:23.837] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:16:24.186] <TB0>     INFO: Expecting 3140800 events.
[15:17:13.674] <TB0>     INFO: 1254915 events read in total (48773ms).
[15:18:01.973] <TB0>     INFO: 2482870 events read in total (97072ms).
[15:18:27.993] <TB0>     INFO: 3140800 events read in total (123093ms).
[15:18:28.028] <TB0>     INFO: Test took 124191ms.
[15:18:28.113] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:28.284] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:18:30.184] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:18:31.885] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:18:33.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:18:35.359] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:18:37.054] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:18:38.638] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:18:40.376] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:18:42.155] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:18:43.981] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:18:45.810] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:18:47.529] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:18:49.220] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:18:50.824] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:18:52.470] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:18:54.098] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:18:55.698] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 385667072
[15:18:55.699] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:18:55.775] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:18:55.775] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[15:18:55.787] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:18:55.787] <TB0>     INFO:     run 1 of 1
[15:18:55.787] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:18:56.135] <TB0>     INFO: Expecting 3182400 events.
[15:19:45.443] <TB0>     INFO: 1244000 events read in total (48593ms).
[15:20:33.528] <TB0>     INFO: 2462225 events read in total (96678ms).
[15:21:02.257] <TB0>     INFO: 3182400 events read in total (125407ms).
[15:21:02.296] <TB0>     INFO: Test took 126509ms.
[15:21:02.373] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:02.520] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:21:04.173] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:21:05.859] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:21:07.563] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:21:09.266] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:21:10.986] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:21:12.719] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:21:14.553] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:21:16.335] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:21:18.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:21:20.250] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:21:22.319] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:21:24.220] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:21:26.169] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:21:27.975] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:21:29.916] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:21:32.086] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 385667072
[15:21:32.087] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:21:32.166] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:21:32.166] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[15:21:32.177] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:21:32.177] <TB0>     INFO:     run 1 of 1
[15:21:32.177] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:21:32.569] <TB0>     INFO: Expecting 3182400 events.
[15:22:21.688] <TB0>     INFO: 1243240 events read in total (48404ms).
[15:23:09.822] <TB0>     INFO: 2460835 events read in total (96538ms).
[15:23:38.451] <TB0>     INFO: 3182400 events read in total (125167ms).
[15:23:38.489] <TB0>     INFO: Test took 126311ms.
[15:23:38.565] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:38.712] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:23:40.292] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:23:41.908] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:23:43.543] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:23:45.169] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:23:46.805] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:23:48.387] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:23:50.065] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:23:51.667] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:23:53.305] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:23:54.938] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:23:56.581] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:23:58.203] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:23:59.784] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:24:01.422] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:24:03.068] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:24:04.688] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 385667072
[15:24:04.689] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.7734, thr difference RMS: 1.49972
[15:24:04.690] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.81982, thr difference RMS: 1.62815
[15:24:04.690] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.87138, thr difference RMS: 1.4729
[15:24:04.691] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.90275, thr difference RMS: 1.65791
[15:24:04.691] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.58363, thr difference RMS: 1.48415
[15:24:04.691] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.97568, thr difference RMS: 1.78456
[15:24:04.691] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.44078, thr difference RMS: 1.3202
[15:24:04.691] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.59518, thr difference RMS: 1.67701
[15:24:04.692] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.72515, thr difference RMS: 1.58154
[15:24:04.692] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.43904, thr difference RMS: 1.42793
[15:24:04.692] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.55141, thr difference RMS: 1.63503
[15:24:04.692] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.85567, thr difference RMS: 1.62581
[15:24:04.693] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.06369, thr difference RMS: 1.81513
[15:24:04.693] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.00359, thr difference RMS: 1.41143
[15:24:04.693] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.36579, thr difference RMS: 1.25594
[15:24:04.693] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.21111, thr difference RMS: 1.58271
[15:24:04.694] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.63144, thr difference RMS: 1.48963
[15:24:04.694] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.75745, thr difference RMS: 1.61458
[15:24:04.694] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.89145, thr difference RMS: 1.463
[15:24:04.694] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.94768, thr difference RMS: 1.63572
[15:24:04.694] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.71848, thr difference RMS: 1.47497
[15:24:04.695] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.04719, thr difference RMS: 1.73822
[15:24:04.695] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.35735, thr difference RMS: 1.33396
[15:24:04.695] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.51598, thr difference RMS: 1.6633
[15:24:04.695] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.59263, thr difference RMS: 1.58832
[15:24:04.696] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.51649, thr difference RMS: 1.44035
[15:24:04.696] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.63874, thr difference RMS: 1.62019
[15:24:04.696] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.80354, thr difference RMS: 1.64953
[15:24:04.696] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.97612, thr difference RMS: 1.81733
[15:24:04.696] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.98913, thr difference RMS: 1.41508
[15:24:04.697] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.32957, thr difference RMS: 1.25588
[15:24:04.697] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.18157, thr difference RMS: 1.6085
[15:24:04.697] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.60119, thr difference RMS: 1.48899
[15:24:04.697] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.77338, thr difference RMS: 1.61848
[15:24:04.698] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.00555, thr difference RMS: 1.44901
[15:24:04.698] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.14979, thr difference RMS: 1.62474
[15:24:04.698] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.88334, thr difference RMS: 1.47368
[15:24:04.698] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.22625, thr difference RMS: 1.74823
[15:24:04.698] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.38376, thr difference RMS: 1.31711
[15:24:04.699] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.50513, thr difference RMS: 1.69633
[15:24:04.699] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.54351, thr difference RMS: 1.57131
[15:24:04.699] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.61735, thr difference RMS: 1.42783
[15:24:04.699] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.84237, thr difference RMS: 1.60825
[15:24:04.699] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.82931, thr difference RMS: 1.6349
[15:24:04.700] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.01192, thr difference RMS: 1.8187
[15:24:04.700] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.07011, thr difference RMS: 1.41448
[15:24:04.700] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.42694, thr difference RMS: 1.24232
[15:24:04.700] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.24975, thr difference RMS: 1.56562
[15:24:04.700] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.52996, thr difference RMS: 1.49935
[15:24:04.701] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.79448, thr difference RMS: 1.6081
[15:24:04.701] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.10257, thr difference RMS: 1.44293
[15:24:04.701] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.37822, thr difference RMS: 1.60587
[15:24:04.701] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.1548, thr difference RMS: 1.4489
[15:24:04.701] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.40834, thr difference RMS: 1.74812
[15:24:04.702] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.36755, thr difference RMS: 1.32197
[15:24:04.702] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.55016, thr difference RMS: 1.68039
[15:24:04.702] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.65027, thr difference RMS: 1.56267
[15:24:04.702] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.62422, thr difference RMS: 1.41499
[15:24:04.702] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.0884, thr difference RMS: 1.59224
[15:24:04.703] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 7.83383, thr difference RMS: 1.62701
[15:24:04.703] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.06941, thr difference RMS: 1.81838
[15:24:04.703] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.10797, thr difference RMS: 1.40218
[15:24:04.703] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.43251, thr difference RMS: 1.25457
[15:24:04.704] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.35426, thr difference RMS: 1.58474
[15:24:04.806] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[15:24:04.809] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2227 seconds
[15:24:04.809] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:24:05.518] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:24:05.518] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:24:05.521] <TB0>     INFO: ######################################################################
[15:24:05.521] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[15:24:05.521] <TB0>     INFO: ######################################################################
[15:24:05.521] <TB0>     INFO:    ----------------------------------------------------------------------
[15:24:05.521] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:24:05.521] <TB0>     INFO:    ----------------------------------------------------------------------
[15:24:05.521] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:24:05.532] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:24:05.532] <TB0>     INFO:     run 1 of 1
[15:24:05.532] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:24:05.875] <TB0>     INFO: Expecting 59072000 events.
[15:24:35.507] <TB0>     INFO: 1073000 events read in total (28917ms).
[15:25:03.226] <TB0>     INFO: 2141400 events read in total (56636ms).
[15:25:31.871] <TB0>     INFO: 3210600 events read in total (85281ms).
[15:26:00.527] <TB0>     INFO: 4282400 events read in total (113937ms).
[15:26:28.908] <TB0>     INFO: 5351200 events read in total (142318ms).
[15:26:57.346] <TB0>     INFO: 6421600 events read in total (170756ms).
[15:27:26.316] <TB0>     INFO: 7492200 events read in total (199726ms).
[15:27:55.125] <TB0>     INFO: 8560800 events read in total (228535ms).
[15:28:24.090] <TB0>     INFO: 9631800 events read in total (257500ms).
[15:28:52.914] <TB0>     INFO: 10702400 events read in total (286324ms).
[15:29:21.789] <TB0>     INFO: 11771200 events read in total (315199ms).
[15:29:50.700] <TB0>     INFO: 12843400 events read in total (344110ms).
[15:30:19.662] <TB0>     INFO: 13912200 events read in total (373072ms).
[15:30:48.520] <TB0>     INFO: 14981000 events read in total (401930ms).
[15:31:17.399] <TB0>     INFO: 16053600 events read in total (430809ms).
[15:31:46.231] <TB0>     INFO: 17122000 events read in total (459641ms).
[15:32:14.984] <TB0>     INFO: 18190600 events read in total (488394ms).
[15:32:43.950] <TB0>     INFO: 19262800 events read in total (517360ms).
[15:33:12.724] <TB0>     INFO: 20331400 events read in total (546134ms).
[15:33:41.640] <TB0>     INFO: 21401400 events read in total (575050ms).
[15:34:10.611] <TB0>     INFO: 22473000 events read in total (604021ms).
[15:34:39.426] <TB0>     INFO: 23541800 events read in total (632836ms).
[15:35:08.192] <TB0>     INFO: 24612600 events read in total (661602ms).
[15:35:37.073] <TB0>     INFO: 25683200 events read in total (690483ms).
[15:36:05.807] <TB0>     INFO: 26751800 events read in total (719217ms).
[15:36:34.607] <TB0>     INFO: 27823600 events read in total (748017ms).
[15:37:03.289] <TB0>     INFO: 28892800 events read in total (776699ms).
[15:37:32.158] <TB0>     INFO: 29961000 events read in total (805568ms).
[15:38:01.045] <TB0>     INFO: 31033000 events read in total (834455ms).
[15:38:29.778] <TB0>     INFO: 32101800 events read in total (863188ms).
[15:38:58.539] <TB0>     INFO: 33170200 events read in total (891949ms).
[15:39:27.386] <TB0>     INFO: 34241600 events read in total (920796ms).
[15:39:56.237] <TB0>     INFO: 35310800 events read in total (949647ms).
[15:40:25.180] <TB0>     INFO: 36379000 events read in total (978590ms).
[15:40:54.070] <TB0>     INFO: 37450000 events read in total (1007480ms).
[15:41:22.852] <TB0>     INFO: 38520400 events read in total (1036262ms).
[15:41:51.772] <TB0>     INFO: 39588800 events read in total (1065182ms).
[15:42:20.590] <TB0>     INFO: 40660200 events read in total (1094000ms).
[15:42:49.381] <TB0>     INFO: 41729400 events read in total (1122791ms).
[15:43:18.240] <TB0>     INFO: 42797600 events read in total (1151650ms).
[15:43:47.030] <TB0>     INFO: 43866600 events read in total (1180440ms).
[15:44:15.900] <TB0>     INFO: 44937200 events read in total (1209310ms).
[15:44:44.666] <TB0>     INFO: 46005600 events read in total (1238076ms).
[15:45:13.485] <TB0>     INFO: 47074400 events read in total (1266895ms).
[15:45:42.321] <TB0>     INFO: 48145800 events read in total (1295731ms).
[15:46:11.178] <TB0>     INFO: 49214200 events read in total (1324588ms).
[15:46:39.991] <TB0>     INFO: 50282200 events read in total (1353401ms).
[15:47:08.715] <TB0>     INFO: 51354400 events read in total (1382125ms).
[15:47:37.488] <TB0>     INFO: 52422600 events read in total (1410898ms).
[15:48:06.269] <TB0>     INFO: 53490600 events read in total (1439679ms).
[15:48:35.268] <TB0>     INFO: 54561000 events read in total (1468678ms).
[15:49:03.801] <TB0>     INFO: 55630600 events read in total (1497211ms).
[15:49:32.214] <TB0>     INFO: 56698600 events read in total (1525624ms).
[15:50:00.826] <TB0>     INFO: 57768600 events read in total (1554236ms).
[15:50:29.347] <TB0>     INFO: 58839400 events read in total (1582757ms).
[15:50:35.873] <TB0>     INFO: 59072000 events read in total (1589283ms).
[15:50:35.897] <TB0>     INFO: Test took 1590365ms.
[15:50:35.957] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:50:36.097] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:50:36.097] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:50:37.282] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:50:37.282] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:50:38.467] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:50:38.467] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:50:39.633] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:50:39.633] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:50:40.799] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:50:40.799] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:50:41.950] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:50:41.950] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:50:43.113] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:50:43.113] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:50:44.276] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:50:44.276] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:50:45.442] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:50:45.442] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:50:46.632] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:50:46.632] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:50:47.799] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:50:47.799] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:50:48.980] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:50:48.980] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:50:50.150] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:50:50.150] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:50:51.329] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:50:51.330] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:50:52.504] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:50:52.504] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:50:53.648] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:50:53.649] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:50:54.836] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 497266688
[15:50:54.867] <TB0>     INFO: PixTestScurves::scurves() done 
[15:50:54.867] <TB0>     INFO: Vcal mean:  35.10  35.17  35.08  35.08  35.06  35.07  35.02  35.12  35.12  35.09  35.08  35.07  35.14  35.10  35.09  35.10 
[15:50:54.867] <TB0>     INFO: Vcal RMS:    0.75   0.85   0.66   0.66   0.65   0.70   0.62   0.67   0.62   0.64   0.71   0.85   0.71   0.62   0.64   0.79 
[15:50:54.867] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:50:54.945] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:50:54.945] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:50:54.945] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:50:54.945] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:50:54.945] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:50:54.945] <TB0>     INFO: ######################################################################
[15:50:54.945] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:50:54.945] <TB0>     INFO: ######################################################################
[15:50:54.949] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:50:55.291] <TB0>     INFO: Expecting 41600 events.
[15:50:59.385] <TB0>     INFO: 41600 events read in total (3364ms).
[15:50:59.386] <TB0>     INFO: Test took 4437ms.
[15:50:59.394] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:50:59.394] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:50:59.394] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:50:59.399] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 44, 70] has eff 0/10
[15:50:59.399] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 44, 70]
[15:50:59.400] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 31, 66] has eff 0/10
[15:50:59.400] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 31, 66]
[15:50:59.404] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[15:50:59.404] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:50:59.404] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:50:59.404] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:50:59.739] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:51:00.083] <TB0>     INFO: Expecting 41600 events.
[15:51:04.209] <TB0>     INFO: 41600 events read in total (3411ms).
[15:51:04.209] <TB0>     INFO: Test took 4470ms.
[15:51:04.217] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:51:04.217] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66398
[15:51:04.217] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:51:04.222] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.46
[15:51:04.222] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[15:51:04.222] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.164
[15:51:04.222] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 170
[15:51:04.222] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.001
[15:51:04.222] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,12] phvalue 175
[15:51:04.222] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.196
[15:51:04.222] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[15:51:04.222] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.884
[15:51:04.222] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[15:51:04.223] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.974
[15:51:04.223] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,12] phvalue 186
[15:51:04.223] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.489
[15:51:04.223] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [20 ,5] phvalue 162
[15:51:04.223] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.384
[15:51:04.223] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[15:51:04.223] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.484
[15:51:04.223] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 174
[15:51:04.223] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.845
[15:51:04.223] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 170
[15:51:04.223] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.378
[15:51:04.223] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[15:51:04.224] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.552
[15:51:04.224] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 194
[15:51:04.224] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.297
[15:51:04.224] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 162
[15:51:04.224] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.3
[15:51:04.224] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[15:51:04.224] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.027
[15:51:04.224] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:51:04.224] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.143
[15:51:04.224] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[15:51:04.224] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:51:04.224] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:51:04.224] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:51:04.315] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:51:04.667] <TB0>     INFO: Expecting 41600 events.
[15:51:08.838] <TB0>     INFO: 41600 events read in total (3457ms).
[15:51:08.839] <TB0>     INFO: Test took 4524ms.
[15:51:08.847] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:51:08.847] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:51:08.847] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:51:08.852] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:51:08.853] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 46minph_roc = 12
[15:51:08.853] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.1164
[15:51:08.853] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,60] phvalue 76
[15:51:08.853] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.6504
[15:51:08.853] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 67
[15:51:08.853] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.1163
[15:51:08.853] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 67
[15:51:08.853] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.2834
[15:51:08.854] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 63
[15:51:08.854] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.7978
[15:51:08.854] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 64
[15:51:08.854] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.1963
[15:51:08.854] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 84
[15:51:08.854] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.7199
[15:51:08.854] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 64
[15:51:08.854] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.1165
[15:51:08.854] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 71
[15:51:08.854] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.0871
[15:51:08.854] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 73
[15:51:08.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.2287
[15:51:08.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 73
[15:51:08.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.0036
[15:51:08.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 81
[15:51:08.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.6567
[15:51:08.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,42] phvalue 90
[15:51:08.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 50.1056
[15:51:08.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 50
[15:51:08.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.4215
[15:51:08.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,25] phvalue 69
[15:51:08.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.7022
[15:51:08.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 71
[15:51:08.856] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.9771
[15:51:08.856] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 69
[15:51:08.857] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 60, 0 0
[15:51:09.264] <TB0>     INFO: Expecting 2560 events.
[15:51:10.223] <TB0>     INFO: 2560 events read in total (244ms).
[15:51:10.223] <TB0>     INFO: Test took 1366ms.
[15:51:10.223] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:51:10.223] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 1 1
[15:51:10.731] <TB0>     INFO: Expecting 2560 events.
[15:51:11.686] <TB0>     INFO: 2560 events read in total (241ms).
[15:51:11.687] <TB0>     INFO: Test took 1464ms.
[15:51:11.687] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:51:11.688] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 2 2
[15:51:12.195] <TB0>     INFO: Expecting 2560 events.
[15:51:13.153] <TB0>     INFO: 2560 events read in total (243ms).
[15:51:13.154] <TB0>     INFO: Test took 1466ms.
[15:51:13.154] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:51:13.155] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 3 3
[15:51:13.661] <TB0>     INFO: Expecting 2560 events.
[15:51:14.617] <TB0>     INFO: 2560 events read in total (241ms).
[15:51:14.617] <TB0>     INFO: Test took 1462ms.
[15:51:14.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:51:14.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 4 4
[15:51:15.125] <TB0>     INFO: Expecting 2560 events.
[15:51:16.083] <TB0>     INFO: 2560 events read in total (243ms).
[15:51:16.083] <TB0>     INFO: Test took 1466ms.
[15:51:16.084] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:51:16.084] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 5 5
[15:51:16.591] <TB0>     INFO: Expecting 2560 events.
[15:51:17.548] <TB0>     INFO: 2560 events read in total (243ms).
[15:51:17.549] <TB0>     INFO: Test took 1465ms.
[15:51:17.549] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:51:17.549] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 6 6
[15:51:18.057] <TB0>     INFO: Expecting 2560 events.
[15:51:19.015] <TB0>     INFO: 2560 events read in total (243ms).
[15:51:19.016] <TB0>     INFO: Test took 1467ms.
[15:51:19.018] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:51:19.018] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 7 7
[15:51:19.523] <TB0>     INFO: Expecting 2560 events.
[15:51:20.481] <TB0>     INFO: 2560 events read in total (243ms).
[15:51:20.481] <TB0>     INFO: Test took 1463ms.
[15:51:20.482] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:51:20.482] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 8 8
[15:51:20.989] <TB0>     INFO: Expecting 2560 events.
[15:51:21.948] <TB0>     INFO: 2560 events read in total (243ms).
[15:51:21.948] <TB0>     INFO: Test took 1466ms.
[15:51:21.948] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:51:21.948] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 9 9
[15:51:22.456] <TB0>     INFO: Expecting 2560 events.
[15:51:23.414] <TB0>     INFO: 2560 events read in total (244ms).
[15:51:23.414] <TB0>     INFO: Test took 1466ms.
[15:51:23.414] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:51:23.414] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 10 10
[15:51:23.921] <TB0>     INFO: Expecting 2560 events.
[15:51:24.878] <TB0>     INFO: 2560 events read in total (242ms).
[15:51:24.878] <TB0>     INFO: Test took 1464ms.
[15:51:24.878] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:51:24.878] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 42, 11 11
[15:51:25.386] <TB0>     INFO: Expecting 2560 events.
[15:51:26.343] <TB0>     INFO: 2560 events read in total (242ms).
[15:51:26.343] <TB0>     INFO: Test took 1465ms.
[15:51:26.344] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:51:26.344] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 12 12
[15:51:26.851] <TB0>     INFO: Expecting 2560 events.
[15:51:27.807] <TB0>     INFO: 2560 events read in total (241ms).
[15:51:27.808] <TB0>     INFO: Test took 1464ms.
[15:51:27.808] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:51:27.809] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 25, 13 13
[15:51:28.316] <TB0>     INFO: Expecting 2560 events.
[15:51:29.273] <TB0>     INFO: 2560 events read in total (242ms).
[15:51:29.273] <TB0>     INFO: Test took 1464ms.
[15:51:29.273] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:51:29.274] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 14 14
[15:51:29.781] <TB0>     INFO: Expecting 2560 events.
[15:51:30.738] <TB0>     INFO: 2560 events read in total (242ms).
[15:51:30.738] <TB0>     INFO: Test took 1464ms.
[15:51:30.738] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:51:30.738] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 15 15
[15:51:31.246] <TB0>     INFO: Expecting 2560 events.
[15:51:32.203] <TB0>     INFO: 2560 events read in total (242ms).
[15:51:32.204] <TB0>     INFO: Test took 1465ms.
[15:51:32.205] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:51:32.205] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:51:32.205] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[15:51:32.205] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[15:51:32.205] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:51:32.205] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC4
[15:51:32.205] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[15:51:32.205] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:51:32.205] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:51:32.205] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[15:51:32.205] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[15:51:32.205] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:51:32.205] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:51:32.205] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[15:51:32.205] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:51:32.205] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:51:32.205] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[15:51:32.210] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:51:32.712] <TB0>     INFO: Expecting 655360 events.
[15:51:44.299] <TB0>     INFO: 655360 events read in total (10872ms).
[15:51:44.310] <TB0>     INFO: Expecting 655360 events.
[15:51:55.915] <TB0>     INFO: 655360 events read in total (11036ms).
[15:51:55.930] <TB0>     INFO: Expecting 655360 events.
[15:52:07.466] <TB0>     INFO: 655360 events read in total (10968ms).
[15:52:07.486] <TB0>     INFO: Expecting 655360 events.
[15:52:19.175] <TB0>     INFO: 655360 events read in total (11134ms).
[15:52:19.200] <TB0>     INFO: Expecting 655360 events.
[15:52:30.770] <TB0>     INFO: 655360 events read in total (11010ms).
[15:52:30.799] <TB0>     INFO: Expecting 655360 events.
[15:52:42.340] <TB0>     INFO: 655360 events read in total (10994ms).
[15:52:42.372] <TB0>     INFO: Expecting 655360 events.
[15:52:53.882] <TB0>     INFO: 655360 events read in total (10961ms).
[15:52:53.918] <TB0>     INFO: Expecting 655360 events.
[15:53:05.497] <TB0>     INFO: 655360 events read in total (11033ms).
[15:53:05.539] <TB0>     INFO: Expecting 655360 events.
[15:53:17.153] <TB0>     INFO: 655360 events read in total (11087ms).
[15:53:17.197] <TB0>     INFO: Expecting 655360 events.
[15:53:28.804] <TB0>     INFO: 655360 events read in total (11070ms).
[15:53:28.855] <TB0>     INFO: Expecting 655360 events.
[15:53:40.424] <TB0>     INFO: 655360 events read in total (11040ms).
[15:53:40.478] <TB0>     INFO: Expecting 655360 events.
[15:53:51.938] <TB0>     INFO: 655360 events read in total (10933ms).
[15:53:51.995] <TB0>     INFO: Expecting 655360 events.
[15:54:03.438] <TB0>     INFO: 655360 events read in total (10916ms).
[15:54:03.507] <TB0>     INFO: Expecting 655360 events.
[15:54:15.096] <TB0>     INFO: 655360 events read in total (11063ms).
[15:54:15.164] <TB0>     INFO: Expecting 655360 events.
[15:54:26.793] <TB0>     INFO: 655360 events read in total (11102ms).
[15:54:26.865] <TB0>     INFO: Expecting 655360 events.
[15:54:38.482] <TB0>     INFO: 655360 events read in total (11091ms).
[15:54:38.569] <TB0>     INFO: Test took 186359ms.
[15:54:38.672] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:54:38.980] <TB0>     INFO: Expecting 655360 events.
[15:54:50.733] <TB0>     INFO: 655360 events read in total (11038ms).
[15:54:50.744] <TB0>     INFO: Expecting 655360 events.
[15:55:02.242] <TB0>     INFO: 655360 events read in total (10933ms).
[15:55:02.259] <TB0>     INFO: Expecting 655360 events.
[15:55:13.816] <TB0>     INFO: 655360 events read in total (10984ms).
[15:55:13.835] <TB0>     INFO: Expecting 655360 events.
[15:55:25.386] <TB0>     INFO: 655360 events read in total (10989ms).
[15:55:25.410] <TB0>     INFO: Expecting 655360 events.
[15:55:36.960] <TB0>     INFO: 655360 events read in total (10989ms).
[15:55:36.989] <TB0>     INFO: Expecting 655360 events.
[15:55:48.504] <TB0>     INFO: 655360 events read in total (10963ms).
[15:55:48.538] <TB0>     INFO: Expecting 655360 events.
[15:56:00.070] <TB0>     INFO: 655360 events read in total (10984ms).
[15:56:00.107] <TB0>     INFO: Expecting 655360 events.
[15:56:11.610] <TB0>     INFO: 655360 events read in total (10956ms).
[15:56:11.651] <TB0>     INFO: Expecting 655360 events.
[15:56:23.267] <TB0>     INFO: 655360 events read in total (11076ms).
[15:56:23.312] <TB0>     INFO: Expecting 655360 events.
[15:56:34.883] <TB0>     INFO: 655360 events read in total (11034ms).
[15:56:34.935] <TB0>     INFO: Expecting 655360 events.
[15:56:46.531] <TB0>     INFO: 655360 events read in total (11070ms).
[15:56:46.585] <TB0>     INFO: Expecting 655360 events.
[15:56:58.165] <TB0>     INFO: 655360 events read in total (11054ms).
[15:56:58.222] <TB0>     INFO: Expecting 655360 events.
[15:57:09.778] <TB0>     INFO: 655360 events read in total (11029ms).
[15:57:09.843] <TB0>     INFO: Expecting 655360 events.
[15:57:21.466] <TB0>     INFO: 655360 events read in total (11096ms).
[15:57:21.534] <TB0>     INFO: Expecting 655360 events.
[15:57:33.109] <TB0>     INFO: 655360 events read in total (11049ms).
[15:57:33.181] <TB0>     INFO: Expecting 655360 events.
[15:57:44.761] <TB0>     INFO: 655360 events read in total (11053ms).
[15:57:44.836] <TB0>     INFO: Test took 186164ms.
[15:57:45.011] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:57:45.011] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:57:45.011] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:57:45.012] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:57:45.012] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:57:45.012] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:57:45.012] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:57:45.013] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:57:45.013] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:57:45.013] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:57:45.013] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:57:45.014] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:57:45.014] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:57:45.014] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:57:45.014] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:57:45.014] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:57:45.014] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:57:45.015] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:57:45.015] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:57:45.015] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:57:45.015] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:57:45.016] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:57:45.016] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:57:45.016] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:57:45.016] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:57:45.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:57:45.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:57:45.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:57:45.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:57:45.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:57:45.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:57:45.018] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:57:45.018] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:57:45.027] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:57:45.034] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:57:45.042] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:57:45.050] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:57:45.058] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:57:45.065] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:57:45.073] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:57:45.080] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:57:45.088] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:57:45.095] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:57:45.102] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:57:45.109] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:57:45.117] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:57:45.124] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:57:45.132] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:57:45.139] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:57:45.146] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:57:45.153] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:57:45.160] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:57:45.168] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:57:45.175] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:57:45.182] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:57:45.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:57:45.222] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C0.dat
[15:57:45.222] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C1.dat
[15:57:45.222] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C2.dat
[15:57:45.223] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C3.dat
[15:57:45.223] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C4.dat
[15:57:45.223] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C5.dat
[15:57:45.223] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C6.dat
[15:57:45.223] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C7.dat
[15:57:45.224] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C8.dat
[15:57:45.224] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C9.dat
[15:57:45.224] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C10.dat
[15:57:45.224] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C11.dat
[15:57:45.224] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C12.dat
[15:57:45.224] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C13.dat
[15:57:45.224] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C14.dat
[15:57:45.224] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C15.dat
[15:57:45.570] <TB0>     INFO: Expecting 41600 events.
[15:57:49.433] <TB0>     INFO: 41600 events read in total (3148ms).
[15:57:49.433] <TB0>     INFO: Test took 4207ms.
[15:57:50.090] <TB0>     INFO: Expecting 41600 events.
[15:57:53.926] <TB0>     INFO: 41600 events read in total (3122ms).
[15:57:53.927] <TB0>     INFO: Test took 4184ms.
[15:57:54.581] <TB0>     INFO: Expecting 41600 events.
[15:57:58.422] <TB0>     INFO: 41600 events read in total (3126ms).
[15:57:58.422] <TB0>     INFO: Test took 4187ms.
[15:57:58.726] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:57:58.859] <TB0>     INFO: Expecting 2560 events.
[15:57:59.818] <TB0>     INFO: 2560 events read in total (244ms).
[15:57:59.819] <TB0>     INFO: Test took 1093ms.
[15:57:59.821] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:00.327] <TB0>     INFO: Expecting 2560 events.
[15:58:01.286] <TB0>     INFO: 2560 events read in total (244ms).
[15:58:01.287] <TB0>     INFO: Test took 1466ms.
[15:58:01.289] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:01.795] <TB0>     INFO: Expecting 2560 events.
[15:58:02.754] <TB0>     INFO: 2560 events read in total (244ms).
[15:58:02.754] <TB0>     INFO: Test took 1465ms.
[15:58:02.756] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:03.263] <TB0>     INFO: Expecting 2560 events.
[15:58:04.221] <TB0>     INFO: 2560 events read in total (243ms).
[15:58:04.222] <TB0>     INFO: Test took 1466ms.
[15:58:04.224] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:04.730] <TB0>     INFO: Expecting 2560 events.
[15:58:05.688] <TB0>     INFO: 2560 events read in total (243ms).
[15:58:05.688] <TB0>     INFO: Test took 1465ms.
[15:58:05.690] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:06.198] <TB0>     INFO: Expecting 2560 events.
[15:58:07.155] <TB0>     INFO: 2560 events read in total (243ms).
[15:58:07.156] <TB0>     INFO: Test took 1466ms.
[15:58:07.158] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:07.664] <TB0>     INFO: Expecting 2560 events.
[15:58:08.624] <TB0>     INFO: 2560 events read in total (245ms).
[15:58:08.625] <TB0>     INFO: Test took 1467ms.
[15:58:08.627] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:09.133] <TB0>     INFO: Expecting 2560 events.
[15:58:10.092] <TB0>     INFO: 2560 events read in total (244ms).
[15:58:10.092] <TB0>     INFO: Test took 1465ms.
[15:58:10.095] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:10.601] <TB0>     INFO: Expecting 2560 events.
[15:58:11.561] <TB0>     INFO: 2560 events read in total (245ms).
[15:58:11.561] <TB0>     INFO: Test took 1466ms.
[15:58:11.563] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:12.070] <TB0>     INFO: Expecting 2560 events.
[15:58:13.029] <TB0>     INFO: 2560 events read in total (244ms).
[15:58:13.030] <TB0>     INFO: Test took 1467ms.
[15:58:13.032] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:13.538] <TB0>     INFO: Expecting 2560 events.
[15:58:14.498] <TB0>     INFO: 2560 events read in total (243ms).
[15:58:14.499] <TB0>     INFO: Test took 1467ms.
[15:58:14.500] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:15.007] <TB0>     INFO: Expecting 2560 events.
[15:58:15.967] <TB0>     INFO: 2560 events read in total (245ms).
[15:58:15.968] <TB0>     INFO: Test took 1468ms.
[15:58:15.971] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:16.474] <TB0>     INFO: Expecting 2560 events.
[15:58:17.433] <TB0>     INFO: 2560 events read in total (244ms).
[15:58:17.433] <TB0>     INFO: Test took 1462ms.
[15:58:17.435] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:17.942] <TB0>     INFO: Expecting 2560 events.
[15:58:18.899] <TB0>     INFO: 2560 events read in total (243ms).
[15:58:18.899] <TB0>     INFO: Test took 1464ms.
[15:58:18.901] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:19.408] <TB0>     INFO: Expecting 2560 events.
[15:58:20.365] <TB0>     INFO: 2560 events read in total (242ms).
[15:58:20.366] <TB0>     INFO: Test took 1465ms.
[15:58:20.368] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:20.874] <TB0>     INFO: Expecting 2560 events.
[15:58:21.834] <TB0>     INFO: 2560 events read in total (245ms).
[15:58:21.834] <TB0>     INFO: Test took 1466ms.
[15:58:21.837] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:22.343] <TB0>     INFO: Expecting 2560 events.
[15:58:23.304] <TB0>     INFO: 2560 events read in total (247ms).
[15:58:23.304] <TB0>     INFO: Test took 1467ms.
[15:58:23.306] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:23.813] <TB0>     INFO: Expecting 2560 events.
[15:58:24.772] <TB0>     INFO: 2560 events read in total (244ms).
[15:58:24.772] <TB0>     INFO: Test took 1466ms.
[15:58:24.775] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:25.282] <TB0>     INFO: Expecting 2560 events.
[15:58:26.241] <TB0>     INFO: 2560 events read in total (244ms).
[15:58:26.242] <TB0>     INFO: Test took 1467ms.
[15:58:26.245] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:26.750] <TB0>     INFO: Expecting 2560 events.
[15:58:27.710] <TB0>     INFO: 2560 events read in total (243ms).
[15:58:27.710] <TB0>     INFO: Test took 1465ms.
[15:58:27.713] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:28.219] <TB0>     INFO: Expecting 2560 events.
[15:58:29.177] <TB0>     INFO: 2560 events read in total (243ms).
[15:58:29.177] <TB0>     INFO: Test took 1464ms.
[15:58:29.179] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:29.686] <TB0>     INFO: Expecting 2560 events.
[15:58:30.645] <TB0>     INFO: 2560 events read in total (244ms).
[15:58:30.645] <TB0>     INFO: Test took 1466ms.
[15:58:30.647] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:31.154] <TB0>     INFO: Expecting 2560 events.
[15:58:32.113] <TB0>     INFO: 2560 events read in total (244ms).
[15:58:32.114] <TB0>     INFO: Test took 1467ms.
[15:58:32.116] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:32.622] <TB0>     INFO: Expecting 2560 events.
[15:58:33.581] <TB0>     INFO: 2560 events read in total (244ms).
[15:58:33.581] <TB0>     INFO: Test took 1466ms.
[15:58:33.583] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:34.090] <TB0>     INFO: Expecting 2560 events.
[15:58:35.052] <TB0>     INFO: 2560 events read in total (247ms).
[15:58:35.052] <TB0>     INFO: Test took 1469ms.
[15:58:35.055] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:35.561] <TB0>     INFO: Expecting 2560 events.
[15:58:36.518] <TB0>     INFO: 2560 events read in total (242ms).
[15:58:36.519] <TB0>     INFO: Test took 1464ms.
[15:58:36.522] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:37.027] <TB0>     INFO: Expecting 2560 events.
[15:58:37.988] <TB0>     INFO: 2560 events read in total (246ms).
[15:58:37.988] <TB0>     INFO: Test took 1466ms.
[15:58:37.990] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:38.498] <TB0>     INFO: Expecting 2560 events.
[15:58:39.456] <TB0>     INFO: 2560 events read in total (243ms).
[15:58:39.456] <TB0>     INFO: Test took 1466ms.
[15:58:39.458] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:39.966] <TB0>     INFO: Expecting 2560 events.
[15:58:40.926] <TB0>     INFO: 2560 events read in total (245ms).
[15:58:40.926] <TB0>     INFO: Test took 1468ms.
[15:58:40.928] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:41.435] <TB0>     INFO: Expecting 2560 events.
[15:58:42.392] <TB0>     INFO: 2560 events read in total (243ms).
[15:58:42.392] <TB0>     INFO: Test took 1464ms.
[15:58:42.394] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:42.901] <TB0>     INFO: Expecting 2560 events.
[15:58:43.858] <TB0>     INFO: 2560 events read in total (243ms).
[15:58:43.858] <TB0>     INFO: Test took 1464ms.
[15:58:43.860] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:58:44.367] <TB0>     INFO: Expecting 2560 events.
[15:58:45.332] <TB0>     INFO: 2560 events read in total (250ms).
[15:58:45.332] <TB0>     INFO: Test took 1472ms.
[15:58:46.338] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[15:58:46.338] <TB0>     INFO: PH scale (per ROC):    75  67  81  83  83  80  78  78  79  72  77  84  75  78  86  70
[15:58:46.338] <TB0>     INFO: PH offset (per ROC):  175 188 176 177 180 166 181 176 176 177 171 158 197 178 173 182
[15:58:46.518] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:58:46.521] <TB0>     INFO: ######################################################################
[15:58:46.521] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:58:46.521] <TB0>     INFO: ######################################################################
[15:58:46.521] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:58:46.534] <TB0>     INFO: scanning low vcal = 10
[15:58:46.878] <TB0>     INFO: Expecting 41600 events.
[15:58:50.582] <TB0>     INFO: 41600 events read in total (2989ms).
[15:58:50.583] <TB0>     INFO: Test took 4048ms.
[15:58:50.584] <TB0>     INFO: scanning low vcal = 20
[15:58:51.091] <TB0>     INFO: Expecting 41600 events.
[15:58:54.799] <TB0>     INFO: 41600 events read in total (2993ms).
[15:58:54.799] <TB0>     INFO: Test took 4214ms.
[15:58:54.801] <TB0>     INFO: scanning low vcal = 30
[15:58:55.308] <TB0>     INFO: Expecting 41600 events.
[15:58:59.017] <TB0>     INFO: 41600 events read in total (2994ms).
[15:58:59.017] <TB0>     INFO: Test took 4216ms.
[15:58:59.020] <TB0>     INFO: scanning low vcal = 40
[15:58:59.523] <TB0>     INFO: Expecting 41600 events.
[15:59:03.738] <TB0>     INFO: 41600 events read in total (3500ms).
[15:59:03.739] <TB0>     INFO: Test took 4719ms.
[15:59:03.744] <TB0>     INFO: scanning low vcal = 50
[15:59:04.166] <TB0>     INFO: Expecting 41600 events.
[15:59:08.393] <TB0>     INFO: 41600 events read in total (3512ms).
[15:59:08.394] <TB0>     INFO: Test took 4650ms.
[15:59:08.397] <TB0>     INFO: scanning low vcal = 60
[15:59:08.819] <TB0>     INFO: Expecting 41600 events.
[15:59:13.031] <TB0>     INFO: 41600 events read in total (3497ms).
[15:59:13.032] <TB0>     INFO: Test took 4635ms.
[15:59:13.036] <TB0>     INFO: scanning low vcal = 70
[15:59:13.460] <TB0>     INFO: Expecting 41600 events.
[15:59:17.704] <TB0>     INFO: 41600 events read in total (3529ms).
[15:59:17.704] <TB0>     INFO: Test took 4668ms.
[15:59:17.708] <TB0>     INFO: scanning low vcal = 80
[15:59:18.128] <TB0>     INFO: Expecting 41600 events.
[15:59:22.402] <TB0>     INFO: 41600 events read in total (3559ms).
[15:59:22.403] <TB0>     INFO: Test took 4695ms.
[15:59:22.406] <TB0>     INFO: scanning low vcal = 90
[15:59:22.829] <TB0>     INFO: Expecting 41600 events.
[15:59:27.081] <TB0>     INFO: 41600 events read in total (3537ms).
[15:59:27.081] <TB0>     INFO: Test took 4675ms.
[15:59:27.085] <TB0>     INFO: scanning low vcal = 100
[15:59:27.508] <TB0>     INFO: Expecting 41600 events.
[15:59:31.914] <TB0>     INFO: 41600 events read in total (3691ms).
[15:59:31.915] <TB0>     INFO: Test took 4830ms.
[15:59:31.918] <TB0>     INFO: scanning low vcal = 110
[15:59:32.342] <TB0>     INFO: Expecting 41600 events.
[15:59:36.621] <TB0>     INFO: 41600 events read in total (3564ms).
[15:59:36.621] <TB0>     INFO: Test took 4703ms.
[15:59:36.625] <TB0>     INFO: scanning low vcal = 120
[15:59:37.047] <TB0>     INFO: Expecting 41600 events.
[15:59:41.305] <TB0>     INFO: 41600 events read in total (3544ms).
[15:59:41.306] <TB0>     INFO: Test took 4681ms.
[15:59:41.309] <TB0>     INFO: scanning low vcal = 130
[15:59:41.728] <TB0>     INFO: Expecting 41600 events.
[15:59:45.994] <TB0>     INFO: 41600 events read in total (3551ms).
[15:59:45.995] <TB0>     INFO: Test took 4686ms.
[15:59:45.998] <TB0>     INFO: scanning low vcal = 140
[15:59:46.425] <TB0>     INFO: Expecting 41600 events.
[15:59:50.690] <TB0>     INFO: 41600 events read in total (3551ms).
[15:59:50.691] <TB0>     INFO: Test took 4693ms.
[15:59:50.695] <TB0>     INFO: scanning low vcal = 150
[15:59:51.114] <TB0>     INFO: Expecting 41600 events.
[15:59:55.366] <TB0>     INFO: 41600 events read in total (3537ms).
[15:59:55.367] <TB0>     INFO: Test took 4672ms.
[15:59:55.371] <TB0>     INFO: scanning low vcal = 160
[15:59:55.794] <TB0>     INFO: Expecting 41600 events.
[16:00:00.044] <TB0>     INFO: 41600 events read in total (3535ms).
[16:00:00.045] <TB0>     INFO: Test took 4674ms.
[16:00:00.048] <TB0>     INFO: scanning low vcal = 170
[16:00:00.472] <TB0>     INFO: Expecting 41600 events.
[16:00:04.721] <TB0>     INFO: 41600 events read in total (3534ms).
[16:00:04.723] <TB0>     INFO: Test took 4675ms.
[16:00:04.729] <TB0>     INFO: scanning low vcal = 180
[16:00:05.149] <TB0>     INFO: Expecting 41600 events.
[16:00:09.407] <TB0>     INFO: 41600 events read in total (3543ms).
[16:00:09.408] <TB0>     INFO: Test took 4679ms.
[16:00:09.414] <TB0>     INFO: scanning low vcal = 190
[16:00:09.826] <TB0>     INFO: Expecting 41600 events.
[16:00:14.070] <TB0>     INFO: 41600 events read in total (3529ms).
[16:00:14.071] <TB0>     INFO: Test took 4657ms.
[16:00:14.074] <TB0>     INFO: scanning low vcal = 200
[16:00:14.501] <TB0>     INFO: Expecting 41600 events.
[16:00:18.758] <TB0>     INFO: 41600 events read in total (3543ms).
[16:00:18.759] <TB0>     INFO: Test took 4685ms.
[16:00:18.762] <TB0>     INFO: scanning low vcal = 210
[16:00:19.181] <TB0>     INFO: Expecting 41600 events.
[16:00:23.443] <TB0>     INFO: 41600 events read in total (3547ms).
[16:00:23.444] <TB0>     INFO: Test took 4682ms.
[16:00:23.447] <TB0>     INFO: scanning low vcal = 220
[16:00:23.870] <TB0>     INFO: Expecting 41600 events.
[16:00:28.124] <TB0>     INFO: 41600 events read in total (3539ms).
[16:00:28.125] <TB0>     INFO: Test took 4678ms.
[16:00:28.128] <TB0>     INFO: scanning low vcal = 230
[16:00:28.551] <TB0>     INFO: Expecting 41600 events.
[16:00:32.806] <TB0>     INFO: 41600 events read in total (3540ms).
[16:00:32.807] <TB0>     INFO: Test took 4679ms.
[16:00:32.810] <TB0>     INFO: scanning low vcal = 240
[16:00:33.232] <TB0>     INFO: Expecting 41600 events.
[16:00:37.480] <TB0>     INFO: 41600 events read in total (3533ms).
[16:00:37.481] <TB0>     INFO: Test took 4671ms.
[16:00:37.492] <TB0>     INFO: scanning low vcal = 250
[16:00:37.907] <TB0>     INFO: Expecting 41600 events.
[16:00:42.157] <TB0>     INFO: 41600 events read in total (3535ms).
[16:00:42.158] <TB0>     INFO: Test took 4665ms.
[16:00:42.162] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:00:42.583] <TB0>     INFO: Expecting 41600 events.
[16:00:46.826] <TB0>     INFO: 41600 events read in total (3528ms).
[16:00:46.827] <TB0>     INFO: Test took 4665ms.
[16:00:46.831] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:00:47.253] <TB0>     INFO: Expecting 41600 events.
[16:00:51.505] <TB0>     INFO: 41600 events read in total (3537ms).
[16:00:51.506] <TB0>     INFO: Test took 4675ms.
[16:00:51.509] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:00:51.933] <TB0>     INFO: Expecting 41600 events.
[16:00:56.194] <TB0>     INFO: 41600 events read in total (3546ms).
[16:00:56.195] <TB0>     INFO: Test took 4686ms.
[16:00:56.198] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:00:56.623] <TB0>     INFO: Expecting 41600 events.
[16:01:00.872] <TB0>     INFO: 41600 events read in total (3534ms).
[16:01:00.872] <TB0>     INFO: Test took 4674ms.
[16:01:00.875] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:01:01.297] <TB0>     INFO: Expecting 41600 events.
[16:01:05.571] <TB0>     INFO: 41600 events read in total (3559ms).
[16:01:05.571] <TB0>     INFO: Test took 4696ms.
[16:01:06.133] <TB0>     INFO: PixTestGainPedestal::measure() done 
[16:01:06.136] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:01:06.136] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:01:06.136] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:01:06.136] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:01:06.137] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:01:06.137] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:01:06.137] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:01:06.137] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:01:06.137] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:01:06.138] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:01:06.138] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:01:06.138] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:01:06.138] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:01:06.138] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:01:06.138] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:01:06.139] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:01:44.631] <TB0>     INFO: PixTestGainPedestal::fit() done
[16:01:44.631] <TB0>     INFO: non-linearity mean:  0.952 0.954 0.958 0.960 0.959 0.957 0.960 0.961 0.961 0.950 0.958 0.956 0.959 0.961 0.958 0.959
[16:01:44.631] <TB0>     INFO: non-linearity RMS:   0.006 0.008 0.005 0.006 0.006 0.006 0.006 0.005 0.005 0.006 0.005 0.005 0.005 0.006 0.005 0.006
[16:01:44.631] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:01:44.654] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:01:44.676] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:01:44.700] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:01:44.722] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:01:44.744] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:01:44.766] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:01:44.788] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:01:44.811] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:01:44.833] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:01:44.855] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:01:44.877] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:01:44.899] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:01:44.921] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:01:44.943] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:01:44.965] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-45_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:01:44.987] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[16:01:44.988] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:01:44.995] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:01:44.995] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:01:44.998] <TB0>     INFO: ######################################################################
[16:01:44.998] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:01:44.998] <TB0>     INFO: ######################################################################
[16:01:44.000] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:01:45.011] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:01:45.011] <TB0>     INFO:     run 1 of 1
[16:01:45.011] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:01:45.357] <TB0>     INFO: Expecting 3120000 events.
[16:02:34.168] <TB0>     INFO: 1296040 events read in total (48096ms).
[16:03:24.221] <TB0>     INFO: 2590540 events read in total (98150ms).
[16:03:45.068] <TB0>     INFO: 3120000 events read in total (118997ms).
[16:03:45.113] <TB0>     INFO: Test took 120103ms.
[16:03:45.188] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:03:45.294] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:03:46.774] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:03:48.148] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:03:49.587] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:03:51.051] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:03:52.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:03:54.029] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:03:55.343] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:03:56.739] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:03:58.173] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:03:59.635] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:04:01.043] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:04:02.565] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:04:04.019] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:04:05.445] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:04:06.882] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:04:08.306] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 387497984
[16:04:08.342] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:04:08.342] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.1209, RMS = 1.76509
[16:04:08.342] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[16:04:08.342] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:04:08.342] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.9994, RMS = 1.71219
[16:04:08.342] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[16:04:08.343] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:04:08.343] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 63.12, RMS = 3.0607
[16:04:08.343] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[16:04:08.343] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:04:08.343] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 63.4948, RMS = 3.01681
[16:04:08.343] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[16:04:08.345] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:04:08.345] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.281, RMS = 0.9755
[16:04:08.345] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:04:08.345] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:04:08.345] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.927, RMS = 1.08128
[16:04:08.345] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:04:08.346] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:04:08.346] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8875, RMS = 1.02249
[16:04:08.346] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:04:08.346] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:04:08.346] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.0432, RMS = 1.15446
[16:04:08.346] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:04:08.347] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:04:08.347] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.6513, RMS = 1.4084
[16:04:08.347] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[16:04:08.347] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:04:08.347] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.4689, RMS = 1.5056
[16:04:08.347] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[16:04:08.349] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:04:08.349] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.0848, RMS = 1.86268
[16:04:08.349] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[16:04:08.349] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:04:08.349] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.8108, RMS = 2.04583
[16:04:08.349] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[16:04:08.351] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:04:08.351] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 65.8017, RMS = 1.84333
[16:04:08.351] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 76
[16:04:08.351] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:04:08.351] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.2745, RMS = 1.97675
[16:04:08.351] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[16:04:08.352] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:04:08.352] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8331, RMS = 1.29468
[16:04:08.352] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:04:08.352] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:04:08.352] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.161, RMS = 1.22411
[16:04:08.352] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:04:08.353] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:04:08.353] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.948, RMS = 1.1733
[16:04:08.353] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:04:08.353] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:04:08.353] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.2084, RMS = 1.27261
[16:04:08.353] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:04:08.355] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:04:08.355] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8354, RMS = 1.02513
[16:04:08.355] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:04:08.355] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:04:08.355] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9859, RMS = 0.990714
[16:04:08.355] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:04:08.356] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:04:08.356] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.0799, RMS = 1.41085
[16:04:08.356] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:04:08.356] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:04:08.356] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.3179, RMS = 1.93375
[16:04:08.356] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:04:08.357] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:04:08.357] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.4031, RMS = 1.83347
[16:04:08.357] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[16:04:08.357] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:04:08.357] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.5387, RMS = 1.69717
[16:04:08.357] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[16:04:08.359] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:04:08.359] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.1508, RMS = 1.21068
[16:04:08.359] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[16:04:08.359] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:04:08.359] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6885, RMS = 1.08325
[16:04:08.359] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:04:08.360] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:04:08.360] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6011, RMS = 0.989442
[16:04:08.360] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:04:08.360] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:04:08.360] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.6019, RMS = 1.3026
[16:04:08.360] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:04:08.361] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:04:08.361] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9325, RMS = 1.41103
[16:04:08.361] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:04:08.361] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:04:08.361] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6014, RMS = 1.48074
[16:04:08.361] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:04:08.362] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:04:08.362] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 65.1788, RMS = 2.83764
[16:04:08.362] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[16:04:08.362] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:04:08.362] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.4433, RMS = 2.78769
[16:04:08.362] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[16:04:08.365] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[16:04:08.365] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    5    0    0    0    0
[16:04:08.366] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:04:08.463] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:04:08.463] <TB0>     INFO: enter test to run
[16:04:08.463] <TB0>     INFO:   test:  no parameter change
[16:04:08.464] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 391.5mA
[16:04:08.464] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 475.1mA
[16:04:08.464] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.5 C
[16:04:08.464] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:04:08.964] <TB0>    QUIET: Connection to board 133 closed.
[16:04:08.965] <TB0>     INFO: pXar: this is the end, my friend
[16:04:08.965] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
