// Seed: 1297080176
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    output tri id_3,
    output id_4,
    input logic id_5
);
  logic id_6;
  logic id_7;
  assign id_3[1] = !(id_6) + id_7;
  type_12(
      id_1, id_0, 1
  );
endmodule
