Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov  2 17:58:03 2023
| Host         : Cookiecoolkid running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file xterm_timing_summary_routed.rpt -pb xterm_timing_summary_routed.pb -rpx xterm_timing_summary_routed.rpx -warn_on_violation
| Design       : xterm
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1216)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9067)
5. checking no_input_delay (3)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1216)
---------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: nolabel_line22/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: nolabel_line22/keyboard_uut/debounce/O0_reg/Q (HIGH)

 There are 975 register/latch pins with no clock driven by root clock pin: nolabel_line22/keyboard_uut/flag_reg/Q (HIGH)

 There are 194 register/latch pins with no clock driven by root clock pin: nolabel_line24/clk_25/clk_25MHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9067)
---------------------------------------------------
 There are 9067 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.119        0.000                      0                  133        0.252        0.000                      0                  133        4.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.119        0.000                      0                  133        0.252        0.000                      0                  133        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 nolabel_line24/counter2HZ_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter2HZ_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 1.138ns (21.475%)  route 4.161ns (78.525%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.794     5.397    nolabel_line24/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  nolabel_line24/counter2HZ_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.518     5.915 r  nolabel_line24/counter2HZ_reg[20]/Q
                         net (fo=2, routed)           1.125     7.040    nolabel_line24/counter2HZ[20]
    SLICE_X59Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.164 f  nolabel_line24/counter2HZ[0]_i_7/O
                         net (fo=1, routed)           0.401     7.565    nolabel_line24/counter2HZ[0]_i_7_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.689 f  nolabel_line24/counter2HZ[0]_i_6/O
                         net (fo=1, routed)           0.508     8.197    nolabel_line24/counter2HZ[0]_i_6_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.321 f  nolabel_line24/counter2HZ[0]_i_3/O
                         net (fo=1, routed)           0.401     8.722    nolabel_line24/counter2HZ[0]_i_3_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.846 f  nolabel_line24/counter2HZ[0]_i_2/O
                         net (fo=3, routed)           0.414     9.260    nolabel_line24/counter2HZ[0]_i_2_n_0
    SLICE_X59Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.384 r  nolabel_line24/counter2HZ[26]_i_1/O
                         net (fo=26, routed)          1.312    10.696    nolabel_line24/CLK2HZ
    SLICE_X58Y34         FDRE                                         r  nolabel_line24/counter2HZ_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.668    15.090    nolabel_line24/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  nolabel_line24/counter2HZ_reg[25]/C
                         clock pessimism              0.284    15.375    
                         clock uncertainty           -0.035    15.339    
    SLICE_X58Y34         FDRE (Setup_fdre_C_R)       -0.524    14.815    nolabel_line24/counter2HZ_reg[25]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -10.696    
  -------------------------------------------------------------------
                         slack                                  4.119    

Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 nolabel_line24/counter2HZ_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter2HZ_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 1.138ns (21.475%)  route 4.161ns (78.525%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.794     5.397    nolabel_line24/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  nolabel_line24/counter2HZ_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.518     5.915 r  nolabel_line24/counter2HZ_reg[20]/Q
                         net (fo=2, routed)           1.125     7.040    nolabel_line24/counter2HZ[20]
    SLICE_X59Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.164 f  nolabel_line24/counter2HZ[0]_i_7/O
                         net (fo=1, routed)           0.401     7.565    nolabel_line24/counter2HZ[0]_i_7_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.689 f  nolabel_line24/counter2HZ[0]_i_6/O
                         net (fo=1, routed)           0.508     8.197    nolabel_line24/counter2HZ[0]_i_6_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.321 f  nolabel_line24/counter2HZ[0]_i_3/O
                         net (fo=1, routed)           0.401     8.722    nolabel_line24/counter2HZ[0]_i_3_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.846 f  nolabel_line24/counter2HZ[0]_i_2/O
                         net (fo=3, routed)           0.414     9.260    nolabel_line24/counter2HZ[0]_i_2_n_0
    SLICE_X59Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.384 r  nolabel_line24/counter2HZ[26]_i_1/O
                         net (fo=26, routed)          1.312    10.696    nolabel_line24/CLK2HZ
    SLICE_X58Y34         FDRE                                         r  nolabel_line24/counter2HZ_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.668    15.090    nolabel_line24/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  nolabel_line24/counter2HZ_reg[26]/C
                         clock pessimism              0.284    15.375    
                         clock uncertainty           -0.035    15.339    
    SLICE_X58Y34         FDRE (Setup_fdre_C_R)       -0.524    14.815    nolabel_line24/counter2HZ_reg[26]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -10.696    
  -------------------------------------------------------------------
                         slack                                  4.119    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 nolabel_line24/counter2HZ_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter2HZ_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 1.138ns (22.051%)  route 4.023ns (77.949%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.794     5.397    nolabel_line24/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  nolabel_line24/counter2HZ_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.518     5.915 r  nolabel_line24/counter2HZ_reg[20]/Q
                         net (fo=2, routed)           1.125     7.040    nolabel_line24/counter2HZ[20]
    SLICE_X59Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.164 f  nolabel_line24/counter2HZ[0]_i_7/O
                         net (fo=1, routed)           0.401     7.565    nolabel_line24/counter2HZ[0]_i_7_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.689 f  nolabel_line24/counter2HZ[0]_i_6/O
                         net (fo=1, routed)           0.508     8.197    nolabel_line24/counter2HZ[0]_i_6_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.321 f  nolabel_line24/counter2HZ[0]_i_3/O
                         net (fo=1, routed)           0.401     8.722    nolabel_line24/counter2HZ[0]_i_3_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.846 f  nolabel_line24/counter2HZ[0]_i_2/O
                         net (fo=3, routed)           0.414     9.260    nolabel_line24/counter2HZ[0]_i_2_n_0
    SLICE_X59Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.384 r  nolabel_line24/counter2HZ[26]_i_1/O
                         net (fo=26, routed)          1.173    10.558    nolabel_line24/CLK2HZ
    SLICE_X58Y33         FDRE                                         r  nolabel_line24/counter2HZ_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.667    15.089    nolabel_line24/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  nolabel_line24/counter2HZ_reg[21]/C
                         clock pessimism              0.284    15.374    
                         clock uncertainty           -0.035    15.338    
    SLICE_X58Y33         FDRE (Setup_fdre_C_R)       -0.524    14.814    nolabel_line24/counter2HZ_reg[21]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 nolabel_line24/counter2HZ_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter2HZ_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 1.138ns (22.051%)  route 4.023ns (77.949%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.794     5.397    nolabel_line24/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  nolabel_line24/counter2HZ_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.518     5.915 r  nolabel_line24/counter2HZ_reg[20]/Q
                         net (fo=2, routed)           1.125     7.040    nolabel_line24/counter2HZ[20]
    SLICE_X59Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.164 f  nolabel_line24/counter2HZ[0]_i_7/O
                         net (fo=1, routed)           0.401     7.565    nolabel_line24/counter2HZ[0]_i_7_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.689 f  nolabel_line24/counter2HZ[0]_i_6/O
                         net (fo=1, routed)           0.508     8.197    nolabel_line24/counter2HZ[0]_i_6_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.321 f  nolabel_line24/counter2HZ[0]_i_3/O
                         net (fo=1, routed)           0.401     8.722    nolabel_line24/counter2HZ[0]_i_3_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.846 f  nolabel_line24/counter2HZ[0]_i_2/O
                         net (fo=3, routed)           0.414     9.260    nolabel_line24/counter2HZ[0]_i_2_n_0
    SLICE_X59Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.384 r  nolabel_line24/counter2HZ[26]_i_1/O
                         net (fo=26, routed)          1.173    10.558    nolabel_line24/CLK2HZ
    SLICE_X58Y33         FDRE                                         r  nolabel_line24/counter2HZ_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.667    15.089    nolabel_line24/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  nolabel_line24/counter2HZ_reg[22]/C
                         clock pessimism              0.284    15.374    
                         clock uncertainty           -0.035    15.338    
    SLICE_X58Y33         FDRE (Setup_fdre_C_R)       -0.524    14.814    nolabel_line24/counter2HZ_reg[22]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 nolabel_line24/counter2HZ_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter2HZ_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 1.138ns (22.051%)  route 4.023ns (77.949%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.794     5.397    nolabel_line24/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  nolabel_line24/counter2HZ_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.518     5.915 r  nolabel_line24/counter2HZ_reg[20]/Q
                         net (fo=2, routed)           1.125     7.040    nolabel_line24/counter2HZ[20]
    SLICE_X59Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.164 f  nolabel_line24/counter2HZ[0]_i_7/O
                         net (fo=1, routed)           0.401     7.565    nolabel_line24/counter2HZ[0]_i_7_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.689 f  nolabel_line24/counter2HZ[0]_i_6/O
                         net (fo=1, routed)           0.508     8.197    nolabel_line24/counter2HZ[0]_i_6_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.321 f  nolabel_line24/counter2HZ[0]_i_3/O
                         net (fo=1, routed)           0.401     8.722    nolabel_line24/counter2HZ[0]_i_3_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.846 f  nolabel_line24/counter2HZ[0]_i_2/O
                         net (fo=3, routed)           0.414     9.260    nolabel_line24/counter2HZ[0]_i_2_n_0
    SLICE_X59Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.384 r  nolabel_line24/counter2HZ[26]_i_1/O
                         net (fo=26, routed)          1.173    10.558    nolabel_line24/CLK2HZ
    SLICE_X58Y33         FDRE                                         r  nolabel_line24/counter2HZ_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.667    15.089    nolabel_line24/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  nolabel_line24/counter2HZ_reg[23]/C
                         clock pessimism              0.284    15.374    
                         clock uncertainty           -0.035    15.338    
    SLICE_X58Y33         FDRE (Setup_fdre_C_R)       -0.524    14.814    nolabel_line24/counter2HZ_reg[23]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 nolabel_line24/counter2HZ_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter2HZ_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 1.138ns (22.051%)  route 4.023ns (77.949%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.794     5.397    nolabel_line24/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  nolabel_line24/counter2HZ_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.518     5.915 r  nolabel_line24/counter2HZ_reg[20]/Q
                         net (fo=2, routed)           1.125     7.040    nolabel_line24/counter2HZ[20]
    SLICE_X59Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.164 f  nolabel_line24/counter2HZ[0]_i_7/O
                         net (fo=1, routed)           0.401     7.565    nolabel_line24/counter2HZ[0]_i_7_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.689 f  nolabel_line24/counter2HZ[0]_i_6/O
                         net (fo=1, routed)           0.508     8.197    nolabel_line24/counter2HZ[0]_i_6_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.321 f  nolabel_line24/counter2HZ[0]_i_3/O
                         net (fo=1, routed)           0.401     8.722    nolabel_line24/counter2HZ[0]_i_3_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.846 f  nolabel_line24/counter2HZ[0]_i_2/O
                         net (fo=3, routed)           0.414     9.260    nolabel_line24/counter2HZ[0]_i_2_n_0
    SLICE_X59Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.384 r  nolabel_line24/counter2HZ[26]_i_1/O
                         net (fo=26, routed)          1.173    10.558    nolabel_line24/CLK2HZ
    SLICE_X58Y33         FDRE                                         r  nolabel_line24/counter2HZ_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.667    15.089    nolabel_line24/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  nolabel_line24/counter2HZ_reg[24]/C
                         clock pessimism              0.284    15.374    
                         clock uncertainty           -0.035    15.338    
    SLICE_X58Y33         FDRE (Setup_fdre_C_R)       -0.524    14.814    nolabel_line24/counter2HZ_reg[24]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 nolabel_line24/counter2HZ_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter2HZ_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.138ns (22.703%)  route 3.875ns (77.297%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.794     5.397    nolabel_line24/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  nolabel_line24/counter2HZ_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.518     5.915 r  nolabel_line24/counter2HZ_reg[20]/Q
                         net (fo=2, routed)           1.125     7.040    nolabel_line24/counter2HZ[20]
    SLICE_X59Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.164 f  nolabel_line24/counter2HZ[0]_i_7/O
                         net (fo=1, routed)           0.401     7.565    nolabel_line24/counter2HZ[0]_i_7_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.689 f  nolabel_line24/counter2HZ[0]_i_6/O
                         net (fo=1, routed)           0.508     8.197    nolabel_line24/counter2HZ[0]_i_6_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.321 f  nolabel_line24/counter2HZ[0]_i_3/O
                         net (fo=1, routed)           0.401     8.722    nolabel_line24/counter2HZ[0]_i_3_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.846 f  nolabel_line24/counter2HZ[0]_i_2/O
                         net (fo=3, routed)           0.414     9.260    nolabel_line24/counter2HZ[0]_i_2_n_0
    SLICE_X59Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.384 r  nolabel_line24/counter2HZ[26]_i_1/O
                         net (fo=26, routed)          1.025    10.409    nolabel_line24/CLK2HZ
    SLICE_X58Y32         FDRE                                         r  nolabel_line24/counter2HZ_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.666    15.088    nolabel_line24/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  nolabel_line24/counter2HZ_reg[17]/C
                         clock pessimism              0.308    15.397    
                         clock uncertainty           -0.035    15.361    
    SLICE_X58Y32         FDRE (Setup_fdre_C_R)       -0.524    14.837    nolabel_line24/counter2HZ_reg[17]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 nolabel_line24/counter2HZ_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter2HZ_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.138ns (22.703%)  route 3.875ns (77.297%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.794     5.397    nolabel_line24/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  nolabel_line24/counter2HZ_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.518     5.915 r  nolabel_line24/counter2HZ_reg[20]/Q
                         net (fo=2, routed)           1.125     7.040    nolabel_line24/counter2HZ[20]
    SLICE_X59Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.164 f  nolabel_line24/counter2HZ[0]_i_7/O
                         net (fo=1, routed)           0.401     7.565    nolabel_line24/counter2HZ[0]_i_7_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.689 f  nolabel_line24/counter2HZ[0]_i_6/O
                         net (fo=1, routed)           0.508     8.197    nolabel_line24/counter2HZ[0]_i_6_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.321 f  nolabel_line24/counter2HZ[0]_i_3/O
                         net (fo=1, routed)           0.401     8.722    nolabel_line24/counter2HZ[0]_i_3_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.846 f  nolabel_line24/counter2HZ[0]_i_2/O
                         net (fo=3, routed)           0.414     9.260    nolabel_line24/counter2HZ[0]_i_2_n_0
    SLICE_X59Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.384 r  nolabel_line24/counter2HZ[26]_i_1/O
                         net (fo=26, routed)          1.025    10.409    nolabel_line24/CLK2HZ
    SLICE_X58Y32         FDRE                                         r  nolabel_line24/counter2HZ_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.666    15.088    nolabel_line24/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  nolabel_line24/counter2HZ_reg[18]/C
                         clock pessimism              0.308    15.397    
                         clock uncertainty           -0.035    15.361    
    SLICE_X58Y32         FDRE (Setup_fdre_C_R)       -0.524    14.837    nolabel_line24/counter2HZ_reg[18]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 nolabel_line24/counter2HZ_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter2HZ_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.138ns (22.703%)  route 3.875ns (77.297%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.794     5.397    nolabel_line24/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  nolabel_line24/counter2HZ_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.518     5.915 r  nolabel_line24/counter2HZ_reg[20]/Q
                         net (fo=2, routed)           1.125     7.040    nolabel_line24/counter2HZ[20]
    SLICE_X59Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.164 f  nolabel_line24/counter2HZ[0]_i_7/O
                         net (fo=1, routed)           0.401     7.565    nolabel_line24/counter2HZ[0]_i_7_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.689 f  nolabel_line24/counter2HZ[0]_i_6/O
                         net (fo=1, routed)           0.508     8.197    nolabel_line24/counter2HZ[0]_i_6_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.321 f  nolabel_line24/counter2HZ[0]_i_3/O
                         net (fo=1, routed)           0.401     8.722    nolabel_line24/counter2HZ[0]_i_3_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.846 f  nolabel_line24/counter2HZ[0]_i_2/O
                         net (fo=3, routed)           0.414     9.260    nolabel_line24/counter2HZ[0]_i_2_n_0
    SLICE_X59Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.384 r  nolabel_line24/counter2HZ[26]_i_1/O
                         net (fo=26, routed)          1.025    10.409    nolabel_line24/CLK2HZ
    SLICE_X58Y32         FDRE                                         r  nolabel_line24/counter2HZ_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.666    15.088    nolabel_line24/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  nolabel_line24/counter2HZ_reg[19]/C
                         clock pessimism              0.308    15.397    
                         clock uncertainty           -0.035    15.361    
    SLICE_X58Y32         FDRE (Setup_fdre_C_R)       -0.524    14.837    nolabel_line24/counter2HZ_reg[19]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 nolabel_line24/counter2HZ_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line24/counter2HZ_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.138ns (22.703%)  route 3.875ns (77.297%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.794     5.397    nolabel_line24/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  nolabel_line24/counter2HZ_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.518     5.915 r  nolabel_line24/counter2HZ_reg[20]/Q
                         net (fo=2, routed)           1.125     7.040    nolabel_line24/counter2HZ[20]
    SLICE_X59Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.164 f  nolabel_line24/counter2HZ[0]_i_7/O
                         net (fo=1, routed)           0.401     7.565    nolabel_line24/counter2HZ[0]_i_7_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.689 f  nolabel_line24/counter2HZ[0]_i_6/O
                         net (fo=1, routed)           0.508     8.197    nolabel_line24/counter2HZ[0]_i_6_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.321 f  nolabel_line24/counter2HZ[0]_i_3/O
                         net (fo=1, routed)           0.401     8.722    nolabel_line24/counter2HZ[0]_i_3_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.846 f  nolabel_line24/counter2HZ[0]_i_2/O
                         net (fo=3, routed)           0.414     9.260    nolabel_line24/counter2HZ[0]_i_2_n_0
    SLICE_X59Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.384 r  nolabel_line24/counter2HZ[26]_i_1/O
                         net (fo=26, routed)          1.025    10.409    nolabel_line24/CLK2HZ
    SLICE_X58Y32         FDRE                                         r  nolabel_line24/counter2HZ_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.666    15.088    nolabel_line24/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  nolabel_line24/counter2HZ_reg[20]/C
                         clock pessimism              0.308    15.397    
                         clock uncertainty           -0.035    15.361    
    SLICE_X58Y32         FDRE (Setup_fdre_C_R)       -0.524    14.837    nolabel_line24/counter2HZ_reg[20]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                  4.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line22/sevenSeg/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line22/sevenSeg/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.567     1.486    nolabel_line22/sevenSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y65         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  nolabel_line22/sevenSeg/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.736    nolabel_line22/sevenSeg/clkdiv_reg_n_0_[15]
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  nolabel_line22/sevenSeg/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    nolabel_line22/sevenSeg/clkdiv_reg[12]_i_1_n_4
    SLICE_X33Y65         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.836     2.001    nolabel_line22/sevenSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y65         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[15]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.105     1.591    nolabel_line22/sevenSeg/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line22/sevenSeg/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line22/sevenSeg/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.568     1.487    nolabel_line22/sevenSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y62         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  nolabel_line22/sevenSeg/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.737    nolabel_line22/sevenSeg/clkdiv_reg_n_0_[3]
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  nolabel_line22/sevenSeg/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    nolabel_line22/sevenSeg/clkdiv_reg[0]_i_1_n_4
    SLICE_X33Y62         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.838     2.003    nolabel_line22/sevenSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y62         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[3]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X33Y62         FDRE (Hold_fdre_C_D)         0.105     1.592    nolabel_line22/sevenSeg/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line22/sevenSeg/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line22/sevenSeg/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.567     1.486    nolabel_line22/sevenSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y64         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  nolabel_line22/sevenSeg/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.736    nolabel_line22/sevenSeg/clkdiv_reg_n_0_[11]
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  nolabel_line22/sevenSeg/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    nolabel_line22/sevenSeg/clkdiv_reg[8]_i_1_n_4
    SLICE_X33Y64         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.837     2.002    nolabel_line22/sevenSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y64         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[11]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X33Y64         FDRE (Hold_fdre_C_D)         0.105     1.591    nolabel_line22/sevenSeg/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line22/sevenSeg/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line22/sevenSeg/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.567     1.486    nolabel_line22/sevenSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y63         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  nolabel_line22/sevenSeg/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.736    nolabel_line22/sevenSeg/clkdiv_reg_n_0_[7]
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  nolabel_line22/sevenSeg/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    nolabel_line22/sevenSeg/clkdiv_reg[4]_i_1_n_4
    SLICE_X33Y63         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.837     2.002    nolabel_line22/sevenSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y63         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[7]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X33Y63         FDRE (Hold_fdre_C_D)         0.105     1.591    nolabel_line22/sevenSeg/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line22/sevenSeg/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line22/sevenSeg/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.566     1.485    nolabel_line22/sevenSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  nolabel_line22/sevenSeg/clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.105     1.732    nolabel_line22/sevenSeg/clkdiv_reg_n_0_[16]
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  nolabel_line22/sevenSeg/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    nolabel_line22/sevenSeg/clkdiv_reg[16]_i_1_n_7
    SLICE_X33Y66         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.835     2.000    nolabel_line22/sevenSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[16]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X33Y66         FDRE (Hold_fdre_C_D)         0.105     1.590    nolabel_line22/sevenSeg/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line22/sevenSeg/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line22/sevenSeg/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.567     1.486    nolabel_line22/sevenSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y65         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  nolabel_line22/sevenSeg/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.105     1.733    nolabel_line22/sevenSeg/clkdiv_reg_n_0_[12]
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.848 r  nolabel_line22/sevenSeg/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.848    nolabel_line22/sevenSeg/clkdiv_reg[12]_i_1_n_7
    SLICE_X33Y65         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.836     2.001    nolabel_line22/sevenSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y65         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[12]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.105     1.591    nolabel_line22/sevenSeg/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line22/sevenSeg/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line22/sevenSeg/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.567     1.486    nolabel_line22/sevenSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y63         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  nolabel_line22/sevenSeg/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.105     1.733    nolabel_line22/sevenSeg/clkdiv_reg_n_0_[4]
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.848 r  nolabel_line22/sevenSeg/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.848    nolabel_line22/sevenSeg/clkdiv_reg[4]_i_1_n_7
    SLICE_X33Y63         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.837     2.002    nolabel_line22/sevenSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y63         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[4]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X33Y63         FDRE (Hold_fdre_C_D)         0.105     1.591    nolabel_line22/sevenSeg/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line22/sevenSeg/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line22/sevenSeg/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.567     1.486    nolabel_line22/sevenSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y64         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  nolabel_line22/sevenSeg/clkdiv_reg[8]/Q
                         net (fo=1, routed)           0.105     1.733    nolabel_line22/sevenSeg/clkdiv_reg_n_0_[8]
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.848 r  nolabel_line22/sevenSeg/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.848    nolabel_line22/sevenSeg/clkdiv_reg[8]_i_1_n_7
    SLICE_X33Y64         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.837     2.002    nolabel_line22/sevenSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y64         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[8]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X33Y64         FDRE (Hold_fdre_C_D)         0.105     1.591    nolabel_line22/sevenSeg/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line22/sevenSeg/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line22/sevenSeg/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.567     1.486    nolabel_line22/sevenSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y65         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  nolabel_line22/sevenSeg/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.109     1.737    nolabel_line22/sevenSeg/clkdiv_reg_n_0_[14]
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  nolabel_line22/sevenSeg/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    nolabel_line22/sevenSeg/clkdiv_reg[12]_i_1_n_5
    SLICE_X33Y65         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.836     2.001    nolabel_line22/sevenSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y65         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[14]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.105     1.591    nolabel_line22/sevenSeg/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line22/sevenSeg/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line22/sevenSeg/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.567     1.486    nolabel_line22/sevenSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y64         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  nolabel_line22/sevenSeg/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.109     1.737    nolabel_line22/sevenSeg/clkdiv_reg_n_0_[10]
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  nolabel_line22/sevenSeg/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    nolabel_line22/sevenSeg/clkdiv_reg[8]_i_1_n_5
    SLICE_X33Y64         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.837     2.002    nolabel_line22/sevenSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y64         FDRE                                         r  nolabel_line22/sevenSeg/clkdiv_reg[10]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X33Y64         FDRE (Hold_fdre_C_D)         0.105     1.591    nolabel_line22/sevenSeg/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    nolabel_line22/CLK50MHZ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y62    nolabel_line22/sevenSeg/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y64    nolabel_line22/sevenSeg/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y64    nolabel_line22/sevenSeg/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y65    nolabel_line22/sevenSeg/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y65    nolabel_line22/sevenSeg/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y65    nolabel_line22/sevenSeg/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y65    nolabel_line22/sevenSeg/clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y66    nolabel_line22/sevenSeg/clkdiv_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    nolabel_line24/clk_25/clk_25MHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    nolabel_line24/clk_25/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    nolabel_line24/clk_25/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    nolabel_line24/clk_25/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    nolabel_line24/clk_25/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    nolabel_line24/clk_25/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    nolabel_line24/clk_25/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    nolabel_line24/clk_25/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    nolabel_line24/clk_25/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    nolabel_line24/clk_25/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y62    nolabel_line22/sevenSeg/clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y64    nolabel_line22/sevenSeg/clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y64    nolabel_line22/sevenSeg/clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y62    nolabel_line22/sevenSeg/clkdiv_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y62    nolabel_line22/sevenSeg/clkdiv_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y62    nolabel_line22/sevenSeg/clkdiv_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y63    nolabel_line22/sevenSeg/clkdiv_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y63    nolabel_line22/sevenSeg/clkdiv_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y63    nolabel_line22/sevenSeg/clkdiv_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y63    nolabel_line22/sevenSeg/clkdiv_reg[7]/C



