Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Aug 15 20:08:08 2022
| Host         : Zou running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lcd_touchpad_timing_summary_routed.rpt -pb lcd_touchpad_timing_summary_routed.pb -rpx lcd_touchpad_timing_summary_routed.rpx -warn_on_violation
| Design       : lcd_touchpad
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  2           
HPDR-1     Warning           Port pin direction inconsistency           1           
LUTAR-1    Warning           LUT drives async reset alert               1           
TIMING-18  Warning           Missing input or output delay              5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.191        0.000                      0                  585        0.120        0.000                      0                  573        7.000        0.000                       0                   359  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk_33m_gen/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_33m_clk_wiz_0       {0.000 15.015}     30.030          33.300          
  clkfbout_clk_wiz_0      {0.000 20.000}     40.000          25.000          
clk_50m_gen/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_33m_clk_wiz_1       {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_1      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_33m_gen/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_33m_clk_wiz_0            22.674        0.000                      0                  194        0.121        0.000                      0                  194       14.515        0.000                       0                   133  
  clkfbout_clk_wiz_0                                                                                                                                                       38.408        0.000                       0                     3  
clk_50m_gen/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_33m_clk_wiz_1            15.191        0.000                      0                  379        0.120        0.000                      0                  379        9.500        0.000                       0                   218  
  clkfbout_clk_wiz_1                                                                                                                                                       18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_33m_clk_wiz_1  clk_33m_clk_wiz_0       18.997        0.000                      0                    6                                                                        
clk_33m_clk_wiz_0  clk_33m_clk_wiz_1       28.994        0.000                      0                    6                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_33m_clk_wiz_1  clk_33m_clk_wiz_0  
(none)             clk_33m_clk_wiz_0  clk_33m_clk_wiz_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_33m_clk_wiz_0                       
(none)              clk_33m_clk_wiz_1                       
(none)              clkfbout_clk_wiz_0                      
(none)              clkfbout_clk_wiz_1                      
(none)                                  clk_33m_clk_wiz_0   
(none)                                  clk_33m_clk_wiz_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_33m_gen/inst/clk_in1
  To Clock:  clk_33m_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_33m_gen/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_33m_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_33m_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  clk_33m_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_33m_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_33m_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_33m_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_33m_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_33m_clk_wiz_0
  To Clock:  clk_33m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.674ns  (required time - arrival time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            pix_data_gen_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_33m_clk_wiz_0 rise@30.030ns - clk_33m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.157ns  (logic 2.830ns (39.540%)  route 4.327ns (60.460%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 31.377 - 30.030 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.515     1.515    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.530     1.532    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X5Y28         RAMB18E1                                     r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[12])
                                                      2.125     3.657 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[12]
                         net (fo=1, routed)           0.831     4.488    pix_data_gen_inst/dout[8]
    SLICE_X105Y70        LUT6 (Prop_lut6_I5_O)        0.105     4.593 f  pix_data_gen_inst/pix_data[15]_i_4/O
                         net (fo=10, routed)          1.123     5.715    pix_data_gen_inst/bbstub_dout[28]
    SLICE_X107Y66        LUT2 (Prop_lut2_I1_O)        0.115     5.830 r  pix_data_gen_inst/pix_data[13]_i_9/O
                         net (fo=6, routed)           0.872     6.702    pix_data_gen_inst/pix_data[13]_i_9_n_0
    SLICE_X104Y68        LUT6 (Prop_lut6_I1_O)        0.275     6.977 r  pix_data_gen_inst/pix_data[9]_i_13/O
                         net (fo=2, routed)           0.688     7.665    pix_data_gen_inst/pix_data[9]_i_13_n_0
    SLICE_X104Y68        LUT2 (Prop_lut2_I1_O)        0.105     7.770 r  pix_data_gen_inst/pix_data[9]_i_7/O
                         net (fo=1, routed)           0.814     8.584    tft_ctrl/pix_data_reg[9]
    SLICE_X103Y64        LUT6 (Prop_lut6_I5_O)        0.105     8.689 r  tft_ctrl/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000     8.689    pix_data_gen_inst/D[3]
    SLICE_X103Y64        FDCE                                         r  pix_data_gen_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                     30.030    30.030 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.030 r  BUFG_inst/O
                         net (fo=2, routed)           1.350    31.380    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    28.529 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    29.955    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    30.032 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.345    31.377    pix_data_gen_inst/CLK
    SLICE_X103Y64        FDCE                                         r  pix_data_gen_inst/pix_data_reg[9]/C
                         clock pessimism              0.096    31.473    
                         clock uncertainty           -0.140    31.333    
    SLICE_X103Y64        FDCE (Setup_fdce_C_D)        0.030    31.363    pix_data_gen_inst/pix_data_reg[9]
  -------------------------------------------------------------------
                         required time                         31.363    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                 22.674    

Slack (MET) :             22.784ns  (required time - arrival time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            pix_data_gen_inst/pix_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_33m_clk_wiz_0 rise@30.030ns - clk_33m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 2.830ns (39.955%)  route 4.253ns (60.045%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 31.377 - 30.030 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.515     1.515    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.530     1.532    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X5Y28         RAMB18E1                                     r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[12])
                                                      2.125     3.657 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[12]
                         net (fo=1, routed)           0.831     4.488    pix_data_gen_inst/dout[8]
    SLICE_X105Y70        LUT6 (Prop_lut6_I5_O)        0.105     4.593 f  pix_data_gen_inst/pix_data[15]_i_4/O
                         net (fo=10, routed)          1.123     5.715    pix_data_gen_inst/bbstub_dout[28]
    SLICE_X107Y66        LUT2 (Prop_lut2_I1_O)        0.115     5.830 r  pix_data_gen_inst/pix_data[13]_i_9/O
                         net (fo=6, routed)           1.013     6.843    pix_data_gen_inst/pix_data[13]_i_9_n_0
    SLICE_X105Y69        LUT6 (Prop_lut6_I0_O)        0.275     7.118 f  pix_data_gen_inst/pix_data[15]_i_22/O
                         net (fo=1, routed)           0.346     7.464    pix_data_gen_inst/pix_data[15]_i_22_n_0
    SLICE_X105Y69        LUT6 (Prop_lut6_I5_O)        0.105     7.569 f  pix_data_gen_inst/pix_data[15]_i_9/O
                         net (fo=1, routed)           0.941     8.510    tft_ctrl/pix_data_reg[15]
    SLICE_X105Y65        LUT6 (Prop_lut6_I2_O)        0.105     8.615 r  tft_ctrl/pix_data[15]_i_2/O
                         net (fo=1, routed)           0.000     8.615    pix_data_gen_inst/D[6]
    SLICE_X105Y65        FDCE                                         r  pix_data_gen_inst/pix_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                     30.030    30.030 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.030 r  BUFG_inst/O
                         net (fo=2, routed)           1.350    31.380    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    28.529 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    29.955    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    30.032 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.345    31.377    pix_data_gen_inst/CLK
    SLICE_X105Y65        FDCE                                         r  pix_data_gen_inst/pix_data_reg[15]/C
                         clock pessimism              0.130    31.507    
                         clock uncertainty           -0.140    31.367    
    SLICE_X105Y65        FDCE (Setup_fdce_C_D)        0.032    31.399    pix_data_gen_inst/pix_data_reg[15]
  -------------------------------------------------------------------
                         required time                         31.399    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                 22.784    

Slack (MET) :             22.945ns  (required time - arrival time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            pix_data_gen_inst/pix_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_33m_clk_wiz_0 rise@30.030ns - clk_33m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.887ns  (logic 2.999ns (43.549%)  route 3.888ns (56.451%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 31.376 - 30.030 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.515     1.515    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.530     1.532    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X5Y28         RAMB18E1                                     r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[12])
                                                      2.125     3.657 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[12]
                         net (fo=1, routed)           0.831     4.488    pix_data_gen_inst/dout[8]
    SLICE_X105Y70        LUT6 (Prop_lut6_I5_O)        0.105     4.593 f  pix_data_gen_inst/pix_data[15]_i_4/O
                         net (fo=10, routed)          1.123     5.715    pix_data_gen_inst/bbstub_dout[28]
    SLICE_X107Y66        LUT2 (Prop_lut2_I1_O)        0.115     5.830 r  pix_data_gen_inst/pix_data[13]_i_9/O
                         net (fo=6, routed)           0.872     6.702    pix_data_gen_inst/pix_data[13]_i_9_n_0
    SLICE_X104Y68        LUT6 (Prop_lut6_I1_O)        0.275     6.977 r  pix_data_gen_inst/pix_data[9]_i_13/O
                         net (fo=2, routed)           0.688     7.665    pix_data_gen_inst/pix_data[9]_i_13_n_0
    SLICE_X104Y68        LUT3 (Prop_lut3_I0_O)        0.115     7.780 r  pix_data_gen_inst/pix_data[8]_i_3/O
                         net (fo=1, routed)           0.374     8.154    tft_ctrl/pix_data_reg[8]
    SLICE_X103Y65        LUT6 (Prop_lut6_I5_O)        0.264     8.418 r  tft_ctrl/pix_data[8]_i_1/O
                         net (fo=1, routed)           0.000     8.418    pix_data_gen_inst/D[2]
    SLICE_X103Y65        FDCE                                         r  pix_data_gen_inst/pix_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                     30.030    30.030 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.030 r  BUFG_inst/O
                         net (fo=2, routed)           1.350    31.380    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    28.529 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    29.955    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    30.032 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.344    31.376    pix_data_gen_inst/CLK
    SLICE_X103Y65        FDCE                                         r  pix_data_gen_inst/pix_data_reg[8]/C
                         clock pessimism              0.096    31.472    
                         clock uncertainty           -0.140    31.332    
    SLICE_X103Y65        FDCE (Setup_fdce_C_D)        0.032    31.364    pix_data_gen_inst/pix_data_reg[8]
  -------------------------------------------------------------------
                         required time                         31.364    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                 22.945    

Slack (MET) :             23.624ns  (required time - arrival time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            pix_data_gen_inst/pix_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_33m_clk_wiz_0 rise@30.030ns - clk_33m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 2.830ns (45.130%)  route 3.441ns (54.870%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 31.441 - 30.030 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.515     1.515    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.530     1.532    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X5Y28         RAMB18E1                                     r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[12])
                                                      2.125     3.657 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[12]
                         net (fo=1, routed)           0.831     4.488    pix_data_gen_inst/dout[8]
    SLICE_X105Y70        LUT6 (Prop_lut6_I5_O)        0.105     4.593 f  pix_data_gen_inst/pix_data[15]_i_4/O
                         net (fo=10, routed)          1.123     5.715    pix_data_gen_inst/bbstub_dout[28]
    SLICE_X107Y66        LUT2 (Prop_lut2_I1_O)        0.115     5.830 r  pix_data_gen_inst/pix_data[13]_i_9/O
                         net (fo=6, routed)           0.359     6.189    pix_data_gen_inst/pix_data[13]_i_9_n_0
    SLICE_X107Y68        LUT6 (Prop_lut6_I5_O)        0.275     6.464 r  pix_data_gen_inst/pix_data[13]_i_7/O
                         net (fo=1, routed)           0.346     6.810    pix_data_gen_inst/pix_data[13]_i_7_n_0
    SLICE_X107Y68        LUT2 (Prop_lut2_I0_O)        0.105     6.915 r  pix_data_gen_inst/pix_data[13]_i_4/O
                         net (fo=2, routed)           0.782     7.697    tft_ctrl/pix_data_reg[2]_0
    SLICE_X107Y65        LUT6 (Prop_lut6_I3_O)        0.105     7.802 r  tft_ctrl/pix_data[13]_i_1/O
                         net (fo=1, routed)           0.000     7.802    pix_data_gen_inst/D[5]
    SLICE_X107Y65        FDCE                                         r  pix_data_gen_inst/pix_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                     30.030    30.030 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.030 r  BUFG_inst/O
                         net (fo=2, routed)           1.350    31.380    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    28.529 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    29.955    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    30.032 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.409    31.441    pix_data_gen_inst/CLK
    SLICE_X107Y65        FDCE                                         r  pix_data_gen_inst/pix_data_reg[13]/C
                         clock pessimism              0.096    31.537    
                         clock uncertainty           -0.140    31.397    
    SLICE_X107Y65        FDCE (Setup_fdce_C_D)        0.030    31.427    pix_data_gen_inst/pix_data_reg[13]
  -------------------------------------------------------------------
                         required time                         31.427    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                 23.624    

Slack (MET) :             23.626ns  (required time - arrival time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            pix_data_gen_inst/pix_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_33m_clk_wiz_0 rise@30.030ns - clk_33m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 2.830ns (45.130%)  route 3.441ns (54.870%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 31.441 - 30.030 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.515     1.515    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.530     1.532    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X5Y28         RAMB18E1                                     r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[12])
                                                      2.125     3.657 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[12]
                         net (fo=1, routed)           0.831     4.488    pix_data_gen_inst/dout[8]
    SLICE_X105Y70        LUT6 (Prop_lut6_I5_O)        0.105     4.593 f  pix_data_gen_inst/pix_data[15]_i_4/O
                         net (fo=10, routed)          1.123     5.715    pix_data_gen_inst/bbstub_dout[28]
    SLICE_X107Y66        LUT2 (Prop_lut2_I1_O)        0.115     5.830 r  pix_data_gen_inst/pix_data[13]_i_9/O
                         net (fo=6, routed)           0.359     6.189    pix_data_gen_inst/pix_data[13]_i_9_n_0
    SLICE_X107Y68        LUT6 (Prop_lut6_I5_O)        0.275     6.464 r  pix_data_gen_inst/pix_data[13]_i_7/O
                         net (fo=1, routed)           0.346     6.810    pix_data_gen_inst/pix_data[13]_i_7_n_0
    SLICE_X107Y68        LUT2 (Prop_lut2_I0_O)        0.105     6.915 r  pix_data_gen_inst/pix_data[13]_i_4/O
                         net (fo=2, routed)           0.782     7.697    tft_ctrl/pix_data_reg[2]_0
    SLICE_X107Y65        LUT6 (Prop_lut6_I5_O)        0.105     7.802 r  tft_ctrl/pix_data[2]_i_1/O
                         net (fo=1, routed)           0.000     7.802    pix_data_gen_inst/D[0]
    SLICE_X107Y65        FDCE                                         r  pix_data_gen_inst/pix_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                     30.030    30.030 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.030 r  BUFG_inst/O
                         net (fo=2, routed)           1.350    31.380    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    28.529 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    29.955    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    30.032 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.409    31.441    pix_data_gen_inst/CLK
    SLICE_X107Y65        FDCE                                         r  pix_data_gen_inst/pix_data_reg[2]/C
                         clock pessimism              0.096    31.537    
                         clock uncertainty           -0.140    31.397    
    SLICE_X107Y65        FDCE (Setup_fdce_C_D)        0.032    31.429    pix_data_gen_inst/pix_data_reg[2]
  -------------------------------------------------------------------
                         required time                         31.429    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                 23.626    

Slack (MET) :             23.979ns  (required time - arrival time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            pix_data_gen_inst/pix_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_33m_clk_wiz_0 rise@30.030ns - clk_33m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 2.650ns (45.020%)  route 3.236ns (54.980%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 31.377 - 30.030 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.515     1.515    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.530     1.532    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X5Y28         RAMB18E1                                     r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[12])
                                                      2.125     3.657 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[12]
                         net (fo=1, routed)           0.831     4.488    pix_data_gen_inst/dout[8]
    SLICE_X105Y70        LUT6 (Prop_lut6_I5_O)        0.105     4.593 f  pix_data_gen_inst/pix_data[15]_i_4/O
                         net (fo=10, routed)          0.338     4.931    pix_data_gen_inst/bbstub_dout[28]
    SLICE_X105Y69        LUT4 (Prop_lut4_I0_O)        0.105     5.036 r  pix_data_gen_inst/pix_data[10]_i_9/O
                         net (fo=1, routed)           0.662     5.698    pix_data_gen_inst/pix_data[10]_i_9_n_0
    SLICE_X104Y69        LUT5 (Prop_lut5_I3_O)        0.105     5.803 r  pix_data_gen_inst/pix_data[10]_i_5/O
                         net (fo=2, routed)           0.522     6.325    pix_data_gen_inst/pix_data[10]_i_5_n_0
    SLICE_X105Y68        LUT6 (Prop_lut6_I0_O)        0.105     6.430 r  pix_data_gen_inst/pix_data[10]_i_3/O
                         net (fo=1, routed)           0.883     7.313    tft_ctrl/pix_data_reg[10]_0
    SLICE_X105Y65        LUT6 (Prop_lut6_I5_O)        0.105     7.418 r  tft_ctrl/pix_data[10]_i_1/O
                         net (fo=1, routed)           0.000     7.418    pix_data_gen_inst/D[4]
    SLICE_X105Y65        FDCE                                         r  pix_data_gen_inst/pix_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                     30.030    30.030 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.030 r  BUFG_inst/O
                         net (fo=2, routed)           1.350    31.380    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    28.529 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    29.955    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    30.032 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.345    31.377    pix_data_gen_inst/CLK
    SLICE_X105Y65        FDCE                                         r  pix_data_gen_inst/pix_data_reg[10]/C
                         clock pessimism              0.130    31.507    
                         clock uncertainty           -0.140    31.367    
    SLICE_X105Y65        FDCE (Setup_fdce_C_D)        0.030    31.397    pix_data_gen_inst/pix_data_reg[10]
  -------------------------------------------------------------------
                         required time                         31.397    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                 23.979    

Slack (MET) :             24.536ns  (required time - arrival time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            pix_data_gen_inst/pix_data_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_33m_clk_wiz_0 rise@30.030ns - clk_33m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 2.335ns (45.808%)  route 2.762ns (54.192%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 31.377 - 30.030 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.515     1.515    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.530     1.532    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X5Y28         RAMB18E1                                     r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      2.125     3.657 f  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[6]
                         net (fo=13, routed)          1.404     5.060    pix_data_gen_inst/dout[2]
    SLICE_X107Y66        LUT2 (Prop_lut2_I1_O)        0.105     5.165 r  pix_data_gen_inst/pix_data[15]_i_5/O
                         net (fo=2, routed)           0.561     5.727    tft_ctrl/pix_data_reg[15]_1
    SLICE_X107Y66        LUT6 (Prop_lut6_I3_O)        0.105     5.832 r  tft_ctrl/pix_data[15]_i_1/O
                         net (fo=7, routed)           0.797     6.629    pix_data_gen_inst/E[0]
    SLICE_X103Y64        FDCE                                         r  pix_data_gen_inst/pix_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                     30.030    30.030 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.030 r  BUFG_inst/O
                         net (fo=2, routed)           1.350    31.380    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    28.529 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    29.955    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    30.032 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.345    31.377    pix_data_gen_inst/CLK
    SLICE_X103Y64        FDCE                                         r  pix_data_gen_inst/pix_data_reg[9]/C
                         clock pessimism              0.096    31.473    
                         clock uncertainty           -0.140    31.333    
    SLICE_X103Y64        FDCE (Setup_fdce_C_CE)      -0.168    31.165    pix_data_gen_inst/pix_data_reg[9]
  -------------------------------------------------------------------
                         required time                         31.165    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                 24.536    

Slack (MET) :             24.642ns  (required time - arrival time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            pix_data_gen_inst/pix_data_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_33m_clk_wiz_0 rise@30.030ns - clk_33m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.989ns  (logic 2.335ns (46.798%)  route 2.654ns (53.202%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 31.376 - 30.030 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.515     1.515    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.530     1.532    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X5Y28         RAMB18E1                                     r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      2.125     3.657 f  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[6]
                         net (fo=13, routed)          1.404     5.060    pix_data_gen_inst/dout[2]
    SLICE_X107Y66        LUT2 (Prop_lut2_I1_O)        0.105     5.165 r  pix_data_gen_inst/pix_data[15]_i_5/O
                         net (fo=2, routed)           0.561     5.727    tft_ctrl/pix_data_reg[15]_1
    SLICE_X107Y66        LUT6 (Prop_lut6_I3_O)        0.105     5.832 r  tft_ctrl/pix_data[15]_i_1/O
                         net (fo=7, routed)           0.690     6.521    pix_data_gen_inst/E[0]
    SLICE_X103Y65        FDCE                                         r  pix_data_gen_inst/pix_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                     30.030    30.030 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.030 r  BUFG_inst/O
                         net (fo=2, routed)           1.350    31.380    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    28.529 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    29.955    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    30.032 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.344    31.376    pix_data_gen_inst/CLK
    SLICE_X103Y65        FDCE                                         r  pix_data_gen_inst/pix_data_reg[8]/C
                         clock pessimism              0.096    31.472    
                         clock uncertainty           -0.140    31.332    
    SLICE_X103Y65        FDCE (Setup_fdce_C_CE)      -0.168    31.164    pix_data_gen_inst/pix_data_reg[8]
  -------------------------------------------------------------------
                         required time                         31.164    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                 24.642    

Slack (MET) :             24.719ns  (required time - arrival time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            pix_data_gen_inst/pix_data_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_33m_clk_wiz_0 rise@30.030ns - clk_33m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 2.335ns (47.189%)  route 2.613ns (52.811%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 31.377 - 30.030 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.515     1.515    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.530     1.532    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X5Y28         RAMB18E1                                     r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      2.125     3.657 f  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[6]
                         net (fo=13, routed)          1.404     5.060    pix_data_gen_inst/dout[2]
    SLICE_X107Y66        LUT2 (Prop_lut2_I1_O)        0.105     5.165 r  pix_data_gen_inst/pix_data[15]_i_5/O
                         net (fo=2, routed)           0.561     5.727    tft_ctrl/pix_data_reg[15]_1
    SLICE_X107Y66        LUT6 (Prop_lut6_I3_O)        0.105     5.832 r  tft_ctrl/pix_data[15]_i_1/O
                         net (fo=7, routed)           0.648     6.480    pix_data_gen_inst/E[0]
    SLICE_X105Y65        FDCE                                         r  pix_data_gen_inst/pix_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                     30.030    30.030 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.030 r  BUFG_inst/O
                         net (fo=2, routed)           1.350    31.380    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    28.529 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    29.955    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    30.032 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.345    31.377    pix_data_gen_inst/CLK
    SLICE_X105Y65        FDCE                                         r  pix_data_gen_inst/pix_data_reg[10]/C
                         clock pessimism              0.130    31.507    
                         clock uncertainty           -0.140    31.367    
    SLICE_X105Y65        FDCE (Setup_fdce_C_CE)      -0.168    31.199    pix_data_gen_inst/pix_data_reg[10]
  -------------------------------------------------------------------
                         required time                         31.199    
                         arrival time                          -6.480    
  -------------------------------------------------------------------
                         slack                                 24.719    

Slack (MET) :             24.719ns  (required time - arrival time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            pix_data_gen_inst/pix_data_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (clk_33m_clk_wiz_0 rise@30.030ns - clk_33m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 2.335ns (47.189%)  route 2.613ns (52.811%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 31.377 - 30.030 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.515     1.515    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.530     1.532    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X5Y28         RAMB18E1                                     r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      2.125     3.657 f  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[6]
                         net (fo=13, routed)          1.404     5.060    pix_data_gen_inst/dout[2]
    SLICE_X107Y66        LUT2 (Prop_lut2_I1_O)        0.105     5.165 r  pix_data_gen_inst/pix_data[15]_i_5/O
                         net (fo=2, routed)           0.561     5.727    tft_ctrl/pix_data_reg[15]_1
    SLICE_X107Y66        LUT6 (Prop_lut6_I3_O)        0.105     5.832 r  tft_ctrl/pix_data[15]_i_1/O
                         net (fo=7, routed)           0.648     6.480    pix_data_gen_inst/E[0]
    SLICE_X105Y65        FDCE                                         r  pix_data_gen_inst/pix_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                     30.030    30.030 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.030 r  BUFG_inst/O
                         net (fo=2, routed)           1.350    31.380    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    28.529 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    29.955    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    30.032 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.345    31.377    pix_data_gen_inst/CLK
    SLICE_X105Y65        FDCE                                         r  pix_data_gen_inst/pix_data_reg[15]/C
                         clock pessimism              0.130    31.507    
                         clock uncertainty           -0.140    31.367    
    SLICE_X105Y65        FDCE (Setup_fdce_C_CE)      -0.168    31.199    pix_data_gen_inst/pix_data_reg[15]
  -------------------------------------------------------------------
                         required time                         31.199    
                         arrival time                          -6.480    
  -------------------------------------------------------------------
                         slack                                 24.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_33m_clk_wiz_0 rise@0.000ns - clk_33m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.630     0.632    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y68        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDRE (Prop_fdre_C_Q)         0.141     0.773 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     0.828    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X109Y68        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.898     0.900    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y68        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.268     0.632    
    SLICE_X109Y68        FDRE (Hold_fdre_C_D)         0.075     0.707    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_33m_clk_wiz_0 rise@0.000ns - clk_33m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.630     0.632    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X110Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDRE (Prop_fdre_C_Q)         0.141     0.773 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.057     0.830    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X110Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.900     0.902    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X110Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.270     0.632    
    SLICE_X110Y69        FDRE (Hold_fdre_C_D)         0.071     0.703    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_33m_clk_wiz_0 rise@0.000ns - clk_33m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.631     0.633    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y68        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.141     0.774 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/Q
                         net (fo=2, routed)           0.066     0.839    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X113Y68        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.901     0.903    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y68        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]/C
                         clock pessimism             -0.270     0.633    
    SLICE_X113Y68        FDRE (Hold_fdre_C_D)         0.076     0.709    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_33m_clk_wiz_0 rise@0.000ns - clk_33m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.631     0.633    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y68        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.141     0.774 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/Q
                         net (fo=2, routed)           0.067     0.841    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X113Y68        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.901     0.903    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y68        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/C
                         clock pessimism             -0.270     0.633    
    SLICE_X113Y68        FDRE (Hold_fdre_C_D)         0.071     0.704    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_33m_clk_wiz_0 rise@0.000ns - clk_33m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.629     0.631    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X108Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDRE (Prop_fdre_C_Q)         0.164     0.795 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     0.850    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X108Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.897     0.899    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X108Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.268     0.631    
    SLICE_X108Y69        FDRE (Hold_fdre_C_D)         0.064     0.695    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_33m_clk_wiz_0 rise@0.000ns - clk_33m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.629     0.631    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X108Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDRE (Prop_fdre_C_Q)         0.164     0.795 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     0.850    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X108Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.897     0.899    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X108Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.268     0.631    
    SLICE_X108Y69        FDRE (Hold_fdre_C_D)         0.064     0.695    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_33m_clk_wiz_0 rise@0.000ns - clk_33m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.629     0.631    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X108Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDRE (Prop_fdre_C_Q)         0.164     0.795 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     0.850    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X108Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.897     0.899    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X108Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.268     0.631    
    SLICE_X108Y69        FDRE (Hold_fdre_C_D)         0.060     0.691    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_33m_clk_wiz_0 rise@0.000ns - clk_33m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.656%)  route 0.122ns (46.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.631     0.633    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y68        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.141     0.774 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[3]/Q
                         net (fo=5, routed)           0.122     0.895    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus2[3]
    SLICE_X112Y68        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.901     0.903    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X112Y68        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[3]/C
                         clock pessimism             -0.257     0.646    
    SLICE_X112Y68        FDRE (Hold_fdre_C_D)         0.085     0.731    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_33m_clk_wiz_0 rise@0.000ns - clk_33m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.629     0.631    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X108Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDRE (Prop_fdre_C_Q)         0.164     0.795 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     0.850    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X108Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.897     0.899    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X108Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.268     0.631    
    SLICE_X108Y69        FDRE (Hold_fdre_C_D)         0.053     0.684    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_33m_clk_wiz_0 rise@0.000ns - clk_33m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.227%)  route 0.118ns (38.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.631     0.633    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y68        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.141     0.774 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[3]/Q
                         net (fo=5, routed)           0.118     0.891    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus2[3]
    SLICE_X112Y68        LUT6 (Prop_lut6_I0_O)        0.045     0.936 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.936    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X112Y68        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.901     0.903    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X112Y68        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[5]/C
                         clock pessimism             -0.257     0.646    
    SLICE_X112Y68        FDRE (Hold_fdre_C_D)         0.120     0.766    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_33m_clk_wiz_0
Waveform(ns):       { 0.000 15.015 }
Period(ns):         30.030
Sources:            { clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         30.030      27.860     RAMB18_X5Y28     clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         30.030      28.438     BUFGCTRL_X0Y0    clk_33m_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         30.030      28.781     MMCME2_ADV_X0Y0  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         30.030      29.030     SLICE_X111Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.030      29.030     SLICE_X111Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.030      29.030     SLICE_X110Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.030      29.030     SLICE_X110Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.030      29.030     SLICE_X111Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.030      29.030     SLICE_X111Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.030      29.030     SLICE_X108Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       30.030      183.330    MMCME2_ADV_X0Y0  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.015      14.515     SLICE_X111Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.015      14.515     SLICE_X111Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.015      14.515     SLICE_X111Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.015      14.515     SLICE_X111Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.015      14.515     SLICE_X110Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.015      14.515     SLICE_X110Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.015      14.515     SLICE_X110Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.015      14.515     SLICE_X110Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.015      14.515     SLICE_X111Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.015      14.515     SLICE_X111Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.015      14.515     SLICE_X111Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.015      14.515     SLICE_X111Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.015      14.515     SLICE_X111Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.015      14.515     SLICE_X111Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.015      14.515     SLICE_X110Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.015      14.515     SLICE_X110Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.015      14.515     SLICE_X110Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.015      14.515     SLICE_X110Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.015      14.515     SLICE_X111Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.015      14.515     SLICE_X111Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_33m_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         40.000      38.408     BUFGCTRL_X0Y2    clk_33m_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_33m_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_33m_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_33m_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_33m_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50m_gen/inst/clk_in1
  To Clock:  clk_50m_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50m_gen/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50m_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_50m_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_50m_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_50m_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_50m_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_50m_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_50m_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_33m_clk_wiz_1
  To Clock:  clk_33m_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       15.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.191ns  (required time - arrival time)
  Source:                 iic_ctrl_inst/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            iic_ctrl_inst/sda_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_33m_clk_wiz_1 rise@20.000ns - clk_33m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.592ns (33.462%)  route 3.166ns (66.538%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 21.407 - 20.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.552     1.552    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.559     1.561    iic_ctrl_inst/clk_33m
    SLICE_X111Y74        FDCE                                         r  iic_ctrl_inst/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDCE (Prop_fdce_C_Q)         0.348     1.909 r  iic_ctrl_inst/scl_cnt_reg[9]/Q
                         net (fo=5, routed)           0.764     2.673    iic_ctrl_inst/scl_cnt[9]
    SLICE_X110Y74        LUT6 (Prop_lut6_I0_O)        0.242     2.915 f  iic_ctrl_inst/state[2]_i_5/O
                         net (fo=2, routed)           0.657     3.572    iic_ctrl_inst/state[2]_i_5_n_0
    SLICE_X111Y73        LUT4 (Prop_lut4_I0_O)        0.115     3.687 f  iic_ctrl_inst/done_flag_i_3/O
                         net (fo=9, routed)           0.535     4.221    iic_ctrl_inst/done_flag_i_3_n_0
    SLICE_X112Y73        LUT5 (Prop_lut5_I0_O)        0.297     4.518 f  iic_ctrl_inst/cnt_bit[3]_i_3/O
                         net (fo=9, routed)           0.648     5.166    iic_ctrl_inst/cnt_bit[3]_i_3_n_0
    SLICE_X112Y71        LUT5 (Prop_lut5_I4_O)        0.307     5.473 r  iic_ctrl_inst/sda_en_i_5/O
                         net (fo=1, routed)           0.563     6.036    iic_ctrl_inst/sda_en_i_5_n_0
    SLICE_X112Y71        LUT6 (Prop_lut6_I4_O)        0.283     6.319 r  iic_ctrl_inst/sda_en_i_2/O
                         net (fo=1, routed)           0.000     6.319    iic_ctrl_inst/sda_en_i_1_n_0
    SLICE_X112Y71        FDCE                                         r  iic_ctrl_inst/sda_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.386    21.386    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    18.470 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    19.925    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.405    21.407    iic_ctrl_inst/clk_33m
    SLICE_X112Y71        FDCE                                         r  iic_ctrl_inst/sda_en_reg/C
                         clock pessimism              0.133    21.540    
                         clock uncertainty           -0.102    21.438    
    SLICE_X112Y71        FDCE (Setup_fdce_C_D)        0.072    21.510    iic_ctrl_inst/sda_en_reg
  -------------------------------------------------------------------
                         required time                         21.510    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                 15.191    

Slack (MET) :             15.474ns  (required time - arrival time)
  Source:                 iic_ctrl_inst/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            iic_ctrl_inst/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_33m_clk_wiz_1 rise@20.000ns - clk_33m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.393ns (31.414%)  route 3.041ns (68.586%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 21.407 - 20.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.552     1.552    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.559     1.561    iic_ctrl_inst/clk_33m
    SLICE_X111Y74        FDCE                                         r  iic_ctrl_inst/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDCE (Prop_fdce_C_Q)         0.348     1.909 f  iic_ctrl_inst/scl_cnt_reg[9]/Q
                         net (fo=5, routed)           0.764     2.673    iic_ctrl_inst/scl_cnt[9]
    SLICE_X110Y74        LUT6 (Prop_lut6_I0_O)        0.242     2.915 r  iic_ctrl_inst/state[2]_i_5/O
                         net (fo=2, routed)           0.657     3.572    iic_ctrl_inst/state[2]_i_5_n_0
    SLICE_X111Y73        LUT4 (Prop_lut4_I0_O)        0.115     3.687 r  iic_ctrl_inst/done_flag_i_3/O
                         net (fo=9, routed)           0.535     4.221    iic_ctrl_inst/done_flag_i_3_n_0
    SLICE_X112Y73        LUT5 (Prop_lut5_I0_O)        0.297     4.518 r  iic_ctrl_inst/cnt_bit[3]_i_3/O
                         net (fo=9, routed)           0.620     5.138    iic_ctrl_inst/cnt_bit[3]_i_3_n_0
    SLICE_X110Y71        LUT4 (Prop_lut4_I1_O)        0.286     5.424 r  iic_ctrl_inst/state[3]_i_4/O
                         net (fo=2, routed)           0.466     5.890    iic_ctrl_inst/state[3]_i_4_n_0
    SLICE_X110Y72        LUT6 (Prop_lut6_I5_O)        0.105     5.995 r  iic_ctrl_inst/state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.995    iic_ctrl_inst/p_0_in__0[2]
    SLICE_X110Y72        FDCE                                         r  iic_ctrl_inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.386    21.386    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    18.470 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    19.925    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.405    21.407    iic_ctrl_inst/clk_33m
    SLICE_X110Y72        FDCE                                         r  iic_ctrl_inst/state_reg[2]/C
                         clock pessimism              0.133    21.540    
                         clock uncertainty           -0.102    21.438    
    SLICE_X110Y72        FDCE (Setup_fdce_C_D)        0.032    21.470    iic_ctrl_inst/state_reg[2]
  -------------------------------------------------------------------
                         required time                         21.470    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                 15.474    

Slack (MET) :             15.482ns  (required time - arrival time)
  Source:                 iic_ctrl_inst/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            iic_ctrl_inst/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_33m_clk_wiz_1 rise@20.000ns - clk_33m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 1.190ns (27.122%)  route 3.198ns (72.878%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.405ns = ( 21.405 - 20.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.552     1.552    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.559     1.561    iic_ctrl_inst/clk_33m
    SLICE_X111Y74        FDCE                                         r  iic_ctrl_inst/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDCE (Prop_fdce_C_Q)         0.348     1.909 f  iic_ctrl_inst/scl_cnt_reg[9]/Q
                         net (fo=5, routed)           0.764     2.673    iic_ctrl_inst/scl_cnt[9]
    SLICE_X110Y74        LUT6 (Prop_lut6_I0_O)        0.242     2.915 r  iic_ctrl_inst/state[2]_i_5/O
                         net (fo=2, routed)           0.657     3.572    iic_ctrl_inst/state[2]_i_5_n_0
    SLICE_X111Y73        LUT4 (Prop_lut4_I0_O)        0.115     3.687 r  iic_ctrl_inst/done_flag_i_3/O
                         net (fo=9, routed)           0.441     4.128    iic_ctrl_inst/done_flag_i_3_n_0
    SLICE_X110Y73        LUT6 (Prop_lut6_I2_O)        0.275     4.403 f  iic_ctrl_inst/state[0]_i_7/O
                         net (fo=1, routed)           0.712     5.115    iic_ctrl_inst/state[0]_i_7_n_0
    SLICE_X109Y73        LUT6 (Prop_lut6_I1_O)        0.105     5.220 r  iic_ctrl_inst/state[0]_i_4/O
                         net (fo=1, routed)           0.624     5.844    iic_ctrl_inst/state[0]_i_4_n_0
    SLICE_X109Y72        LUT5 (Prop_lut5_I4_O)        0.105     5.949 r  iic_ctrl_inst/state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.949    iic_ctrl_inst/p_0_in__0[0]
    SLICE_X109Y72        FDCE                                         r  iic_ctrl_inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.386    21.386    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    18.470 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    19.925    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.403    21.405    iic_ctrl_inst/clk_33m
    SLICE_X109Y72        FDCE                                         r  iic_ctrl_inst/state_reg[0]/C
                         clock pessimism              0.096    21.501    
                         clock uncertainty           -0.102    21.399    
    SLICE_X109Y72        FDCE (Setup_fdce_C_D)        0.032    21.431    iic_ctrl_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.431    
                         arrival time                          -5.949    
  -------------------------------------------------------------------
                         slack                                 15.482    

Slack (MET) :             15.484ns  (required time - arrival time)
  Source:                 iic_ctrl_inst/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            iic_ctrl_inst/sda_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_33m_clk_wiz_1 rise@20.000ns - clk_33m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 1.190ns (26.908%)  route 3.232ns (73.092%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 21.407 - 20.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.552     1.552    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.559     1.561    iic_ctrl_inst/clk_33m
    SLICE_X111Y74        FDCE                                         r  iic_ctrl_inst/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDCE (Prop_fdce_C_Q)         0.348     1.909 f  iic_ctrl_inst/scl_cnt_reg[9]/Q
                         net (fo=5, routed)           0.764     2.673    iic_ctrl_inst/scl_cnt[9]
    SLICE_X110Y74        LUT6 (Prop_lut6_I0_O)        0.242     2.915 r  iic_ctrl_inst/state[2]_i_5/O
                         net (fo=2, routed)           0.657     3.572    iic_ctrl_inst/state[2]_i_5_n_0
    SLICE_X111Y73        LUT4 (Prop_lut4_I0_O)        0.115     3.687 r  iic_ctrl_inst/done_flag_i_3/O
                         net (fo=9, routed)           0.557     4.243    iic_ctrl_inst/done_flag_i_3_n_0
    SLICE_X111Y72        LUT6 (Prop_lut6_I2_O)        0.275     4.518 r  iic_ctrl_inst/sda_reg_i_9/O
                         net (fo=2, routed)           0.825     5.344    iic_ctrl_inst/sda_reg_i_9_n_0
    SLICE_X111Y72        LUT6 (Prop_lut6_I0_O)        0.105     5.449 r  iic_ctrl_inst/sda_reg_i_6/O
                         net (fo=1, routed)           0.430     5.878    iic_ctrl_inst/sda_reg_i_6_n_0
    SLICE_X111Y71        LUT6 (Prop_lut6_I4_O)        0.105     5.983 r  iic_ctrl_inst/sda_reg_i_1/O
                         net (fo=1, routed)           0.000     5.983    iic_ctrl_inst/sda_reg_i_1_n_0
    SLICE_X111Y71        FDPE                                         r  iic_ctrl_inst/sda_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.386    21.386    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    18.470 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    19.925    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.405    21.407    iic_ctrl_inst/clk_33m
    SLICE_X111Y71        FDPE                                         r  iic_ctrl_inst/sda_reg_reg/C
                         clock pessimism              0.133    21.540    
                         clock uncertainty           -0.102    21.438    
    SLICE_X111Y71        FDPE (Setup_fdpe_C_D)        0.030    21.468    iic_ctrl_inst/sda_reg_reg
  -------------------------------------------------------------------
                         required time                         21.468    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                 15.484    

Slack (MET) :             15.536ns  (required time - arrival time)
  Source:                 iic_ctrl_inst/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            iic_ctrl_inst/cnt_bit_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_33m_clk_wiz_1 rise@20.000ns - clk_33m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.288ns (30.918%)  route 2.878ns (69.082%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.405ns = ( 21.405 - 20.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.552     1.552    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.559     1.561    iic_ctrl_inst/clk_33m
    SLICE_X111Y74        FDCE                                         r  iic_ctrl_inst/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDCE (Prop_fdce_C_Q)         0.348     1.909 f  iic_ctrl_inst/scl_cnt_reg[9]/Q
                         net (fo=5, routed)           0.764     2.673    iic_ctrl_inst/scl_cnt[9]
    SLICE_X110Y74        LUT6 (Prop_lut6_I0_O)        0.242     2.915 r  iic_ctrl_inst/state[2]_i_5/O
                         net (fo=2, routed)           0.657     3.572    iic_ctrl_inst/state[2]_i_5_n_0
    SLICE_X111Y73        LUT4 (Prop_lut4_I0_O)        0.115     3.687 r  iic_ctrl_inst/done_flag_i_3/O
                         net (fo=9, routed)           0.535     4.221    iic_ctrl_inst/done_flag_i_3_n_0
    SLICE_X112Y73        LUT5 (Prop_lut5_I0_O)        0.297     4.518 r  iic_ctrl_inst/cnt_bit[3]_i_3/O
                         net (fo=9, routed)           0.626     5.144    iic_ctrl_inst/cnt_bit[3]_i_3_n_0
    SLICE_X109Y71        LUT6 (Prop_lut6_I0_O)        0.286     5.430 r  iic_ctrl_inst/cnt_bit[3]_i_1/O
                         net (fo=4, routed)           0.297     5.727    iic_ctrl_inst/cnt_bit[3]_i_1_n_0
    SLICE_X108Y71        FDCE                                         r  iic_ctrl_inst/cnt_bit_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.386    21.386    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    18.470 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    19.925    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.403    21.405    iic_ctrl_inst/clk_33m
    SLICE_X108Y71        FDCE                                         r  iic_ctrl_inst/cnt_bit_reg[1]/C
                         clock pessimism              0.096    21.501    
                         clock uncertainty           -0.102    21.399    
    SLICE_X108Y71        FDCE (Setup_fdce_C_CE)      -0.136    21.263    iic_ctrl_inst/cnt_bit_reg[1]
  -------------------------------------------------------------------
                         required time                         21.263    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                 15.536    

Slack (MET) :             15.536ns  (required time - arrival time)
  Source:                 iic_ctrl_inst/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            iic_ctrl_inst/cnt_bit_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_33m_clk_wiz_1 rise@20.000ns - clk_33m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.288ns (30.918%)  route 2.878ns (69.082%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.405ns = ( 21.405 - 20.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.552     1.552    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.559     1.561    iic_ctrl_inst/clk_33m
    SLICE_X111Y74        FDCE                                         r  iic_ctrl_inst/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDCE (Prop_fdce_C_Q)         0.348     1.909 f  iic_ctrl_inst/scl_cnt_reg[9]/Q
                         net (fo=5, routed)           0.764     2.673    iic_ctrl_inst/scl_cnt[9]
    SLICE_X110Y74        LUT6 (Prop_lut6_I0_O)        0.242     2.915 r  iic_ctrl_inst/state[2]_i_5/O
                         net (fo=2, routed)           0.657     3.572    iic_ctrl_inst/state[2]_i_5_n_0
    SLICE_X111Y73        LUT4 (Prop_lut4_I0_O)        0.115     3.687 r  iic_ctrl_inst/done_flag_i_3/O
                         net (fo=9, routed)           0.535     4.221    iic_ctrl_inst/done_flag_i_3_n_0
    SLICE_X112Y73        LUT5 (Prop_lut5_I0_O)        0.297     4.518 r  iic_ctrl_inst/cnt_bit[3]_i_3/O
                         net (fo=9, routed)           0.626     5.144    iic_ctrl_inst/cnt_bit[3]_i_3_n_0
    SLICE_X109Y71        LUT6 (Prop_lut6_I0_O)        0.286     5.430 r  iic_ctrl_inst/cnt_bit[3]_i_1/O
                         net (fo=4, routed)           0.297     5.727    iic_ctrl_inst/cnt_bit[3]_i_1_n_0
    SLICE_X108Y71        FDCE                                         r  iic_ctrl_inst/cnt_bit_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.386    21.386    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    18.470 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    19.925    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.403    21.405    iic_ctrl_inst/clk_33m
    SLICE_X108Y71        FDCE                                         r  iic_ctrl_inst/cnt_bit_reg[2]/C
                         clock pessimism              0.096    21.501    
                         clock uncertainty           -0.102    21.399    
    SLICE_X108Y71        FDCE (Setup_fdce_C_CE)      -0.136    21.263    iic_ctrl_inst/cnt_bit_reg[2]
  -------------------------------------------------------------------
                         required time                         21.263    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                 15.536    

Slack (MET) :             15.536ns  (required time - arrival time)
  Source:                 iic_ctrl_inst/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            iic_ctrl_inst/cnt_bit_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_33m_clk_wiz_1 rise@20.000ns - clk_33m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.288ns (30.918%)  route 2.878ns (69.082%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.405ns = ( 21.405 - 20.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.552     1.552    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.559     1.561    iic_ctrl_inst/clk_33m
    SLICE_X111Y74        FDCE                                         r  iic_ctrl_inst/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDCE (Prop_fdce_C_Q)         0.348     1.909 f  iic_ctrl_inst/scl_cnt_reg[9]/Q
                         net (fo=5, routed)           0.764     2.673    iic_ctrl_inst/scl_cnt[9]
    SLICE_X110Y74        LUT6 (Prop_lut6_I0_O)        0.242     2.915 r  iic_ctrl_inst/state[2]_i_5/O
                         net (fo=2, routed)           0.657     3.572    iic_ctrl_inst/state[2]_i_5_n_0
    SLICE_X111Y73        LUT4 (Prop_lut4_I0_O)        0.115     3.687 r  iic_ctrl_inst/done_flag_i_3/O
                         net (fo=9, routed)           0.535     4.221    iic_ctrl_inst/done_flag_i_3_n_0
    SLICE_X112Y73        LUT5 (Prop_lut5_I0_O)        0.297     4.518 r  iic_ctrl_inst/cnt_bit[3]_i_3/O
                         net (fo=9, routed)           0.626     5.144    iic_ctrl_inst/cnt_bit[3]_i_3_n_0
    SLICE_X109Y71        LUT6 (Prop_lut6_I0_O)        0.286     5.430 r  iic_ctrl_inst/cnt_bit[3]_i_1/O
                         net (fo=4, routed)           0.297     5.727    iic_ctrl_inst/cnt_bit[3]_i_1_n_0
    SLICE_X108Y71        FDCE                                         r  iic_ctrl_inst/cnt_bit_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.386    21.386    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    18.470 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    19.925    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.403    21.405    iic_ctrl_inst/clk_33m
    SLICE_X108Y71        FDCE                                         r  iic_ctrl_inst/cnt_bit_reg[3]/C
                         clock pessimism              0.096    21.501    
                         clock uncertainty           -0.102    21.399    
    SLICE_X108Y71        FDCE (Setup_fdce_C_CE)      -0.136    21.263    iic_ctrl_inst/cnt_bit_reg[3]
  -------------------------------------------------------------------
                         required time                         21.263    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                 15.536    

Slack (MET) :             15.541ns  (required time - arrival time)
  Source:                 iic_ctrl_inst/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            iic_ctrl_inst/cnt_bit_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_33m_clk_wiz_1 rise@20.000ns - clk_33m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 1.288ns (31.179%)  route 2.843ns (68.821%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 21.407 - 20.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.552     1.552    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.559     1.561    iic_ctrl_inst/clk_33m
    SLICE_X111Y74        FDCE                                         r  iic_ctrl_inst/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDCE (Prop_fdce_C_Q)         0.348     1.909 f  iic_ctrl_inst/scl_cnt_reg[9]/Q
                         net (fo=5, routed)           0.764     2.673    iic_ctrl_inst/scl_cnt[9]
    SLICE_X110Y74        LUT6 (Prop_lut6_I0_O)        0.242     2.915 r  iic_ctrl_inst/state[2]_i_5/O
                         net (fo=2, routed)           0.657     3.572    iic_ctrl_inst/state[2]_i_5_n_0
    SLICE_X111Y73        LUT4 (Prop_lut4_I0_O)        0.115     3.687 r  iic_ctrl_inst/done_flag_i_3/O
                         net (fo=9, routed)           0.535     4.221    iic_ctrl_inst/done_flag_i_3_n_0
    SLICE_X112Y73        LUT5 (Prop_lut5_I0_O)        0.297     4.518 r  iic_ctrl_inst/cnt_bit[3]_i_3/O
                         net (fo=9, routed)           0.626     5.144    iic_ctrl_inst/cnt_bit[3]_i_3_n_0
    SLICE_X109Y71        LUT6 (Prop_lut6_I0_O)        0.286     5.430 r  iic_ctrl_inst/cnt_bit[3]_i_1/O
                         net (fo=4, routed)           0.262     5.692    iic_ctrl_inst/cnt_bit[3]_i_1_n_0
    SLICE_X109Y70        FDCE                                         r  iic_ctrl_inst/cnt_bit_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.386    21.386    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    18.470 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    19.925    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.405    21.407    iic_ctrl_inst/clk_33m
    SLICE_X109Y70        FDCE                                         r  iic_ctrl_inst/cnt_bit_reg[0]/C
                         clock pessimism              0.096    21.503    
                         clock uncertainty           -0.102    21.401    
    SLICE_X109Y70        FDCE (Setup_fdce_C_CE)      -0.168    21.233    iic_ctrl_inst/cnt_bit_reg[0]
  -------------------------------------------------------------------
                         required time                         21.233    
                         arrival time                          -5.692    
  -------------------------------------------------------------------
                         slack                                 15.541    

Slack (MET) :             15.558ns  (required time - arrival time)
  Source:                 iic_ctrl_inst/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            iic_ctrl_inst/rd_data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_33m_clk_wiz_1 rise@20.000ns - clk_33m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.190ns (27.580%)  route 3.125ns (72.420%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 21.408 - 20.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.552     1.552    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.559     1.561    iic_ctrl_inst/clk_33m
    SLICE_X111Y74        FDCE                                         r  iic_ctrl_inst/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDCE (Prop_fdce_C_Q)         0.348     1.909 r  iic_ctrl_inst/scl_cnt_reg[9]/Q
                         net (fo=5, routed)           0.764     2.673    iic_ctrl_inst/scl_cnt[9]
    SLICE_X110Y74        LUT6 (Prop_lut6_I0_O)        0.242     2.915 f  iic_ctrl_inst/state[2]_i_5/O
                         net (fo=2, routed)           0.657     3.572    iic_ctrl_inst/state[2]_i_5_n_0
    SLICE_X111Y73        LUT4 (Prop_lut4_I0_O)        0.115     3.687 f  iic_ctrl_inst/done_flag_i_3/O
                         net (fo=9, routed)           0.535     4.221    iic_ctrl_inst/done_flag_i_3_n_0
    SLICE_X112Y73        LUT5 (Prop_lut5_I0_O)        0.275     4.496 f  iic_ctrl_inst/state[3]_i_3/O
                         net (fo=6, routed)           0.485     4.981    iic_ctrl_inst/state[3]_i_3_n_0
    SLICE_X109Y72        LUT6 (Prop_lut6_I5_O)        0.105     5.086 r  iic_ctrl_inst/rd_data_reg[7]_i_2/O
                         net (fo=8, routed)           0.685     5.771    iic_ctrl_inst/rd_data_reg[7]_i_2_n_0
    SLICE_X107Y69        LUT6 (Prop_lut6_I3_O)        0.105     5.876 r  iic_ctrl_inst/rd_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.876    iic_ctrl_inst/rd_data_reg[3]_i_1_n_0
    SLICE_X107Y69        FDCE                                         r  iic_ctrl_inst/rd_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.386    21.386    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    18.470 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    19.925    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.406    21.408    iic_ctrl_inst/clk_33m
    SLICE_X107Y69        FDCE                                         r  iic_ctrl_inst/rd_data_reg_reg[3]/C
                         clock pessimism              0.096    21.504    
                         clock uncertainty           -0.102    21.402    
    SLICE_X107Y69        FDCE (Setup_fdce_C_D)        0.032    21.434    iic_ctrl_inst/rd_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         21.434    
                         arrival time                          -5.876    
  -------------------------------------------------------------------
                         slack                                 15.558    

Slack (MET) :             15.686ns  (required time - arrival time)
  Source:                 iic_ctrl_inst/scl_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            iic_ctrl_inst/rd_data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_33m_clk_wiz_1 rise@20.000ns - clk_33m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.190ns (28.440%)  route 2.994ns (71.560%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 21.408 - 20.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.552     1.552    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.559     1.561    iic_ctrl_inst/clk_33m
    SLICE_X111Y74        FDCE                                         r  iic_ctrl_inst/scl_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDCE (Prop_fdce_C_Q)         0.348     1.909 r  iic_ctrl_inst/scl_cnt_reg[9]/Q
                         net (fo=5, routed)           0.764     2.673    iic_ctrl_inst/scl_cnt[9]
    SLICE_X110Y74        LUT6 (Prop_lut6_I0_O)        0.242     2.915 f  iic_ctrl_inst/state[2]_i_5/O
                         net (fo=2, routed)           0.657     3.572    iic_ctrl_inst/state[2]_i_5_n_0
    SLICE_X111Y73        LUT4 (Prop_lut4_I0_O)        0.115     3.687 f  iic_ctrl_inst/done_flag_i_3/O
                         net (fo=9, routed)           0.535     4.221    iic_ctrl_inst/done_flag_i_3_n_0
    SLICE_X112Y73        LUT5 (Prop_lut5_I0_O)        0.275     4.496 f  iic_ctrl_inst/state[3]_i_3/O
                         net (fo=6, routed)           0.485     4.981    iic_ctrl_inst/state[3]_i_3_n_0
    SLICE_X109Y72        LUT6 (Prop_lut6_I5_O)        0.105     5.086 r  iic_ctrl_inst/rd_data_reg[7]_i_2/O
                         net (fo=8, routed)           0.554     5.640    iic_ctrl_inst/rd_data_reg[7]_i_2_n_0
    SLICE_X107Y69        LUT6 (Prop_lut6_I3_O)        0.105     5.745 r  iic_ctrl_inst/rd_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.745    iic_ctrl_inst/rd_data_reg[1]_i_1_n_0
    SLICE_X107Y69        FDCE                                         r  iic_ctrl_inst/rd_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.386    21.386    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    18.470 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    19.925    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.406    21.408    iic_ctrl_inst/clk_33m
    SLICE_X107Y69        FDCE                                         r  iic_ctrl_inst/rd_data_reg_reg[1]/C
                         clock pessimism              0.096    21.504    
                         clock uncertainty           -0.102    21.402    
    SLICE_X107Y69        FDCE (Setup_fdce_C_D)        0.030    21.432    iic_ctrl_inst/rd_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         21.432    
                         arrival time                          -5.745    
  -------------------------------------------------------------------
                         slack                                 15.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_33m_clk_wiz_1 rise@0.000ns - clk_33m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.597     0.597    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.630     0.632    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X113Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        FDRE (Prop_fdre_C_Q)         0.141     0.773 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     0.828    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X113Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.900     0.902    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X113Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.270     0.632    
    SLICE_X113Y69        FDRE (Hold_fdre_C_D)         0.076     0.708    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_33m_clk_wiz_1 rise@0.000ns - clk_33m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.597     0.597    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.630     0.632    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X113Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        FDRE (Prop_fdre_C_Q)         0.141     0.773 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     0.828    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X113Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.900     0.902    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X113Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.270     0.632    
    SLICE_X113Y69        FDRE (Hold_fdre_C_D)         0.075     0.707    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_33m_clk_wiz_1 rise@0.000ns - clk_33m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.597     0.597    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.630     0.632    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X113Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        FDRE (Prop_fdre_C_Q)         0.141     0.773 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     0.828    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X113Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.900     0.902    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X113Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.270     0.632    
    SLICE_X113Y69        FDRE (Hold_fdre_C_D)         0.071     0.703    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_33m_clk_wiz_1 rise@0.000ns - clk_33m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.314%)  route 0.068ns (32.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.597     0.597    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.629     0.631    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y70        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDRE (Prop_fdre_C_Q)         0.141     0.772 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/Q
                         net (fo=2, routed)           0.068     0.840    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[5]_0[1]
    SLICE_X110Y70        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.899     0.901    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y70        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/C
                         clock pessimism             -0.270     0.631    
    SLICE_X110Y70        FDRE (Hold_fdre_C_D)         0.076     0.707    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 touch_driver_inst/touch_y_loc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_33m_clk_wiz_1 rise@0.000ns - clk_33m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.999%)  route 0.363ns (72.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.597     0.597    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.600     0.602    touch_driver_inst/clk_33m
    SLICE_X105Y71        FDCE                                         r  touch_driver_inst/touch_y_loc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y71        FDCE (Prop_fdce_C_Q)         0.141     0.743 r  touch_driver_inst/touch_y_loc_reg[4]/Q
                         net (fo=1, routed)           0.363     1.105    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X5Y28         RAMB18E1                                     r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.908     0.910    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X5Y28         RAMB18E1                                     r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.255     0.654    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[4])
                                                      0.296     0.950    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 touch_driver_inst/touch_y_loc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_33m_clk_wiz_1 rise@0.000ns - clk_33m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.999%)  route 0.363ns (72.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.597     0.597    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.600     0.602    touch_driver_inst/clk_33m
    SLICE_X105Y71        FDCE                                         r  touch_driver_inst/touch_y_loc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y71        FDCE (Prop_fdce_C_Q)         0.141     0.743 r  touch_driver_inst/touch_y_loc_reg[5]/Q
                         net (fo=1, routed)           0.363     1.105    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X5Y28         RAMB18E1                                     r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.908     0.910    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X5Y28         RAMB18E1                                     r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.255     0.654    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.296     0.950    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_33m_clk_wiz_1 rise@0.000ns - clk_33m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.597     0.597    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.630     0.632    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X112Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y69        FDRE (Prop_fdre_C_Q)         0.164     0.796 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     0.851    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X112Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.900     0.902    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X112Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.270     0.632    
    SLICE_X112Y69        FDRE (Hold_fdre_C_D)         0.064     0.696    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 touch_driver_inst/touch_y_loc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_33m_clk_wiz_1 rise@0.000ns - clk_33m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.334%)  route 0.357ns (71.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.597     0.597    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.628     0.630    touch_driver_inst/clk_33m
    SLICE_X107Y70        FDCE                                         r  touch_driver_inst/touch_y_loc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y70        FDCE (Prop_fdce_C_Q)         0.141     0.771 r  touch_driver_inst/touch_y_loc_reg[11]/Q
                         net (fo=1, routed)           0.357     1.127    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
    RAMB18_X5Y28         RAMB18E1                                     r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.908     0.910    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X5Y28         RAMB18E1                                     r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.675    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.296     0.971    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_33m_clk_wiz_1 rise@0.000ns - clk_33m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.597     0.597    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.630     0.632    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X112Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y69        FDRE (Prop_fdre_C_Q)         0.164     0.796 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     0.851    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X112Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.900     0.902    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X112Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.270     0.632    
    SLICE_X112Y69        FDRE (Hold_fdre_C_D)         0.060     0.692    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 touch_driver_inst/touch_x_loc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_33m_clk_wiz_1 rise@0.000ns - clk_33m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.148ns (32.245%)  route 0.311ns (67.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.597     0.597    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.600     0.602    touch_driver_inst/clk_33m
    SLICE_X104Y71        FDCE                                         r  touch_driver_inst/touch_x_loc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDCE (Prop_fdce_C_Q)         0.148     0.750 r  touch_driver_inst/touch_x_loc_reg[6]/Q
                         net (fo=1, routed)           0.311     1.061    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[22]
    RAMB18_X5Y28         RAMB18E1                                     r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.908     0.910    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X5Y28         RAMB18E1                                     r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.255     0.654    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.243     0.897    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_33m_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB18_X5Y28     clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1    clk_50m_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X113Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X112Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X112Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X112Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X113Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X113Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X113Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y69    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50m_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y3    clk_50m_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_50m_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_50m_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_50m_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_50m_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_33m_clk_wiz_1
  To Clock:  clk_33m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.997ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.997ns  (required time - arrival time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.835ns  (logic 0.348ns (41.691%)  route 0.487ns (58.309%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69                                     0.000     0.000 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X109Y69        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.487     0.835    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X108Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X108Y69        FDRE (Setup_fdre_C_D)       -0.168    19.832    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.832    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                 18.997    

Slack (MET) :             19.060ns  (required time - arrival time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.731ns  (logic 0.348ns (47.588%)  route 0.383ns (52.412%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69                                     0.000     0.000 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X109Y69        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.383     0.731    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X109Y68        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X109Y68        FDRE (Setup_fdre_C_D)       -0.209    19.791    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.791    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                 19.060    

Slack (MET) :             19.091ns  (required time - arrival time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.753ns  (logic 0.398ns (52.883%)  route 0.355ns (47.117%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y70                                     0.000     0.000 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X108Y70        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.355     0.753    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X108Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X108Y69        FDRE (Setup_fdre_C_D)       -0.156    19.844    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.844    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                 19.091    

Slack (MET) :             19.175ns  (required time - arrival time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.792ns  (logic 0.433ns (54.689%)  route 0.359ns (45.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y70                                     0.000     0.000 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X108Y70        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.359     0.792    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X108Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X108Y69        FDRE (Setup_fdre_C_D)       -0.033    19.967    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.967    
                         arrival time                          -0.792    
  -------------------------------------------------------------------
                         slack                                 19.175    

Slack (MET) :             19.197ns  (required time - arrival time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.730ns  (logic 0.379ns (51.921%)  route 0.351ns (48.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69                                     0.000     0.000 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X109Y69        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.351     0.730    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X110Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X110Y69        FDRE (Setup_fdre_C_D)       -0.073    19.927    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.927    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                 19.197    

Slack (MET) :             19.215ns  (required time - arrival time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             clk_33m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.754ns  (logic 0.379ns (50.248%)  route 0.375ns (49.752%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69                                     0.000     0.000 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X109Y69        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.375     0.754    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X108Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X108Y69        FDRE (Setup_fdre_C_D)       -0.031    19.969    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.969    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                 19.215    





---------------------------------------------------------------------------------------------------
From Clock:  clk_33m_clk_wiz_0
  To Clock:  clk_33m_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       28.994ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.994ns  (required time - arrival time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (MaxDelay Path 30.030ns)
  Data Path Delay:        0.868ns  (logic 0.348ns (40.110%)  route 0.520ns (59.890%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.030ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69                                     0.000     0.000 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X110Y69        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.520     0.868    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X112Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.030    30.030    
    SLICE_X112Y69        FDRE (Setup_fdre_C_D)       -0.168    29.862    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         29.862    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                 28.994    

Slack (MET) :             29.005ns  (required time - arrival time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (MaxDelay Path 30.030ns)
  Data Path Delay:        0.950ns  (logic 0.379ns (39.876%)  route 0.571ns (60.124%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.030ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69                                     0.000     0.000 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.571     0.950    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X113Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.030    30.030    
    SLICE_X113Y69        FDRE (Setup_fdre_C_D)       -0.075    29.955    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         29.955    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                 29.005    

Slack (MET) :             29.085ns  (required time - arrival time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (MaxDelay Path 30.030ns)
  Data Path Delay:        0.872ns  (logic 0.379ns (43.452%)  route 0.493ns (56.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.030ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69                                     0.000     0.000 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.493     0.872    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X113Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.030    30.030    
    SLICE_X113Y69        FDRE (Setup_fdre_C_D)       -0.073    29.957    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         29.957    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 29.085    

Slack (MET) :             29.136ns  (required time - arrival time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (MaxDelay Path 30.030ns)
  Data Path Delay:        0.687ns  (logic 0.348ns (50.678%)  route 0.339ns (49.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.030ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69                                     0.000     0.000 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.339     0.687    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X113Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.030    30.030    
    SLICE_X113Y69        FDRE (Setup_fdre_C_D)       -0.207    29.823    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         29.823    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                 29.136    

Slack (MET) :             29.152ns  (required time - arrival time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (MaxDelay Path 30.030ns)
  Data Path Delay:        0.708ns  (logic 0.348ns (49.156%)  route 0.360ns (50.844%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.030ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69                                     0.000     0.000 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.360     0.708    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X112Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.030    30.030    
    SLICE_X112Y69        FDRE (Setup_fdre_C_D)       -0.170    29.860    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         29.860    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                 29.152    

Slack (MET) :             29.275ns  (required time - arrival time)
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_33m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.030ns  (MaxDelay Path 30.030ns)
  Data Path Delay:        0.726ns  (logic 0.379ns (52.214%)  route 0.347ns (47.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.030ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69                                     0.000     0.000 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X110Y69        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.347     0.726    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X112Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.030    30.030    
    SLICE_X112Y69        FDRE (Setup_fdre_C_D)       -0.029    30.001    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         30.001    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                 29.275    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_33m_clk_wiz_1
  To Clock:  clk_33m_clk_wiz_0

Max Delay             0 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.628%)  route 0.172ns (57.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.284ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.597     0.597    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.629     0.631    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X109Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDRE (Prop_fdre_C_Q)         0.128     0.759 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.172     0.931    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X109Y68        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.898     0.900    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y68        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.850%)  route 0.160ns (53.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.284ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.597     0.597    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.629     0.631    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X109Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDRE (Prop_fdre_C_Q)         0.141     0.772 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.160     0.932    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X110Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.900     0.902    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X110Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.465%)  route 0.143ns (46.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.284ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.597     0.597    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.628     0.630    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X108Y70        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y70        FDRE (Prop_fdre_C_Q)         0.164     0.794 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.143     0.936    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X108Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.897     0.899    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X108Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.040%)  route 0.165ns (53.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.284ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.597     0.597    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.629     0.631    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X109Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDRE (Prop_fdre_C_Q)         0.141     0.772 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.165     0.937    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X108Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.897     0.899    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X108Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.747%)  route 0.169ns (53.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.284ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.597     0.597    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.628     0.630    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X108Y70        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y70        FDRE (Prop_fdre_C_Q)         0.148     0.778 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.169     0.946    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X108Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.897     0.899    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X108Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.131%)  route 0.217ns (62.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.284ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.597     0.597    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.629     0.631    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X109Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDRE (Prop_fdre_C_Q)         0.128     0.759 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.217     0.975    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X108Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.897     0.899    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X108Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_33m_clk_wiz_0
  To Clock:  clk_33m_clk_wiz_1

Max Delay             0 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.930%)  route 0.151ns (54.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.284ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.630     0.632    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X111Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.128     0.760 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.151     0.910    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X113Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.900     0.902    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X113Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.399%)  route 0.154ns (54.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.284ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.630     0.632    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X111Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.128     0.760 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.154     0.914    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X112Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.900     0.902    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X112Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.819%)  route 0.154ns (52.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.284ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.630     0.632    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X110Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDRE (Prop_fdre_C_Q)         0.141     0.773 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.154     0.927    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X112Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.900     0.902    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X112Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.776%)  route 0.264ns (65.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.284ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.630     0.632    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X111Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.141     0.773 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.264     1.037    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X113Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.900     0.902    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X113Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.811%)  route 0.302ns (68.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.284ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.630     0.632    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X111Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.141     0.773 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.302     1.075    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X113Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.900     0.902    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X113Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.724%)  route 0.318ns (71.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.519ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.284ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.630     0.632    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X110Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDRE (Prop_fdre_C_Q)         0.128     0.760 r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.318     1.077    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X112Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.900     0.902    clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X112Y69        FDRE                                         r  clk_50_to_clk_33_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            tft_bl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.294ns  (logic 5.075ns (49.301%)  route 5.219ns (50.699%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           1.834     3.283    rst_n_IBUF
    SLICE_X112Y67        LUT3 (Prop_lut3_I2_O)        0.106     3.389 r  tft_bl_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.385     6.774    tft_bl_OBUF
    M20                  OBUF (Prop_obuf_I_O)         3.521    10.294 r  tft_bl_OBUF_inst/O
                         net (fo=0)                   0.000    10.294    tft_bl
    M20                                                               r  tft_bl (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            tft_bl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.967ns  (logic 1.703ns (42.943%)  route 2.263ns (57.057%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  rst_n_IBUF_inst/O
                         net (fo=5, routed)           0.902     1.187    rst_n_IBUF
    SLICE_X112Y67        LUT3 (Prop_lut3_I2_O)        0.048     1.235 r  tft_bl_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.361     2.596    tft_bl_OBUF
    M20                  OBUF (Prop_obuf_I_O)         1.370     3.967 r  tft_bl_OBUF_inst/O
                         net (fo=0)                   0.000     3.967    tft_bl
    M20                                                               r  tft_bl (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_33m_clk_wiz_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_33m_clk_wiz_0'  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            tft_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.557ns  (logic 3.362ns (44.484%)  route 4.195ns (55.516%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 fall edge)
                                                     15.015    15.015 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.015 f  BUFG_inst/O
                         net (fo=2, routed)           1.515    16.530    clk_33m_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    13.365 f  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    14.932    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.017 f  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         2.628    17.645    tft_clk_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.277    20.922 f  tft_clk_OBUF_inst/O
                         net (fo=0)                   0.000    20.922    tft_clk
    P19                                                               f  tft_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tft_ctrl/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            tft_rgb[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.343ns  (logic 4.560ns (48.810%)  route 4.783ns (51.190%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.515     1.515    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.498     1.500    tft_ctrl/clk_33m
    SLICE_X102Y68        FDCE                                         r  tft_ctrl/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y68        FDCE (Prop_fdce_C_Q)         0.433     1.933 r  tft_ctrl/cnt_v_reg[3]/Q
                         net (fo=4, routed)           0.796     2.729    tft_ctrl/cnt_v_reg[3]
    SLICE_X103Y70        LUT4 (Prop_lut4_I0_O)        0.119     2.848 r  tft_ctrl/tft_de_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.518     3.366    tft_ctrl/tft_de_OBUF_inst_i_7_n_0
    SLICE_X103Y69        LUT6 (Prop_lut6_I4_O)        0.267     3.633 r  tft_ctrl/tft_de_OBUF_inst_i_2/O
                         net (fo=14, routed)          0.482     4.115    tft_ctrl/tft_de_OBUF_inst_i_2_n_0
    SLICE_X103Y67        LUT6 (Prop_lut6_I0_O)        0.105     4.220 r  tft_ctrl/tft_de_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.706     4.926    pix_data_gen_inst/tft_de_OBUF
    SLICE_X112Y65        LUT2 (Prop_lut2_I1_O)        0.106     5.032 r  pix_data_gen_inst/tft_rgb_OBUF[23]_inst_i_1/O
                         net (fo=3, routed)           2.281     7.313    tft_rgb_OBUF[20]
    Y17                  OBUF (Prop_obuf_I_O)         3.530    10.843 r  tft_rgb_OBUF[20]_inst/O
                         net (fo=0)                   0.000    10.843    tft_rgb[20]
    Y17                                                               r  tft_rgb[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tft_ctrl/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            tft_rgb[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.213ns  (logic 4.399ns (47.745%)  route 4.814ns (52.255%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.515     1.515    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.498     1.500    tft_ctrl/clk_33m
    SLICE_X102Y68        FDCE                                         r  tft_ctrl/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y68        FDCE (Prop_fdce_C_Q)         0.433     1.933 r  tft_ctrl/cnt_v_reg[3]/Q
                         net (fo=4, routed)           0.796     2.729    tft_ctrl/cnt_v_reg[3]
    SLICE_X103Y70        LUT4 (Prop_lut4_I0_O)        0.119     2.848 r  tft_ctrl/tft_de_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.518     3.366    tft_ctrl/tft_de_OBUF_inst_i_7_n_0
    SLICE_X103Y69        LUT6 (Prop_lut6_I4_O)        0.267     3.633 r  tft_ctrl/tft_de_OBUF_inst_i_2/O
                         net (fo=14, routed)          0.482     4.115    tft_ctrl/tft_de_OBUF_inst_i_2_n_0
    SLICE_X103Y67        LUT6 (Prop_lut6_I0_O)        0.105     4.220 r  tft_ctrl/tft_de_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.706     4.926    pix_data_gen_inst/tft_de_OBUF
    SLICE_X112Y65        LUT2 (Prop_lut2_I1_O)        0.105     5.031 r  pix_data_gen_inst/tft_rgb_OBUF[21]_inst_i_1/O
                         net (fo=2, routed)           2.312     7.343    tft_rgb_OBUF[19]
    Y16                  OBUF (Prop_obuf_I_O)         3.370    10.713 r  tft_rgb_OBUF[21]_inst/O
                         net (fo=0)                   0.000    10.713    tft_rgb[21]
    Y16                                                               r  tft_rgb[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tft_ctrl/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            tft_rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.187ns  (logic 4.462ns (48.572%)  route 4.725ns (51.428%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.515     1.515    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.498     1.500    tft_ctrl/clk_33m
    SLICE_X102Y68        FDCE                                         r  tft_ctrl/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y68        FDCE (Prop_fdce_C_Q)         0.433     1.933 r  tft_ctrl/cnt_v_reg[3]/Q
                         net (fo=4, routed)           0.796     2.729    tft_ctrl/cnt_v_reg[3]
    SLICE_X103Y70        LUT4 (Prop_lut4_I0_O)        0.119     2.848 r  tft_ctrl/tft_de_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.518     3.366    tft_ctrl/tft_de_OBUF_inst_i_7_n_0
    SLICE_X103Y69        LUT6 (Prop_lut6_I4_O)        0.267     3.633 r  tft_ctrl/tft_de_OBUF_inst_i_2/O
                         net (fo=14, routed)          0.482     4.115    tft_ctrl/tft_de_OBUF_inst_i_2_n_0
    SLICE_X103Y67        LUT6 (Prop_lut6_I0_O)        0.105     4.220 r  tft_ctrl/tft_de_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.046     5.266    pix_data_gen_inst/tft_de_OBUF
    SLICE_X112Y65        LUT2 (Prop_lut2_I1_O)        0.118     5.384 r  pix_data_gen_inst/tft_rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           1.883     7.267    tft_rgb_OBUF[4]
    P18                  OBUF (Prop_obuf_I_O)         3.420    10.687 r  tft_rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.687    tft_rgb[6]
    P18                                                               r  tft_rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tft_ctrl/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            tft_rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.172ns  (logic 4.478ns (48.820%)  route 4.694ns (51.180%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.515     1.515    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.498     1.500    tft_ctrl/clk_33m
    SLICE_X102Y68        FDCE                                         r  tft_ctrl/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y68        FDCE (Prop_fdce_C_Q)         0.433     1.933 r  tft_ctrl/cnt_v_reg[3]/Q
                         net (fo=4, routed)           0.796     2.729    tft_ctrl/cnt_v_reg[3]
    SLICE_X103Y70        LUT4 (Prop_lut4_I0_O)        0.119     2.848 r  tft_ctrl/tft_de_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.518     3.366    tft_ctrl/tft_de_OBUF_inst_i_7_n_0
    SLICE_X103Y69        LUT6 (Prop_lut6_I4_O)        0.267     3.633 r  tft_ctrl/tft_de_OBUF_inst_i_2/O
                         net (fo=14, routed)          0.482     4.115    tft_ctrl/tft_de_OBUF_inst_i_2_n_0
    SLICE_X103Y67        LUT6 (Prop_lut6_I0_O)        0.105     4.220 r  tft_ctrl/tft_de_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.046     5.266    pix_data_gen_inst/tft_de_OBUF
    SLICE_X112Y65        LUT2 (Prop_lut2_I1_O)        0.118     5.384 r  pix_data_gen_inst/tft_rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           1.852     7.236    tft_rgb_OBUF[4]
    N17                  OBUF (Prop_obuf_I_O)         3.436    10.672 r  tft_rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.672    tft_rgb[7]
    N17                                                               r  tft_rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tft_ctrl/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            tft_rgb[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.168ns  (logic 4.505ns (49.137%)  route 4.663ns (50.863%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.515     1.515    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.498     1.500    tft_ctrl/clk_33m
    SLICE_X102Y68        FDCE                                         r  tft_ctrl/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y68        FDCE (Prop_fdce_C_Q)         0.433     1.933 r  tft_ctrl/cnt_v_reg[3]/Q
                         net (fo=4, routed)           0.796     2.729    tft_ctrl/cnt_v_reg[3]
    SLICE_X103Y70        LUT4 (Prop_lut4_I0_O)        0.119     2.848 r  tft_ctrl/tft_de_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.518     3.366    tft_ctrl/tft_de_OBUF_inst_i_7_n_0
    SLICE_X103Y69        LUT6 (Prop_lut6_I4_O)        0.267     3.633 r  tft_ctrl/tft_de_OBUF_inst_i_2/O
                         net (fo=14, routed)          0.482     4.115    tft_ctrl/tft_de_OBUF_inst_i_2_n_0
    SLICE_X103Y67        LUT6 (Prop_lut6_I0_O)        0.105     4.220 r  tft_ctrl/tft_de_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.037     5.257    pix_data_gen_inst/tft_de_OBUF
    SLICE_X112Y65        LUT2 (Prop_lut2_I1_O)        0.118     5.375 r  pix_data_gen_inst/tft_rgb_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.831     7.205    tft_rgb_OBUF[15]
    P16                  OBUF (Prop_obuf_I_O)         3.463    10.668 r  tft_rgb_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.668    tft_rgb[15]
    P16                                                               r  tft_rgb[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tft_ctrl/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            tft_rgb[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.075ns  (logic 4.524ns (49.846%)  route 4.552ns (50.154%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.515     1.515    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.498     1.500    tft_ctrl/clk_33m
    SLICE_X102Y68        FDCE                                         r  tft_ctrl/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y68        FDCE (Prop_fdce_C_Q)         0.433     1.933 r  tft_ctrl/cnt_v_reg[3]/Q
                         net (fo=4, routed)           0.796     2.729    tft_ctrl/cnt_v_reg[3]
    SLICE_X103Y70        LUT4 (Prop_lut4_I0_O)        0.119     2.848 r  tft_ctrl/tft_de_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.518     3.366    tft_ctrl/tft_de_OBUF_inst_i_7_n_0
    SLICE_X103Y69        LUT6 (Prop_lut6_I4_O)        0.267     3.633 r  tft_ctrl/tft_de_OBUF_inst_i_2/O
                         net (fo=14, routed)          0.482     4.115    tft_ctrl/tft_de_OBUF_inst_i_2_n_0
    SLICE_X103Y67        LUT6 (Prop_lut6_I0_O)        0.105     4.220 r  tft_ctrl/tft_de_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.706     4.926    pix_data_gen_inst/tft_de_OBUF
    SLICE_X112Y65        LUT2 (Prop_lut2_I1_O)        0.106     5.032 r  pix_data_gen_inst/tft_rgb_OBUF[23]_inst_i_1/O
                         net (fo=3, routed)           2.050     7.082    tft_rgb_OBUF[20]
    T16                  OBUF (Prop_obuf_I_O)         3.494    10.575 r  tft_rgb_OBUF[22]_inst/O
                         net (fo=0)                   0.000    10.575    tft_rgb[22]
    T16                                                               r  tft_rgb[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tft_ctrl/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            tft_rgb[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.973ns  (logic 4.541ns (50.612%)  route 4.432ns (49.388%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.515     1.515    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.498     1.500    tft_ctrl/clk_33m
    SLICE_X102Y68        FDCE                                         r  tft_ctrl/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y68        FDCE (Prop_fdce_C_Q)         0.433     1.933 r  tft_ctrl/cnt_v_reg[3]/Q
                         net (fo=4, routed)           0.796     2.729    tft_ctrl/cnt_v_reg[3]
    SLICE_X103Y70        LUT4 (Prop_lut4_I0_O)        0.119     2.848 r  tft_ctrl/tft_de_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.518     3.366    tft_ctrl/tft_de_OBUF_inst_i_7_n_0
    SLICE_X103Y69        LUT6 (Prop_lut6_I4_O)        0.267     3.633 r  tft_ctrl/tft_de_OBUF_inst_i_2/O
                         net (fo=14, routed)          0.482     4.115    tft_ctrl/tft_de_OBUF_inst_i_2_n_0
    SLICE_X103Y67        LUT6 (Prop_lut6_I0_O)        0.105     4.220 r  tft_ctrl/tft_de_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.706     4.926    pix_data_gen_inst/tft_de_OBUF
    SLICE_X112Y65        LUT2 (Prop_lut2_I1_O)        0.106     5.032 r  pix_data_gen_inst/tft_rgb_OBUF[23]_inst_i_1/O
                         net (fo=3, routed)           1.930     6.962    tft_rgb_OBUF[20]
    U17                  OBUF (Prop_obuf_I_O)         3.511    10.473 r  tft_rgb_OBUF[23]_inst/O
                         net (fo=0)                   0.000    10.473    tft_rgb[23]
    U17                                                               r  tft_rgb[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tft_ctrl/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            tft_rgb[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.937ns  (logic 4.353ns (48.706%)  route 4.584ns (51.294%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.515     1.515    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.498     1.500    tft_ctrl/clk_33m
    SLICE_X102Y68        FDCE                                         r  tft_ctrl/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y68        FDCE (Prop_fdce_C_Q)         0.433     1.933 r  tft_ctrl/cnt_v_reg[3]/Q
                         net (fo=4, routed)           0.796     2.729    tft_ctrl/cnt_v_reg[3]
    SLICE_X103Y70        LUT4 (Prop_lut4_I0_O)        0.119     2.848 r  tft_ctrl/tft_de_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.518     3.366    tft_ctrl/tft_de_OBUF_inst_i_7_n_0
    SLICE_X103Y69        LUT6 (Prop_lut6_I4_O)        0.267     3.633 r  tft_ctrl/tft_de_OBUF_inst_i_2/O
                         net (fo=14, routed)          0.482     4.115    tft_ctrl/tft_de_OBUF_inst_i_2_n_0
    SLICE_X103Y67        LUT6 (Prop_lut6_I0_O)        0.105     4.220 r  tft_ctrl/tft_de_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.706     4.926    pix_data_gen_inst/tft_de_OBUF
    SLICE_X112Y65        LUT2 (Prop_lut2_I1_O)        0.105     5.031 r  pix_data_gen_inst/tft_rgb_OBUF[21]_inst_i_1/O
                         net (fo=2, routed)           2.082     7.113    tft_rgb_OBUF[19]
    T15                  OBUF (Prop_obuf_I_O)         3.324    10.437 r  tft_rgb_OBUF[19]_inst/O
                         net (fo=0)                   0.000    10.437    tft_rgb[19]
    T15                                                               r  tft_rgb[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tft_ctrl/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            tft_rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.878ns  (logic 4.530ns (51.023%)  route 4.348ns (48.977%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.515     1.515    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.498     1.500    tft_ctrl/clk_33m
    SLICE_X102Y68        FDCE                                         r  tft_ctrl/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y68        FDCE (Prop_fdce_C_Q)         0.433     1.933 r  tft_ctrl/cnt_v_reg[3]/Q
                         net (fo=4, routed)           0.796     2.729    tft_ctrl/cnt_v_reg[3]
    SLICE_X103Y70        LUT4 (Prop_lut4_I0_O)        0.119     2.848 r  tft_ctrl/tft_de_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.518     3.366    tft_ctrl/tft_de_OBUF_inst_i_7_n_0
    SLICE_X103Y69        LUT6 (Prop_lut6_I4_O)        0.267     3.633 r  tft_ctrl/tft_de_OBUF_inst_i_2/O
                         net (fo=14, routed)          0.482     4.115    tft_ctrl/tft_de_OBUF_inst_i_2_n_0
    SLICE_X103Y67        LUT6 (Prop_lut6_I0_O)        0.105     4.220 r  tft_ctrl/tft_de_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.046     5.266    pix_data_gen_inst/tft_de_OBUF
    SLICE_X112Y65        LUT2 (Prop_lut2_I1_O)        0.118     5.384 r  pix_data_gen_inst/tft_rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           1.507     6.890    tft_rgb_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.488    10.378 r  tft_rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.378    tft_rgb[4]
    W20                                                               r  tft_rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_33m_clk_wiz_0'  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            tft_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.555ns  (logic 1.258ns (49.237%)  route 1.297ns (50.763%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.779     0.781    tft_clk_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.232     2.013 r  tft_clk_OBUF_inst/O
                         net (fo=0)                   0.000     2.013    tft_clk
    P19                                                               r  tft_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tft_ctrl/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.103ns  (logic 1.449ns (68.910%)  route 0.654ns (31.090%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.603     0.605    tft_ctrl/clk_33m
    SLICE_X102Y68        FDCE                                         r  tft_ctrl/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y68        FDCE (Prop_fdce_C_Q)         0.164     0.769 f  tft_ctrl/cnt_v_reg[1]/Q
                         net (fo=4, routed)           0.130     0.899    tft_ctrl/cnt_v_reg[1]
    SLICE_X103Y69        LUT6 (Prop_lut6_I4_O)        0.045     0.944 r  tft_ctrl/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.524     1.468    vsync_OBUF
    T20                  OBUF (Prop_obuf_I_O)         1.240     2.708 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.708    vsync
    T20                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix_data_gen_inst/pix_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            tft_rgb[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.460ns (68.261%)  route 0.679ns (31.739%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.606     0.608    pix_data_gen_inst/CLK
    SLICE_X103Y65        FDCE                                         r  pix_data_gen_inst/pix_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y65        FDCE (Prop_fdce_C_Q)         0.141     0.749 r  pix_data_gen_inst/pix_data_reg[8]/Q
                         net (fo=1, routed)           0.341     1.090    pix_data_gen_inst/pix_data[8]
    SLICE_X112Y65        LUT2 (Prop_lut2_I0_O)        0.045     1.135 r  pix_data_gen_inst/tft_rgb_OBUF[13]_inst_i_1/O
                         net (fo=3, routed)           0.337     1.472    tft_rgb_OBUF[10]
    Y19                  OBUF (Prop_obuf_I_O)         1.274     2.746 r  tft_rgb_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.746    tft_rgb[13]
    Y19                                                               r  tft_rgb[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix_data_gen_inst/pix_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            tft_rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.126ns  (logic 1.415ns (66.549%)  route 0.711ns (33.451%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.633     0.635    pix_data_gen_inst/CLK
    SLICE_X107Y65        FDCE                                         r  pix_data_gen_inst/pix_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDCE (Prop_fdce_C_Q)         0.141     0.776 r  pix_data_gen_inst/pix_data_reg[2]/Q
                         net (fo=1, routed)           0.297     1.072    pix_data_gen_inst/pix_data[2]
    SLICE_X112Y65        LUT2 (Prop_lut2_I0_O)        0.045     1.117 r  pix_data_gen_inst/tft_rgb_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.415     1.532    tft_rgb_OBUF[3]
    R17                  OBUF (Prop_obuf_I_O)         1.229     2.761 r  tft_rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.761    tft_rgb[3]
    R17                                                               r  tft_rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix_data_gen_inst/pix_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            tft_rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.424ns (65.150%)  route 0.761ns (34.850%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.606     0.608    pix_data_gen_inst/CLK
    SLICE_X103Y65        FDCE                                         r  pix_data_gen_inst/pix_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y65        FDCE (Prop_fdce_C_Q)         0.141     0.749 r  pix_data_gen_inst/pix_data_reg[8]/Q
                         net (fo=1, routed)           0.341     1.090    pix_data_gen_inst/pix_data[8]
    SLICE_X112Y65        LUT2 (Prop_lut2_I0_O)        0.045     1.135 r  pix_data_gen_inst/tft_rgb_OBUF[13]_inst_i_1/O
                         net (fo=3, routed)           0.420     1.555    tft_rgb_OBUF[10]
    T17                  OBUF (Prop_obuf_I_O)         1.238     2.793 r  tft_rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.793    tft_rgb[10]
    T17                                                               r  tft_rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix_data_gen_inst/pix_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            tft_rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.464ns (67.208%)  route 0.714ns (32.792%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.633     0.635    pix_data_gen_inst/CLK
    SLICE_X107Y65        FDCE                                         r  pix_data_gen_inst/pix_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDCE (Prop_fdce_C_Q)         0.141     0.776 r  pix_data_gen_inst/pix_data_reg[2]/Q
                         net (fo=1, routed)           0.297     1.072    pix_data_gen_inst/pix_data[2]
    SLICE_X112Y65        LUT2 (Prop_lut2_I0_O)        0.045     1.117 r  pix_data_gen_inst/tft_rgb_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.417     1.535    tft_rgb_OBUF[3]
    V20                  OBUF (Prop_obuf_I_O)         1.278     2.813 r  tft_rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.813    tft_rgb[5]
    V20                                                               r  tft_rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tft_ctrl/cnt_h_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            tft_de
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.468ns (65.942%)  route 0.758ns (34.058%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.604     0.606    tft_ctrl/clk_33m
    SLICE_X105Y67        FDCE                                         r  tft_ctrl/cnt_h_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDCE (Prop_fdce_C_Q)         0.128     0.734 f  tft_ctrl/cnt_h_reg[11]/Q
                         net (fo=8, routed)           0.166     0.900    tft_ctrl/cnt_h_reg_n_0_[11]
    SLICE_X103Y67        LUT6 (Prop_lut6_I3_O)        0.099     0.999 r  tft_ctrl/tft_de_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.592     1.591    tft_de_OBUF
    U20                  OBUF (Prop_obuf_I_O)         1.241     2.832 r  tft_de_OBUF_inst/O
                         net (fo=0)                   0.000     2.832    tft_de
    U20                                                               r  tft_de (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix_data_gen_inst/pix_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            tft_rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.229ns  (logic 1.414ns (63.459%)  route 0.814ns (36.541%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.606     0.608    pix_data_gen_inst/CLK
    SLICE_X103Y65        FDCE                                         r  pix_data_gen_inst/pix_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y65        FDCE (Prop_fdce_C_Q)         0.141     0.749 r  pix_data_gen_inst/pix_data_reg[8]/Q
                         net (fo=1, routed)           0.341     1.090    pix_data_gen_inst/pix_data[8]
    SLICE_X112Y65        LUT2 (Prop_lut2_I0_O)        0.045     1.135 r  pix_data_gen_inst/tft_rgb_OBUF[13]_inst_i_1/O
                         net (fo=3, routed)           0.473     1.608    tft_rgb_OBUF[10]
    R18                  OBUF (Prop_obuf_I_O)         1.228     2.836 r  tft_rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.836    tft_rgb[11]
    R18                                                               r  tft_rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix_data_gen_inst/pix_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            tft_rgb[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.229ns  (logic 1.466ns (65.768%)  route 0.763ns (34.232%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.606     0.608    pix_data_gen_inst/CLK
    SLICE_X103Y64        FDCE                                         r  pix_data_gen_inst/pix_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y64        FDCE (Prop_fdce_C_Q)         0.141     0.749 r  pix_data_gen_inst/pix_data_reg[9]/Q
                         net (fo=1, routed)           0.419     1.168    pix_data_gen_inst/pix_data[9]
    SLICE_X112Y65        LUT2 (Prop_lut2_I0_O)        0.045     1.213 r  pix_data_gen_inst/tft_rgb_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           0.344     1.557    tft_rgb_OBUF[12]
    Y18                  OBUF (Prop_obuf_I_O)         1.280     2.837 r  tft_rgb_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.837    tft_rgb[12]
    Y18                                                               r  tft_rgb[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pix_data_gen_inst/pix_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Destination:            tft_rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.534ns (67.246%)  route 0.747ns (32.754%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.605     0.607    pix_data_gen_inst/CLK
    SLICE_X105Y66        FDCE                                         r  pix_data_gen_inst/pix_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y66        FDCE (Prop_fdce_C_Q)         0.141     0.748 r  pix_data_gen_inst/pix_data_reg[4]/Q
                         net (fo=1, routed)           0.347     1.095    pix_data_gen_inst/pix_data[4]
    SLICE_X112Y65        LUT2 (Prop_lut2_I0_O)        0.043     1.138 r  pix_data_gen_inst/tft_rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.400     1.538    tft_rgb_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         1.350     2.887 r  tft_rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.887    tft_rgb[4]
    W20                                                               r  tft_rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_33m_clk_wiz_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iic_ctrl_inst/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.262ns  (logic 4.451ns (53.876%)  route 3.811ns (46.124%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.552     1.552    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.560     1.562    iic_ctrl_inst/clk_33m
    SLICE_X110Y73        FDCE                                         r  iic_ctrl_inst/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.348     1.910 f  iic_ctrl_inst/scl_cnt_reg[3]/Q
                         net (fo=7, routed)           0.586     2.496    iic_ctrl_inst/scl_cnt[3]
    SLICE_X111Y73        LUT2 (Prop_lut2_I1_O)        0.261     2.757 f  iic_ctrl_inst/scl_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.344     3.101    iic_ctrl_inst/scl_OBUF_inst_i_3_n_0
    SLICE_X111Y73        LUT6 (Prop_lut6_I3_O)        0.267     3.368 r  iic_ctrl_inst/scl_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.818     4.187    iic_ctrl_inst/scl_OBUF_inst_i_2_n_0
    SLICE_X111Y74        LUT5 (Prop_lut5_I0_O)        0.119     4.306 r  iic_ctrl_inst/scl_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.062     6.368    scl_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.456     9.824 r  scl_OBUF_inst/O
                         net (fo=0)                   0.000     9.824    scl
    R19                                                               r  scl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 touch_driver_inst/touch_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            touch_reset
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.581ns  (logic 3.766ns (57.227%)  route 2.815ns (42.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.552     1.552    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.494     1.496    touch_driver_inst/clk_33m
    SLICE_X102Y78        FDCE                                         r  touch_driver_inst/touch_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y78        FDCE (Prop_fdce_C_Q)         0.433     1.929 r  touch_driver_inst/touch_reset_reg/Q
                         net (fo=1, routed)           2.815     4.744    touch_reset_OBUF
    M19                  OBUF (Prop_obuf_I_O)         3.333     8.077 r  touch_reset_OBUF_inst/O
                         net (fo=0)                   0.000     8.077    touch_reset
    M19                                                               r  touch_reset (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 touch_driver_inst/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            touch_init
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.317ns  (logic 4.045ns (64.043%)  route 2.271ns (35.957%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.552     1.552    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.490     1.492    touch_driver_inst/clk_33m
    SLICE_X104Y74        FDCE                                         r  touch_driver_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y74        FDCE (Prop_fdce_C_Q)         0.433     1.925 r  touch_driver_inst/state_reg[1]/Q
                         net (fo=15, routed)          0.730     2.655    touch_driver_inst/state[1]
    SLICE_X105Y75        LUT4 (Prop_lut4_I2_O)        0.115     2.770 f  touch_driver_inst/touch_init_OBUFT_inst_i_2/O
                         net (fo=1, routed)           1.541     4.311    touch_init_TRI
    U19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.497     7.809 r  touch_init_OBUFT_inst/O
                         net (fo=0)                   0.000     7.809    touch_init
    U19                                                               r  touch_init (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iic_ctrl_inst/sda_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.083ns  (logic 3.728ns (73.340%)  route 1.355ns (26.660%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.552     1.552    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.563     1.565    iic_ctrl_inst/clk_33m
    SLICE_X112Y71        FDCE                                         r  iic_ctrl_inst/sda_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDCE (Prop_fdce_C_Q)         0.433     1.998 f  iic_ctrl_inst/sda_en_reg/Q
                         net (fo=2, routed)           1.355     3.353    sda_IOBUF_inst/T
    P20                  OBUFT (TriStatE_obuft_T_O)
                                                      3.295     6.648 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.648    sda
    P20                                                               r  sda (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iic_ctrl_inst/sda_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.566ns  (logic 0.988ns (63.086%)  route 0.578ns (36.914%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.597     0.597    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.628     0.630    iic_ctrl_inst/clk_33m
    SLICE_X112Y71        FDCE                                         r  iic_ctrl_inst/sda_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDCE (Prop_fdce_C_Q)         0.164     0.794 r  iic_ctrl_inst/sda_en_reg/Q
                         net (fo=2, routed)           0.578     1.372    sda_IOBUF_inst/T
    P20                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.196 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.196    sda
    P20                                                               r  sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 touch_driver_inst/touch_init_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            touch_init
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.400ns (71.710%)  route 0.552ns (28.290%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.597     0.597    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.600     0.602    touch_driver_inst/clk_33m
    SLICE_X105Y78        FDCE                                         r  touch_driver_inst/touch_init_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y78        FDCE (Prop_fdce_C_Q)         0.141     0.743 r  touch_driver_inst/touch_init_reg_reg/Q
                         net (fo=2, routed)           0.552     1.295    touch_init_OBUF
    U19                  OBUFT (Prop_obuft_I_O)       1.259     2.554 r  touch_init_OBUFT_inst/O
                         net (fo=0)                   0.000     2.554    touch_init
    U19                                                               r  touch_init (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iic_ctrl_inst/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.539ns (65.498%)  route 0.811ns (34.502%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.597     0.597    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.625     0.627    iic_ctrl_inst/clk_33m
    SLICE_X111Y74        FDCE                                         r  iic_ctrl_inst/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDCE (Prop_fdce_C_Q)         0.128     0.755 f  iic_ctrl_inst/scl_cnt_reg[7]/Q
                         net (fo=10, routed)          0.138     0.892    iic_ctrl_inst/scl_cnt[7]
    SLICE_X111Y74        LUT5 (Prop_lut5_I2_O)        0.102     0.994 r  iic_ctrl_inst/scl_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.673     1.668    scl_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.309     2.977 r  scl_OBUF_inst/O
                         net (fo=0)                   0.000     2.977    scl
    R19                                                               r  scl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 touch_driver_inst/touch_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            touch_reset
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 1.452ns (57.847%)  route 1.058ns (42.153%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.597     0.597    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.600     0.602    touch_driver_inst/clk_33m
    SLICE_X102Y78        FDCE                                         r  touch_driver_inst/touch_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y78        FDCE (Prop_fdce_C_Q)         0.164     0.766 r  touch_driver_inst/touch_reset_reg/Q
                         net (fo=1, routed)           1.058     1.824    touch_reset_OBUF
    M19                  OBUF (Prop_obuf_I_O)         1.288     3.111 r  touch_reset_OBUF_inst/O
                         net (fo=0)                   0.000     3.111    touch_reset
    M19                                                               r  touch_reset (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_33m_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_33m_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.165ns  (logic 0.085ns (2.686%)  route 3.080ns (97.314%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  BUFG_inst/O
                         net (fo=2, routed)           1.515    21.515    clk_33m_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.165    18.350 f  clk_33m_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.567    19.917    clk_33m_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085    20.002 f  clk_33m_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.513    21.515    clk_33m_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_33m_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_33m_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_33m_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.122ns  (logic 0.026ns (2.318%)  route 1.095ns (97.682%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.580     0.580    clk_33m_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.122    -0.542 r  clk_33m_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.518    -0.024    clk_33m_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_33m_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.578     0.580    clk_33m_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_33m_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_50m_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_50m_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.232ns  (logic 0.085ns (2.630%)  route 3.147ns (97.370%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  BUFG_inst/O
                         net (fo=2, routed)           1.552    11.552    clk_50m_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.232     8.320 f  clk_50m_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.597     9.917    clk_50m_gen/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085    10.002 f  clk_50m_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.550    11.552    clk_50m_gen/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_50m_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_50m_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_50m_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.026ns (2.262%)  route 1.123ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.597     0.597    clk_50m_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.150    -0.553 r  clk_50m_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.529    -0.024    clk_50m_gen/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_50m_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.595     0.597    clk_50m_gen/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_50m_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_33m_clk_wiz_0

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pix_data_gen_inst/pix_data_reg[10]/CLR
                            (recovery check against rising-edge clock clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.884ns  (logic 0.105ns (1.525%)  route 6.779ns (98.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.254     5.254    touch_driver_inst/locked
    SLICE_X112Y67        LUT3 (Prop_lut3_I1_O)        0.105     5.359 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         1.525     6.884    pix_data_gen_inst/s_count_reg[0]_0
    SLICE_X105Y65        FDCE                                         f  pix_data_gen_inst/pix_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.350     1.350    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.501 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    -0.075    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.345     1.347    pix_data_gen_inst/CLK
    SLICE_X105Y65        FDCE                                         r  pix_data_gen_inst/pix_data_reg[10]/C

Slack:                    inf
  Source:                 clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pix_data_gen_inst/pix_data_reg[15]/CLR
                            (recovery check against rising-edge clock clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.884ns  (logic 0.105ns (1.525%)  route 6.779ns (98.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.254     5.254    touch_driver_inst/locked
    SLICE_X112Y67        LUT3 (Prop_lut3_I1_O)        0.105     5.359 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         1.525     6.884    pix_data_gen_inst/s_count_reg[0]_0
    SLICE_X105Y65        FDCE                                         f  pix_data_gen_inst/pix_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.350     1.350    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.501 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    -0.075    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.345     1.347    pix_data_gen_inst/CLK
    SLICE_X105Y65        FDCE                                         r  pix_data_gen_inst/pix_data_reg[15]/C

Slack:                    inf
  Source:                 clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pix_data_gen_inst/pix_data_reg[9]/CLR
                            (recovery check against rising-edge clock clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.878ns  (logic 0.105ns (1.527%)  route 6.773ns (98.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.254     5.254    touch_driver_inst/locked
    SLICE_X112Y67        LUT3 (Prop_lut3_I1_O)        0.105     5.359 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         1.520     6.878    pix_data_gen_inst/s_count_reg[0]_0
    SLICE_X103Y64        FDCE                                         f  pix_data_gen_inst/pix_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.350     1.350    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.501 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    -0.075    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.345     1.347    pix_data_gen_inst/CLK
    SLICE_X103Y64        FDCE                                         r  pix_data_gen_inst/pix_data_reg[9]/C

Slack:                    inf
  Source:                 clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tft_ctrl/cnt_v_reg[10]/CLR
                            (recovery check against rising-edge clock clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.852ns  (logic 0.105ns (1.532%)  route 6.747ns (98.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.254     5.254    touch_driver_inst/locked
    SLICE_X112Y67        LUT3 (Prop_lut3_I1_O)        0.105     5.359 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         1.494     6.852    tft_ctrl/cnt_h_reg[0]_0
    SLICE_X102Y70        FDCE                                         f  tft_ctrl/cnt_v_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.350     1.350    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.501 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    -0.075    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.340     1.342    tft_ctrl/clk_33m
    SLICE_X102Y70        FDCE                                         r  tft_ctrl/cnt_v_reg[10]/C

Slack:                    inf
  Source:                 clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tft_ctrl/cnt_v_reg[11]/CLR
                            (recovery check against rising-edge clock clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.852ns  (logic 0.105ns (1.532%)  route 6.747ns (98.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.254     5.254    touch_driver_inst/locked
    SLICE_X112Y67        LUT3 (Prop_lut3_I1_O)        0.105     5.359 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         1.494     6.852    tft_ctrl/cnt_h_reg[0]_0
    SLICE_X102Y70        FDCE                                         f  tft_ctrl/cnt_v_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.350     1.350    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.501 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    -0.075    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.340     1.342    tft_ctrl/clk_33m
    SLICE_X102Y70        FDCE                                         r  tft_ctrl/cnt_v_reg[11]/C

Slack:                    inf
  Source:                 clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tft_ctrl/cnt_v_reg[8]/CLR
                            (recovery check against rising-edge clock clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.852ns  (logic 0.105ns (1.532%)  route 6.747ns (98.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.254     5.254    touch_driver_inst/locked
    SLICE_X112Y67        LUT3 (Prop_lut3_I1_O)        0.105     5.359 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         1.494     6.852    tft_ctrl/cnt_h_reg[0]_0
    SLICE_X102Y70        FDCE                                         f  tft_ctrl/cnt_v_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.350     1.350    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.501 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    -0.075    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.340     1.342    tft_ctrl/clk_33m
    SLICE_X102Y70        FDCE                                         r  tft_ctrl/cnt_v_reg[8]/C

Slack:                    inf
  Source:                 clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tft_ctrl/cnt_v_reg[9]/CLR
                            (recovery check against rising-edge clock clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.852ns  (logic 0.105ns (1.532%)  route 6.747ns (98.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.254     5.254    touch_driver_inst/locked
    SLICE_X112Y67        LUT3 (Prop_lut3_I1_O)        0.105     5.359 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         1.494     6.852    tft_ctrl/cnt_h_reg[0]_0
    SLICE_X102Y70        FDCE                                         f  tft_ctrl/cnt_v_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.350     1.350    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.501 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    -0.075    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.340     1.342    tft_ctrl/clk_33m
    SLICE_X102Y70        FDCE                                         r  tft_ctrl/cnt_v_reg[9]/C

Slack:                    inf
  Source:                 clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pix_data_gen_inst/cnt_req_reg[5]/CLR
                            (recovery check against rising-edge clock clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.667ns  (logic 0.105ns (1.575%)  route 6.562ns (98.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.254     5.254    touch_driver_inst/locked
    SLICE_X112Y67        LUT3 (Prop_lut3_I1_O)        0.105     5.359 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         1.308     6.667    pix_data_gen_inst/s_count_reg[0]_0
    SLICE_X110Y63        FDCE                                         f  pix_data_gen_inst/cnt_req_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.350     1.350    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.501 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    -0.075    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.413     1.415    pix_data_gen_inst/CLK
    SLICE_X110Y63        FDCE                                         r  pix_data_gen_inst/cnt_req_reg[5]/C

Slack:                    inf
  Source:                 clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pix_data_gen_inst/cnt_req_reg[6]/CLR
                            (recovery check against rising-edge clock clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.667ns  (logic 0.105ns (1.575%)  route 6.562ns (98.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.254     5.254    touch_driver_inst/locked
    SLICE_X112Y67        LUT3 (Prop_lut3_I1_O)        0.105     5.359 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         1.308     6.667    pix_data_gen_inst/s_count_reg[0]_0
    SLICE_X110Y63        FDCE                                         f  pix_data_gen_inst/cnt_req_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.350     1.350    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.501 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    -0.075    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.413     1.415    pix_data_gen_inst/CLK
    SLICE_X110Y63        FDCE                                         r  pix_data_gen_inst/cnt_req_reg[6]/C

Slack:                    inf
  Source:                 clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pix_data_gen_inst/pix_data_reg[8]/CLR
                            (recovery check against rising-edge clock clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.593ns  (logic 0.105ns (1.593%)  route 6.488ns (98.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.254     5.254    touch_driver_inst/locked
    SLICE_X112Y67        LUT3 (Prop_lut3_I1_O)        0.105     5.359 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         1.234     6.593    pix_data_gen_inst/s_count_reg[0]_0
    SLICE_X103Y65        FDCE                                         f  pix_data_gen_inst/pix_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.350     1.350    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.501 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    -0.075    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         1.344     1.346    pix_data_gen_inst/CLK
    SLICE_X103Y65        FDCE                                         r  pix_data_gen_inst/pix_data_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_50m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pix_data_gen_inst/cnt_req_reg[18]/CLR
                            (removal check against rising-edge clock clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.045ns (3.507%)  route 1.238ns (96.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_50m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.035     1.035    touch_driver_inst/touch_reset_reg_0
    SLICE_X112Y67        LUT3 (Prop_lut3_I2_O)        0.045     1.080 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         0.203     1.283    pix_data_gen_inst/s_count_reg[0]_0
    SLICE_X110Y66        FDCE                                         f  pix_data_gen_inst/cnt_req_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.903     0.905    pix_data_gen_inst/CLK
    SLICE_X110Y66        FDCE                                         r  pix_data_gen_inst/cnt_req_reg[18]/C

Slack:                    inf
  Source:                 clk_50m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pix_data_gen_inst/cnt_req_reg[20]/CLR
                            (removal check against rising-edge clock clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.045ns (3.507%)  route 1.238ns (96.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_50m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.035     1.035    touch_driver_inst/touch_reset_reg_0
    SLICE_X112Y67        LUT3 (Prop_lut3_I2_O)        0.045     1.080 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         0.203     1.283    pix_data_gen_inst/s_count_reg[0]_0
    SLICE_X110Y66        FDCE                                         f  pix_data_gen_inst/cnt_req_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.903     0.905    pix_data_gen_inst/CLK
    SLICE_X110Y66        FDCE                                         r  pix_data_gen_inst/cnt_req_reg[20]/C

Slack:                    inf
  Source:                 clk_50m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pix_data_gen_inst/cnt_req_reg[16]/CLR
                            (removal check against rising-edge clock clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.288ns  (logic 0.045ns (3.494%)  route 1.243ns (96.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_50m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.035     1.035    touch_driver_inst/touch_reset_reg_0
    SLICE_X112Y67        LUT3 (Prop_lut3_I2_O)        0.045     1.080 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         0.208     1.288    pix_data_gen_inst/s_count_reg[0]_0
    SLICE_X109Y66        FDCE                                         f  pix_data_gen_inst/cnt_req_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.900     0.902    pix_data_gen_inst/CLK
    SLICE_X109Y66        FDCE                                         r  pix_data_gen_inst/cnt_req_reg[16]/C

Slack:                    inf
  Source:                 clk_50m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pix_data_gen_inst/cnt_req_reg[17]/CLR
                            (removal check against rising-edge clock clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.288ns  (logic 0.045ns (3.494%)  route 1.243ns (96.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_50m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.035     1.035    touch_driver_inst/touch_reset_reg_0
    SLICE_X112Y67        LUT3 (Prop_lut3_I2_O)        0.045     1.080 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         0.208     1.288    pix_data_gen_inst/s_count_reg[0]_0
    SLICE_X109Y66        FDCE                                         f  pix_data_gen_inst/cnt_req_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.900     0.902    pix_data_gen_inst/CLK
    SLICE_X109Y66        FDCE                                         r  pix_data_gen_inst/cnt_req_reg[17]/C

Slack:                    inf
  Source:                 clk_50m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pix_data_gen_inst/cnt_req_reg[19]/CLR
                            (removal check against rising-edge clock clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.288ns  (logic 0.045ns (3.494%)  route 1.243ns (96.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_50m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.035     1.035    touch_driver_inst/touch_reset_reg_0
    SLICE_X112Y67        LUT3 (Prop_lut3_I2_O)        0.045     1.080 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         0.208     1.288    pix_data_gen_inst/s_count_reg[0]_0
    SLICE_X109Y66        FDCE                                         f  pix_data_gen_inst/cnt_req_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.900     0.902    pix_data_gen_inst/CLK
    SLICE_X109Y66        FDCE                                         r  pix_data_gen_inst/cnt_req_reg[19]/C

Slack:                    inf
  Source:                 clk_50m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pix_data_gen_inst/cnt_req_reg[21]/CLR
                            (removal check against rising-edge clock clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.288ns  (logic 0.045ns (3.494%)  route 1.243ns (96.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_50m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.035     1.035    touch_driver_inst/touch_reset_reg_0
    SLICE_X112Y67        LUT3 (Prop_lut3_I2_O)        0.045     1.080 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         0.208     1.288    pix_data_gen_inst/s_count_reg[0]_0
    SLICE_X109Y66        FDCE                                         f  pix_data_gen_inst/cnt_req_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.900     0.902    pix_data_gen_inst/CLK
    SLICE_X109Y66        FDCE                                         r  pix_data_gen_inst/cnt_req_reg[21]/C

Slack:                    inf
  Source:                 clk_50m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pix_data_gen_inst/cnt_req_reg[1]/CLR
                            (removal check against rising-edge clock clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.045ns (3.439%)  route 1.263ns (96.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_50m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.035     1.035    touch_driver_inst/touch_reset_reg_0
    SLICE_X112Y67        LUT3 (Prop_lut3_I2_O)        0.045     1.080 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         0.228     1.308    pix_data_gen_inst/s_count_reg[0]_0
    SLICE_X109Y62        FDCE                                         f  pix_data_gen_inst/cnt_req_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.903     0.905    pix_data_gen_inst/CLK
    SLICE_X109Y62        FDCE                                         r  pix_data_gen_inst/cnt_req_reg[1]/C

Slack:                    inf
  Source:                 clk_50m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pix_data_gen_inst/cnt_req_reg[2]/CLR
                            (removal check against rising-edge clock clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.045ns (3.439%)  route 1.263ns (96.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_50m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.035     1.035    touch_driver_inst/touch_reset_reg_0
    SLICE_X112Y67        LUT3 (Prop_lut3_I2_O)        0.045     1.080 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         0.228     1.308    pix_data_gen_inst/s_count_reg[0]_0
    SLICE_X109Y62        FDCE                                         f  pix_data_gen_inst/cnt_req_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.903     0.905    pix_data_gen_inst/CLK
    SLICE_X109Y62        FDCE                                         r  pix_data_gen_inst/cnt_req_reg[2]/C

Slack:                    inf
  Source:                 clk_50m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pix_data_gen_inst/cnt_req_reg[3]/CLR
                            (removal check against rising-edge clock clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.045ns (3.439%)  route 1.263ns (96.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_50m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.035     1.035    touch_driver_inst/touch_reset_reg_0
    SLICE_X112Y67        LUT3 (Prop_lut3_I2_O)        0.045     1.080 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         0.228     1.308    pix_data_gen_inst/s_count_reg[0]_0
    SLICE_X109Y62        FDCE                                         f  pix_data_gen_inst/cnt_req_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.903     0.905    pix_data_gen_inst/CLK
    SLICE_X109Y62        FDCE                                         r  pix_data_gen_inst/cnt_req_reg[3]/C

Slack:                    inf
  Source:                 clk_50m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pix_data_gen_inst/cnt_req_reg[4]/CLR
                            (removal check against rising-edge clock clk_33m_clk_wiz_0  {rise@0.000ns fall@15.015ns period=30.030ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.045ns (3.439%)  route 1.263ns (96.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_50m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.035     1.035    touch_driver_inst/touch_reset_reg_0
    SLICE_X112Y67        LUT3 (Prop_lut3_I2_O)        0.045     1.080 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         0.228     1.308    pix_data_gen_inst/s_count_reg[0]_0
    SLICE_X109Y62        FDCE                                         f  pix_data_gen_inst/cnt_req_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.846     0.846    clk_33m_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  clk_33m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    clk_33m_gen/inst/clk_33m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_33m_gen/inst/clkout1_buf/O
                         net (fo=132, routed)         0.903     0.905    pix_data_gen_inst/CLK
    SLICE_X109Y62        FDCE                                         r  pix_data_gen_inst/cnt_req_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_33m_clk_wiz_1

Max Delay           175 Endpoints
Min Delay           175 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            touch_driver_inst/cnt_ms_en_reg/CLR
                            (recovery check against rising-edge clock clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.295ns  (logic 0.105ns (1.439%)  route 7.190ns (98.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.254     5.254    touch_driver_inst/locked
    SLICE_X112Y67        LUT3 (Prop_lut3_I1_O)        0.105     5.359 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         1.937     7.295    touch_driver_inst/rst_n
    SLICE_X105Y74        FDCE                                         f  touch_driver_inst/cnt_ms_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.386     1.386    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.530 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.075    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.336     1.338    touch_driver_inst/clk_33m
    SLICE_X105Y74        FDCE                                         r  touch_driver_inst/cnt_ms_en_reg/C

Slack:                    inf
  Source:                 clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            touch_driver_inst/get_loc_wait_cnt_en_reg/CLR
                            (recovery check against rising-edge clock clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.295ns  (logic 0.105ns (1.439%)  route 7.190ns (98.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.254     5.254    touch_driver_inst/locked
    SLICE_X112Y67        LUT3 (Prop_lut3_I1_O)        0.105     5.359 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         1.937     7.295    touch_driver_inst/rst_n
    SLICE_X105Y74        FDCE                                         f  touch_driver_inst/get_loc_wait_cnt_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.386     1.386    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.530 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.075    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.336     1.338    touch_driver_inst/clk_33m
    SLICE_X105Y74        FDCE                                         r  touch_driver_inst/get_loc_wait_cnt_en_reg/C

Slack:                    inf
  Source:                 clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            touch_driver_inst/rd_en_reg/CLR
                            (recovery check against rising-edge clock clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.295ns  (logic 0.105ns (1.439%)  route 7.190ns (98.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.254     5.254    touch_driver_inst/locked
    SLICE_X112Y67        LUT3 (Prop_lut3_I1_O)        0.105     5.359 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         1.937     7.295    touch_driver_inst/rst_n
    SLICE_X104Y74        FDCE                                         f  touch_driver_inst/rd_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.386     1.386    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.530 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.075    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.336     1.338    touch_driver_inst/clk_33m
    SLICE_X104Y74        FDCE                                         r  touch_driver_inst/rd_en_reg/C

Slack:                    inf
  Source:                 clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            touch_driver_inst/state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.295ns  (logic 0.105ns (1.439%)  route 7.190ns (98.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.254     5.254    touch_driver_inst/locked
    SLICE_X112Y67        LUT3 (Prop_lut3_I1_O)        0.105     5.359 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         1.937     7.295    touch_driver_inst/rst_n
    SLICE_X104Y74        FDPE                                         f  touch_driver_inst/state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.386     1.386    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.530 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.075    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.336     1.338    touch_driver_inst/clk_33m
    SLICE_X104Y74        FDPE                                         r  touch_driver_inst/state_reg[0]/C

Slack:                    inf
  Source:                 clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            touch_driver_inst/state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.295ns  (logic 0.105ns (1.439%)  route 7.190ns (98.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.254     5.254    touch_driver_inst/locked
    SLICE_X112Y67        LUT3 (Prop_lut3_I1_O)        0.105     5.359 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         1.937     7.295    touch_driver_inst/rst_n
    SLICE_X104Y74        FDCE                                         f  touch_driver_inst/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.386     1.386    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.530 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.075    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.336     1.338    touch_driver_inst/clk_33m
    SLICE_X104Y74        FDCE                                         r  touch_driver_inst/state_reg[1]/C

Slack:                    inf
  Source:                 clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            touch_driver_inst/ms_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.234ns  (logic 0.105ns (1.451%)  route 7.129ns (98.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.254     5.254    touch_driver_inst/locked
    SLICE_X112Y67        LUT3 (Prop_lut3_I1_O)        0.105     5.359 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         1.876     7.234    touch_driver_inst/rst_n
    SLICE_X104Y79        FDCE                                         f  touch_driver_inst/ms_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.386     1.386    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.530 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.075    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.341     1.343    touch_driver_inst/clk_33m
    SLICE_X104Y79        FDCE                                         r  touch_driver_inst/ms_count_reg[1]/C

Slack:                    inf
  Source:                 clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            touch_driver_inst/ms_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.234ns  (logic 0.105ns (1.451%)  route 7.129ns (98.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.254     5.254    touch_driver_inst/locked
    SLICE_X112Y67        LUT3 (Prop_lut3_I1_O)        0.105     5.359 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         1.876     7.234    touch_driver_inst/rst_n
    SLICE_X104Y79        FDCE                                         f  touch_driver_inst/ms_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.386     1.386    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.530 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.075    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.341     1.343    touch_driver_inst/clk_33m
    SLICE_X104Y79        FDCE                                         r  touch_driver_inst/ms_count_reg[2]/C

Slack:                    inf
  Source:                 clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            touch_driver_inst/ms_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.234ns  (logic 0.105ns (1.451%)  route 7.129ns (98.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.254     5.254    touch_driver_inst/locked
    SLICE_X112Y67        LUT3 (Prop_lut3_I1_O)        0.105     5.359 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         1.876     7.234    touch_driver_inst/rst_n
    SLICE_X105Y79        FDCE                                         f  touch_driver_inst/ms_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.386     1.386    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.530 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.075    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.341     1.343    touch_driver_inst/clk_33m
    SLICE_X105Y79        FDCE                                         r  touch_driver_inst/ms_count_reg[4]/C

Slack:                    inf
  Source:                 clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            touch_driver_inst/ms_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.234ns  (logic 0.105ns (1.451%)  route 7.129ns (98.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.254     5.254    touch_driver_inst/locked
    SLICE_X112Y67        LUT3 (Prop_lut3_I1_O)        0.105     5.359 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         1.876     7.234    touch_driver_inst/rst_n
    SLICE_X105Y79        FDCE                                         f  touch_driver_inst/ms_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.386     1.386    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.530 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.075    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.341     1.343    touch_driver_inst/clk_33m
    SLICE_X105Y79        FDCE                                         r  touch_driver_inst/ms_count_reg[5]/C

Slack:                    inf
  Source:                 clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            touch_driver_inst/ms_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.234ns  (logic 0.105ns (1.451%)  route 7.129ns (98.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_33m_gen/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.254     5.254    touch_driver_inst/locked
    SLICE_X112Y67        LUT3 (Prop_lut3_I1_O)        0.105     5.359 f  touch_driver_inst/state[3]_i_2/O
                         net (fo=248, routed)         1.876     7.234    touch_driver_inst/rst_n
    SLICE_X104Y79        FDCE                                         f  touch_driver_inst/ms_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           1.386     1.386    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.530 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.075    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         1.341     1.343    touch_driver_inst/clk_33m
    SLICE_X104Y79        FDCE                                         r  touch_driver_inst/ms_count_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            iic_ctrl_inst/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.276ns (37.173%)  route 0.466ns (62.827%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  sda_IOBUF_inst/IBUF/O
                         net (fo=11, routed)          0.466     0.697    iic_ctrl_inst/sda_IBUF
    SLICE_X110Y72        LUT6 (Prop_lut6_I0_O)        0.045     0.742 r  iic_ctrl_inst/state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.742    iic_ctrl_inst/p_0_in__0[2]
    SLICE_X110Y72        FDCE                                         r  iic_ctrl_inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.897     0.899    iic_ctrl_inst/clk_33m
    SLICE_X110Y72        FDCE                                         r  iic_ctrl_inst/state_reg[2]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            iic_ctrl_inst/rd_data_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.276ns (35.001%)  route 0.512ns (64.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  sda_IOBUF_inst/IBUF/O
                         net (fo=11, routed)          0.512     0.743    iic_ctrl_inst/sda_IBUF
    SLICE_X107Y72        LUT6 (Prop_lut6_I5_O)        0.045     0.788 r  iic_ctrl_inst/rd_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.788    iic_ctrl_inst/rd_data_reg[5]_i_1_n_0
    SLICE_X107Y72        FDCE                                         r  iic_ctrl_inst/rd_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.894     0.896    iic_ctrl_inst/clk_33m
    SLICE_X107Y72        FDCE                                         r  iic_ctrl_inst/rd_data_reg_reg[5]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            iic_ctrl_inst/rd_data_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.276ns (32.833%)  route 0.564ns (67.167%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  sda_IOBUF_inst/IBUF/O
                         net (fo=11, routed)          0.564     0.795    iic_ctrl_inst/sda_IBUF
    SLICE_X107Y72        LUT6 (Prop_lut6_I5_O)        0.045     0.840 r  iic_ctrl_inst/rd_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.840    iic_ctrl_inst/rd_data_reg[4]_i_1_n_0
    SLICE_X107Y72        FDCE                                         r  iic_ctrl_inst/rd_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.894     0.896    iic_ctrl_inst/clk_33m
    SLICE_X107Y72        FDCE                                         r  iic_ctrl_inst/rd_data_reg_reg[4]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            iic_ctrl_inst/rd_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.276ns (32.181%)  route 0.581ns (67.819%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  sda_IOBUF_inst/IBUF/O
                         net (fo=11, routed)          0.581     0.812    iic_ctrl_inst/sda_IBUF
    SLICE_X107Y72        LUT6 (Prop_lut6_I5_O)        0.045     0.857 r  iic_ctrl_inst/rd_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.857    iic_ctrl_inst/rd_data_reg[7]_i_1_n_0
    SLICE_X107Y72        FDCE                                         r  iic_ctrl_inst/rd_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.894     0.896    iic_ctrl_inst/clk_33m
    SLICE_X107Y72        FDCE                                         r  iic_ctrl_inst/rd_data_reg_reg[7]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            iic_ctrl_inst/rd_data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.276ns (31.624%)  route 0.596ns (68.376%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  sda_IOBUF_inst/IBUF/O
                         net (fo=11, routed)          0.596     0.827    iic_ctrl_inst/sda_IBUF
    SLICE_X107Y69        LUT6 (Prop_lut6_I5_O)        0.045     0.872 r  iic_ctrl_inst/rd_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.872    iic_ctrl_inst/rd_data_reg[3]_i_1_n_0
    SLICE_X107Y69        FDCE                                         r  iic_ctrl_inst/rd_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.897     0.899    iic_ctrl_inst/clk_33m
    SLICE_X107Y69        FDCE                                         r  iic_ctrl_inst/rd_data_reg_reg[3]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            iic_ctrl_inst/rd_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.276ns (31.364%)  route 0.603ns (68.636%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  sda_IOBUF_inst/IBUF/O
                         net (fo=11, routed)          0.603     0.834    iic_ctrl_inst/sda_IBUF
    SLICE_X107Y69        LUT6 (Prop_lut6_I5_O)        0.045     0.879 r  iic_ctrl_inst/rd_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.879    iic_ctrl_inst/rd_data_reg[2]_i_1_n_0
    SLICE_X107Y69        FDCE                                         r  iic_ctrl_inst/rd_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.897     0.899    iic_ctrl_inst/clk_33m
    SLICE_X107Y69        FDCE                                         r  iic_ctrl_inst/rd_data_reg_reg[2]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            iic_ctrl_inst/ack_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.982ns  (logic 0.392ns (39.879%)  route 0.591ns (60.121%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  sda_IOBUF_inst/IBUF/O
                         net (fo=11, routed)          0.441     0.672    iic_ctrl_inst/sda_IBUF
    SLICE_X110Y72        LUT5 (Prop_lut5_I4_O)        0.049     0.721 f  iic_ctrl_inst/ack_valid_i_2/O
                         net (fo=1, routed)           0.149     0.870    iic_ctrl_inst/ack_valid_i_2_n_0
    SLICE_X110Y72        LUT4 (Prop_lut4_I1_O)        0.112     0.982 r  iic_ctrl_inst/ack_valid_i_1/O
                         net (fo=1, routed)           0.000     0.982    iic_ctrl_inst/ack_valid_i_1_n_0
    SLICE_X110Y72        FDCE                                         r  iic_ctrl_inst/ack_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.897     0.899    iic_ctrl_inst/clk_33m
    SLICE_X110Y72        FDCE                                         r  iic_ctrl_inst/ack_valid_reg/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            iic_ctrl_inst/rd_data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.276ns (27.753%)  route 0.718ns (72.247%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  sda_IOBUF_inst/IBUF/O
                         net (fo=11, routed)          0.718     0.948    iic_ctrl_inst/sda_IBUF
    SLICE_X107Y69        LUT6 (Prop_lut6_I5_O)        0.045     0.993 r  iic_ctrl_inst/rd_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.993    iic_ctrl_inst/rd_data_reg[1]_i_1_n_0
    SLICE_X107Y69        FDCE                                         r  iic_ctrl_inst/rd_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.897     0.899    iic_ctrl_inst/clk_33m
    SLICE_X107Y69        FDCE                                         r  iic_ctrl_inst/rd_data_reg_reg[1]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            iic_ctrl_inst/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.065ns  (logic 0.366ns (34.344%)  route 0.699ns (65.656%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  sda_IOBUF_inst/IBUF/O
                         net (fo=11, routed)          0.502     0.733    iic_ctrl_inst/sda_IBUF
    SLICE_X112Y72        LUT2 (Prop_lut2_I0_O)        0.045     0.778 r  iic_ctrl_inst/state[0]_i_6/O
                         net (fo=1, routed)           0.088     0.865    iic_ctrl_inst/state[0]_i_6_n_0
    SLICE_X112Y72        LUT6 (Prop_lut6_I0_O)        0.045     0.910 r  iic_ctrl_inst/state[0]_i_3/O
                         net (fo=1, routed)           0.110     1.020    iic_ctrl_inst/state[0]_i_3_n_0
    SLICE_X109Y72        LUT5 (Prop_lut5_I2_O)        0.045     1.065 r  iic_ctrl_inst/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.065    iic_ctrl_inst/p_0_in__0[0]
    SLICE_X109Y72        FDCE                                         r  iic_ctrl_inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.894     0.896    iic_ctrl_inst/clk_33m
    SLICE_X109Y72        FDCE                                         r  iic_ctrl_inst/state_reg[0]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            iic_ctrl_inst/rd_data_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_33m_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.078ns  (logic 0.276ns (25.565%)  route 0.803ns (74.435%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    P20                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  sda_IOBUF_inst/IBUF/O
                         net (fo=11, routed)          0.803     1.033    iic_ctrl_inst/sda_IBUF
    SLICE_X107Y69        LUT6 (Prop_lut6_I5_O)        0.045     1.078 r  iic_ctrl_inst/rd_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.078    iic_ctrl_inst/rd_data_reg[6]_i_1_n_0
    SLICE_X107Y69        FDCE                                         r  iic_ctrl_inst/rd_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_33m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG_inst/O
                         net (fo=2, routed)           0.864     0.864    clk_50m_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_50m_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_50m_gen/inst/clk_33m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_50m_gen/inst/clkout1_buf/O
                         net (fo=216, routed)         0.897     0.899    iic_ctrl_inst/clk_33m
    SLICE_X107Y69        FDCE                                         r  iic_ctrl_inst/rd_data_reg_reg[6]/C





