
SHT30.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e54  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000248  08004f14  08004f14  00014f14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800515c  0800515c  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800515c  0800515c  0001515c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005164  08005164  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005164  08005164  00015164  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005168  08005168  00015168  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800516c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000158  20000074  080051e0  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001cc  080051e0  000201cc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001028a  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002396  00000000  00000000  00030326  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b28  00000000  00000000  000326c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a40  00000000  00000000  000331e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012332  00000000  00000000  00033c28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e6b0  00000000  00000000  00045f5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006672a  00000000  00000000  0005460a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000bad34  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002fec  00000000  00000000  000bad88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000074 	.word	0x20000074
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004efc 	.word	0x08004efc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000078 	.word	0x20000078
 8000104:	08004efc 	.word	0x08004efc

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	; 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	; 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			; (mov r8, r8)

08000408 <__aeabi_uldivmod>:
 8000408:	2b00      	cmp	r3, #0
 800040a:	d111      	bne.n	8000430 <__aeabi_uldivmod+0x28>
 800040c:	2a00      	cmp	r2, #0
 800040e:	d10f      	bne.n	8000430 <__aeabi_uldivmod+0x28>
 8000410:	2900      	cmp	r1, #0
 8000412:	d100      	bne.n	8000416 <__aeabi_uldivmod+0xe>
 8000414:	2800      	cmp	r0, #0
 8000416:	d002      	beq.n	800041e <__aeabi_uldivmod+0x16>
 8000418:	2100      	movs	r1, #0
 800041a:	43c9      	mvns	r1, r1
 800041c:	1c08      	adds	r0, r1, #0
 800041e:	b407      	push	{r0, r1, r2}
 8000420:	4802      	ldr	r0, [pc, #8]	; (800042c <__aeabi_uldivmod+0x24>)
 8000422:	a102      	add	r1, pc, #8	; (adr r1, 800042c <__aeabi_uldivmod+0x24>)
 8000424:	1840      	adds	r0, r0, r1
 8000426:	9002      	str	r0, [sp, #8]
 8000428:	bd03      	pop	{r0, r1, pc}
 800042a:	46c0      	nop			; (mov r8, r8)
 800042c:	ffffffd9 	.word	0xffffffd9
 8000430:	b403      	push	{r0, r1}
 8000432:	4668      	mov	r0, sp
 8000434:	b501      	push	{r0, lr}
 8000436:	9802      	ldr	r0, [sp, #8]
 8000438:	f000 f82e 	bl	8000498 <__udivmoddi4>
 800043c:	9b01      	ldr	r3, [sp, #4]
 800043e:	469e      	mov	lr, r3
 8000440:	b002      	add	sp, #8
 8000442:	bc0c      	pop	{r2, r3}
 8000444:	4770      	bx	lr
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_lmul>:
 8000448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800044a:	0415      	lsls	r5, r2, #16
 800044c:	0c2d      	lsrs	r5, r5, #16
 800044e:	000f      	movs	r7, r1
 8000450:	0001      	movs	r1, r0
 8000452:	002e      	movs	r6, r5
 8000454:	46c6      	mov	lr, r8
 8000456:	4684      	mov	ip, r0
 8000458:	0400      	lsls	r0, r0, #16
 800045a:	0c14      	lsrs	r4, r2, #16
 800045c:	0c00      	lsrs	r0, r0, #16
 800045e:	0c09      	lsrs	r1, r1, #16
 8000460:	4346      	muls	r6, r0
 8000462:	434d      	muls	r5, r1
 8000464:	4360      	muls	r0, r4
 8000466:	4361      	muls	r1, r4
 8000468:	1940      	adds	r0, r0, r5
 800046a:	0c34      	lsrs	r4, r6, #16
 800046c:	1824      	adds	r4, r4, r0
 800046e:	b500      	push	{lr}
 8000470:	42a5      	cmp	r5, r4
 8000472:	d903      	bls.n	800047c <__aeabi_lmul+0x34>
 8000474:	2080      	movs	r0, #128	; 0x80
 8000476:	0240      	lsls	r0, r0, #9
 8000478:	4680      	mov	r8, r0
 800047a:	4441      	add	r1, r8
 800047c:	0c25      	lsrs	r5, r4, #16
 800047e:	186d      	adds	r5, r5, r1
 8000480:	4661      	mov	r1, ip
 8000482:	4359      	muls	r1, r3
 8000484:	437a      	muls	r2, r7
 8000486:	0430      	lsls	r0, r6, #16
 8000488:	1949      	adds	r1, r1, r5
 800048a:	0424      	lsls	r4, r4, #16
 800048c:	0c00      	lsrs	r0, r0, #16
 800048e:	1820      	adds	r0, r4, r0
 8000490:	1889      	adds	r1, r1, r2
 8000492:	bc80      	pop	{r7}
 8000494:	46b8      	mov	r8, r7
 8000496:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000498 <__udivmoddi4>:
 8000498:	b5f0      	push	{r4, r5, r6, r7, lr}
 800049a:	4657      	mov	r7, sl
 800049c:	464e      	mov	r6, r9
 800049e:	4645      	mov	r5, r8
 80004a0:	46de      	mov	lr, fp
 80004a2:	b5e0      	push	{r5, r6, r7, lr}
 80004a4:	0004      	movs	r4, r0
 80004a6:	000d      	movs	r5, r1
 80004a8:	4692      	mov	sl, r2
 80004aa:	4699      	mov	r9, r3
 80004ac:	b083      	sub	sp, #12
 80004ae:	428b      	cmp	r3, r1
 80004b0:	d830      	bhi.n	8000514 <__udivmoddi4+0x7c>
 80004b2:	d02d      	beq.n	8000510 <__udivmoddi4+0x78>
 80004b4:	4649      	mov	r1, r9
 80004b6:	4650      	mov	r0, sl
 80004b8:	f000 fa72 	bl	80009a0 <__clzdi2>
 80004bc:	0029      	movs	r1, r5
 80004be:	0006      	movs	r6, r0
 80004c0:	0020      	movs	r0, r4
 80004c2:	f000 fa6d 	bl	80009a0 <__clzdi2>
 80004c6:	1a33      	subs	r3, r6, r0
 80004c8:	4698      	mov	r8, r3
 80004ca:	3b20      	subs	r3, #32
 80004cc:	469b      	mov	fp, r3
 80004ce:	d433      	bmi.n	8000538 <__udivmoddi4+0xa0>
 80004d0:	465a      	mov	r2, fp
 80004d2:	4653      	mov	r3, sl
 80004d4:	4093      	lsls	r3, r2
 80004d6:	4642      	mov	r2, r8
 80004d8:	001f      	movs	r7, r3
 80004da:	4653      	mov	r3, sl
 80004dc:	4093      	lsls	r3, r2
 80004de:	001e      	movs	r6, r3
 80004e0:	42af      	cmp	r7, r5
 80004e2:	d83a      	bhi.n	800055a <__udivmoddi4+0xc2>
 80004e4:	42af      	cmp	r7, r5
 80004e6:	d100      	bne.n	80004ea <__udivmoddi4+0x52>
 80004e8:	e078      	b.n	80005dc <__udivmoddi4+0x144>
 80004ea:	465b      	mov	r3, fp
 80004ec:	1ba4      	subs	r4, r4, r6
 80004ee:	41bd      	sbcs	r5, r7
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	da00      	bge.n	80004f6 <__udivmoddi4+0x5e>
 80004f4:	e075      	b.n	80005e2 <__udivmoddi4+0x14a>
 80004f6:	2200      	movs	r2, #0
 80004f8:	2300      	movs	r3, #0
 80004fa:	9200      	str	r2, [sp, #0]
 80004fc:	9301      	str	r3, [sp, #4]
 80004fe:	2301      	movs	r3, #1
 8000500:	465a      	mov	r2, fp
 8000502:	4093      	lsls	r3, r2
 8000504:	9301      	str	r3, [sp, #4]
 8000506:	2301      	movs	r3, #1
 8000508:	4642      	mov	r2, r8
 800050a:	4093      	lsls	r3, r2
 800050c:	9300      	str	r3, [sp, #0]
 800050e:	e028      	b.n	8000562 <__udivmoddi4+0xca>
 8000510:	4282      	cmp	r2, r0
 8000512:	d9cf      	bls.n	80004b4 <__udivmoddi4+0x1c>
 8000514:	2200      	movs	r2, #0
 8000516:	2300      	movs	r3, #0
 8000518:	9200      	str	r2, [sp, #0]
 800051a:	9301      	str	r3, [sp, #4]
 800051c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800051e:	2b00      	cmp	r3, #0
 8000520:	d001      	beq.n	8000526 <__udivmoddi4+0x8e>
 8000522:	601c      	str	r4, [r3, #0]
 8000524:	605d      	str	r5, [r3, #4]
 8000526:	9800      	ldr	r0, [sp, #0]
 8000528:	9901      	ldr	r1, [sp, #4]
 800052a:	b003      	add	sp, #12
 800052c:	bcf0      	pop	{r4, r5, r6, r7}
 800052e:	46bb      	mov	fp, r7
 8000530:	46b2      	mov	sl, r6
 8000532:	46a9      	mov	r9, r5
 8000534:	46a0      	mov	r8, r4
 8000536:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000538:	4642      	mov	r2, r8
 800053a:	2320      	movs	r3, #32
 800053c:	1a9b      	subs	r3, r3, r2
 800053e:	4652      	mov	r2, sl
 8000540:	40da      	lsrs	r2, r3
 8000542:	4641      	mov	r1, r8
 8000544:	0013      	movs	r3, r2
 8000546:	464a      	mov	r2, r9
 8000548:	408a      	lsls	r2, r1
 800054a:	0017      	movs	r7, r2
 800054c:	4642      	mov	r2, r8
 800054e:	431f      	orrs	r7, r3
 8000550:	4653      	mov	r3, sl
 8000552:	4093      	lsls	r3, r2
 8000554:	001e      	movs	r6, r3
 8000556:	42af      	cmp	r7, r5
 8000558:	d9c4      	bls.n	80004e4 <__udivmoddi4+0x4c>
 800055a:	2200      	movs	r2, #0
 800055c:	2300      	movs	r3, #0
 800055e:	9200      	str	r2, [sp, #0]
 8000560:	9301      	str	r3, [sp, #4]
 8000562:	4643      	mov	r3, r8
 8000564:	2b00      	cmp	r3, #0
 8000566:	d0d9      	beq.n	800051c <__udivmoddi4+0x84>
 8000568:	07fb      	lsls	r3, r7, #31
 800056a:	0872      	lsrs	r2, r6, #1
 800056c:	431a      	orrs	r2, r3
 800056e:	4646      	mov	r6, r8
 8000570:	087b      	lsrs	r3, r7, #1
 8000572:	e00e      	b.n	8000592 <__udivmoddi4+0xfa>
 8000574:	42ab      	cmp	r3, r5
 8000576:	d101      	bne.n	800057c <__udivmoddi4+0xe4>
 8000578:	42a2      	cmp	r2, r4
 800057a:	d80c      	bhi.n	8000596 <__udivmoddi4+0xfe>
 800057c:	1aa4      	subs	r4, r4, r2
 800057e:	419d      	sbcs	r5, r3
 8000580:	2001      	movs	r0, #1
 8000582:	1924      	adds	r4, r4, r4
 8000584:	416d      	adcs	r5, r5
 8000586:	2100      	movs	r1, #0
 8000588:	3e01      	subs	r6, #1
 800058a:	1824      	adds	r4, r4, r0
 800058c:	414d      	adcs	r5, r1
 800058e:	2e00      	cmp	r6, #0
 8000590:	d006      	beq.n	80005a0 <__udivmoddi4+0x108>
 8000592:	42ab      	cmp	r3, r5
 8000594:	d9ee      	bls.n	8000574 <__udivmoddi4+0xdc>
 8000596:	3e01      	subs	r6, #1
 8000598:	1924      	adds	r4, r4, r4
 800059a:	416d      	adcs	r5, r5
 800059c:	2e00      	cmp	r6, #0
 800059e:	d1f8      	bne.n	8000592 <__udivmoddi4+0xfa>
 80005a0:	9800      	ldr	r0, [sp, #0]
 80005a2:	9901      	ldr	r1, [sp, #4]
 80005a4:	465b      	mov	r3, fp
 80005a6:	1900      	adds	r0, r0, r4
 80005a8:	4169      	adcs	r1, r5
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	db24      	blt.n	80005f8 <__udivmoddi4+0x160>
 80005ae:	002b      	movs	r3, r5
 80005b0:	465a      	mov	r2, fp
 80005b2:	4644      	mov	r4, r8
 80005b4:	40d3      	lsrs	r3, r2
 80005b6:	002a      	movs	r2, r5
 80005b8:	40e2      	lsrs	r2, r4
 80005ba:	001c      	movs	r4, r3
 80005bc:	465b      	mov	r3, fp
 80005be:	0015      	movs	r5, r2
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	db2a      	blt.n	800061a <__udivmoddi4+0x182>
 80005c4:	0026      	movs	r6, r4
 80005c6:	409e      	lsls	r6, r3
 80005c8:	0033      	movs	r3, r6
 80005ca:	0026      	movs	r6, r4
 80005cc:	4647      	mov	r7, r8
 80005ce:	40be      	lsls	r6, r7
 80005d0:	0032      	movs	r2, r6
 80005d2:	1a80      	subs	r0, r0, r2
 80005d4:	4199      	sbcs	r1, r3
 80005d6:	9000      	str	r0, [sp, #0]
 80005d8:	9101      	str	r1, [sp, #4]
 80005da:	e79f      	b.n	800051c <__udivmoddi4+0x84>
 80005dc:	42a3      	cmp	r3, r4
 80005de:	d8bc      	bhi.n	800055a <__udivmoddi4+0xc2>
 80005e0:	e783      	b.n	80004ea <__udivmoddi4+0x52>
 80005e2:	4642      	mov	r2, r8
 80005e4:	2320      	movs	r3, #32
 80005e6:	2100      	movs	r1, #0
 80005e8:	1a9b      	subs	r3, r3, r2
 80005ea:	2200      	movs	r2, #0
 80005ec:	9100      	str	r1, [sp, #0]
 80005ee:	9201      	str	r2, [sp, #4]
 80005f0:	2201      	movs	r2, #1
 80005f2:	40da      	lsrs	r2, r3
 80005f4:	9201      	str	r2, [sp, #4]
 80005f6:	e786      	b.n	8000506 <__udivmoddi4+0x6e>
 80005f8:	4642      	mov	r2, r8
 80005fa:	2320      	movs	r3, #32
 80005fc:	1a9b      	subs	r3, r3, r2
 80005fe:	002a      	movs	r2, r5
 8000600:	4646      	mov	r6, r8
 8000602:	409a      	lsls	r2, r3
 8000604:	0023      	movs	r3, r4
 8000606:	40f3      	lsrs	r3, r6
 8000608:	4644      	mov	r4, r8
 800060a:	4313      	orrs	r3, r2
 800060c:	002a      	movs	r2, r5
 800060e:	40e2      	lsrs	r2, r4
 8000610:	001c      	movs	r4, r3
 8000612:	465b      	mov	r3, fp
 8000614:	0015      	movs	r5, r2
 8000616:	2b00      	cmp	r3, #0
 8000618:	dad4      	bge.n	80005c4 <__udivmoddi4+0x12c>
 800061a:	4642      	mov	r2, r8
 800061c:	002f      	movs	r7, r5
 800061e:	2320      	movs	r3, #32
 8000620:	0026      	movs	r6, r4
 8000622:	4097      	lsls	r7, r2
 8000624:	1a9b      	subs	r3, r3, r2
 8000626:	40de      	lsrs	r6, r3
 8000628:	003b      	movs	r3, r7
 800062a:	4333      	orrs	r3, r6
 800062c:	e7cd      	b.n	80005ca <__udivmoddi4+0x132>
 800062e:	46c0      	nop			; (mov r8, r8)

08000630 <__aeabi_fdiv>:
 8000630:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000632:	464f      	mov	r7, r9
 8000634:	4646      	mov	r6, r8
 8000636:	46d6      	mov	lr, sl
 8000638:	0245      	lsls	r5, r0, #9
 800063a:	b5c0      	push	{r6, r7, lr}
 800063c:	0047      	lsls	r7, r0, #1
 800063e:	1c0c      	adds	r4, r1, #0
 8000640:	0a6d      	lsrs	r5, r5, #9
 8000642:	0e3f      	lsrs	r7, r7, #24
 8000644:	0fc6      	lsrs	r6, r0, #31
 8000646:	2f00      	cmp	r7, #0
 8000648:	d066      	beq.n	8000718 <__aeabi_fdiv+0xe8>
 800064a:	2fff      	cmp	r7, #255	; 0xff
 800064c:	d06c      	beq.n	8000728 <__aeabi_fdiv+0xf8>
 800064e:	2300      	movs	r3, #0
 8000650:	00ea      	lsls	r2, r5, #3
 8000652:	2580      	movs	r5, #128	; 0x80
 8000654:	4699      	mov	r9, r3
 8000656:	469a      	mov	sl, r3
 8000658:	04ed      	lsls	r5, r5, #19
 800065a:	4315      	orrs	r5, r2
 800065c:	3f7f      	subs	r7, #127	; 0x7f
 800065e:	0260      	lsls	r0, r4, #9
 8000660:	0061      	lsls	r1, r4, #1
 8000662:	0a43      	lsrs	r3, r0, #9
 8000664:	4698      	mov	r8, r3
 8000666:	0e09      	lsrs	r1, r1, #24
 8000668:	0fe4      	lsrs	r4, r4, #31
 800066a:	2900      	cmp	r1, #0
 800066c:	d048      	beq.n	8000700 <__aeabi_fdiv+0xd0>
 800066e:	29ff      	cmp	r1, #255	; 0xff
 8000670:	d010      	beq.n	8000694 <__aeabi_fdiv+0x64>
 8000672:	2280      	movs	r2, #128	; 0x80
 8000674:	00d8      	lsls	r0, r3, #3
 8000676:	04d2      	lsls	r2, r2, #19
 8000678:	4302      	orrs	r2, r0
 800067a:	4690      	mov	r8, r2
 800067c:	2000      	movs	r0, #0
 800067e:	397f      	subs	r1, #127	; 0x7f
 8000680:	464a      	mov	r2, r9
 8000682:	0033      	movs	r3, r6
 8000684:	1a7f      	subs	r7, r7, r1
 8000686:	4302      	orrs	r2, r0
 8000688:	496c      	ldr	r1, [pc, #432]	; (800083c <__aeabi_fdiv+0x20c>)
 800068a:	0092      	lsls	r2, r2, #2
 800068c:	588a      	ldr	r2, [r1, r2]
 800068e:	4063      	eors	r3, r4
 8000690:	b2db      	uxtb	r3, r3
 8000692:	4697      	mov	pc, r2
 8000694:	2b00      	cmp	r3, #0
 8000696:	d16d      	bne.n	8000774 <__aeabi_fdiv+0x144>
 8000698:	2002      	movs	r0, #2
 800069a:	3fff      	subs	r7, #255	; 0xff
 800069c:	e033      	b.n	8000706 <__aeabi_fdiv+0xd6>
 800069e:	2300      	movs	r3, #0
 80006a0:	4698      	mov	r8, r3
 80006a2:	0026      	movs	r6, r4
 80006a4:	4645      	mov	r5, r8
 80006a6:	4682      	mov	sl, r0
 80006a8:	4653      	mov	r3, sl
 80006aa:	2b02      	cmp	r3, #2
 80006ac:	d100      	bne.n	80006b0 <__aeabi_fdiv+0x80>
 80006ae:	e07f      	b.n	80007b0 <__aeabi_fdiv+0x180>
 80006b0:	2b03      	cmp	r3, #3
 80006b2:	d100      	bne.n	80006b6 <__aeabi_fdiv+0x86>
 80006b4:	e094      	b.n	80007e0 <__aeabi_fdiv+0x1b0>
 80006b6:	2b01      	cmp	r3, #1
 80006b8:	d017      	beq.n	80006ea <__aeabi_fdiv+0xba>
 80006ba:	0038      	movs	r0, r7
 80006bc:	307f      	adds	r0, #127	; 0x7f
 80006be:	2800      	cmp	r0, #0
 80006c0:	dd5f      	ble.n	8000782 <__aeabi_fdiv+0x152>
 80006c2:	076b      	lsls	r3, r5, #29
 80006c4:	d004      	beq.n	80006d0 <__aeabi_fdiv+0xa0>
 80006c6:	230f      	movs	r3, #15
 80006c8:	402b      	ands	r3, r5
 80006ca:	2b04      	cmp	r3, #4
 80006cc:	d000      	beq.n	80006d0 <__aeabi_fdiv+0xa0>
 80006ce:	3504      	adds	r5, #4
 80006d0:	012b      	lsls	r3, r5, #4
 80006d2:	d503      	bpl.n	80006dc <__aeabi_fdiv+0xac>
 80006d4:	0038      	movs	r0, r7
 80006d6:	4b5a      	ldr	r3, [pc, #360]	; (8000840 <__aeabi_fdiv+0x210>)
 80006d8:	3080      	adds	r0, #128	; 0x80
 80006da:	401d      	ands	r5, r3
 80006dc:	28fe      	cmp	r0, #254	; 0xfe
 80006de:	dc67      	bgt.n	80007b0 <__aeabi_fdiv+0x180>
 80006e0:	01ad      	lsls	r5, r5, #6
 80006e2:	0a6d      	lsrs	r5, r5, #9
 80006e4:	b2c0      	uxtb	r0, r0
 80006e6:	e002      	b.n	80006ee <__aeabi_fdiv+0xbe>
 80006e8:	001e      	movs	r6, r3
 80006ea:	2000      	movs	r0, #0
 80006ec:	2500      	movs	r5, #0
 80006ee:	05c0      	lsls	r0, r0, #23
 80006f0:	4328      	orrs	r0, r5
 80006f2:	07f6      	lsls	r6, r6, #31
 80006f4:	4330      	orrs	r0, r6
 80006f6:	bce0      	pop	{r5, r6, r7}
 80006f8:	46ba      	mov	sl, r7
 80006fa:	46b1      	mov	r9, r6
 80006fc:	46a8      	mov	r8, r5
 80006fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000700:	2b00      	cmp	r3, #0
 8000702:	d12b      	bne.n	800075c <__aeabi_fdiv+0x12c>
 8000704:	2001      	movs	r0, #1
 8000706:	464a      	mov	r2, r9
 8000708:	0033      	movs	r3, r6
 800070a:	494e      	ldr	r1, [pc, #312]	; (8000844 <__aeabi_fdiv+0x214>)
 800070c:	4302      	orrs	r2, r0
 800070e:	0092      	lsls	r2, r2, #2
 8000710:	588a      	ldr	r2, [r1, r2]
 8000712:	4063      	eors	r3, r4
 8000714:	b2db      	uxtb	r3, r3
 8000716:	4697      	mov	pc, r2
 8000718:	2d00      	cmp	r5, #0
 800071a:	d113      	bne.n	8000744 <__aeabi_fdiv+0x114>
 800071c:	2304      	movs	r3, #4
 800071e:	4699      	mov	r9, r3
 8000720:	3b03      	subs	r3, #3
 8000722:	2700      	movs	r7, #0
 8000724:	469a      	mov	sl, r3
 8000726:	e79a      	b.n	800065e <__aeabi_fdiv+0x2e>
 8000728:	2d00      	cmp	r5, #0
 800072a:	d105      	bne.n	8000738 <__aeabi_fdiv+0x108>
 800072c:	2308      	movs	r3, #8
 800072e:	4699      	mov	r9, r3
 8000730:	3b06      	subs	r3, #6
 8000732:	27ff      	movs	r7, #255	; 0xff
 8000734:	469a      	mov	sl, r3
 8000736:	e792      	b.n	800065e <__aeabi_fdiv+0x2e>
 8000738:	230c      	movs	r3, #12
 800073a:	4699      	mov	r9, r3
 800073c:	3b09      	subs	r3, #9
 800073e:	27ff      	movs	r7, #255	; 0xff
 8000740:	469a      	mov	sl, r3
 8000742:	e78c      	b.n	800065e <__aeabi_fdiv+0x2e>
 8000744:	0028      	movs	r0, r5
 8000746:	f000 f90d 	bl	8000964 <__clzsi2>
 800074a:	2776      	movs	r7, #118	; 0x76
 800074c:	1f43      	subs	r3, r0, #5
 800074e:	409d      	lsls	r5, r3
 8000750:	2300      	movs	r3, #0
 8000752:	427f      	negs	r7, r7
 8000754:	4699      	mov	r9, r3
 8000756:	469a      	mov	sl, r3
 8000758:	1a3f      	subs	r7, r7, r0
 800075a:	e780      	b.n	800065e <__aeabi_fdiv+0x2e>
 800075c:	0018      	movs	r0, r3
 800075e:	f000 f901 	bl	8000964 <__clzsi2>
 8000762:	4642      	mov	r2, r8
 8000764:	1f43      	subs	r3, r0, #5
 8000766:	2176      	movs	r1, #118	; 0x76
 8000768:	409a      	lsls	r2, r3
 800076a:	4249      	negs	r1, r1
 800076c:	1a09      	subs	r1, r1, r0
 800076e:	4690      	mov	r8, r2
 8000770:	2000      	movs	r0, #0
 8000772:	e785      	b.n	8000680 <__aeabi_fdiv+0x50>
 8000774:	21ff      	movs	r1, #255	; 0xff
 8000776:	2003      	movs	r0, #3
 8000778:	e782      	b.n	8000680 <__aeabi_fdiv+0x50>
 800077a:	001e      	movs	r6, r3
 800077c:	20ff      	movs	r0, #255	; 0xff
 800077e:	2500      	movs	r5, #0
 8000780:	e7b5      	b.n	80006ee <__aeabi_fdiv+0xbe>
 8000782:	2301      	movs	r3, #1
 8000784:	1a1b      	subs	r3, r3, r0
 8000786:	2b1b      	cmp	r3, #27
 8000788:	dcaf      	bgt.n	80006ea <__aeabi_fdiv+0xba>
 800078a:	379e      	adds	r7, #158	; 0x9e
 800078c:	0029      	movs	r1, r5
 800078e:	40bd      	lsls	r5, r7
 8000790:	40d9      	lsrs	r1, r3
 8000792:	1e6a      	subs	r2, r5, #1
 8000794:	4195      	sbcs	r5, r2
 8000796:	430d      	orrs	r5, r1
 8000798:	076b      	lsls	r3, r5, #29
 800079a:	d004      	beq.n	80007a6 <__aeabi_fdiv+0x176>
 800079c:	230f      	movs	r3, #15
 800079e:	402b      	ands	r3, r5
 80007a0:	2b04      	cmp	r3, #4
 80007a2:	d000      	beq.n	80007a6 <__aeabi_fdiv+0x176>
 80007a4:	3504      	adds	r5, #4
 80007a6:	016b      	lsls	r3, r5, #5
 80007a8:	d544      	bpl.n	8000834 <__aeabi_fdiv+0x204>
 80007aa:	2001      	movs	r0, #1
 80007ac:	2500      	movs	r5, #0
 80007ae:	e79e      	b.n	80006ee <__aeabi_fdiv+0xbe>
 80007b0:	20ff      	movs	r0, #255	; 0xff
 80007b2:	2500      	movs	r5, #0
 80007b4:	e79b      	b.n	80006ee <__aeabi_fdiv+0xbe>
 80007b6:	2580      	movs	r5, #128	; 0x80
 80007b8:	2600      	movs	r6, #0
 80007ba:	20ff      	movs	r0, #255	; 0xff
 80007bc:	03ed      	lsls	r5, r5, #15
 80007be:	e796      	b.n	80006ee <__aeabi_fdiv+0xbe>
 80007c0:	2300      	movs	r3, #0
 80007c2:	4698      	mov	r8, r3
 80007c4:	2080      	movs	r0, #128	; 0x80
 80007c6:	03c0      	lsls	r0, r0, #15
 80007c8:	4205      	tst	r5, r0
 80007ca:	d009      	beq.n	80007e0 <__aeabi_fdiv+0x1b0>
 80007cc:	4643      	mov	r3, r8
 80007ce:	4203      	tst	r3, r0
 80007d0:	d106      	bne.n	80007e0 <__aeabi_fdiv+0x1b0>
 80007d2:	4645      	mov	r5, r8
 80007d4:	4305      	orrs	r5, r0
 80007d6:	026d      	lsls	r5, r5, #9
 80007d8:	0026      	movs	r6, r4
 80007da:	20ff      	movs	r0, #255	; 0xff
 80007dc:	0a6d      	lsrs	r5, r5, #9
 80007de:	e786      	b.n	80006ee <__aeabi_fdiv+0xbe>
 80007e0:	2080      	movs	r0, #128	; 0x80
 80007e2:	03c0      	lsls	r0, r0, #15
 80007e4:	4305      	orrs	r5, r0
 80007e6:	026d      	lsls	r5, r5, #9
 80007e8:	20ff      	movs	r0, #255	; 0xff
 80007ea:	0a6d      	lsrs	r5, r5, #9
 80007ec:	e77f      	b.n	80006ee <__aeabi_fdiv+0xbe>
 80007ee:	4641      	mov	r1, r8
 80007f0:	016a      	lsls	r2, r5, #5
 80007f2:	0148      	lsls	r0, r1, #5
 80007f4:	4282      	cmp	r2, r0
 80007f6:	d219      	bcs.n	800082c <__aeabi_fdiv+0x1fc>
 80007f8:	211b      	movs	r1, #27
 80007fa:	2500      	movs	r5, #0
 80007fc:	3f01      	subs	r7, #1
 80007fe:	2601      	movs	r6, #1
 8000800:	0014      	movs	r4, r2
 8000802:	006d      	lsls	r5, r5, #1
 8000804:	0052      	lsls	r2, r2, #1
 8000806:	2c00      	cmp	r4, #0
 8000808:	db01      	blt.n	800080e <__aeabi_fdiv+0x1de>
 800080a:	4290      	cmp	r0, r2
 800080c:	d801      	bhi.n	8000812 <__aeabi_fdiv+0x1e2>
 800080e:	1a12      	subs	r2, r2, r0
 8000810:	4335      	orrs	r5, r6
 8000812:	3901      	subs	r1, #1
 8000814:	2900      	cmp	r1, #0
 8000816:	d1f3      	bne.n	8000800 <__aeabi_fdiv+0x1d0>
 8000818:	1e50      	subs	r0, r2, #1
 800081a:	4182      	sbcs	r2, r0
 800081c:	0038      	movs	r0, r7
 800081e:	307f      	adds	r0, #127	; 0x7f
 8000820:	001e      	movs	r6, r3
 8000822:	4315      	orrs	r5, r2
 8000824:	2800      	cmp	r0, #0
 8000826:	dd00      	ble.n	800082a <__aeabi_fdiv+0x1fa>
 8000828:	e74b      	b.n	80006c2 <__aeabi_fdiv+0x92>
 800082a:	e7aa      	b.n	8000782 <__aeabi_fdiv+0x152>
 800082c:	211a      	movs	r1, #26
 800082e:	2501      	movs	r5, #1
 8000830:	1a12      	subs	r2, r2, r0
 8000832:	e7e4      	b.n	80007fe <__aeabi_fdiv+0x1ce>
 8000834:	01ad      	lsls	r5, r5, #6
 8000836:	2000      	movs	r0, #0
 8000838:	0a6d      	lsrs	r5, r5, #9
 800083a:	e758      	b.n	80006ee <__aeabi_fdiv+0xbe>
 800083c:	08004fd8 	.word	0x08004fd8
 8000840:	f7ffffff 	.word	0xf7ffffff
 8000844:	08005018 	.word	0x08005018

08000848 <__aeabi_i2f>:
 8000848:	b570      	push	{r4, r5, r6, lr}
 800084a:	2800      	cmp	r0, #0
 800084c:	d013      	beq.n	8000876 <__aeabi_i2f+0x2e>
 800084e:	17c3      	asrs	r3, r0, #31
 8000850:	18c5      	adds	r5, r0, r3
 8000852:	405d      	eors	r5, r3
 8000854:	0fc4      	lsrs	r4, r0, #31
 8000856:	0028      	movs	r0, r5
 8000858:	f000 f884 	bl	8000964 <__clzsi2>
 800085c:	239e      	movs	r3, #158	; 0x9e
 800085e:	0001      	movs	r1, r0
 8000860:	1a1b      	subs	r3, r3, r0
 8000862:	2b96      	cmp	r3, #150	; 0x96
 8000864:	dc0f      	bgt.n	8000886 <__aeabi_i2f+0x3e>
 8000866:	2808      	cmp	r0, #8
 8000868:	dd01      	ble.n	800086e <__aeabi_i2f+0x26>
 800086a:	3908      	subs	r1, #8
 800086c:	408d      	lsls	r5, r1
 800086e:	026d      	lsls	r5, r5, #9
 8000870:	0a6d      	lsrs	r5, r5, #9
 8000872:	b2d8      	uxtb	r0, r3
 8000874:	e002      	b.n	800087c <__aeabi_i2f+0x34>
 8000876:	2400      	movs	r4, #0
 8000878:	2000      	movs	r0, #0
 800087a:	2500      	movs	r5, #0
 800087c:	05c0      	lsls	r0, r0, #23
 800087e:	4328      	orrs	r0, r5
 8000880:	07e4      	lsls	r4, r4, #31
 8000882:	4320      	orrs	r0, r4
 8000884:	bd70      	pop	{r4, r5, r6, pc}
 8000886:	2b99      	cmp	r3, #153	; 0x99
 8000888:	dd0b      	ble.n	80008a2 <__aeabi_i2f+0x5a>
 800088a:	2205      	movs	r2, #5
 800088c:	002e      	movs	r6, r5
 800088e:	1a12      	subs	r2, r2, r0
 8000890:	40d6      	lsrs	r6, r2
 8000892:	0002      	movs	r2, r0
 8000894:	321b      	adds	r2, #27
 8000896:	4095      	lsls	r5, r2
 8000898:	0028      	movs	r0, r5
 800089a:	1e45      	subs	r5, r0, #1
 800089c:	41a8      	sbcs	r0, r5
 800089e:	0035      	movs	r5, r6
 80008a0:	4305      	orrs	r5, r0
 80008a2:	2905      	cmp	r1, #5
 80008a4:	dd01      	ble.n	80008aa <__aeabi_i2f+0x62>
 80008a6:	1f4a      	subs	r2, r1, #5
 80008a8:	4095      	lsls	r5, r2
 80008aa:	002a      	movs	r2, r5
 80008ac:	4e08      	ldr	r6, [pc, #32]	; (80008d0 <__aeabi_i2f+0x88>)
 80008ae:	4032      	ands	r2, r6
 80008b0:	0768      	lsls	r0, r5, #29
 80008b2:	d009      	beq.n	80008c8 <__aeabi_i2f+0x80>
 80008b4:	200f      	movs	r0, #15
 80008b6:	4028      	ands	r0, r5
 80008b8:	2804      	cmp	r0, #4
 80008ba:	d005      	beq.n	80008c8 <__aeabi_i2f+0x80>
 80008bc:	3204      	adds	r2, #4
 80008be:	0150      	lsls	r0, r2, #5
 80008c0:	d502      	bpl.n	80008c8 <__aeabi_i2f+0x80>
 80008c2:	239f      	movs	r3, #159	; 0x9f
 80008c4:	4032      	ands	r2, r6
 80008c6:	1a5b      	subs	r3, r3, r1
 80008c8:	0192      	lsls	r2, r2, #6
 80008ca:	0a55      	lsrs	r5, r2, #9
 80008cc:	b2d8      	uxtb	r0, r3
 80008ce:	e7d5      	b.n	800087c <__aeabi_i2f+0x34>
 80008d0:	fbffffff 	.word	0xfbffffff

080008d4 <__aeabi_f2d>:
 80008d4:	b570      	push	{r4, r5, r6, lr}
 80008d6:	0043      	lsls	r3, r0, #1
 80008d8:	0246      	lsls	r6, r0, #9
 80008da:	0fc4      	lsrs	r4, r0, #31
 80008dc:	20fe      	movs	r0, #254	; 0xfe
 80008de:	0e1b      	lsrs	r3, r3, #24
 80008e0:	1c59      	adds	r1, r3, #1
 80008e2:	0a75      	lsrs	r5, r6, #9
 80008e4:	4208      	tst	r0, r1
 80008e6:	d00c      	beq.n	8000902 <__aeabi_f2d+0x2e>
 80008e8:	22e0      	movs	r2, #224	; 0xe0
 80008ea:	0092      	lsls	r2, r2, #2
 80008ec:	4694      	mov	ip, r2
 80008ee:	076d      	lsls	r5, r5, #29
 80008f0:	0b36      	lsrs	r6, r6, #12
 80008f2:	4463      	add	r3, ip
 80008f4:	051b      	lsls	r3, r3, #20
 80008f6:	4333      	orrs	r3, r6
 80008f8:	07e4      	lsls	r4, r4, #31
 80008fa:	4323      	orrs	r3, r4
 80008fc:	0028      	movs	r0, r5
 80008fe:	0019      	movs	r1, r3
 8000900:	bd70      	pop	{r4, r5, r6, pc}
 8000902:	2b00      	cmp	r3, #0
 8000904:	d114      	bne.n	8000930 <__aeabi_f2d+0x5c>
 8000906:	2d00      	cmp	r5, #0
 8000908:	d01b      	beq.n	8000942 <__aeabi_f2d+0x6e>
 800090a:	0028      	movs	r0, r5
 800090c:	f000 f82a 	bl	8000964 <__clzsi2>
 8000910:	280a      	cmp	r0, #10
 8000912:	dc1c      	bgt.n	800094e <__aeabi_f2d+0x7a>
 8000914:	230b      	movs	r3, #11
 8000916:	002a      	movs	r2, r5
 8000918:	1a1b      	subs	r3, r3, r0
 800091a:	40da      	lsrs	r2, r3
 800091c:	0003      	movs	r3, r0
 800091e:	3315      	adds	r3, #21
 8000920:	409d      	lsls	r5, r3
 8000922:	4b0e      	ldr	r3, [pc, #56]	; (800095c <__aeabi_f2d+0x88>)
 8000924:	0312      	lsls	r2, r2, #12
 8000926:	1a1b      	subs	r3, r3, r0
 8000928:	055b      	lsls	r3, r3, #21
 800092a:	0b16      	lsrs	r6, r2, #12
 800092c:	0d5b      	lsrs	r3, r3, #21
 800092e:	e7e1      	b.n	80008f4 <__aeabi_f2d+0x20>
 8000930:	2d00      	cmp	r5, #0
 8000932:	d009      	beq.n	8000948 <__aeabi_f2d+0x74>
 8000934:	0b32      	lsrs	r2, r6, #12
 8000936:	2680      	movs	r6, #128	; 0x80
 8000938:	0336      	lsls	r6, r6, #12
 800093a:	4b09      	ldr	r3, [pc, #36]	; (8000960 <__aeabi_f2d+0x8c>)
 800093c:	076d      	lsls	r5, r5, #29
 800093e:	4316      	orrs	r6, r2
 8000940:	e7d8      	b.n	80008f4 <__aeabi_f2d+0x20>
 8000942:	2300      	movs	r3, #0
 8000944:	2600      	movs	r6, #0
 8000946:	e7d5      	b.n	80008f4 <__aeabi_f2d+0x20>
 8000948:	2600      	movs	r6, #0
 800094a:	4b05      	ldr	r3, [pc, #20]	; (8000960 <__aeabi_f2d+0x8c>)
 800094c:	e7d2      	b.n	80008f4 <__aeabi_f2d+0x20>
 800094e:	0003      	movs	r3, r0
 8000950:	002a      	movs	r2, r5
 8000952:	3b0b      	subs	r3, #11
 8000954:	409a      	lsls	r2, r3
 8000956:	2500      	movs	r5, #0
 8000958:	e7e3      	b.n	8000922 <__aeabi_f2d+0x4e>
 800095a:	46c0      	nop			; (mov r8, r8)
 800095c:	00000389 	.word	0x00000389
 8000960:	000007ff 	.word	0x000007ff

08000964 <__clzsi2>:
 8000964:	211c      	movs	r1, #28
 8000966:	2301      	movs	r3, #1
 8000968:	041b      	lsls	r3, r3, #16
 800096a:	4298      	cmp	r0, r3
 800096c:	d301      	bcc.n	8000972 <__clzsi2+0xe>
 800096e:	0c00      	lsrs	r0, r0, #16
 8000970:	3910      	subs	r1, #16
 8000972:	0a1b      	lsrs	r3, r3, #8
 8000974:	4298      	cmp	r0, r3
 8000976:	d301      	bcc.n	800097c <__clzsi2+0x18>
 8000978:	0a00      	lsrs	r0, r0, #8
 800097a:	3908      	subs	r1, #8
 800097c:	091b      	lsrs	r3, r3, #4
 800097e:	4298      	cmp	r0, r3
 8000980:	d301      	bcc.n	8000986 <__clzsi2+0x22>
 8000982:	0900      	lsrs	r0, r0, #4
 8000984:	3904      	subs	r1, #4
 8000986:	a202      	add	r2, pc, #8	; (adr r2, 8000990 <__clzsi2+0x2c>)
 8000988:	5c10      	ldrb	r0, [r2, r0]
 800098a:	1840      	adds	r0, r0, r1
 800098c:	4770      	bx	lr
 800098e:	46c0      	nop			; (mov r8, r8)
 8000990:	02020304 	.word	0x02020304
 8000994:	01010101 	.word	0x01010101
	...

080009a0 <__clzdi2>:
 80009a0:	b510      	push	{r4, lr}
 80009a2:	2900      	cmp	r1, #0
 80009a4:	d103      	bne.n	80009ae <__clzdi2+0xe>
 80009a6:	f7ff ffdd 	bl	8000964 <__clzsi2>
 80009aa:	3020      	adds	r0, #32
 80009ac:	e002      	b.n	80009b4 <__clzdi2+0x14>
 80009ae:	1c08      	adds	r0, r1, #0
 80009b0:	f7ff ffd8 	bl	8000964 <__clzsi2>
 80009b4:	bd10      	pop	{r4, pc}
 80009b6:	46c0      	nop			; (mov r8, r8)

080009b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009b8:	b5b0      	push	{r4, r5, r7, lr}
 80009ba:	b09e      	sub	sp, #120	; 0x78
 80009bc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009be:	f000 ff03 	bl	80017c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009c2:	f000 f887 	bl	8000ad4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009c6:	f000 f961 	bl	8000c8c <MX_GPIO_Init>
  MX_I2C1_Init();
 80009ca:	f000 f8f1 	bl	8000bb0 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 80009ce:	f000 f92f 	bl	8000c30 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("basladi\r\n");
 80009d2:	4b37      	ldr	r3, [pc, #220]	; (8000ab0 <main+0xf8>)
 80009d4:	0018      	movs	r0, r3
 80009d6:	f003 fb03 	bl	8003fe0 <puts>
  sensirion_i2c_init();
 80009da:	f000 fbeb 	bl	80011b4 <sensirion_i2c_init>

  while (sht3x_probe(SHT3X_I2C_ADDR_DFLT) != STATUS_OK) {
 80009de:	e003      	b.n	80009e8 <main+0x30>
	  printf("SHT sensor probing failed\n");
 80009e0:	4b34      	ldr	r3, [pc, #208]	; (8000ab4 <main+0xfc>)
 80009e2:	0018      	movs	r0, r3
 80009e4:	f003 fafc 	bl	8003fe0 <puts>
  while (sht3x_probe(SHT3X_I2C_ADDR_DFLT) != STATUS_OK) {
 80009e8:	2044      	movs	r0, #68	; 0x44
 80009ea:	f000 fceb 	bl	80013c4 <sht3x_probe>
 80009ee:	1e03      	subs	r3, r0, #0
 80009f0:	d1f6      	bne.n	80009e0 <main+0x28>

  }
  printf("SHT sensor probing successful\n");
 80009f2:	4b31      	ldr	r3, [pc, #196]	; (8000ab8 <main+0x100>)
 80009f4:	0018      	movs	r0, r3
 80009f6:	f003 faf3 	bl	8003fe0 <puts>

	  char buffer[100];

	  int32_t temperature, humidity;

      int8_t ret = sht3x_measure_blocking_read(SHT3X_I2C_ADDR_DFLT,&temperature, &humidity);
 80009fa:	2364      	movs	r3, #100	; 0x64
 80009fc:	18fa      	adds	r2, r7, r3
 80009fe:	2368      	movs	r3, #104	; 0x68
 8000a00:	18fb      	adds	r3, r7, r3
 8000a02:	0019      	movs	r1, r3
 8000a04:	2044      	movs	r0, #68	; 0x44
 8000a06:	f000 fc6b 	bl	80012e0 <sht3x_measure_blocking_read>
 8000a0a:	0003      	movs	r3, r0
 8000a0c:	001a      	movs	r2, r3
 8000a0e:	216f      	movs	r1, #111	; 0x6f
 8000a10:	187b      	adds	r3, r7, r1
 8000a12:	701a      	strb	r2, [r3, #0]

      if (ret == STATUS_OK) {
 8000a14:	187b      	adds	r3, r7, r1
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	b25b      	sxtb	r3, r3
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d13e      	bne.n	8000a9c <main+0xe4>
     	  printf("t: %d\r\n",temperature/ 100);
 8000a1e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000a20:	2164      	movs	r1, #100	; 0x64
 8000a22:	0018      	movs	r0, r3
 8000a24:	f7ff fc04 	bl	8000230 <__divsi3>
 8000a28:	0003      	movs	r3, r0
 8000a2a:	001a      	movs	r2, r3
 8000a2c:	4b23      	ldr	r3, [pc, #140]	; (8000abc <main+0x104>)
 8000a2e:	0011      	movs	r1, r2
 8000a30:	0018      	movs	r0, r3
 8000a32:	f003 fa49 	bl	8003ec8 <iprintf>
     	  printf("measured temperature: %0.2f degreeCelsius, measured humidity: %0.2f percentRH\n",temperature / 1000.0f, humidity / 1000.0f);
 8000a36:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000a38:	0018      	movs	r0, r3
 8000a3a:	f7ff ff05 	bl	8000848 <__aeabi_i2f>
 8000a3e:	1c03      	adds	r3, r0, #0
 8000a40:	491f      	ldr	r1, [pc, #124]	; (8000ac0 <main+0x108>)
 8000a42:	1c18      	adds	r0, r3, #0
 8000a44:	f7ff fdf4 	bl	8000630 <__aeabi_fdiv>
 8000a48:	1c03      	adds	r3, r0, #0
 8000a4a:	1c18      	adds	r0, r3, #0
 8000a4c:	f7ff ff42 	bl	80008d4 <__aeabi_f2d>
 8000a50:	0004      	movs	r4, r0
 8000a52:	000d      	movs	r5, r1
 8000a54:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000a56:	0018      	movs	r0, r3
 8000a58:	f7ff fef6 	bl	8000848 <__aeabi_i2f>
 8000a5c:	1c03      	adds	r3, r0, #0
 8000a5e:	4918      	ldr	r1, [pc, #96]	; (8000ac0 <main+0x108>)
 8000a60:	1c18      	adds	r0, r3, #0
 8000a62:	f7ff fde5 	bl	8000630 <__aeabi_fdiv>
 8000a66:	1c03      	adds	r3, r0, #0
 8000a68:	1c18      	adds	r0, r3, #0
 8000a6a:	f7ff ff33 	bl	80008d4 <__aeabi_f2d>
 8000a6e:	0002      	movs	r2, r0
 8000a70:	000b      	movs	r3, r1
 8000a72:	4914      	ldr	r1, [pc, #80]	; (8000ac4 <main+0x10c>)
 8000a74:	9200      	str	r2, [sp, #0]
 8000a76:	9301      	str	r3, [sp, #4]
 8000a78:	0022      	movs	r2, r4
 8000a7a:	002b      	movs	r3, r5
 8000a7c:	0008      	movs	r0, r1
 8000a7e:	f003 fa23 	bl	8003ec8 <iprintf>
     	  printf("n: %d\r\n",humidity/ 100);
 8000a82:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000a84:	2164      	movs	r1, #100	; 0x64
 8000a86:	0018      	movs	r0, r3
 8000a88:	f7ff fbd2 	bl	8000230 <__divsi3>
 8000a8c:	0003      	movs	r3, r0
 8000a8e:	001a      	movs	r2, r3
 8000a90:	4b0d      	ldr	r3, [pc, #52]	; (8000ac8 <main+0x110>)
 8000a92:	0011      	movs	r1, r2
 8000a94:	0018      	movs	r0, r3
 8000a96:	f003 fa17 	bl	8003ec8 <iprintf>
 8000a9a:	e003      	b.n	8000aa4 <main+0xec>

      }
      else {
    	  printf("error reading measurement\n");
 8000a9c:	4b0b      	ldr	r3, [pc, #44]	; (8000acc <main+0x114>)
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	f003 fa9e 	bl	8003fe0 <puts>

      }
      sensirion_sleep_usec(1000000);
 8000aa4:	4b0a      	ldr	r3, [pc, #40]	; (8000ad0 <main+0x118>)
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	f000 fbf0 	bl	800128c <sensirion_sleep_usec>
  {
 8000aac:	e7a5      	b.n	80009fa <main+0x42>
 8000aae:	46c0      	nop			; (mov r8, r8)
 8000ab0:	08004f14 	.word	0x08004f14
 8000ab4:	08004f20 	.word	0x08004f20
 8000ab8:	08004f3c 	.word	0x08004f3c
 8000abc:	08004f5c 	.word	0x08004f5c
 8000ac0:	447a0000 	.word	0x447a0000
 8000ac4:	08004f64 	.word	0x08004f64
 8000ac8:	08004fb4 	.word	0x08004fb4
 8000acc:	08004fbc 	.word	0x08004fbc
 8000ad0:	000f4240 	.word	0x000f4240

08000ad4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ad4:	b590      	push	{r4, r7, lr}
 8000ad6:	b099      	sub	sp, #100	; 0x64
 8000ad8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ada:	242c      	movs	r4, #44	; 0x2c
 8000adc:	193b      	adds	r3, r7, r4
 8000ade:	0018      	movs	r0, r3
 8000ae0:	2334      	movs	r3, #52	; 0x34
 8000ae2:	001a      	movs	r2, r3
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	f003 f9e7 	bl	8003eb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000aea:	2318      	movs	r3, #24
 8000aec:	18fb      	adds	r3, r7, r3
 8000aee:	0018      	movs	r0, r3
 8000af0:	2314      	movs	r3, #20
 8000af2:	001a      	movs	r2, r3
 8000af4:	2100      	movs	r1, #0
 8000af6:	f003 f9df 	bl	8003eb8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000afa:	003b      	movs	r3, r7
 8000afc:	0018      	movs	r0, r3
 8000afe:	2318      	movs	r3, #24
 8000b00:	001a      	movs	r2, r3
 8000b02:	2100      	movs	r1, #0
 8000b04:	f003 f9d8 	bl	8003eb8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b08:	4b27      	ldr	r3, [pc, #156]	; (8000ba8 <SystemClock_Config+0xd4>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4a27      	ldr	r2, [pc, #156]	; (8000bac <SystemClock_Config+0xd8>)
 8000b0e:	401a      	ands	r2, r3
 8000b10:	4b25      	ldr	r3, [pc, #148]	; (8000ba8 <SystemClock_Config+0xd4>)
 8000b12:	2180      	movs	r1, #128	; 0x80
 8000b14:	0109      	lsls	r1, r1, #4
 8000b16:	430a      	orrs	r2, r1
 8000b18:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000b1a:	0021      	movs	r1, r4
 8000b1c:	187b      	adds	r3, r7, r1
 8000b1e:	2210      	movs	r2, #16
 8000b20:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000b22:	187b      	adds	r3, r7, r1
 8000b24:	2201      	movs	r2, #1
 8000b26:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000b28:	187b      	adds	r3, r7, r1
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000b2e:	187b      	adds	r3, r7, r1
 8000b30:	22a0      	movs	r2, #160	; 0xa0
 8000b32:	0212      	lsls	r2, r2, #8
 8000b34:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b36:	187b      	adds	r3, r7, r1
 8000b38:	2200      	movs	r2, #0
 8000b3a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b3c:	187b      	adds	r3, r7, r1
 8000b3e:	0018      	movs	r0, r3
 8000b40:	f001 fe54 	bl	80027ec <HAL_RCC_OscConfig>
 8000b44:	1e03      	subs	r3, r0, #0
 8000b46:	d001      	beq.n	8000b4c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000b48:	f000 f8fc 	bl	8000d44 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b4c:	2118      	movs	r1, #24
 8000b4e:	187b      	adds	r3, r7, r1
 8000b50:	220f      	movs	r2, #15
 8000b52:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000b54:	187b      	adds	r3, r7, r1
 8000b56:	2200      	movs	r2, #0
 8000b58:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b5a:	187b      	adds	r3, r7, r1
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b60:	187b      	adds	r3, r7, r1
 8000b62:	2200      	movs	r2, #0
 8000b64:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b66:	187b      	adds	r3, r7, r1
 8000b68:	2200      	movs	r2, #0
 8000b6a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b6c:	187b      	adds	r3, r7, r1
 8000b6e:	2100      	movs	r1, #0
 8000b70:	0018      	movs	r0, r3
 8000b72:	f002 f9b7 	bl	8002ee4 <HAL_RCC_ClockConfig>
 8000b76:	1e03      	subs	r3, r0, #0
 8000b78:	d001      	beq.n	8000b7e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000b7a:	f000 f8e3 	bl	8000d44 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_I2C1;
 8000b7e:	003b      	movs	r3, r7
 8000b80:	220c      	movs	r2, #12
 8000b82:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000b84:	003b      	movs	r3, r7
 8000b86:	2200      	movs	r2, #0
 8000b88:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000b8a:	003b      	movs	r3, r7
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b90:	003b      	movs	r3, r7
 8000b92:	0018      	movs	r0, r3
 8000b94:	f002 fbca 	bl	800332c <HAL_RCCEx_PeriphCLKConfig>
 8000b98:	1e03      	subs	r3, r0, #0
 8000b9a:	d001      	beq.n	8000ba0 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000b9c:	f000 f8d2 	bl	8000d44 <Error_Handler>
  }
}
 8000ba0:	46c0      	nop			; (mov r8, r8)
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	b019      	add	sp, #100	; 0x64
 8000ba6:	bd90      	pop	{r4, r7, pc}
 8000ba8:	40007000 	.word	0x40007000
 8000bac:	ffffe7ff 	.word	0xffffe7ff

08000bb0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000bb4:	4b1c      	ldr	r3, [pc, #112]	; (8000c28 <MX_I2C1_Init+0x78>)
 8000bb6:	4a1d      	ldr	r2, [pc, #116]	; (8000c2c <MX_I2C1_Init+0x7c>)
 8000bb8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000708;
 8000bba:	4b1b      	ldr	r3, [pc, #108]	; (8000c28 <MX_I2C1_Init+0x78>)
 8000bbc:	22e1      	movs	r2, #225	; 0xe1
 8000bbe:	00d2      	lsls	r2, r2, #3
 8000bc0:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000bc2:	4b19      	ldr	r3, [pc, #100]	; (8000c28 <MX_I2C1_Init+0x78>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000bc8:	4b17      	ldr	r3, [pc, #92]	; (8000c28 <MX_I2C1_Init+0x78>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000bce:	4b16      	ldr	r3, [pc, #88]	; (8000c28 <MX_I2C1_Init+0x78>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000bd4:	4b14      	ldr	r3, [pc, #80]	; (8000c28 <MX_I2C1_Init+0x78>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000bda:	4b13      	ldr	r3, [pc, #76]	; (8000c28 <MX_I2C1_Init+0x78>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000be0:	4b11      	ldr	r3, [pc, #68]	; (8000c28 <MX_I2C1_Init+0x78>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000be6:	4b10      	ldr	r3, [pc, #64]	; (8000c28 <MX_I2C1_Init+0x78>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000bec:	4b0e      	ldr	r3, [pc, #56]	; (8000c28 <MX_I2C1_Init+0x78>)
 8000bee:	0018      	movs	r0, r3
 8000bf0:	f001 f8c6 	bl	8001d80 <HAL_I2C_Init>
 8000bf4:	1e03      	subs	r3, r0, #0
 8000bf6:	d001      	beq.n	8000bfc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000bf8:	f000 f8a4 	bl	8000d44 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000bfc:	4b0a      	ldr	r3, [pc, #40]	; (8000c28 <MX_I2C1_Init+0x78>)
 8000bfe:	2100      	movs	r1, #0
 8000c00:	0018      	movs	r0, r3
 8000c02:	f001 fd5b 	bl	80026bc <HAL_I2CEx_ConfigAnalogFilter>
 8000c06:	1e03      	subs	r3, r0, #0
 8000c08:	d001      	beq.n	8000c0e <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000c0a:	f000 f89b 	bl	8000d44 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000c0e:	4b06      	ldr	r3, [pc, #24]	; (8000c28 <MX_I2C1_Init+0x78>)
 8000c10:	2100      	movs	r1, #0
 8000c12:	0018      	movs	r0, r3
 8000c14:	f001 fd9e 	bl	8002754 <HAL_I2CEx_ConfigDigitalFilter>
 8000c18:	1e03      	subs	r3, r0, #0
 8000c1a:	d001      	beq.n	8000c20 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000c1c:	f000 f892 	bl	8000d44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000c20:	46c0      	nop			; (mov r8, r8)
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	46c0      	nop			; (mov r8, r8)
 8000c28:	200000e8 	.word	0x200000e8
 8000c2c:	40005400 	.word	0x40005400

08000c30 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000c34:	4b13      	ldr	r3, [pc, #76]	; (8000c84 <MX_LPUART1_UART_Init+0x54>)
 8000c36:	4a14      	ldr	r2, [pc, #80]	; (8000c88 <MX_LPUART1_UART_Init+0x58>)
 8000c38:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000c3a:	4b12      	ldr	r3, [pc, #72]	; (8000c84 <MX_LPUART1_UART_Init+0x54>)
 8000c3c:	22e1      	movs	r2, #225	; 0xe1
 8000c3e:	0252      	lsls	r2, r2, #9
 8000c40:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c42:	4b10      	ldr	r3, [pc, #64]	; (8000c84 <MX_LPUART1_UART_Init+0x54>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000c48:	4b0e      	ldr	r3, [pc, #56]	; (8000c84 <MX_LPUART1_UART_Init+0x54>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000c4e:	4b0d      	ldr	r3, [pc, #52]	; (8000c84 <MX_LPUART1_UART_Init+0x54>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000c54:	4b0b      	ldr	r3, [pc, #44]	; (8000c84 <MX_LPUART1_UART_Init+0x54>)
 8000c56:	220c      	movs	r2, #12
 8000c58:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c5a:	4b0a      	ldr	r3, [pc, #40]	; (8000c84 <MX_LPUART1_UART_Init+0x54>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c60:	4b08      	ldr	r3, [pc, #32]	; (8000c84 <MX_LPUART1_UART_Init+0x54>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c66:	4b07      	ldr	r3, [pc, #28]	; (8000c84 <MX_LPUART1_UART_Init+0x54>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000c6c:	4b05      	ldr	r3, [pc, #20]	; (8000c84 <MX_LPUART1_UART_Init+0x54>)
 8000c6e:	0018      	movs	r0, r3
 8000c70:	f002 fc82 	bl	8003578 <HAL_UART_Init>
 8000c74:	1e03      	subs	r3, r0, #0
 8000c76:	d001      	beq.n	8000c7c <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000c78:	f000 f864 	bl	8000d44 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000c7c:	46c0      	nop			; (mov r8, r8)
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	46c0      	nop			; (mov r8, r8)
 8000c84:	20000134 	.word	0x20000134
 8000c88:	40004800 	.word	0x40004800

08000c8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c8c:	b590      	push	{r4, r7, lr}
 8000c8e:	b08b      	sub	sp, #44	; 0x2c
 8000c90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c92:	2414      	movs	r4, #20
 8000c94:	193b      	adds	r3, r7, r4
 8000c96:	0018      	movs	r0, r3
 8000c98:	2314      	movs	r3, #20
 8000c9a:	001a      	movs	r2, r3
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	f003 f90b 	bl	8003eb8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ca2:	4b27      	ldr	r3, [pc, #156]	; (8000d40 <MX_GPIO_Init+0xb4>)
 8000ca4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ca6:	4b26      	ldr	r3, [pc, #152]	; (8000d40 <MX_GPIO_Init+0xb4>)
 8000ca8:	2104      	movs	r1, #4
 8000caa:	430a      	orrs	r2, r1
 8000cac:	62da      	str	r2, [r3, #44]	; 0x2c
 8000cae:	4b24      	ldr	r3, [pc, #144]	; (8000d40 <MX_GPIO_Init+0xb4>)
 8000cb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cb2:	2204      	movs	r2, #4
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	613b      	str	r3, [r7, #16]
 8000cb8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000cba:	4b21      	ldr	r3, [pc, #132]	; (8000d40 <MX_GPIO_Init+0xb4>)
 8000cbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000cbe:	4b20      	ldr	r3, [pc, #128]	; (8000d40 <MX_GPIO_Init+0xb4>)
 8000cc0:	2180      	movs	r1, #128	; 0x80
 8000cc2:	430a      	orrs	r2, r1
 8000cc4:	62da      	str	r2, [r3, #44]	; 0x2c
 8000cc6:	4b1e      	ldr	r3, [pc, #120]	; (8000d40 <MX_GPIO_Init+0xb4>)
 8000cc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cca:	2280      	movs	r2, #128	; 0x80
 8000ccc:	4013      	ands	r3, r2
 8000cce:	60fb      	str	r3, [r7, #12]
 8000cd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd2:	4b1b      	ldr	r3, [pc, #108]	; (8000d40 <MX_GPIO_Init+0xb4>)
 8000cd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000cd6:	4b1a      	ldr	r3, [pc, #104]	; (8000d40 <MX_GPIO_Init+0xb4>)
 8000cd8:	2101      	movs	r1, #1
 8000cda:	430a      	orrs	r2, r1
 8000cdc:	62da      	str	r2, [r3, #44]	; 0x2c
 8000cde:	4b18      	ldr	r3, [pc, #96]	; (8000d40 <MX_GPIO_Init+0xb4>)
 8000ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	60bb      	str	r3, [r7, #8]
 8000ce8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cea:	4b15      	ldr	r3, [pc, #84]	; (8000d40 <MX_GPIO_Init+0xb4>)
 8000cec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000cee:	4b14      	ldr	r3, [pc, #80]	; (8000d40 <MX_GPIO_Init+0xb4>)
 8000cf0:	2102      	movs	r1, #2
 8000cf2:	430a      	orrs	r2, r1
 8000cf4:	62da      	str	r2, [r3, #44]	; 0x2c
 8000cf6:	4b12      	ldr	r3, [pc, #72]	; (8000d40 <MX_GPIO_Init+0xb4>)
 8000cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cfa:	2202      	movs	r2, #2
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	607b      	str	r3, [r7, #4]
 8000d00:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8000d02:	23a0      	movs	r3, #160	; 0xa0
 8000d04:	05db      	lsls	r3, r3, #23
 8000d06:	2200      	movs	r2, #0
 8000d08:	2104      	movs	r1, #4
 8000d0a:	0018      	movs	r0, r3
 8000d0c:	f001 f81a 	bl	8001d44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000d10:	0021      	movs	r1, r4
 8000d12:	187b      	adds	r3, r7, r1
 8000d14:	2204      	movs	r2, #4
 8000d16:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d18:	187b      	adds	r3, r7, r1
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1e:	187b      	adds	r3, r7, r1
 8000d20:	2200      	movs	r2, #0
 8000d22:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d24:	187b      	adds	r3, r7, r1
 8000d26:	2200      	movs	r2, #0
 8000d28:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d2a:	187a      	adds	r2, r7, r1
 8000d2c:	23a0      	movs	r3, #160	; 0xa0
 8000d2e:	05db      	lsls	r3, r3, #23
 8000d30:	0011      	movs	r1, r2
 8000d32:	0018      	movs	r0, r3
 8000d34:	f000 fe98 	bl	8001a68 <HAL_GPIO_Init>

}
 8000d38:	46c0      	nop			; (mov r8, r8)
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	b00b      	add	sp, #44	; 0x2c
 8000d3e:	bd90      	pop	{r4, r7, pc}
 8000d40:	40021000 	.word	0x40021000

08000d44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d48:	b672      	cpsid	i
}
 8000d4a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d4c:	e7fe      	b.n	8000d4c <Error_Handler+0x8>

08000d4e <sensirion_common_generate_crc>:

    tmp.u32_value = sensirion_bytes_to_uint32_t(bytes);
    return tmp.float32;
}

uint8_t sensirion_common_generate_crc(const uint8_t* data, uint16_t count) {
 8000d4e:	b580      	push	{r7, lr}
 8000d50:	b084      	sub	sp, #16
 8000d52:	af00      	add	r7, sp, #0
 8000d54:	6078      	str	r0, [r7, #4]
 8000d56:	000a      	movs	r2, r1
 8000d58:	1cbb      	adds	r3, r7, #2
 8000d5a:	801a      	strh	r2, [r3, #0]
    uint16_t current_byte;
    uint8_t crc = CRC8_INIT;
 8000d5c:	230d      	movs	r3, #13
 8000d5e:	18fb      	adds	r3, r7, r3
 8000d60:	22ff      	movs	r2, #255	; 0xff
 8000d62:	701a      	strb	r2, [r3, #0]
    uint8_t crc_bit;

    /* calculates 8-Bit checksum with given polynomial */
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8000d64:	230e      	movs	r3, #14
 8000d66:	18fb      	adds	r3, r7, r3
 8000d68:	2200      	movs	r2, #0
 8000d6a:	801a      	strh	r2, [r3, #0]
 8000d6c:	e037      	b.n	8000dde <sensirion_common_generate_crc+0x90>
        crc ^= (data[current_byte]);
 8000d6e:	230e      	movs	r3, #14
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	881b      	ldrh	r3, [r3, #0]
 8000d74:	687a      	ldr	r2, [r7, #4]
 8000d76:	18d3      	adds	r3, r2, r3
 8000d78:	7819      	ldrb	r1, [r3, #0]
 8000d7a:	220d      	movs	r2, #13
 8000d7c:	18bb      	adds	r3, r7, r2
 8000d7e:	18ba      	adds	r2, r7, r2
 8000d80:	7812      	ldrb	r2, [r2, #0]
 8000d82:	404a      	eors	r2, r1
 8000d84:	701a      	strb	r2, [r3, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8000d86:	230c      	movs	r3, #12
 8000d88:	18fb      	adds	r3, r7, r3
 8000d8a:	2208      	movs	r2, #8
 8000d8c:	701a      	strb	r2, [r3, #0]
 8000d8e:	e01b      	b.n	8000dc8 <sensirion_common_generate_crc+0x7a>
            if (crc & 0x80)
 8000d90:	210d      	movs	r1, #13
 8000d92:	187b      	adds	r3, r7, r1
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	b25b      	sxtb	r3, r3
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	da09      	bge.n	8000db0 <sensirion_common_generate_crc+0x62>
                crc = (crc << 1) ^ CRC8_POLYNOMIAL;
 8000d9c:	187b      	adds	r3, r7, r1
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	005b      	lsls	r3, r3, #1
 8000da2:	b25b      	sxtb	r3, r3
 8000da4:	2231      	movs	r2, #49	; 0x31
 8000da6:	4053      	eors	r3, r2
 8000da8:	b25a      	sxtb	r2, r3
 8000daa:	187b      	adds	r3, r7, r1
 8000dac:	701a      	strb	r2, [r3, #0]
 8000dae:	e005      	b.n	8000dbc <sensirion_common_generate_crc+0x6e>
            else
                crc = (crc << 1);
 8000db0:	230d      	movs	r3, #13
 8000db2:	18fa      	adds	r2, r7, r3
 8000db4:	18fb      	adds	r3, r7, r3
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	18db      	adds	r3, r3, r3
 8000dba:	7013      	strb	r3, [r2, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8000dbc:	220c      	movs	r2, #12
 8000dbe:	18bb      	adds	r3, r7, r2
 8000dc0:	18ba      	adds	r2, r7, r2
 8000dc2:	7812      	ldrb	r2, [r2, #0]
 8000dc4:	3a01      	subs	r2, #1
 8000dc6:	701a      	strb	r2, [r3, #0]
 8000dc8:	230c      	movs	r3, #12
 8000dca:	18fb      	adds	r3, r7, r3
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d1de      	bne.n	8000d90 <sensirion_common_generate_crc+0x42>
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8000dd2:	220e      	movs	r2, #14
 8000dd4:	18bb      	adds	r3, r7, r2
 8000dd6:	18ba      	adds	r2, r7, r2
 8000dd8:	8812      	ldrh	r2, [r2, #0]
 8000dda:	3201      	adds	r2, #1
 8000ddc:	801a      	strh	r2, [r3, #0]
 8000dde:	230e      	movs	r3, #14
 8000de0:	18fa      	adds	r2, r7, r3
 8000de2:	1cbb      	adds	r3, r7, #2
 8000de4:	8812      	ldrh	r2, [r2, #0]
 8000de6:	881b      	ldrh	r3, [r3, #0]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	d3c0      	bcc.n	8000d6e <sensirion_common_generate_crc+0x20>
        }
    }
    return crc;
 8000dec:	230d      	movs	r3, #13
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	781b      	ldrb	r3, [r3, #0]
}
 8000df2:	0018      	movs	r0, r3
 8000df4:	46bd      	mov	sp, r7
 8000df6:	b004      	add	sp, #16
 8000df8:	bd80      	pop	{r7, pc}

08000dfa <sensirion_common_check_crc>:

int8_t sensirion_common_check_crc(const uint8_t* data, uint16_t count,
                                  uint8_t checksum) {
 8000dfa:	b580      	push	{r7, lr}
 8000dfc:	b082      	sub	sp, #8
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	6078      	str	r0, [r7, #4]
 8000e02:	0008      	movs	r0, r1
 8000e04:	0011      	movs	r1, r2
 8000e06:	1cbb      	adds	r3, r7, #2
 8000e08:	1c02      	adds	r2, r0, #0
 8000e0a:	801a      	strh	r2, [r3, #0]
 8000e0c:	1c7b      	adds	r3, r7, #1
 8000e0e:	1c0a      	adds	r2, r1, #0
 8000e10:	701a      	strb	r2, [r3, #0]
    if (sensirion_common_generate_crc(data, count) != checksum)
 8000e12:	1cbb      	adds	r3, r7, #2
 8000e14:	881a      	ldrh	r2, [r3, #0]
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	0011      	movs	r1, r2
 8000e1a:	0018      	movs	r0, r3
 8000e1c:	f7ff ff97 	bl	8000d4e <sensirion_common_generate_crc>
 8000e20:	0003      	movs	r3, r0
 8000e22:	001a      	movs	r2, r3
 8000e24:	1c7b      	adds	r3, r7, #1
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	4293      	cmp	r3, r2
 8000e2a:	d002      	beq.n	8000e32 <sensirion_common_check_crc+0x38>
        return STATUS_FAIL;
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	425b      	negs	r3, r3
 8000e30:	e000      	b.n	8000e34 <sensirion_common_check_crc+0x3a>
    return NO_ERROR;
 8000e32:	2300      	movs	r3, #0
}
 8000e34:	0018      	movs	r0, r3
 8000e36:	46bd      	mov	sp, r7
 8000e38:	b002      	add	sp, #8
 8000e3a:	bd80      	pop	{r7, pc}

08000e3c <sensirion_fill_cmd_send_buf>:
    const uint8_t data = 0x06;
    return sensirion_i2c_write(0, &data, (uint16_t)sizeof(data));
}

uint16_t sensirion_fill_cmd_send_buf(uint8_t* buf, uint16_t cmd,
                                     const uint16_t* args, uint8_t num_args) {
 8000e3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e3e:	b087      	sub	sp, #28
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	60f8      	str	r0, [r7, #12]
 8000e44:	0008      	movs	r0, r1
 8000e46:	607a      	str	r2, [r7, #4]
 8000e48:	0019      	movs	r1, r3
 8000e4a:	250a      	movs	r5, #10
 8000e4c:	197b      	adds	r3, r7, r5
 8000e4e:	1c02      	adds	r2, r0, #0
 8000e50:	801a      	strh	r2, [r3, #0]
 8000e52:	2309      	movs	r3, #9
 8000e54:	18fb      	adds	r3, r7, r3
 8000e56:	1c0a      	adds	r2, r1, #0
 8000e58:	701a      	strb	r2, [r3, #0]
    uint8_t crc;
    uint8_t i;
    uint16_t idx = 0;
 8000e5a:	2014      	movs	r0, #20
 8000e5c:	183b      	adds	r3, r7, r0
 8000e5e:	2200      	movs	r2, #0
 8000e60:	801a      	strh	r2, [r3, #0]

    buf[idx++] = (uint8_t)((cmd & 0xFF00) >> 8);
 8000e62:	197b      	adds	r3, r7, r5
 8000e64:	881b      	ldrh	r3, [r3, #0]
 8000e66:	0a1b      	lsrs	r3, r3, #8
 8000e68:	b299      	uxth	r1, r3
 8000e6a:	183b      	adds	r3, r7, r0
 8000e6c:	881b      	ldrh	r3, [r3, #0]
 8000e6e:	0004      	movs	r4, r0
 8000e70:	183a      	adds	r2, r7, r0
 8000e72:	1c58      	adds	r0, r3, #1
 8000e74:	8010      	strh	r0, [r2, #0]
 8000e76:	001a      	movs	r2, r3
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	189b      	adds	r3, r3, r2
 8000e7c:	b2ca      	uxtb	r2, r1
 8000e7e:	701a      	strb	r2, [r3, #0]
    buf[idx++] = (uint8_t)((cmd & 0x00FF) >> 0);
 8000e80:	193b      	adds	r3, r7, r4
 8000e82:	881b      	ldrh	r3, [r3, #0]
 8000e84:	193a      	adds	r2, r7, r4
 8000e86:	1c59      	adds	r1, r3, #1
 8000e88:	8011      	strh	r1, [r2, #0]
 8000e8a:	001a      	movs	r2, r3
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	189b      	adds	r3, r3, r2
 8000e90:	197a      	adds	r2, r7, r5
 8000e92:	8812      	ldrh	r2, [r2, #0]
 8000e94:	b2d2      	uxtb	r2, r2
 8000e96:	701a      	strb	r2, [r3, #0]

    for (i = 0; i < num_args; ++i) {
 8000e98:	2317      	movs	r3, #23
 8000e9a:	18fb      	adds	r3, r7, r3
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	701a      	strb	r2, [r3, #0]
 8000ea0:	e042      	b.n	8000f28 <sensirion_fill_cmd_send_buf+0xec>
        buf[idx++] = (uint8_t)((args[i] & 0xFF00) >> 8);
 8000ea2:	2617      	movs	r6, #23
 8000ea4:	19bb      	adds	r3, r7, r6
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	005b      	lsls	r3, r3, #1
 8000eaa:	687a      	ldr	r2, [r7, #4]
 8000eac:	18d3      	adds	r3, r2, r3
 8000eae:	881b      	ldrh	r3, [r3, #0]
 8000eb0:	0a1b      	lsrs	r3, r3, #8
 8000eb2:	b299      	uxth	r1, r3
 8000eb4:	2414      	movs	r4, #20
 8000eb6:	193b      	adds	r3, r7, r4
 8000eb8:	881b      	ldrh	r3, [r3, #0]
 8000eba:	193a      	adds	r2, r7, r4
 8000ebc:	1c58      	adds	r0, r3, #1
 8000ebe:	8010      	strh	r0, [r2, #0]
 8000ec0:	001a      	movs	r2, r3
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	189b      	adds	r3, r3, r2
 8000ec6:	b2ca      	uxtb	r2, r1
 8000ec8:	701a      	strb	r2, [r3, #0]
        buf[idx++] = (uint8_t)((args[i] & 0x00FF) >> 0);
 8000eca:	19bb      	adds	r3, r7, r6
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	005b      	lsls	r3, r3, #1
 8000ed0:	687a      	ldr	r2, [r7, #4]
 8000ed2:	18d3      	adds	r3, r2, r3
 8000ed4:	8819      	ldrh	r1, [r3, #0]
 8000ed6:	0025      	movs	r5, r4
 8000ed8:	197b      	adds	r3, r7, r5
 8000eda:	881b      	ldrh	r3, [r3, #0]
 8000edc:	197a      	adds	r2, r7, r5
 8000ede:	1c58      	adds	r0, r3, #1
 8000ee0:	8010      	strh	r0, [r2, #0]
 8000ee2:	001a      	movs	r2, r3
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	189b      	adds	r3, r3, r2
 8000ee8:	b2ca      	uxtb	r2, r1
 8000eea:	701a      	strb	r2, [r3, #0]

        crc = sensirion_common_generate_crc((uint8_t*)&buf[idx - 2],
 8000eec:	197b      	adds	r3, r7, r5
 8000eee:	881b      	ldrh	r3, [r3, #0]
 8000ef0:	3b02      	subs	r3, #2
 8000ef2:	68fa      	ldr	r2, [r7, #12]
 8000ef4:	18d3      	adds	r3, r2, r3
 8000ef6:	2213      	movs	r2, #19
 8000ef8:	18bc      	adds	r4, r7, r2
 8000efa:	2102      	movs	r1, #2
 8000efc:	0018      	movs	r0, r3
 8000efe:	f7ff ff26 	bl	8000d4e <sensirion_common_generate_crc>
 8000f02:	0003      	movs	r3, r0
 8000f04:	7023      	strb	r3, [r4, #0]
                                            SENSIRION_WORD_SIZE);
        buf[idx++] = crc;
 8000f06:	197b      	adds	r3, r7, r5
 8000f08:	881b      	ldrh	r3, [r3, #0]
 8000f0a:	197a      	adds	r2, r7, r5
 8000f0c:	1c59      	adds	r1, r3, #1
 8000f0e:	8011      	strh	r1, [r2, #0]
 8000f10:	001a      	movs	r2, r3
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	189b      	adds	r3, r3, r2
 8000f16:	2213      	movs	r2, #19
 8000f18:	18ba      	adds	r2, r7, r2
 8000f1a:	7812      	ldrb	r2, [r2, #0]
 8000f1c:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < num_args; ++i) {
 8000f1e:	19bb      	adds	r3, r7, r6
 8000f20:	19ba      	adds	r2, r7, r6
 8000f22:	7812      	ldrb	r2, [r2, #0]
 8000f24:	3201      	adds	r2, #1
 8000f26:	701a      	strb	r2, [r3, #0]
 8000f28:	2317      	movs	r3, #23
 8000f2a:	18fa      	adds	r2, r7, r3
 8000f2c:	2309      	movs	r3, #9
 8000f2e:	18fb      	adds	r3, r7, r3
 8000f30:	7812      	ldrb	r2, [r2, #0]
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	429a      	cmp	r2, r3
 8000f36:	d3b4      	bcc.n	8000ea2 <sensirion_fill_cmd_send_buf+0x66>
    }
    return idx;
 8000f38:	2314      	movs	r3, #20
 8000f3a:	18fb      	adds	r3, r7, r3
 8000f3c:	881b      	ldrh	r3, [r3, #0]
}
 8000f3e:	0018      	movs	r0, r3
 8000f40:	46bd      	mov	sp, r7
 8000f42:	b007      	add	sp, #28
 8000f44:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000f46 <sensirion_i2c_read_words_as_bytes>:

int16_t sensirion_i2c_read_words_as_bytes(uint8_t address, uint8_t* data,
                                          uint16_t num_words) {
 8000f46:	b5b0      	push	{r4, r5, r7, lr}
 8000f48:	b096      	sub	sp, #88	; 0x58
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	6039      	str	r1, [r7, #0]
 8000f4e:	0011      	movs	r1, r2
 8000f50:	1dfb      	adds	r3, r7, #7
 8000f52:	1c02      	adds	r2, r0, #0
 8000f54:	701a      	strb	r2, [r3, #0]
 8000f56:	1d3b      	adds	r3, r7, #4
 8000f58:	1c0a      	adds	r2, r1, #0
 8000f5a:	801a      	strh	r2, [r3, #0]
    int16_t ret;
    uint16_t i, j;
    uint16_t size = num_words * (SENSIRION_WORD_SIZE + CRC8_LEN);
 8000f5c:	2052      	movs	r0, #82	; 0x52
 8000f5e:	1839      	adds	r1, r7, r0
 8000f60:	1d3b      	adds	r3, r7, #4
 8000f62:	881b      	ldrh	r3, [r3, #0]
 8000f64:	1c1a      	adds	r2, r3, #0
 8000f66:	1892      	adds	r2, r2, r2
 8000f68:	18d3      	adds	r3, r2, r3
 8000f6a:	800b      	strh	r3, [r1, #0]
    uint16_t word_buf[SENSIRION_MAX_BUFFER_WORDS];
    uint8_t* const buf8 = (uint8_t*)word_buf;
 8000f6c:	2308      	movs	r3, #8
 8000f6e:	18fb      	adds	r3, r7, r3
 8000f70:	64fb      	str	r3, [r7, #76]	; 0x4c

    ret = sensirion_i2c_read(address, buf8, size);
 8000f72:	183b      	adds	r3, r7, r0
 8000f74:	881a      	ldrh	r2, [r3, #0]
 8000f76:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8000f78:	1dfb      	adds	r3, r7, #7
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	0018      	movs	r0, r3
 8000f7e:	f000 f945 	bl	800120c <sensirion_i2c_read>
 8000f82:	0003      	movs	r3, r0
 8000f84:	001a      	movs	r2, r3
 8000f86:	214a      	movs	r1, #74	; 0x4a
 8000f88:	187b      	adds	r3, r7, r1
 8000f8a:	801a      	strh	r2, [r3, #0]
    if (ret != NO_ERROR)
 8000f8c:	000a      	movs	r2, r1
 8000f8e:	18bb      	adds	r3, r7, r2
 8000f90:	2100      	movs	r1, #0
 8000f92:	5e5b      	ldrsh	r3, [r3, r1]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d003      	beq.n	8000fa0 <sensirion_i2c_read_words_as_bytes+0x5a>
        return ret;
 8000f98:	18bb      	adds	r3, r7, r2
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	5e9b      	ldrsh	r3, [r3, r2]
 8000f9e:	e053      	b.n	8001048 <sensirion_i2c_read_words_as_bytes+0x102>

    /* check the CRC for each word */
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 8000fa0:	2356      	movs	r3, #86	; 0x56
 8000fa2:	18fb      	adds	r3, r7, r3
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	801a      	strh	r2, [r3, #0]
 8000fa8:	2354      	movs	r3, #84	; 0x54
 8000faa:	18fb      	adds	r3, r7, r3
 8000fac:	2200      	movs	r2, #0
 8000fae:	801a      	strh	r2, [r3, #0]
 8000fb0:	e041      	b.n	8001036 <sensirion_i2c_read_words_as_bytes+0xf0>

        ret = sensirion_common_check_crc(&buf8[i], SENSIRION_WORD_SIZE,
 8000fb2:	2156      	movs	r1, #86	; 0x56
 8000fb4:	187b      	adds	r3, r7, r1
 8000fb6:	881b      	ldrh	r3, [r3, #0]
 8000fb8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000fba:	18d0      	adds	r0, r2, r3
                                         buf8[i + SENSIRION_WORD_SIZE]);
 8000fbc:	187b      	adds	r3, r7, r1
 8000fbe:	881b      	ldrh	r3, [r3, #0]
 8000fc0:	3302      	adds	r3, #2
 8000fc2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000fc4:	18d3      	adds	r3, r2, r3
        ret = sensirion_common_check_crc(&buf8[i], SENSIRION_WORD_SIZE,
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	001a      	movs	r2, r3
 8000fca:	2102      	movs	r1, #2
 8000fcc:	f7ff ff15 	bl	8000dfa <sensirion_common_check_crc>
 8000fd0:	0003      	movs	r3, r0
 8000fd2:	001a      	movs	r2, r3
 8000fd4:	214a      	movs	r1, #74	; 0x4a
 8000fd6:	187b      	adds	r3, r7, r1
 8000fd8:	801a      	strh	r2, [r3, #0]
        if (ret != NO_ERROR)
 8000fda:	000a      	movs	r2, r1
 8000fdc:	18bb      	adds	r3, r7, r2
 8000fde:	2100      	movs	r1, #0
 8000fe0:	5e5b      	ldrsh	r3, [r3, r1]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d003      	beq.n	8000fee <sensirion_i2c_read_words_as_bytes+0xa8>
            return ret;
 8000fe6:	18bb      	adds	r3, r7, r2
 8000fe8:	2200      	movs	r2, #0
 8000fea:	5e9b      	ldrsh	r3, [r3, r2]
 8000fec:	e02c      	b.n	8001048 <sensirion_i2c_read_words_as_bytes+0x102>

        data[j++] = buf8[i];
 8000fee:	2456      	movs	r4, #86	; 0x56
 8000ff0:	193b      	adds	r3, r7, r4
 8000ff2:	881b      	ldrh	r3, [r3, #0]
 8000ff4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000ff6:	18d2      	adds	r2, r2, r3
 8000ff8:	2554      	movs	r5, #84	; 0x54
 8000ffa:	197b      	adds	r3, r7, r5
 8000ffc:	881b      	ldrh	r3, [r3, #0]
 8000ffe:	1979      	adds	r1, r7, r5
 8001000:	1c58      	adds	r0, r3, #1
 8001002:	8008      	strh	r0, [r1, #0]
 8001004:	0019      	movs	r1, r3
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	185b      	adds	r3, r3, r1
 800100a:	7812      	ldrb	r2, [r2, #0]
 800100c:	701a      	strb	r2, [r3, #0]
        data[j++] = buf8[i + 1];
 800100e:	193b      	adds	r3, r7, r4
 8001010:	881b      	ldrh	r3, [r3, #0]
 8001012:	3301      	adds	r3, #1
 8001014:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001016:	18d2      	adds	r2, r2, r3
 8001018:	197b      	adds	r3, r7, r5
 800101a:	881b      	ldrh	r3, [r3, #0]
 800101c:	1979      	adds	r1, r7, r5
 800101e:	1c58      	adds	r0, r3, #1
 8001020:	8008      	strh	r0, [r1, #0]
 8001022:	0019      	movs	r1, r3
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	185b      	adds	r3, r3, r1
 8001028:	7812      	ldrb	r2, [r2, #0]
 800102a:	701a      	strb	r2, [r3, #0]
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 800102c:	193b      	adds	r3, r7, r4
 800102e:	193a      	adds	r2, r7, r4
 8001030:	8812      	ldrh	r2, [r2, #0]
 8001032:	3203      	adds	r2, #3
 8001034:	801a      	strh	r2, [r3, #0]
 8001036:	2356      	movs	r3, #86	; 0x56
 8001038:	18fa      	adds	r2, r7, r3
 800103a:	2352      	movs	r3, #82	; 0x52
 800103c:	18fb      	adds	r3, r7, r3
 800103e:	8812      	ldrh	r2, [r2, #0]
 8001040:	881b      	ldrh	r3, [r3, #0]
 8001042:	429a      	cmp	r2, r3
 8001044:	d3b5      	bcc.n	8000fb2 <sensirion_i2c_read_words_as_bytes+0x6c>
    }

    return NO_ERROR;
 8001046:	2300      	movs	r3, #0
}
 8001048:	0018      	movs	r0, r3
 800104a:	46bd      	mov	sp, r7
 800104c:	b016      	add	sp, #88	; 0x58
 800104e:	bdb0      	pop	{r4, r5, r7, pc}

08001050 <sensirion_i2c_read_words>:

int16_t sensirion_i2c_read_words(uint8_t address, uint16_t* data_words,
                                 uint16_t num_words) {
 8001050:	b5b0      	push	{r4, r5, r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	6039      	str	r1, [r7, #0]
 8001058:	0011      	movs	r1, r2
 800105a:	1dfb      	adds	r3, r7, #7
 800105c:	1c02      	adds	r2, r0, #0
 800105e:	701a      	strb	r2, [r3, #0]
 8001060:	1d3b      	adds	r3, r7, #4
 8001062:	1c0a      	adds	r2, r1, #0
 8001064:	801a      	strh	r2, [r3, #0]
    int16_t ret;
    uint8_t i;
    const uint8_t* word_bytes;

    ret = sensirion_i2c_read_words_as_bytes(address, (uint8_t*)data_words,
 8001066:	250c      	movs	r5, #12
 8001068:	197c      	adds	r4, r7, r5
 800106a:	1d3b      	adds	r3, r7, #4
 800106c:	881a      	ldrh	r2, [r3, #0]
 800106e:	6839      	ldr	r1, [r7, #0]
 8001070:	1dfb      	adds	r3, r7, #7
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	0018      	movs	r0, r3
 8001076:	f7ff ff66 	bl	8000f46 <sensirion_i2c_read_words_as_bytes>
 800107a:	0003      	movs	r3, r0
 800107c:	8023      	strh	r3, [r4, #0]
                                            num_words);
    if (ret != NO_ERROR)
 800107e:	197b      	adds	r3, r7, r5
 8001080:	2200      	movs	r2, #0
 8001082:	5e9b      	ldrsh	r3, [r3, r2]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d003      	beq.n	8001090 <sensirion_i2c_read_words+0x40>
        return ret;
 8001088:	197b      	adds	r3, r7, r5
 800108a:	2200      	movs	r2, #0
 800108c:	5e9b      	ldrsh	r3, [r3, r2]
 800108e:	e02a      	b.n	80010e6 <sensirion_i2c_read_words+0x96>

    for (i = 0; i < num_words; ++i) {
 8001090:	230f      	movs	r3, #15
 8001092:	18fb      	adds	r3, r7, r3
 8001094:	2200      	movs	r2, #0
 8001096:	701a      	strb	r2, [r3, #0]
 8001098:	e01c      	b.n	80010d4 <sensirion_i2c_read_words+0x84>
        word_bytes = (uint8_t*)&data_words[i];
 800109a:	200f      	movs	r0, #15
 800109c:	183b      	adds	r3, r7, r0
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	683a      	ldr	r2, [r7, #0]
 80010a4:	18d3      	adds	r3, r2, r3
 80010a6:	60bb      	str	r3, [r7, #8]
        data_words[i] = ((uint16_t)word_bytes[0] << 8) | word_bytes[1];
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	021b      	lsls	r3, r3, #8
 80010ae:	b21a      	sxth	r2, r3
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	3301      	adds	r3, #1
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	b21b      	sxth	r3, r3
 80010b8:	4313      	orrs	r3, r2
 80010ba:	b219      	sxth	r1, r3
 80010bc:	183b      	adds	r3, r7, r0
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	683a      	ldr	r2, [r7, #0]
 80010c4:	18d3      	adds	r3, r2, r3
 80010c6:	b28a      	uxth	r2, r1
 80010c8:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < num_words; ++i) {
 80010ca:	183b      	adds	r3, r7, r0
 80010cc:	183a      	adds	r2, r7, r0
 80010ce:	7812      	ldrb	r2, [r2, #0]
 80010d0:	3201      	adds	r2, #1
 80010d2:	701a      	strb	r2, [r3, #0]
 80010d4:	230f      	movs	r3, #15
 80010d6:	18fb      	adds	r3, r7, r3
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	b29b      	uxth	r3, r3
 80010dc:	1d3a      	adds	r2, r7, #4
 80010de:	8812      	ldrh	r2, [r2, #0]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d8da      	bhi.n	800109a <sensirion_i2c_read_words+0x4a>
    }

    return NO_ERROR;
 80010e4:	2300      	movs	r3, #0
}
 80010e6:	0018      	movs	r0, r3
 80010e8:	46bd      	mov	sp, r7
 80010ea:	b004      	add	sp, #16
 80010ec:	bdb0      	pop	{r4, r5, r7, pc}

080010ee <sensirion_i2c_write_cmd>:

int16_t sensirion_i2c_write_cmd(uint8_t address, uint16_t command) {
 80010ee:	b590      	push	{r4, r7, lr}
 80010f0:	b085      	sub	sp, #20
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	0002      	movs	r2, r0
 80010f6:	1dfb      	adds	r3, r7, #7
 80010f8:	701a      	strb	r2, [r3, #0]
 80010fa:	1d3b      	adds	r3, r7, #4
 80010fc:	1c0a      	adds	r2, r1, #0
 80010fe:	801a      	strh	r2, [r3, #0]
    uint8_t buf[SENSIRION_COMMAND_SIZE];

    sensirion_fill_cmd_send_buf(buf, command, NULL, 0);
 8001100:	1d3b      	adds	r3, r7, #4
 8001102:	8819      	ldrh	r1, [r3, #0]
 8001104:	240c      	movs	r4, #12
 8001106:	1938      	adds	r0, r7, r4
 8001108:	2300      	movs	r3, #0
 800110a:	2200      	movs	r2, #0
 800110c:	f7ff fe96 	bl	8000e3c <sensirion_fill_cmd_send_buf>
    return sensirion_i2c_write(address, buf, SENSIRION_COMMAND_SIZE);
 8001110:	1939      	adds	r1, r7, r4
 8001112:	1dfb      	adds	r3, r7, #7
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	2202      	movs	r2, #2
 8001118:	0018      	movs	r0, r3
 800111a:	f000 f897 	bl	800124c <sensirion_i2c_write>
 800111e:	0003      	movs	r3, r0
 8001120:	b21b      	sxth	r3, r3
}
 8001122:	0018      	movs	r0, r3
 8001124:	46bd      	mov	sp, r7
 8001126:	b005      	add	sp, #20
 8001128:	bd90      	pop	{r4, r7, pc}

0800112a <sensirion_i2c_delayed_read_cmd>:
    return sensirion_i2c_write(address, buf, buf_size);
}

int16_t sensirion_i2c_delayed_read_cmd(uint8_t address, uint16_t cmd,
                                       uint32_t delay_us, uint16_t* data_words,
                                       uint16_t num_words) {
 800112a:	b5b0      	push	{r4, r5, r7, lr}
 800112c:	b086      	sub	sp, #24
 800112e:	af00      	add	r7, sp, #0
 8001130:	60ba      	str	r2, [r7, #8]
 8001132:	607b      	str	r3, [r7, #4]
 8001134:	240f      	movs	r4, #15
 8001136:	193b      	adds	r3, r7, r4
 8001138:	1c02      	adds	r2, r0, #0
 800113a:	701a      	strb	r2, [r3, #0]
 800113c:	200c      	movs	r0, #12
 800113e:	183b      	adds	r3, r7, r0
 8001140:	1c0a      	adds	r2, r1, #0
 8001142:	801a      	strh	r2, [r3, #0]
    int16_t ret;
    uint8_t buf[SENSIRION_COMMAND_SIZE];

    sensirion_fill_cmd_send_buf(buf, cmd, NULL, 0);
 8001144:	183b      	adds	r3, r7, r0
 8001146:	8819      	ldrh	r1, [r3, #0]
 8001148:	2514      	movs	r5, #20
 800114a:	1978      	adds	r0, r7, r5
 800114c:	2300      	movs	r3, #0
 800114e:	2200      	movs	r2, #0
 8001150:	f7ff fe74 	bl	8000e3c <sensirion_fill_cmd_send_buf>
    ret = sensirion_i2c_write(address, buf, SENSIRION_COMMAND_SIZE);
 8001154:	1979      	adds	r1, r7, r5
 8001156:	193b      	adds	r3, r7, r4
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	2202      	movs	r2, #2
 800115c:	0018      	movs	r0, r3
 800115e:	f000 f875 	bl	800124c <sensirion_i2c_write>
 8001162:	0003      	movs	r3, r0
 8001164:	001a      	movs	r2, r3
 8001166:	2116      	movs	r1, #22
 8001168:	187b      	adds	r3, r7, r1
 800116a:	801a      	strh	r2, [r3, #0]
    if (ret != NO_ERROR)
 800116c:	000a      	movs	r2, r1
 800116e:	18bb      	adds	r3, r7, r2
 8001170:	2100      	movs	r1, #0
 8001172:	5e5b      	ldrsh	r3, [r3, r1]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d003      	beq.n	8001180 <sensirion_i2c_delayed_read_cmd+0x56>
        return ret;
 8001178:	18bb      	adds	r3, r7, r2
 800117a:	2200      	movs	r2, #0
 800117c:	5e9b      	ldrsh	r3, [r3, r2]
 800117e:	e014      	b.n	80011aa <sensirion_i2c_delayed_read_cmd+0x80>

    if (delay_us)
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d003      	beq.n	800118e <sensirion_i2c_delayed_read_cmd+0x64>
        sensirion_sleep_usec(delay_us);
 8001186:	68bb      	ldr	r3, [r7, #8]
 8001188:	0018      	movs	r0, r3
 800118a:	f000 f87f 	bl	800128c <sensirion_sleep_usec>

    return sensirion_i2c_read_words(address, data_words, num_words);
 800118e:	2320      	movs	r3, #32
 8001190:	2208      	movs	r2, #8
 8001192:	4694      	mov	ip, r2
 8001194:	44bc      	add	ip, r7
 8001196:	4463      	add	r3, ip
 8001198:	881a      	ldrh	r2, [r3, #0]
 800119a:	6879      	ldr	r1, [r7, #4]
 800119c:	230f      	movs	r3, #15
 800119e:	18fb      	adds	r3, r7, r3
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	0018      	movs	r0, r3
 80011a4:	f7ff ff54 	bl	8001050 <sensirion_i2c_read_words>
 80011a8:	0003      	movs	r3, r0
}
 80011aa:	0018      	movs	r0, r3
 80011ac:	46bd      	mov	sp, r7
 80011ae:	b006      	add	sp, #24
 80011b0:	bdb0      	pop	{r4, r5, r7, pc}
	...

080011b4 <sensirion_i2c_init>:

/**
 * Initialize all hard- and software components that are needed for the I2C
 * communication.
 */
void sensirion_i2c_init(void) {
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
    hi2c1.Instance = I2C1;
 80011b8:	4b11      	ldr	r3, [pc, #68]	; (8001200 <sensirion_i2c_init+0x4c>)
 80011ba:	4a12      	ldr	r2, [pc, #72]	; (8001204 <sensirion_i2c_init+0x50>)
 80011bc:	601a      	str	r2, [r3, #0]
   // hi2c1.Init.ClockSpeed = 100000;
   // hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
    hi2c1.Init.OwnAddress1 = 0;
 80011be:	4b10      	ldr	r3, [pc, #64]	; (8001200 <sensirion_i2c_init+0x4c>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	609a      	str	r2, [r3, #8]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011c4:	4b0e      	ldr	r3, [pc, #56]	; (8001200 <sensirion_i2c_init+0x4c>)
 80011c6:	2201      	movs	r2, #1
 80011c8:	60da      	str	r2, [r3, #12]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011ca:	4b0d      	ldr	r3, [pc, #52]	; (8001200 <sensirion_i2c_init+0x4c>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	611a      	str	r2, [r3, #16]
    hi2c1.Init.OwnAddress2 = 0;
 80011d0:	4b0b      	ldr	r3, [pc, #44]	; (8001200 <sensirion_i2c_init+0x4c>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	615a      	str	r2, [r3, #20]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011d6:	4b0a      	ldr	r3, [pc, #40]	; (8001200 <sensirion_i2c_init+0x4c>)
 80011d8:	2200      	movs	r2, #0
 80011da:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011dc:	4b08      	ldr	r3, [pc, #32]	; (8001200 <sensirion_i2c_init+0x4c>)
 80011de:	2200      	movs	r2, #0
 80011e0:	621a      	str	r2, [r3, #32]
    /* Enable the remapping of Pins 6/7 to 8/9 and the I2C clock before the
     * initialization of the GPIO Pins in HAL_I2C_Init(). This is a fix of the
     * code generated by CubeMX v4.16.0 */
   // __HAL_AFIO_REMAP_I2C1_ENABLE();
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011e2:	4b09      	ldr	r3, [pc, #36]	; (8001208 <sensirion_i2c_init+0x54>)
 80011e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80011e6:	4b08      	ldr	r3, [pc, #32]	; (8001208 <sensirion_i2c_init+0x54>)
 80011e8:	2180      	movs	r1, #128	; 0x80
 80011ea:	0389      	lsls	r1, r1, #14
 80011ec:	430a      	orrs	r2, r1
 80011ee:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_I2C_Init(&hi2c1);
 80011f0:	4b03      	ldr	r3, [pc, #12]	; (8001200 <sensirion_i2c_init+0x4c>)
 80011f2:	0018      	movs	r0, r3
 80011f4:	f000 fdc4 	bl	8001d80 <HAL_I2C_Init>
}
 80011f8:	46c0      	nop			; (mov r8, r8)
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	46c0      	nop			; (mov r8, r8)
 8001200:	20000090 	.word	0x20000090
 8001204:	40005400 	.word	0x40005400
 8001208:	40021000 	.word	0x40021000

0800120c <sensirion_i2c_read>:
 * @param address 7-bit I2C address to read from
 * @param data    pointer to the buffer where the data is to be stored
 * @param count   number of bytes to read from I2C and store in the buffer
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_read(uint8_t address, uint8_t* data, uint16_t count) {
 800120c:	b590      	push	{r4, r7, lr}
 800120e:	b085      	sub	sp, #20
 8001210:	af02      	add	r7, sp, #8
 8001212:	6039      	str	r1, [r7, #0]
 8001214:	0011      	movs	r1, r2
 8001216:	1dfb      	adds	r3, r7, #7
 8001218:	1c02      	adds	r2, r0, #0
 800121a:	701a      	strb	r2, [r3, #0]
 800121c:	1d3b      	adds	r3, r7, #4
 800121e:	1c0a      	adds	r2, r1, #0
 8001220:	801a      	strh	r2, [r3, #0]
    return (int8_t)HAL_I2C_Master_Receive(&hi2c1, (uint16_t)(address << 1),
 8001222:	1dfb      	adds	r3, r7, #7
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	b29b      	uxth	r3, r3
 8001228:	18db      	adds	r3, r3, r3
 800122a:	b299      	uxth	r1, r3
 800122c:	1d3b      	adds	r3, r7, #4
 800122e:	881b      	ldrh	r3, [r3, #0]
 8001230:	683a      	ldr	r2, [r7, #0]
 8001232:	4805      	ldr	r0, [pc, #20]	; (8001248 <sensirion_i2c_read+0x3c>)
 8001234:	2464      	movs	r4, #100	; 0x64
 8001236:	9400      	str	r4, [sp, #0]
 8001238:	f000 ff40 	bl	80020bc <HAL_I2C_Master_Receive>
 800123c:	0003      	movs	r3, r0
 800123e:	b25b      	sxtb	r3, r3
                                          data, count, 100);
}
 8001240:	0018      	movs	r0, r3
 8001242:	46bd      	mov	sp, r7
 8001244:	b003      	add	sp, #12
 8001246:	bd90      	pop	{r4, r7, pc}
 8001248:	20000090 	.word	0x20000090

0800124c <sensirion_i2c_write>:
 * @param data    pointer to the buffer containing the data to write
 * @param count   number of bytes to read from the buffer and send over I2C
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_write(uint8_t address, const uint8_t* data,
                           uint16_t count) {
 800124c:	b590      	push	{r4, r7, lr}
 800124e:	b085      	sub	sp, #20
 8001250:	af02      	add	r7, sp, #8
 8001252:	6039      	str	r1, [r7, #0]
 8001254:	0011      	movs	r1, r2
 8001256:	1dfb      	adds	r3, r7, #7
 8001258:	1c02      	adds	r2, r0, #0
 800125a:	701a      	strb	r2, [r3, #0]
 800125c:	1d3b      	adds	r3, r7, #4
 800125e:	1c0a      	adds	r2, r1, #0
 8001260:	801a      	strh	r2, [r3, #0]
    return (int8_t)HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(address << 1),
 8001262:	1dfb      	adds	r3, r7, #7
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	b29b      	uxth	r3, r3
 8001268:	18db      	adds	r3, r3, r3
 800126a:	b299      	uxth	r1, r3
 800126c:	1d3b      	adds	r3, r7, #4
 800126e:	881b      	ldrh	r3, [r3, #0]
 8001270:	683a      	ldr	r2, [r7, #0]
 8001272:	4805      	ldr	r0, [pc, #20]	; (8001288 <sensirion_i2c_write+0x3c>)
 8001274:	2464      	movs	r4, #100	; 0x64
 8001276:	9400      	str	r4, [sp, #0]
 8001278:	f000 fe18 	bl	8001eac <HAL_I2C_Master_Transmit>
 800127c:	0003      	movs	r3, r0
 800127e:	b25b      	sxtb	r3, r3
                                           (uint8_t*)data, count, 100);
}
 8001280:	0018      	movs	r0, r3
 8001282:	46bd      	mov	sp, r7
 8001284:	b003      	add	sp, #12
 8001286:	bd90      	pop	{r4, r7, pc}
 8001288:	20000090 	.word	0x20000090

0800128c <sensirion_sleep_usec>:
 * Sleep for a given number of microseconds. The function should delay the
 * execution for at least the given time, but may also sleep longer.
 *
 * @param useconds the sleep time in microseconds
 */
void sensirion_sleep_usec(uint32_t useconds) {
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
    uint32_t msec = useconds / 1000;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	22fa      	movs	r2, #250	; 0xfa
 8001298:	0091      	lsls	r1, r2, #2
 800129a:	0018      	movs	r0, r3
 800129c:	f7fe ff3e 	bl	800011c <__udivsi3>
 80012a0:	0003      	movs	r3, r0
 80012a2:	60fb      	str	r3, [r7, #12]
    if (useconds % 1000 > 0) {
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	22fa      	movs	r2, #250	; 0xfa
 80012a8:	0091      	lsls	r1, r2, #2
 80012aa:	0018      	movs	r0, r3
 80012ac:	f7fe ffbc 	bl	8000228 <__aeabi_uidivmod>
 80012b0:	1e0b      	subs	r3, r1, #0
 80012b2:	d002      	beq.n	80012ba <sensirion_sleep_usec+0x2e>
        msec++;
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	3301      	adds	r3, #1
 80012b8:	60fb      	str	r3, [r7, #12]
     * Increment by 1 if STM32F1 driver version less than 1.1.1
     * Old firmwares of STM32F1 sleep 1ms shorter than specified in HAL_Delay.
     * This was fixed with firmware 1.6 (driver version 1.1.1), so we have to
     * fix it ourselves for older firmwares
     */
    if (HAL_GetHalVersion() < 0x01010100) {
 80012ba:	f000 fb19 	bl	80018f0 <HAL_GetHalVersion>
 80012be:	0003      	movs	r3, r0
 80012c0:	4a06      	ldr	r2, [pc, #24]	; (80012dc <sensirion_sleep_usec+0x50>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d802      	bhi.n	80012cc <sensirion_sleep_usec+0x40>
        msec++;
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	3301      	adds	r3, #1
 80012ca:	60fb      	str	r3, [r7, #12]
    }

    HAL_Delay(msec);
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	0018      	movs	r0, r3
 80012d0:	f000 faea 	bl	80018a8 <HAL_Delay>
}
 80012d4:	46c0      	nop			; (mov r8, r8)
 80012d6:	46bd      	mov	sp, r7
 80012d8:	b004      	add	sp, #16
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	010100ff 	.word	0x010100ff

080012e0 <sht3x_measure_blocking_read>:
static const uint16_t SHT3X_CMD_WRITE_LOALRT_LIM_SET = 0x6100;

static uint16_t sht3x_cmd_measure = SHT3X_CMD_MEASURE_HPM;

int16_t sht3x_measure_blocking_read(sht3x_i2c_addr_t addr, int32_t* temperature,
                                    int32_t* humidity) {
 80012e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012e2:	b087      	sub	sp, #28
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	60b9      	str	r1, [r7, #8]
 80012e8:	607a      	str	r2, [r7, #4]
 80012ea:	250f      	movs	r5, #15
 80012ec:	197b      	adds	r3, r7, r5
 80012ee:	1c02      	adds	r2, r0, #0
 80012f0:	701a      	strb	r2, [r3, #0]
    int16_t ret = sht3x_measure(addr);
 80012f2:	2616      	movs	r6, #22
 80012f4:	19bc      	adds	r4, r7, r6
 80012f6:	197b      	adds	r3, r7, r5
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	0018      	movs	r0, r3
 80012fc:	f000 f820 	bl	8001340 <sht3x_measure>
 8001300:	0003      	movs	r3, r0
 8001302:	8023      	strh	r3, [r4, #0]
    if (ret == STATUS_OK) {
 8001304:	19bb      	adds	r3, r7, r6
 8001306:	2200      	movs	r2, #0
 8001308:	5e9b      	ldrsh	r3, [r3, r2]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d10d      	bne.n	800132a <sht3x_measure_blocking_read+0x4a>
#if !defined(USE_SENSIRION_CLOCK_STRETCHING) || !USE_SENSIRION_CLOCK_STRETCHING
        sensirion_sleep_usec(SHT3X_MEASUREMENT_DURATION_USEC);
 800130e:	4b0b      	ldr	r3, [pc, #44]	; (800133c <sht3x_measure_blocking_read+0x5c>)
 8001310:	0018      	movs	r0, r3
 8001312:	f7ff ffbb 	bl	800128c <sensirion_sleep_usec>
#endif /* USE_SENSIRION_CLOCK_STRETCHING */
        ret = sht3x_read(addr, temperature, humidity);
 8001316:	19bc      	adds	r4, r7, r6
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	68b9      	ldr	r1, [r7, #8]
 800131c:	197b      	adds	r3, r7, r5
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	0018      	movs	r0, r3
 8001322:	f000 f823 	bl	800136c <sht3x_read>
 8001326:	0003      	movs	r3, r0
 8001328:	8023      	strh	r3, [r4, #0]
    }
    return ret;
 800132a:	2316      	movs	r3, #22
 800132c:	18fb      	adds	r3, r7, r3
 800132e:	2200      	movs	r2, #0
 8001330:	5e9b      	ldrsh	r3, [r3, r2]
}
 8001332:	0018      	movs	r0, r3
 8001334:	46bd      	mov	sp, r7
 8001336:	b007      	add	sp, #28
 8001338:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800133a:	46c0      	nop			; (mov r8, r8)
 800133c:	00003a98 	.word	0x00003a98

08001340 <sht3x_measure>:

int16_t sht3x_measure(sht3x_i2c_addr_t addr) {
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	0002      	movs	r2, r0
 8001348:	1dfb      	adds	r3, r7, #7
 800134a:	701a      	strb	r2, [r3, #0]
    return sensirion_i2c_write_cmd(addr, sht3x_cmd_measure);
 800134c:	4b06      	ldr	r3, [pc, #24]	; (8001368 <sht3x_measure+0x28>)
 800134e:	881a      	ldrh	r2, [r3, #0]
 8001350:	1dfb      	adds	r3, r7, #7
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	0011      	movs	r1, r2
 8001356:	0018      	movs	r0, r3
 8001358:	f7ff fec9 	bl	80010ee <sensirion_i2c_write_cmd>
 800135c:	0003      	movs	r3, r0
}
 800135e:	0018      	movs	r0, r3
 8001360:	46bd      	mov	sp, r7
 8001362:	b002      	add	sp, #8
 8001364:	bd80      	pop	{r7, pc}
 8001366:	46c0      	nop			; (mov r8, r8)
 8001368:	20000000 	.word	0x20000000

0800136c <sht3x_read>:

int16_t sht3x_read(sht3x_i2c_addr_t addr, int32_t* temperature,
                   int32_t* humidity) {
 800136c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800136e:	b087      	sub	sp, #28
 8001370:	af00      	add	r7, sp, #0
 8001372:	60b9      	str	r1, [r7, #8]
 8001374:	607a      	str	r2, [r7, #4]
 8001376:	260f      	movs	r6, #15
 8001378:	19bb      	adds	r3, r7, r6
 800137a:	1c02      	adds	r2, r0, #0
 800137c:	701a      	strb	r2, [r3, #0]
    uint16_t words[2];
    int16_t ret =
        sensirion_i2c_read_words(addr, words, SENSIRION_NUM_WORDS(words));
 800137e:	2316      	movs	r3, #22
 8001380:	18fc      	adds	r4, r7, r3
 8001382:	2510      	movs	r5, #16
 8001384:	1979      	adds	r1, r7, r5
 8001386:	19bb      	adds	r3, r7, r6
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	2202      	movs	r2, #2
 800138c:	0018      	movs	r0, r3
 800138e:	f7ff fe5f 	bl	8001050 <sensirion_i2c_read_words>
 8001392:	0003      	movs	r3, r0
 8001394:	8023      	strh	r3, [r4, #0]
    /**
     * formulas for conversion of the sensor signals, optimized for fixed point
     * algebra: Temperature = 175 * S_T / 2^16 - 45
     * Relative Humidity = * 100 * S_RH / 2^16
     */
    tick_to_temperature(words[0], temperature);
 8001396:	197b      	adds	r3, r7, r5
 8001398:	881b      	ldrh	r3, [r3, #0]
 800139a:	68ba      	ldr	r2, [r7, #8]
 800139c:	0011      	movs	r1, r2
 800139e:	0018      	movs	r0, r3
 80013a0:	f000 f82c 	bl	80013fc <tick_to_temperature>
    tick_to_humidity(words[1], humidity);
 80013a4:	197b      	adds	r3, r7, r5
 80013a6:	885b      	ldrh	r3, [r3, #2]
 80013a8:	687a      	ldr	r2, [r7, #4]
 80013aa:	0011      	movs	r1, r2
 80013ac:	0018      	movs	r0, r3
 80013ae:	f000 f83d 	bl	800142c <tick_to_humidity>

    return ret;
 80013b2:	2316      	movs	r3, #22
 80013b4:	18fb      	adds	r3, r7, r3
 80013b6:	2200      	movs	r2, #0
 80013b8:	5e9b      	ldrsh	r3, [r3, r2]
}
 80013ba:	0018      	movs	r0, r3
 80013bc:	46bd      	mov	sp, r7
 80013be:	b007      	add	sp, #28
 80013c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080013c4 <sht3x_probe>:

int16_t sht3x_probe(sht3x_i2c_addr_t addr) {
 80013c4:	b590      	push	{r4, r7, lr}
 80013c6:	b087      	sub	sp, #28
 80013c8:	af02      	add	r7, sp, #8
 80013ca:	0002      	movs	r2, r0
 80013cc:	1dfb      	adds	r3, r7, #7
 80013ce:	701a      	strb	r2, [r3, #0]
    uint16_t status;
    return sensirion_i2c_delayed_read_cmd(addr, SHT3X_CMD_READ_STATUS_REG,
 80013d0:	4909      	ldr	r1, [pc, #36]	; (80013f8 <sht3x_probe+0x34>)
 80013d2:	23fa      	movs	r3, #250	; 0xfa
 80013d4:	009b      	lsls	r3, r3, #2
 80013d6:	001c      	movs	r4, r3
 80013d8:	230e      	movs	r3, #14
 80013da:	18fa      	adds	r2, r7, r3
 80013dc:	1dfb      	adds	r3, r7, #7
 80013de:	7818      	ldrb	r0, [r3, #0]
 80013e0:	2301      	movs	r3, #1
 80013e2:	9300      	str	r3, [sp, #0]
 80013e4:	0013      	movs	r3, r2
 80013e6:	0022      	movs	r2, r4
 80013e8:	f7ff fe9f 	bl	800112a <sensirion_i2c_delayed_read_cmd>
 80013ec:	0003      	movs	r3, r0
                                          SHT3X_CMD_DURATION_USEC, &status, 1);
}
 80013ee:	0018      	movs	r0, r3
 80013f0:	46bd      	mov	sp, r7
 80013f2:	b005      	add	sp, #20
 80013f4:	bd90      	pop	{r4, r7, pc}
 80013f6:	46c0      	nop			; (mov r8, r8)
 80013f8:	0000f32d 	.word	0x0000f32d

080013fc <tick_to_temperature>:
    tick_to_temperature(rawT, temperature);

    return ret;
}

void tick_to_temperature(uint16_t tick, int32_t* temperature) {
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	0002      	movs	r2, r0
 8001404:	6039      	str	r1, [r7, #0]
 8001406:	1dbb      	adds	r3, r7, #6
 8001408:	801a      	strh	r2, [r3, #0]
    *temperature = ((21875 * (int32_t)tick) >> 13) - 45000;
 800140a:	1dbb      	adds	r3, r7, #6
 800140c:	881b      	ldrh	r3, [r3, #0]
 800140e:	4a05      	ldr	r2, [pc, #20]	; (8001424 <tick_to_temperature+0x28>)
 8001410:	4353      	muls	r3, r2
 8001412:	135b      	asrs	r3, r3, #13
 8001414:	4a04      	ldr	r2, [pc, #16]	; (8001428 <tick_to_temperature+0x2c>)
 8001416:	189a      	adds	r2, r3, r2
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	601a      	str	r2, [r3, #0]
}
 800141c:	46c0      	nop			; (mov r8, r8)
 800141e:	46bd      	mov	sp, r7
 8001420:	b002      	add	sp, #8
 8001422:	bd80      	pop	{r7, pc}
 8001424:	00005573 	.word	0x00005573
 8001428:	ffff5038 	.word	0xffff5038

0800142c <tick_to_humidity>:

void tick_to_humidity(uint16_t tick, int32_t* humidity) {
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	0002      	movs	r2, r0
 8001434:	6039      	str	r1, [r7, #0]
 8001436:	1dbb      	adds	r3, r7, #6
 8001438:	801a      	strh	r2, [r3, #0]
    *humidity = ((12500 * (int32_t)tick) >> 13);
 800143a:	1dbb      	adds	r3, r7, #6
 800143c:	881b      	ldrh	r3, [r3, #0]
 800143e:	4a04      	ldr	r2, [pc, #16]	; (8001450 <tick_to_humidity+0x24>)
 8001440:	4353      	muls	r3, r2
 8001442:	135a      	asrs	r2, r3, #13
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	601a      	str	r2, [r3, #0]
}
 8001448:	46c0      	nop			; (mov r8, r8)
 800144a:	46bd      	mov	sp, r7
 800144c:	b002      	add	sp, #8
 800144e:	bd80      	pop	{r7, pc}
 8001450:	000030d4 	.word	0x000030d4

08001454 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001458:	4b07      	ldr	r3, [pc, #28]	; (8001478 <HAL_MspInit+0x24>)
 800145a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800145c:	4b06      	ldr	r3, [pc, #24]	; (8001478 <HAL_MspInit+0x24>)
 800145e:	2101      	movs	r1, #1
 8001460:	430a      	orrs	r2, r1
 8001462:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001464:	4b04      	ldr	r3, [pc, #16]	; (8001478 <HAL_MspInit+0x24>)
 8001466:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001468:	4b03      	ldr	r3, [pc, #12]	; (8001478 <HAL_MspInit+0x24>)
 800146a:	2180      	movs	r1, #128	; 0x80
 800146c:	0549      	lsls	r1, r1, #21
 800146e:	430a      	orrs	r2, r1
 8001470:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001472:	46c0      	nop			; (mov r8, r8)
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	40021000 	.word	0x40021000

0800147c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800147c:	b590      	push	{r4, r7, lr}
 800147e:	b089      	sub	sp, #36	; 0x24
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001484:	240c      	movs	r4, #12
 8001486:	193b      	adds	r3, r7, r4
 8001488:	0018      	movs	r0, r3
 800148a:	2314      	movs	r3, #20
 800148c:	001a      	movs	r2, r3
 800148e:	2100      	movs	r1, #0
 8001490:	f002 fd12 	bl	8003eb8 <memset>
  if(hi2c->Instance==I2C1)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a17      	ldr	r2, [pc, #92]	; (80014f8 <HAL_I2C_MspInit+0x7c>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d128      	bne.n	80014f0 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800149e:	4b17      	ldr	r3, [pc, #92]	; (80014fc <HAL_I2C_MspInit+0x80>)
 80014a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014a2:	4b16      	ldr	r3, [pc, #88]	; (80014fc <HAL_I2C_MspInit+0x80>)
 80014a4:	2102      	movs	r1, #2
 80014a6:	430a      	orrs	r2, r1
 80014a8:	62da      	str	r2, [r3, #44]	; 0x2c
 80014aa:	4b14      	ldr	r3, [pc, #80]	; (80014fc <HAL_I2C_MspInit+0x80>)
 80014ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014ae:	2202      	movs	r2, #2
 80014b0:	4013      	ands	r3, r2
 80014b2:	60bb      	str	r3, [r7, #8]
 80014b4:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80014b6:	0021      	movs	r1, r4
 80014b8:	187b      	adds	r3, r7, r1
 80014ba:	22c0      	movs	r2, #192	; 0xc0
 80014bc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014be:	187b      	adds	r3, r7, r1
 80014c0:	2212      	movs	r2, #18
 80014c2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c4:	187b      	adds	r3, r7, r1
 80014c6:	2200      	movs	r2, #0
 80014c8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ca:	187b      	adds	r3, r7, r1
 80014cc:	2203      	movs	r2, #3
 80014ce:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80014d0:	187b      	adds	r3, r7, r1
 80014d2:	2201      	movs	r2, #1
 80014d4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014d6:	187b      	adds	r3, r7, r1
 80014d8:	4a09      	ldr	r2, [pc, #36]	; (8001500 <HAL_I2C_MspInit+0x84>)
 80014da:	0019      	movs	r1, r3
 80014dc:	0010      	movs	r0, r2
 80014de:	f000 fac3 	bl	8001a68 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014e2:	4b06      	ldr	r3, [pc, #24]	; (80014fc <HAL_I2C_MspInit+0x80>)
 80014e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80014e6:	4b05      	ldr	r3, [pc, #20]	; (80014fc <HAL_I2C_MspInit+0x80>)
 80014e8:	2180      	movs	r1, #128	; 0x80
 80014ea:	0389      	lsls	r1, r1, #14
 80014ec:	430a      	orrs	r2, r1
 80014ee:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80014f0:	46c0      	nop			; (mov r8, r8)
 80014f2:	46bd      	mov	sp, r7
 80014f4:	b009      	add	sp, #36	; 0x24
 80014f6:	bd90      	pop	{r4, r7, pc}
 80014f8:	40005400 	.word	0x40005400
 80014fc:	40021000 	.word	0x40021000
 8001500:	50000400 	.word	0x50000400

08001504 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001504:	b590      	push	{r4, r7, lr}
 8001506:	b08b      	sub	sp, #44	; 0x2c
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800150c:	2414      	movs	r4, #20
 800150e:	193b      	adds	r3, r7, r4
 8001510:	0018      	movs	r0, r3
 8001512:	2314      	movs	r3, #20
 8001514:	001a      	movs	r2, r3
 8001516:	2100      	movs	r1, #0
 8001518:	f002 fcce 	bl	8003eb8 <memset>
  if(huart->Instance==LPUART1)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a28      	ldr	r2, [pc, #160]	; (80015c4 <HAL_UART_MspInit+0xc0>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d14a      	bne.n	80015bc <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001526:	4b28      	ldr	r3, [pc, #160]	; (80015c8 <HAL_UART_MspInit+0xc4>)
 8001528:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800152a:	4b27      	ldr	r3, [pc, #156]	; (80015c8 <HAL_UART_MspInit+0xc4>)
 800152c:	2180      	movs	r1, #128	; 0x80
 800152e:	02c9      	lsls	r1, r1, #11
 8001530:	430a      	orrs	r2, r1
 8001532:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001534:	4b24      	ldr	r3, [pc, #144]	; (80015c8 <HAL_UART_MspInit+0xc4>)
 8001536:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001538:	4b23      	ldr	r3, [pc, #140]	; (80015c8 <HAL_UART_MspInit+0xc4>)
 800153a:	2104      	movs	r1, #4
 800153c:	430a      	orrs	r2, r1
 800153e:	62da      	str	r2, [r3, #44]	; 0x2c
 8001540:	4b21      	ldr	r3, [pc, #132]	; (80015c8 <HAL_UART_MspInit+0xc4>)
 8001542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001544:	2204      	movs	r2, #4
 8001546:	4013      	ands	r3, r2
 8001548:	613b      	str	r3, [r7, #16]
 800154a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800154c:	4b1e      	ldr	r3, [pc, #120]	; (80015c8 <HAL_UART_MspInit+0xc4>)
 800154e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001550:	4b1d      	ldr	r3, [pc, #116]	; (80015c8 <HAL_UART_MspInit+0xc4>)
 8001552:	2102      	movs	r1, #2
 8001554:	430a      	orrs	r2, r1
 8001556:	62da      	str	r2, [r3, #44]	; 0x2c
 8001558:	4b1b      	ldr	r3, [pc, #108]	; (80015c8 <HAL_UART_MspInit+0xc4>)
 800155a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800155c:	2202      	movs	r2, #2
 800155e:	4013      	ands	r3, r2
 8001560:	60fb      	str	r3, [r7, #12]
 8001562:	68fb      	ldr	r3, [r7, #12]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PB10     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001564:	193b      	adds	r3, r7, r4
 8001566:	2201      	movs	r2, #1
 8001568:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800156a:	193b      	adds	r3, r7, r4
 800156c:	2202      	movs	r2, #2
 800156e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001570:	193b      	adds	r3, r7, r4
 8001572:	2200      	movs	r2, #0
 8001574:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001576:	193b      	adds	r3, r7, r4
 8001578:	2203      	movs	r2, #3
 800157a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 800157c:	193b      	adds	r3, r7, r4
 800157e:	2206      	movs	r2, #6
 8001580:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001582:	193b      	adds	r3, r7, r4
 8001584:	4a11      	ldr	r2, [pc, #68]	; (80015cc <HAL_UART_MspInit+0xc8>)
 8001586:	0019      	movs	r1, r3
 8001588:	0010      	movs	r0, r2
 800158a:	f000 fa6d 	bl	8001a68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800158e:	0021      	movs	r1, r4
 8001590:	187b      	adds	r3, r7, r1
 8001592:	2280      	movs	r2, #128	; 0x80
 8001594:	00d2      	lsls	r2, r2, #3
 8001596:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001598:	187b      	adds	r3, r7, r1
 800159a:	2202      	movs	r2, #2
 800159c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159e:	187b      	adds	r3, r7, r1
 80015a0:	2200      	movs	r2, #0
 80015a2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015a4:	187b      	adds	r3, r7, r1
 80015a6:	2203      	movs	r2, #3
 80015a8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 80015aa:	187b      	adds	r3, r7, r1
 80015ac:	2206      	movs	r2, #6
 80015ae:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015b0:	187b      	adds	r3, r7, r1
 80015b2:	4a07      	ldr	r2, [pc, #28]	; (80015d0 <HAL_UART_MspInit+0xcc>)
 80015b4:	0019      	movs	r1, r3
 80015b6:	0010      	movs	r0, r2
 80015b8:	f000 fa56 	bl	8001a68 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 80015bc:	46c0      	nop			; (mov r8, r8)
 80015be:	46bd      	mov	sp, r7
 80015c0:	b00b      	add	sp, #44	; 0x2c
 80015c2:	bd90      	pop	{r4, r7, pc}
 80015c4:	40004800 	.word	0x40004800
 80015c8:	40021000 	.word	0x40021000
 80015cc:	50000800 	.word	0x50000800
 80015d0:	50000400 	.word	0x50000400

080015d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015d8:	e7fe      	b.n	80015d8 <NMI_Handler+0x4>

080015da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015da:	b580      	push	{r7, lr}
 80015dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015de:	e7fe      	b.n	80015de <HardFault_Handler+0x4>

080015e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80015e4:	46c0      	nop			; (mov r8, r8)
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}

080015ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015ea:	b580      	push	{r7, lr}
 80015ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015ee:	46c0      	nop			; (mov r8, r8)
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015f8:	f000 f93a 	bl	8001870 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015fc:	46c0      	nop			; (mov r8, r8)
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}

08001602 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001602:	b580      	push	{r7, lr}
 8001604:	b086      	sub	sp, #24
 8001606:	af00      	add	r7, sp, #0
 8001608:	60f8      	str	r0, [r7, #12]
 800160a:	60b9      	str	r1, [r7, #8]
 800160c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800160e:	2300      	movs	r3, #0
 8001610:	617b      	str	r3, [r7, #20]
 8001612:	e00a      	b.n	800162a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001614:	e000      	b.n	8001618 <_read+0x16>
 8001616:	bf00      	nop
 8001618:	0001      	movs	r1, r0
 800161a:	68bb      	ldr	r3, [r7, #8]
 800161c:	1c5a      	adds	r2, r3, #1
 800161e:	60ba      	str	r2, [r7, #8]
 8001620:	b2ca      	uxtb	r2, r1
 8001622:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	3301      	adds	r3, #1
 8001628:	617b      	str	r3, [r7, #20]
 800162a:	697a      	ldr	r2, [r7, #20]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	429a      	cmp	r2, r3
 8001630:	dbf0      	blt.n	8001614 <_read+0x12>
	}

return len;
 8001632:	687b      	ldr	r3, [r7, #4]
}
 8001634:	0018      	movs	r0, r3
 8001636:	46bd      	mov	sp, r7
 8001638:	b006      	add	sp, #24
 800163a:	bd80      	pop	{r7, pc}

0800163c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b086      	sub	sp, #24
 8001640:	af00      	add	r7, sp, #0
 8001642:	60f8      	str	r0, [r7, #12]
 8001644:	60b9      	str	r1, [r7, #8]
 8001646:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001648:	2300      	movs	r3, #0
 800164a:	617b      	str	r3, [r7, #20]
 800164c:	e009      	b.n	8001662 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	1c5a      	adds	r2, r3, #1
 8001652:	60ba      	str	r2, [r7, #8]
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	0018      	movs	r0, r3
 8001658:	e000      	b.n	800165c <_write+0x20>
 800165a:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	3301      	adds	r3, #1
 8001660:	617b      	str	r3, [r7, #20]
 8001662:	697a      	ldr	r2, [r7, #20]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	429a      	cmp	r2, r3
 8001668:	dbf1      	blt.n	800164e <_write+0x12>
	}
	return len;
 800166a:	687b      	ldr	r3, [r7, #4]
}
 800166c:	0018      	movs	r0, r3
 800166e:	46bd      	mov	sp, r7
 8001670:	b006      	add	sp, #24
 8001672:	bd80      	pop	{r7, pc}

08001674 <_close>:

int _close(int file)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
	return -1;
 800167c:	2301      	movs	r3, #1
 800167e:	425b      	negs	r3, r3
}
 8001680:	0018      	movs	r0, r3
 8001682:	46bd      	mov	sp, r7
 8001684:	b002      	add	sp, #8
 8001686:	bd80      	pop	{r7, pc}

08001688 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	2280      	movs	r2, #128	; 0x80
 8001696:	0192      	lsls	r2, r2, #6
 8001698:	605a      	str	r2, [r3, #4]
	return 0;
 800169a:	2300      	movs	r3, #0
}
 800169c:	0018      	movs	r0, r3
 800169e:	46bd      	mov	sp, r7
 80016a0:	b002      	add	sp, #8
 80016a2:	bd80      	pop	{r7, pc}

080016a4 <_isatty>:

int _isatty(int file)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
	return 1;
 80016ac:	2301      	movs	r3, #1
}
 80016ae:	0018      	movs	r0, r3
 80016b0:	46bd      	mov	sp, r7
 80016b2:	b002      	add	sp, #8
 80016b4:	bd80      	pop	{r7, pc}

080016b6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016b6:	b580      	push	{r7, lr}
 80016b8:	b084      	sub	sp, #16
 80016ba:	af00      	add	r7, sp, #0
 80016bc:	60f8      	str	r0, [r7, #12]
 80016be:	60b9      	str	r1, [r7, #8]
 80016c0:	607a      	str	r2, [r7, #4]
	return 0;
 80016c2:	2300      	movs	r3, #0
}
 80016c4:	0018      	movs	r0, r3
 80016c6:	46bd      	mov	sp, r7
 80016c8:	b004      	add	sp, #16
 80016ca:	bd80      	pop	{r7, pc}

080016cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b086      	sub	sp, #24
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016d4:	4a14      	ldr	r2, [pc, #80]	; (8001728 <_sbrk+0x5c>)
 80016d6:	4b15      	ldr	r3, [pc, #84]	; (800172c <_sbrk+0x60>)
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016e0:	4b13      	ldr	r3, [pc, #76]	; (8001730 <_sbrk+0x64>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d102      	bne.n	80016ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016e8:	4b11      	ldr	r3, [pc, #68]	; (8001730 <_sbrk+0x64>)
 80016ea:	4a12      	ldr	r2, [pc, #72]	; (8001734 <_sbrk+0x68>)
 80016ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016ee:	4b10      	ldr	r3, [pc, #64]	; (8001730 <_sbrk+0x64>)
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	18d3      	adds	r3, r2, r3
 80016f6:	693a      	ldr	r2, [r7, #16]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	d207      	bcs.n	800170c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016fc:	f002 fbb2 	bl	8003e64 <__errno>
 8001700:	0003      	movs	r3, r0
 8001702:	220c      	movs	r2, #12
 8001704:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001706:	2301      	movs	r3, #1
 8001708:	425b      	negs	r3, r3
 800170a:	e009      	b.n	8001720 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800170c:	4b08      	ldr	r3, [pc, #32]	; (8001730 <_sbrk+0x64>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001712:	4b07      	ldr	r3, [pc, #28]	; (8001730 <_sbrk+0x64>)
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	18d2      	adds	r2, r2, r3
 800171a:	4b05      	ldr	r3, [pc, #20]	; (8001730 <_sbrk+0x64>)
 800171c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800171e:	68fb      	ldr	r3, [r7, #12]
}
 8001720:	0018      	movs	r0, r3
 8001722:	46bd      	mov	sp, r7
 8001724:	b006      	add	sp, #24
 8001726:	bd80      	pop	{r7, pc}
 8001728:	20002000 	.word	0x20002000
 800172c:	00000400 	.word	0x00000400
 8001730:	200000dc 	.word	0x200000dc
 8001734:	200001d0 	.word	0x200001d0

08001738 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800173c:	46c0      	nop			; (mov r8, r8)
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
	...

08001744 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8001744:	4813      	ldr	r0, [pc, #76]	; (8001794 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8001746:	4685      	mov	sp, r0

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8001748:	4813      	ldr	r0, [pc, #76]	; (8001798 <LoopForever+0x6>)
    LDR R1, [R0]
 800174a:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 800174c:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 800174e:	4a13      	ldr	r2, [pc, #76]	; (800179c <LoopForever+0xa>)
    CMP R1, R2
 8001750:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8001752:	d105      	bne.n	8001760 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8001754:	4812      	ldr	r0, [pc, #72]	; (80017a0 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8001756:	4913      	ldr	r1, [pc, #76]	; (80017a4 <LoopForever+0x12>)
    STR R1, [R0]
 8001758:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 800175a:	4813      	ldr	r0, [pc, #76]	; (80017a8 <LoopForever+0x16>)
    LDR R1,=0x00000000
 800175c:	4913      	ldr	r1, [pc, #76]	; (80017ac <LoopForever+0x1a>)
    STR R1, [R0]
 800175e:	6001      	str	r1, [r0, #0]

08001760 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001760:	4813      	ldr	r0, [pc, #76]	; (80017b0 <LoopForever+0x1e>)
  ldr r1, =_edata
 8001762:	4914      	ldr	r1, [pc, #80]	; (80017b4 <LoopForever+0x22>)
  ldr r2, =_sidata
 8001764:	4a14      	ldr	r2, [pc, #80]	; (80017b8 <LoopForever+0x26>)
  movs r3, #0
 8001766:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001768:	e002      	b.n	8001770 <LoopCopyDataInit>

0800176a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800176a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800176c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800176e:	3304      	adds	r3, #4

08001770 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001770:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001772:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001774:	d3f9      	bcc.n	800176a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001776:	4a11      	ldr	r2, [pc, #68]	; (80017bc <LoopForever+0x2a>)
  ldr r4, =_ebss
 8001778:	4c11      	ldr	r4, [pc, #68]	; (80017c0 <LoopForever+0x2e>)
  movs r3, #0
 800177a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800177c:	e001      	b.n	8001782 <LoopFillZerobss>

0800177e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800177e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001780:	3204      	adds	r2, #4

08001782 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001782:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001784:	d3fb      	bcc.n	800177e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001786:	f7ff ffd7 	bl	8001738 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800178a:	f002 fb71 	bl	8003e70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800178e:	f7ff f913 	bl	80009b8 <main>

08001792 <LoopForever>:

LoopForever:
    b LoopForever
 8001792:	e7fe      	b.n	8001792 <LoopForever>
   ldr   r0, =_estack
 8001794:	20002000 	.word	0x20002000
    LDR R0,=0x00000004
 8001798:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 800179c:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 80017a0:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 80017a4:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80017a8:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 80017ac:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80017b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017b4:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80017b8:	0800516c 	.word	0x0800516c
  ldr r2, =_sbss
 80017bc:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80017c0:	200001cc 	.word	0x200001cc

080017c4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017c4:	e7fe      	b.n	80017c4 <ADC1_IRQHandler>
	...

080017c8 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017ce:	1dfb      	adds	r3, r7, #7
 80017d0:	2200      	movs	r2, #0
 80017d2:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80017d4:	4b0b      	ldr	r3, [pc, #44]	; (8001804 <HAL_Init+0x3c>)
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	4b0a      	ldr	r3, [pc, #40]	; (8001804 <HAL_Init+0x3c>)
 80017da:	2140      	movs	r1, #64	; 0x40
 80017dc:	430a      	orrs	r2, r1
 80017de:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017e0:	2003      	movs	r0, #3
 80017e2:	f000 f811 	bl	8001808 <HAL_InitTick>
 80017e6:	1e03      	subs	r3, r0, #0
 80017e8:	d003      	beq.n	80017f2 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80017ea:	1dfb      	adds	r3, r7, #7
 80017ec:	2201      	movs	r2, #1
 80017ee:	701a      	strb	r2, [r3, #0]
 80017f0:	e001      	b.n	80017f6 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80017f2:	f7ff fe2f 	bl	8001454 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80017f6:	1dfb      	adds	r3, r7, #7
 80017f8:	781b      	ldrb	r3, [r3, #0]
}
 80017fa:	0018      	movs	r0, r3
 80017fc:	46bd      	mov	sp, r7
 80017fe:	b002      	add	sp, #8
 8001800:	bd80      	pop	{r7, pc}
 8001802:	46c0      	nop			; (mov r8, r8)
 8001804:	40022000 	.word	0x40022000

08001808 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001808:	b590      	push	{r4, r7, lr}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001810:	4b14      	ldr	r3, [pc, #80]	; (8001864 <HAL_InitTick+0x5c>)
 8001812:	681c      	ldr	r4, [r3, #0]
 8001814:	4b14      	ldr	r3, [pc, #80]	; (8001868 <HAL_InitTick+0x60>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	0019      	movs	r1, r3
 800181a:	23fa      	movs	r3, #250	; 0xfa
 800181c:	0098      	lsls	r0, r3, #2
 800181e:	f7fe fc7d 	bl	800011c <__udivsi3>
 8001822:	0003      	movs	r3, r0
 8001824:	0019      	movs	r1, r3
 8001826:	0020      	movs	r0, r4
 8001828:	f7fe fc78 	bl	800011c <__udivsi3>
 800182c:	0003      	movs	r3, r0
 800182e:	0018      	movs	r0, r3
 8001830:	f000 f90d 	bl	8001a4e <HAL_SYSTICK_Config>
 8001834:	1e03      	subs	r3, r0, #0
 8001836:	d001      	beq.n	800183c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	e00f      	b.n	800185c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2b03      	cmp	r3, #3
 8001840:	d80b      	bhi.n	800185a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001842:	6879      	ldr	r1, [r7, #4]
 8001844:	2301      	movs	r3, #1
 8001846:	425b      	negs	r3, r3
 8001848:	2200      	movs	r2, #0
 800184a:	0018      	movs	r0, r3
 800184c:	f000 f8ea 	bl	8001a24 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001850:	4b06      	ldr	r3, [pc, #24]	; (800186c <HAL_InitTick+0x64>)
 8001852:	687a      	ldr	r2, [r7, #4]
 8001854:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001856:	2300      	movs	r3, #0
 8001858:	e000      	b.n	800185c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
}
 800185c:	0018      	movs	r0, r3
 800185e:	46bd      	mov	sp, r7
 8001860:	b003      	add	sp, #12
 8001862:	bd90      	pop	{r4, r7, pc}
 8001864:	20000004 	.word	0x20000004
 8001868:	2000000c 	.word	0x2000000c
 800186c:	20000008 	.word	0x20000008

08001870 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001874:	4b05      	ldr	r3, [pc, #20]	; (800188c <HAL_IncTick+0x1c>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	001a      	movs	r2, r3
 800187a:	4b05      	ldr	r3, [pc, #20]	; (8001890 <HAL_IncTick+0x20>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	18d2      	adds	r2, r2, r3
 8001880:	4b03      	ldr	r3, [pc, #12]	; (8001890 <HAL_IncTick+0x20>)
 8001882:	601a      	str	r2, [r3, #0]
}
 8001884:	46c0      	nop			; (mov r8, r8)
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	46c0      	nop			; (mov r8, r8)
 800188c:	2000000c 	.word	0x2000000c
 8001890:	200001b8 	.word	0x200001b8

08001894 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
  return uwTick;
 8001898:	4b02      	ldr	r3, [pc, #8]	; (80018a4 <HAL_GetTick+0x10>)
 800189a:	681b      	ldr	r3, [r3, #0]
}
 800189c:	0018      	movs	r0, r3
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	46c0      	nop			; (mov r8, r8)
 80018a4:	200001b8 	.word	0x200001b8

080018a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b084      	sub	sp, #16
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018b0:	f7ff fff0 	bl	8001894 <HAL_GetTick>
 80018b4:	0003      	movs	r3, r0
 80018b6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	3301      	adds	r3, #1
 80018c0:	d005      	beq.n	80018ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018c2:	4b0a      	ldr	r3, [pc, #40]	; (80018ec <HAL_Delay+0x44>)
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	001a      	movs	r2, r3
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	189b      	adds	r3, r3, r2
 80018cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80018ce:	46c0      	nop			; (mov r8, r8)
 80018d0:	f7ff ffe0 	bl	8001894 <HAL_GetTick>
 80018d4:	0002      	movs	r2, r0
 80018d6:	68bb      	ldr	r3, [r7, #8]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	68fa      	ldr	r2, [r7, #12]
 80018dc:	429a      	cmp	r2, r3
 80018de:	d8f7      	bhi.n	80018d0 <HAL_Delay+0x28>
  {
  }
}
 80018e0:	46c0      	nop			; (mov r8, r8)
 80018e2:	46c0      	nop			; (mov r8, r8)
 80018e4:	46bd      	mov	sp, r7
 80018e6:	b004      	add	sp, #16
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	46c0      	nop			; (mov r8, r8)
 80018ec:	2000000c 	.word	0x2000000c

080018f0 <HAL_GetHalVersion>:
/**
  * @brief Returns the HAL revision
  * @retval version: 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
  return __STM32L0xx_HAL_VERSION;
 80018f4:	4b01      	ldr	r3, [pc, #4]	; (80018fc <HAL_GetHalVersion+0xc>)
}
 80018f6:	0018      	movs	r0, r3
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	010a0500 	.word	0x010a0500

08001900 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001900:	b590      	push	{r4, r7, lr}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	0002      	movs	r2, r0
 8001908:	6039      	str	r1, [r7, #0]
 800190a:	1dfb      	adds	r3, r7, #7
 800190c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800190e:	1dfb      	adds	r3, r7, #7
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	2b7f      	cmp	r3, #127	; 0x7f
 8001914:	d828      	bhi.n	8001968 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001916:	4a2f      	ldr	r2, [pc, #188]	; (80019d4 <__NVIC_SetPriority+0xd4>)
 8001918:	1dfb      	adds	r3, r7, #7
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	b25b      	sxtb	r3, r3
 800191e:	089b      	lsrs	r3, r3, #2
 8001920:	33c0      	adds	r3, #192	; 0xc0
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	589b      	ldr	r3, [r3, r2]
 8001926:	1dfa      	adds	r2, r7, #7
 8001928:	7812      	ldrb	r2, [r2, #0]
 800192a:	0011      	movs	r1, r2
 800192c:	2203      	movs	r2, #3
 800192e:	400a      	ands	r2, r1
 8001930:	00d2      	lsls	r2, r2, #3
 8001932:	21ff      	movs	r1, #255	; 0xff
 8001934:	4091      	lsls	r1, r2
 8001936:	000a      	movs	r2, r1
 8001938:	43d2      	mvns	r2, r2
 800193a:	401a      	ands	r2, r3
 800193c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	019b      	lsls	r3, r3, #6
 8001942:	22ff      	movs	r2, #255	; 0xff
 8001944:	401a      	ands	r2, r3
 8001946:	1dfb      	adds	r3, r7, #7
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	0018      	movs	r0, r3
 800194c:	2303      	movs	r3, #3
 800194e:	4003      	ands	r3, r0
 8001950:	00db      	lsls	r3, r3, #3
 8001952:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001954:	481f      	ldr	r0, [pc, #124]	; (80019d4 <__NVIC_SetPriority+0xd4>)
 8001956:	1dfb      	adds	r3, r7, #7
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	b25b      	sxtb	r3, r3
 800195c:	089b      	lsrs	r3, r3, #2
 800195e:	430a      	orrs	r2, r1
 8001960:	33c0      	adds	r3, #192	; 0xc0
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001966:	e031      	b.n	80019cc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001968:	4a1b      	ldr	r2, [pc, #108]	; (80019d8 <__NVIC_SetPriority+0xd8>)
 800196a:	1dfb      	adds	r3, r7, #7
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	0019      	movs	r1, r3
 8001970:	230f      	movs	r3, #15
 8001972:	400b      	ands	r3, r1
 8001974:	3b08      	subs	r3, #8
 8001976:	089b      	lsrs	r3, r3, #2
 8001978:	3306      	adds	r3, #6
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	18d3      	adds	r3, r2, r3
 800197e:	3304      	adds	r3, #4
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	1dfa      	adds	r2, r7, #7
 8001984:	7812      	ldrb	r2, [r2, #0]
 8001986:	0011      	movs	r1, r2
 8001988:	2203      	movs	r2, #3
 800198a:	400a      	ands	r2, r1
 800198c:	00d2      	lsls	r2, r2, #3
 800198e:	21ff      	movs	r1, #255	; 0xff
 8001990:	4091      	lsls	r1, r2
 8001992:	000a      	movs	r2, r1
 8001994:	43d2      	mvns	r2, r2
 8001996:	401a      	ands	r2, r3
 8001998:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	019b      	lsls	r3, r3, #6
 800199e:	22ff      	movs	r2, #255	; 0xff
 80019a0:	401a      	ands	r2, r3
 80019a2:	1dfb      	adds	r3, r7, #7
 80019a4:	781b      	ldrb	r3, [r3, #0]
 80019a6:	0018      	movs	r0, r3
 80019a8:	2303      	movs	r3, #3
 80019aa:	4003      	ands	r3, r0
 80019ac:	00db      	lsls	r3, r3, #3
 80019ae:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019b0:	4809      	ldr	r0, [pc, #36]	; (80019d8 <__NVIC_SetPriority+0xd8>)
 80019b2:	1dfb      	adds	r3, r7, #7
 80019b4:	781b      	ldrb	r3, [r3, #0]
 80019b6:	001c      	movs	r4, r3
 80019b8:	230f      	movs	r3, #15
 80019ba:	4023      	ands	r3, r4
 80019bc:	3b08      	subs	r3, #8
 80019be:	089b      	lsrs	r3, r3, #2
 80019c0:	430a      	orrs	r2, r1
 80019c2:	3306      	adds	r3, #6
 80019c4:	009b      	lsls	r3, r3, #2
 80019c6:	18c3      	adds	r3, r0, r3
 80019c8:	3304      	adds	r3, #4
 80019ca:	601a      	str	r2, [r3, #0]
}
 80019cc:	46c0      	nop			; (mov r8, r8)
 80019ce:	46bd      	mov	sp, r7
 80019d0:	b003      	add	sp, #12
 80019d2:	bd90      	pop	{r4, r7, pc}
 80019d4:	e000e100 	.word	0xe000e100
 80019d8:	e000ed00 	.word	0xe000ed00

080019dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	1e5a      	subs	r2, r3, #1
 80019e8:	2380      	movs	r3, #128	; 0x80
 80019ea:	045b      	lsls	r3, r3, #17
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d301      	bcc.n	80019f4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019f0:	2301      	movs	r3, #1
 80019f2:	e010      	b.n	8001a16 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019f4:	4b0a      	ldr	r3, [pc, #40]	; (8001a20 <SysTick_Config+0x44>)
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	3a01      	subs	r2, #1
 80019fa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019fc:	2301      	movs	r3, #1
 80019fe:	425b      	negs	r3, r3
 8001a00:	2103      	movs	r1, #3
 8001a02:	0018      	movs	r0, r3
 8001a04:	f7ff ff7c 	bl	8001900 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a08:	4b05      	ldr	r3, [pc, #20]	; (8001a20 <SysTick_Config+0x44>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a0e:	4b04      	ldr	r3, [pc, #16]	; (8001a20 <SysTick_Config+0x44>)
 8001a10:	2207      	movs	r2, #7
 8001a12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a14:	2300      	movs	r3, #0
}
 8001a16:	0018      	movs	r0, r3
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	b002      	add	sp, #8
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	46c0      	nop			; (mov r8, r8)
 8001a20:	e000e010 	.word	0xe000e010

08001a24 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	60b9      	str	r1, [r7, #8]
 8001a2c:	607a      	str	r2, [r7, #4]
 8001a2e:	210f      	movs	r1, #15
 8001a30:	187b      	adds	r3, r7, r1
 8001a32:	1c02      	adds	r2, r0, #0
 8001a34:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001a36:	68ba      	ldr	r2, [r7, #8]
 8001a38:	187b      	adds	r3, r7, r1
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	b25b      	sxtb	r3, r3
 8001a3e:	0011      	movs	r1, r2
 8001a40:	0018      	movs	r0, r3
 8001a42:	f7ff ff5d 	bl	8001900 <__NVIC_SetPriority>
}
 8001a46:	46c0      	nop			; (mov r8, r8)
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	b004      	add	sp, #16
 8001a4c:	bd80      	pop	{r7, pc}

08001a4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a4e:	b580      	push	{r7, lr}
 8001a50:	b082      	sub	sp, #8
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	0018      	movs	r0, r3
 8001a5a:	f7ff ffbf 	bl	80019dc <SysTick_Config>
 8001a5e:	0003      	movs	r3, r0
}
 8001a60:	0018      	movs	r0, r3
 8001a62:	46bd      	mov	sp, r7
 8001a64:	b002      	add	sp, #8
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b086      	sub	sp, #24
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001a72:	2300      	movs	r3, #0
 8001a74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a76:	2300      	movs	r3, #0
 8001a78:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001a7e:	e149      	b.n	8001d14 <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2101      	movs	r1, #1
 8001a86:	697a      	ldr	r2, [r7, #20]
 8001a88:	4091      	lsls	r1, r2
 8001a8a:	000a      	movs	r2, r1
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d100      	bne.n	8001a98 <HAL_GPIO_Init+0x30>
 8001a96:	e13a      	b.n	8001d0e <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	2203      	movs	r2, #3
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	d005      	beq.n	8001ab0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	2203      	movs	r2, #3
 8001aaa:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d130      	bne.n	8001b12 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	689b      	ldr	r3, [r3, #8]
 8001ab4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	005b      	lsls	r3, r3, #1
 8001aba:	2203      	movs	r2, #3
 8001abc:	409a      	lsls	r2, r3
 8001abe:	0013      	movs	r3, r2
 8001ac0:	43da      	mvns	r2, r3
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	68da      	ldr	r2, [r3, #12]
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	005b      	lsls	r3, r3, #1
 8001ad0:	409a      	lsls	r2, r3
 8001ad2:	0013      	movs	r3, r2
 8001ad4:	693a      	ldr	r2, [r7, #16]
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	693a      	ldr	r2, [r7, #16]
 8001ade:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	409a      	lsls	r2, r3
 8001aec:	0013      	movs	r3, r2
 8001aee:	43da      	mvns	r2, r3
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	4013      	ands	r3, r2
 8001af4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	091b      	lsrs	r3, r3, #4
 8001afc:	2201      	movs	r2, #1
 8001afe:	401a      	ands	r2, r3
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	409a      	lsls	r2, r3
 8001b04:	0013      	movs	r3, r2
 8001b06:	693a      	ldr	r2, [r7, #16]
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	693a      	ldr	r2, [r7, #16]
 8001b10:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	2203      	movs	r2, #3
 8001b18:	4013      	ands	r3, r2
 8001b1a:	2b03      	cmp	r3, #3
 8001b1c:	d017      	beq.n	8001b4e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	68db      	ldr	r3, [r3, #12]
 8001b22:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	005b      	lsls	r3, r3, #1
 8001b28:	2203      	movs	r2, #3
 8001b2a:	409a      	lsls	r2, r3
 8001b2c:	0013      	movs	r3, r2
 8001b2e:	43da      	mvns	r2, r3
 8001b30:	693b      	ldr	r3, [r7, #16]
 8001b32:	4013      	ands	r3, r2
 8001b34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	689a      	ldr	r2, [r3, #8]
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	005b      	lsls	r3, r3, #1
 8001b3e:	409a      	lsls	r2, r3
 8001b40:	0013      	movs	r3, r2
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	693a      	ldr	r2, [r7, #16]
 8001b4c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	2203      	movs	r2, #3
 8001b54:	4013      	ands	r3, r2
 8001b56:	2b02      	cmp	r3, #2
 8001b58:	d123      	bne.n	8001ba2 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	08da      	lsrs	r2, r3, #3
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	3208      	adds	r2, #8
 8001b62:	0092      	lsls	r2, r2, #2
 8001b64:	58d3      	ldr	r3, [r2, r3]
 8001b66:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	2207      	movs	r2, #7
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	220f      	movs	r2, #15
 8001b72:	409a      	lsls	r2, r3
 8001b74:	0013      	movs	r3, r2
 8001b76:	43da      	mvns	r2, r3
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	691a      	ldr	r2, [r3, #16]
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	2107      	movs	r1, #7
 8001b86:	400b      	ands	r3, r1
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	409a      	lsls	r2, r3
 8001b8c:	0013      	movs	r3, r2
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	08da      	lsrs	r2, r3, #3
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	3208      	adds	r2, #8
 8001b9c:	0092      	lsls	r2, r2, #2
 8001b9e:	6939      	ldr	r1, [r7, #16]
 8001ba0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	005b      	lsls	r3, r3, #1
 8001bac:	2203      	movs	r2, #3
 8001bae:	409a      	lsls	r2, r3
 8001bb0:	0013      	movs	r3, r2
 8001bb2:	43da      	mvns	r2, r3
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	2203      	movs	r2, #3
 8001bc0:	401a      	ands	r2, r3
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	409a      	lsls	r2, r3
 8001bc8:	0013      	movs	r3, r2
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	693a      	ldr	r2, [r7, #16]
 8001bd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685a      	ldr	r2, [r3, #4]
 8001bda:	23c0      	movs	r3, #192	; 0xc0
 8001bdc:	029b      	lsls	r3, r3, #10
 8001bde:	4013      	ands	r3, r2
 8001be0:	d100      	bne.n	8001be4 <HAL_GPIO_Init+0x17c>
 8001be2:	e094      	b.n	8001d0e <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001be4:	4b51      	ldr	r3, [pc, #324]	; (8001d2c <HAL_GPIO_Init+0x2c4>)
 8001be6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001be8:	4b50      	ldr	r3, [pc, #320]	; (8001d2c <HAL_GPIO_Init+0x2c4>)
 8001bea:	2101      	movs	r1, #1
 8001bec:	430a      	orrs	r2, r1
 8001bee:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001bf0:	4a4f      	ldr	r2, [pc, #316]	; (8001d30 <HAL_GPIO_Init+0x2c8>)
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	089b      	lsrs	r3, r3, #2
 8001bf6:	3302      	adds	r3, #2
 8001bf8:	009b      	lsls	r3, r3, #2
 8001bfa:	589b      	ldr	r3, [r3, r2]
 8001bfc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	2203      	movs	r2, #3
 8001c02:	4013      	ands	r3, r2
 8001c04:	009b      	lsls	r3, r3, #2
 8001c06:	220f      	movs	r2, #15
 8001c08:	409a      	lsls	r2, r3
 8001c0a:	0013      	movs	r3, r2
 8001c0c:	43da      	mvns	r2, r3
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	4013      	ands	r3, r2
 8001c12:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001c14:	687a      	ldr	r2, [r7, #4]
 8001c16:	23a0      	movs	r3, #160	; 0xa0
 8001c18:	05db      	lsls	r3, r3, #23
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	d013      	beq.n	8001c46 <HAL_GPIO_Init+0x1de>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	4a44      	ldr	r2, [pc, #272]	; (8001d34 <HAL_GPIO_Init+0x2cc>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d00d      	beq.n	8001c42 <HAL_GPIO_Init+0x1da>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4a43      	ldr	r2, [pc, #268]	; (8001d38 <HAL_GPIO_Init+0x2d0>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d007      	beq.n	8001c3e <HAL_GPIO_Init+0x1d6>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4a42      	ldr	r2, [pc, #264]	; (8001d3c <HAL_GPIO_Init+0x2d4>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d101      	bne.n	8001c3a <HAL_GPIO_Init+0x1d2>
 8001c36:	2305      	movs	r3, #5
 8001c38:	e006      	b.n	8001c48 <HAL_GPIO_Init+0x1e0>
 8001c3a:	2306      	movs	r3, #6
 8001c3c:	e004      	b.n	8001c48 <HAL_GPIO_Init+0x1e0>
 8001c3e:	2302      	movs	r3, #2
 8001c40:	e002      	b.n	8001c48 <HAL_GPIO_Init+0x1e0>
 8001c42:	2301      	movs	r3, #1
 8001c44:	e000      	b.n	8001c48 <HAL_GPIO_Init+0x1e0>
 8001c46:	2300      	movs	r3, #0
 8001c48:	697a      	ldr	r2, [r7, #20]
 8001c4a:	2103      	movs	r1, #3
 8001c4c:	400a      	ands	r2, r1
 8001c4e:	0092      	lsls	r2, r2, #2
 8001c50:	4093      	lsls	r3, r2
 8001c52:	693a      	ldr	r2, [r7, #16]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c58:	4935      	ldr	r1, [pc, #212]	; (8001d30 <HAL_GPIO_Init+0x2c8>)
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	089b      	lsrs	r3, r3, #2
 8001c5e:	3302      	adds	r3, #2
 8001c60:	009b      	lsls	r3, r3, #2
 8001c62:	693a      	ldr	r2, [r7, #16]
 8001c64:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c66:	4b36      	ldr	r3, [pc, #216]	; (8001d40 <HAL_GPIO_Init+0x2d8>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	43da      	mvns	r2, r3
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	4013      	ands	r3, r2
 8001c74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	685a      	ldr	r2, [r3, #4]
 8001c7a:	2380      	movs	r3, #128	; 0x80
 8001c7c:	025b      	lsls	r3, r3, #9
 8001c7e:	4013      	ands	r3, r2
 8001c80:	d003      	beq.n	8001c8a <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 8001c82:	693a      	ldr	r2, [r7, #16]
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	4313      	orrs	r3, r2
 8001c88:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001c8a:	4b2d      	ldr	r3, [pc, #180]	; (8001d40 <HAL_GPIO_Init+0x2d8>)
 8001c8c:	693a      	ldr	r2, [r7, #16]
 8001c8e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001c90:	4b2b      	ldr	r3, [pc, #172]	; (8001d40 <HAL_GPIO_Init+0x2d8>)
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	43da      	mvns	r2, r3
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	685a      	ldr	r2, [r3, #4]
 8001ca4:	2380      	movs	r3, #128	; 0x80
 8001ca6:	029b      	lsls	r3, r3, #10
 8001ca8:	4013      	ands	r3, r2
 8001caa:	d003      	beq.n	8001cb4 <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 8001cac:	693a      	ldr	r2, [r7, #16]
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001cb4:	4b22      	ldr	r3, [pc, #136]	; (8001d40 <HAL_GPIO_Init+0x2d8>)
 8001cb6:	693a      	ldr	r2, [r7, #16]
 8001cb8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cba:	4b21      	ldr	r3, [pc, #132]	; (8001d40 <HAL_GPIO_Init+0x2d8>)
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	43da      	mvns	r2, r3
 8001cc4:	693b      	ldr	r3, [r7, #16]
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	685a      	ldr	r2, [r3, #4]
 8001cce:	2380      	movs	r3, #128	; 0x80
 8001cd0:	035b      	lsls	r3, r3, #13
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	d003      	beq.n	8001cde <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8001cd6:	693a      	ldr	r2, [r7, #16]
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001cde:	4b18      	ldr	r3, [pc, #96]	; (8001d40 <HAL_GPIO_Init+0x2d8>)
 8001ce0:	693a      	ldr	r2, [r7, #16]
 8001ce2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001ce4:	4b16      	ldr	r3, [pc, #88]	; (8001d40 <HAL_GPIO_Init+0x2d8>)
 8001ce6:	68db      	ldr	r3, [r3, #12]
 8001ce8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	43da      	mvns	r2, r3
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	685a      	ldr	r2, [r3, #4]
 8001cf8:	2380      	movs	r3, #128	; 0x80
 8001cfa:	039b      	lsls	r3, r3, #14
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	d003      	beq.n	8001d08 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8001d00:	693a      	ldr	r2, [r7, #16]
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001d08:	4b0d      	ldr	r3, [pc, #52]	; (8001d40 <HAL_GPIO_Init+0x2d8>)
 8001d0a:	693a      	ldr	r2, [r7, #16]
 8001d0c:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	3301      	adds	r3, #1
 8001d12:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	40da      	lsrs	r2, r3
 8001d1c:	1e13      	subs	r3, r2, #0
 8001d1e:	d000      	beq.n	8001d22 <HAL_GPIO_Init+0x2ba>
 8001d20:	e6ae      	b.n	8001a80 <HAL_GPIO_Init+0x18>
  }
}
 8001d22:	46c0      	nop			; (mov r8, r8)
 8001d24:	46c0      	nop			; (mov r8, r8)
 8001d26:	46bd      	mov	sp, r7
 8001d28:	b006      	add	sp, #24
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	40021000 	.word	0x40021000
 8001d30:	40010000 	.word	0x40010000
 8001d34:	50000400 	.word	0x50000400
 8001d38:	50000800 	.word	0x50000800
 8001d3c:	50001c00 	.word	0x50001c00
 8001d40:	40010400 	.word	0x40010400

08001d44 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	0008      	movs	r0, r1
 8001d4e:	0011      	movs	r1, r2
 8001d50:	1cbb      	adds	r3, r7, #2
 8001d52:	1c02      	adds	r2, r0, #0
 8001d54:	801a      	strh	r2, [r3, #0]
 8001d56:	1c7b      	adds	r3, r7, #1
 8001d58:	1c0a      	adds	r2, r1, #0
 8001d5a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d5c:	1c7b      	adds	r3, r7, #1
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d004      	beq.n	8001d6e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d64:	1cbb      	adds	r3, r7, #2
 8001d66:	881a      	ldrh	r2, [r3, #0]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001d6c:	e003      	b.n	8001d76 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001d6e:	1cbb      	adds	r3, r7, #2
 8001d70:	881a      	ldrh	r2, [r3, #0]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001d76:	46c0      	nop			; (mov r8, r8)
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	b002      	add	sp, #8
 8001d7c:	bd80      	pop	{r7, pc}
	...

08001d80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d101      	bne.n	8001d92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e082      	b.n	8001e98 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2241      	movs	r2, #65	; 0x41
 8001d96:	5c9b      	ldrb	r3, [r3, r2]
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d107      	bne.n	8001dae <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2240      	movs	r2, #64	; 0x40
 8001da2:	2100      	movs	r1, #0
 8001da4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	0018      	movs	r0, r3
 8001daa:	f7ff fb67 	bl	800147c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2241      	movs	r2, #65	; 0x41
 8001db2:	2124      	movs	r1, #36	; 0x24
 8001db4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	2101      	movs	r1, #1
 8001dc2:	438a      	bics	r2, r1
 8001dc4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	685a      	ldr	r2, [r3, #4]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4934      	ldr	r1, [pc, #208]	; (8001ea0 <HAL_I2C_Init+0x120>)
 8001dd0:	400a      	ands	r2, r1
 8001dd2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	689a      	ldr	r2, [r3, #8]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4931      	ldr	r1, [pc, #196]	; (8001ea4 <HAL_I2C_Init+0x124>)
 8001de0:	400a      	ands	r2, r1
 8001de2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d108      	bne.n	8001dfe <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	689a      	ldr	r2, [r3, #8]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2180      	movs	r1, #128	; 0x80
 8001df6:	0209      	lsls	r1, r1, #8
 8001df8:	430a      	orrs	r2, r1
 8001dfa:	609a      	str	r2, [r3, #8]
 8001dfc:	e007      	b.n	8001e0e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	689a      	ldr	r2, [r3, #8]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	2184      	movs	r1, #132	; 0x84
 8001e08:	0209      	lsls	r1, r1, #8
 8001e0a:	430a      	orrs	r2, r1
 8001e0c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	68db      	ldr	r3, [r3, #12]
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d104      	bne.n	8001e20 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	2280      	movs	r2, #128	; 0x80
 8001e1c:	0112      	lsls	r2, r2, #4
 8001e1e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	685a      	ldr	r2, [r3, #4]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	491f      	ldr	r1, [pc, #124]	; (8001ea8 <HAL_I2C_Init+0x128>)
 8001e2c:	430a      	orrs	r2, r1
 8001e2e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	68da      	ldr	r2, [r3, #12]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	491a      	ldr	r1, [pc, #104]	; (8001ea4 <HAL_I2C_Init+0x124>)
 8001e3c:	400a      	ands	r2, r1
 8001e3e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	691a      	ldr	r2, [r3, #16]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	695b      	ldr	r3, [r3, #20]
 8001e48:	431a      	orrs	r2, r3
 8001e4a:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	699b      	ldr	r3, [r3, #24]
 8001e50:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	430a      	orrs	r2, r1
 8001e58:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	69d9      	ldr	r1, [r3, #28]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6a1a      	ldr	r2, [r3, #32]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	430a      	orrs	r2, r1
 8001e68:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	2101      	movs	r1, #1
 8001e76:	430a      	orrs	r2, r1
 8001e78:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2241      	movs	r2, #65	; 0x41
 8001e84:	2120      	movs	r1, #32
 8001e86:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2242      	movs	r2, #66	; 0x42
 8001e92:	2100      	movs	r1, #0
 8001e94:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001e96:	2300      	movs	r3, #0
}
 8001e98:	0018      	movs	r0, r3
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	b002      	add	sp, #8
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	f0ffffff 	.word	0xf0ffffff
 8001ea4:	ffff7fff 	.word	0xffff7fff
 8001ea8:	02008000 	.word	0x02008000

08001eac <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001eac:	b590      	push	{r4, r7, lr}
 8001eae:	b089      	sub	sp, #36	; 0x24
 8001eb0:	af02      	add	r7, sp, #8
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	0008      	movs	r0, r1
 8001eb6:	607a      	str	r2, [r7, #4]
 8001eb8:	0019      	movs	r1, r3
 8001eba:	230a      	movs	r3, #10
 8001ebc:	18fb      	adds	r3, r7, r3
 8001ebe:	1c02      	adds	r2, r0, #0
 8001ec0:	801a      	strh	r2, [r3, #0]
 8001ec2:	2308      	movs	r3, #8
 8001ec4:	18fb      	adds	r3, r7, r3
 8001ec6:	1c0a      	adds	r2, r1, #0
 8001ec8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	2241      	movs	r2, #65	; 0x41
 8001ece:	5c9b      	ldrb	r3, [r3, r2]
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	2b20      	cmp	r3, #32
 8001ed4:	d000      	beq.n	8001ed8 <HAL_I2C_Master_Transmit+0x2c>
 8001ed6:	e0e7      	b.n	80020a8 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2240      	movs	r2, #64	; 0x40
 8001edc:	5c9b      	ldrb	r3, [r3, r2]
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d101      	bne.n	8001ee6 <HAL_I2C_Master_Transmit+0x3a>
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	e0e1      	b.n	80020aa <HAL_I2C_Master_Transmit+0x1fe>
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	2240      	movs	r2, #64	; 0x40
 8001eea:	2101      	movs	r1, #1
 8001eec:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001eee:	f7ff fcd1 	bl	8001894 <HAL_GetTick>
 8001ef2:	0003      	movs	r3, r0
 8001ef4:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001ef6:	2380      	movs	r3, #128	; 0x80
 8001ef8:	0219      	lsls	r1, r3, #8
 8001efa:	68f8      	ldr	r0, [r7, #12]
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	9300      	str	r3, [sp, #0]
 8001f00:	2319      	movs	r3, #25
 8001f02:	2201      	movs	r2, #1
 8001f04:	f000 fa04 	bl	8002310 <I2C_WaitOnFlagUntilTimeout>
 8001f08:	1e03      	subs	r3, r0, #0
 8001f0a:	d001      	beq.n	8001f10 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	e0cc      	b.n	80020aa <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	2241      	movs	r2, #65	; 0x41
 8001f14:	2121      	movs	r1, #33	; 0x21
 8001f16:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	2242      	movs	r2, #66	; 0x42
 8001f1c:	2110      	movs	r1, #16
 8001f1e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	2200      	movs	r2, #0
 8001f24:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	687a      	ldr	r2, [r7, #4]
 8001f2a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2208      	movs	r2, #8
 8001f30:	18ba      	adds	r2, r7, r2
 8001f32:	8812      	ldrh	r2, [r2, #0]
 8001f34:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f40:	b29b      	uxth	r3, r3
 8001f42:	2bff      	cmp	r3, #255	; 0xff
 8001f44:	d911      	bls.n	8001f6a <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	22ff      	movs	r2, #255	; 0xff
 8001f4a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f50:	b2da      	uxtb	r2, r3
 8001f52:	2380      	movs	r3, #128	; 0x80
 8001f54:	045c      	lsls	r4, r3, #17
 8001f56:	230a      	movs	r3, #10
 8001f58:	18fb      	adds	r3, r7, r3
 8001f5a:	8819      	ldrh	r1, [r3, #0]
 8001f5c:	68f8      	ldr	r0, [r7, #12]
 8001f5e:	4b55      	ldr	r3, [pc, #340]	; (80020b4 <HAL_I2C_Master_Transmit+0x208>)
 8001f60:	9300      	str	r3, [sp, #0]
 8001f62:	0023      	movs	r3, r4
 8001f64:	f000 fb74 	bl	8002650 <I2C_TransferConfig>
 8001f68:	e075      	b.n	8002056 <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f6e:	b29a      	uxth	r2, r3
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f78:	b2da      	uxtb	r2, r3
 8001f7a:	2380      	movs	r3, #128	; 0x80
 8001f7c:	049c      	lsls	r4, r3, #18
 8001f7e:	230a      	movs	r3, #10
 8001f80:	18fb      	adds	r3, r7, r3
 8001f82:	8819      	ldrh	r1, [r3, #0]
 8001f84:	68f8      	ldr	r0, [r7, #12]
 8001f86:	4b4b      	ldr	r3, [pc, #300]	; (80020b4 <HAL_I2C_Master_Transmit+0x208>)
 8001f88:	9300      	str	r3, [sp, #0]
 8001f8a:	0023      	movs	r3, r4
 8001f8c:	f000 fb60 	bl	8002650 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001f90:	e061      	b.n	8002056 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f92:	697a      	ldr	r2, [r7, #20]
 8001f94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	0018      	movs	r0, r3
 8001f9a:	f000 f9f8 	bl	800238e <I2C_WaitOnTXISFlagUntilTimeout>
 8001f9e:	1e03      	subs	r3, r0, #0
 8001fa0:	d001      	beq.n	8001fa6 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e081      	b.n	80020aa <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001faa:	781a      	ldrb	r2, [r3, #0]
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fb6:	1c5a      	adds	r2, r3, #1
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fc0:	b29b      	uxth	r3, r3
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	b29a      	uxth	r2, r3
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fce:	3b01      	subs	r3, #1
 8001fd0:	b29a      	uxth	r2, r3
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d03a      	beq.n	8002056 <HAL_I2C_Master_Transmit+0x1aa>
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d136      	bne.n	8002056 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001fe8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001fea:	68f8      	ldr	r0, [r7, #12]
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	9300      	str	r3, [sp, #0]
 8001ff0:	0013      	movs	r3, r2
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	2180      	movs	r1, #128	; 0x80
 8001ff6:	f000 f98b 	bl	8002310 <I2C_WaitOnFlagUntilTimeout>
 8001ffa:	1e03      	subs	r3, r0, #0
 8001ffc:	d001      	beq.n	8002002 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e053      	b.n	80020aa <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002006:	b29b      	uxth	r3, r3
 8002008:	2bff      	cmp	r3, #255	; 0xff
 800200a:	d911      	bls.n	8002030 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	22ff      	movs	r2, #255	; 0xff
 8002010:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002016:	b2da      	uxtb	r2, r3
 8002018:	2380      	movs	r3, #128	; 0x80
 800201a:	045c      	lsls	r4, r3, #17
 800201c:	230a      	movs	r3, #10
 800201e:	18fb      	adds	r3, r7, r3
 8002020:	8819      	ldrh	r1, [r3, #0]
 8002022:	68f8      	ldr	r0, [r7, #12]
 8002024:	2300      	movs	r3, #0
 8002026:	9300      	str	r3, [sp, #0]
 8002028:	0023      	movs	r3, r4
 800202a:	f000 fb11 	bl	8002650 <I2C_TransferConfig>
 800202e:	e012      	b.n	8002056 <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002034:	b29a      	uxth	r2, r3
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800203e:	b2da      	uxtb	r2, r3
 8002040:	2380      	movs	r3, #128	; 0x80
 8002042:	049c      	lsls	r4, r3, #18
 8002044:	230a      	movs	r3, #10
 8002046:	18fb      	adds	r3, r7, r3
 8002048:	8819      	ldrh	r1, [r3, #0]
 800204a:	68f8      	ldr	r0, [r7, #12]
 800204c:	2300      	movs	r3, #0
 800204e:	9300      	str	r3, [sp, #0]
 8002050:	0023      	movs	r3, r4
 8002052:	f000 fafd 	bl	8002650 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800205a:	b29b      	uxth	r3, r3
 800205c:	2b00      	cmp	r3, #0
 800205e:	d198      	bne.n	8001f92 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002060:	697a      	ldr	r2, [r7, #20]
 8002062:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	0018      	movs	r0, r3
 8002068:	f000 f9d0 	bl	800240c <I2C_WaitOnSTOPFlagUntilTimeout>
 800206c:	1e03      	subs	r3, r0, #0
 800206e:	d001      	beq.n	8002074 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8002070:	2301      	movs	r3, #1
 8002072:	e01a      	b.n	80020aa <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	2220      	movs	r2, #32
 800207a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	685a      	ldr	r2, [r3, #4]
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	490c      	ldr	r1, [pc, #48]	; (80020b8 <HAL_I2C_Master_Transmit+0x20c>)
 8002088:	400a      	ands	r2, r1
 800208a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	2241      	movs	r2, #65	; 0x41
 8002090:	2120      	movs	r1, #32
 8002092:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	2242      	movs	r2, #66	; 0x42
 8002098:	2100      	movs	r1, #0
 800209a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2240      	movs	r2, #64	; 0x40
 80020a0:	2100      	movs	r1, #0
 80020a2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80020a4:	2300      	movs	r3, #0
 80020a6:	e000      	b.n	80020aa <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 80020a8:	2302      	movs	r3, #2
  }
}
 80020aa:	0018      	movs	r0, r3
 80020ac:	46bd      	mov	sp, r7
 80020ae:	b007      	add	sp, #28
 80020b0:	bd90      	pop	{r4, r7, pc}
 80020b2:	46c0      	nop			; (mov r8, r8)
 80020b4:	80002000 	.word	0x80002000
 80020b8:	fe00e800 	.word	0xfe00e800

080020bc <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80020bc:	b590      	push	{r4, r7, lr}
 80020be:	b089      	sub	sp, #36	; 0x24
 80020c0:	af02      	add	r7, sp, #8
 80020c2:	60f8      	str	r0, [r7, #12]
 80020c4:	0008      	movs	r0, r1
 80020c6:	607a      	str	r2, [r7, #4]
 80020c8:	0019      	movs	r1, r3
 80020ca:	230a      	movs	r3, #10
 80020cc:	18fb      	adds	r3, r7, r3
 80020ce:	1c02      	adds	r2, r0, #0
 80020d0:	801a      	strh	r2, [r3, #0]
 80020d2:	2308      	movs	r3, #8
 80020d4:	18fb      	adds	r3, r7, r3
 80020d6:	1c0a      	adds	r2, r1, #0
 80020d8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2241      	movs	r2, #65	; 0x41
 80020de:	5c9b      	ldrb	r3, [r3, r2]
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	2b20      	cmp	r3, #32
 80020e4:	d000      	beq.n	80020e8 <HAL_I2C_Master_Receive+0x2c>
 80020e6:	e0e8      	b.n	80022ba <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	2240      	movs	r2, #64	; 0x40
 80020ec:	5c9b      	ldrb	r3, [r3, r2]
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d101      	bne.n	80020f6 <HAL_I2C_Master_Receive+0x3a>
 80020f2:	2302      	movs	r3, #2
 80020f4:	e0e2      	b.n	80022bc <HAL_I2C_Master_Receive+0x200>
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	2240      	movs	r2, #64	; 0x40
 80020fa:	2101      	movs	r1, #1
 80020fc:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80020fe:	f7ff fbc9 	bl	8001894 <HAL_GetTick>
 8002102:	0003      	movs	r3, r0
 8002104:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002106:	2380      	movs	r3, #128	; 0x80
 8002108:	0219      	lsls	r1, r3, #8
 800210a:	68f8      	ldr	r0, [r7, #12]
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	9300      	str	r3, [sp, #0]
 8002110:	2319      	movs	r3, #25
 8002112:	2201      	movs	r2, #1
 8002114:	f000 f8fc 	bl	8002310 <I2C_WaitOnFlagUntilTimeout>
 8002118:	1e03      	subs	r3, r0, #0
 800211a:	d001      	beq.n	8002120 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 800211c:	2301      	movs	r3, #1
 800211e:	e0cd      	b.n	80022bc <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2241      	movs	r2, #65	; 0x41
 8002124:	2122      	movs	r1, #34	; 0x22
 8002126:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2242      	movs	r2, #66	; 0x42
 800212c:	2110      	movs	r1, #16
 800212e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2200      	movs	r2, #0
 8002134:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	687a      	ldr	r2, [r7, #4]
 800213a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	2208      	movs	r2, #8
 8002140:	18ba      	adds	r2, r7, r2
 8002142:	8812      	ldrh	r2, [r2, #0]
 8002144:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	2200      	movs	r2, #0
 800214a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002150:	b29b      	uxth	r3, r3
 8002152:	2bff      	cmp	r3, #255	; 0xff
 8002154:	d911      	bls.n	800217a <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	22ff      	movs	r2, #255	; 0xff
 800215a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002160:	b2da      	uxtb	r2, r3
 8002162:	2380      	movs	r3, #128	; 0x80
 8002164:	045c      	lsls	r4, r3, #17
 8002166:	230a      	movs	r3, #10
 8002168:	18fb      	adds	r3, r7, r3
 800216a:	8819      	ldrh	r1, [r3, #0]
 800216c:	68f8      	ldr	r0, [r7, #12]
 800216e:	4b55      	ldr	r3, [pc, #340]	; (80022c4 <HAL_I2C_Master_Receive+0x208>)
 8002170:	9300      	str	r3, [sp, #0]
 8002172:	0023      	movs	r3, r4
 8002174:	f000 fa6c 	bl	8002650 <I2C_TransferConfig>
 8002178:	e076      	b.n	8002268 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800217e:	b29a      	uxth	r2, r3
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002188:	b2da      	uxtb	r2, r3
 800218a:	2380      	movs	r3, #128	; 0x80
 800218c:	049c      	lsls	r4, r3, #18
 800218e:	230a      	movs	r3, #10
 8002190:	18fb      	adds	r3, r7, r3
 8002192:	8819      	ldrh	r1, [r3, #0]
 8002194:	68f8      	ldr	r0, [r7, #12]
 8002196:	4b4b      	ldr	r3, [pc, #300]	; (80022c4 <HAL_I2C_Master_Receive+0x208>)
 8002198:	9300      	str	r3, [sp, #0]
 800219a:	0023      	movs	r3, r4
 800219c:	f000 fa58 	bl	8002650 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80021a0:	e062      	b.n	8002268 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021a2:	697a      	ldr	r2, [r7, #20]
 80021a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	0018      	movs	r0, r3
 80021aa:	f000 f96b 	bl	8002484 <I2C_WaitOnRXNEFlagUntilTimeout>
 80021ae:	1e03      	subs	r3, r0, #0
 80021b0:	d001      	beq.n	80021b6 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e082      	b.n	80022bc <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c0:	b2d2      	uxtb	r2, r2
 80021c2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c8:	1c5a      	adds	r2, r3, #1
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021d2:	3b01      	subs	r3, #1
 80021d4:	b29a      	uxth	r2, r3
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021de:	b29b      	uxth	r3, r3
 80021e0:	3b01      	subs	r3, #1
 80021e2:	b29a      	uxth	r2, r3
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021ec:	b29b      	uxth	r3, r3
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d03a      	beq.n	8002268 <HAL_I2C_Master_Receive+0x1ac>
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d136      	bne.n	8002268 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80021fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80021fc:	68f8      	ldr	r0, [r7, #12]
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	9300      	str	r3, [sp, #0]
 8002202:	0013      	movs	r3, r2
 8002204:	2200      	movs	r2, #0
 8002206:	2180      	movs	r1, #128	; 0x80
 8002208:	f000 f882 	bl	8002310 <I2C_WaitOnFlagUntilTimeout>
 800220c:	1e03      	subs	r3, r0, #0
 800220e:	d001      	beq.n	8002214 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	e053      	b.n	80022bc <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002218:	b29b      	uxth	r3, r3
 800221a:	2bff      	cmp	r3, #255	; 0xff
 800221c:	d911      	bls.n	8002242 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	22ff      	movs	r2, #255	; 0xff
 8002222:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002228:	b2da      	uxtb	r2, r3
 800222a:	2380      	movs	r3, #128	; 0x80
 800222c:	045c      	lsls	r4, r3, #17
 800222e:	230a      	movs	r3, #10
 8002230:	18fb      	adds	r3, r7, r3
 8002232:	8819      	ldrh	r1, [r3, #0]
 8002234:	68f8      	ldr	r0, [r7, #12]
 8002236:	2300      	movs	r3, #0
 8002238:	9300      	str	r3, [sp, #0]
 800223a:	0023      	movs	r3, r4
 800223c:	f000 fa08 	bl	8002650 <I2C_TransferConfig>
 8002240:	e012      	b.n	8002268 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002246:	b29a      	uxth	r2, r3
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002250:	b2da      	uxtb	r2, r3
 8002252:	2380      	movs	r3, #128	; 0x80
 8002254:	049c      	lsls	r4, r3, #18
 8002256:	230a      	movs	r3, #10
 8002258:	18fb      	adds	r3, r7, r3
 800225a:	8819      	ldrh	r1, [r3, #0]
 800225c:	68f8      	ldr	r0, [r7, #12]
 800225e:	2300      	movs	r3, #0
 8002260:	9300      	str	r3, [sp, #0]
 8002262:	0023      	movs	r3, r4
 8002264:	f000 f9f4 	bl	8002650 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800226c:	b29b      	uxth	r3, r3
 800226e:	2b00      	cmp	r3, #0
 8002270:	d197      	bne.n	80021a2 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002272:	697a      	ldr	r2, [r7, #20]
 8002274:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	0018      	movs	r0, r3
 800227a:	f000 f8c7 	bl	800240c <I2C_WaitOnSTOPFlagUntilTimeout>
 800227e:	1e03      	subs	r3, r0, #0
 8002280:	d001      	beq.n	8002286 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e01a      	b.n	80022bc <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	2220      	movs	r2, #32
 800228c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	685a      	ldr	r2, [r3, #4]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	490b      	ldr	r1, [pc, #44]	; (80022c8 <HAL_I2C_Master_Receive+0x20c>)
 800229a:	400a      	ands	r2, r1
 800229c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	2241      	movs	r2, #65	; 0x41
 80022a2:	2120      	movs	r1, #32
 80022a4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	2242      	movs	r2, #66	; 0x42
 80022aa:	2100      	movs	r1, #0
 80022ac:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2240      	movs	r2, #64	; 0x40
 80022b2:	2100      	movs	r1, #0
 80022b4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80022b6:	2300      	movs	r3, #0
 80022b8:	e000      	b.n	80022bc <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 80022ba:	2302      	movs	r3, #2
  }
}
 80022bc:	0018      	movs	r0, r3
 80022be:	46bd      	mov	sp, r7
 80022c0:	b007      	add	sp, #28
 80022c2:	bd90      	pop	{r4, r7, pc}
 80022c4:	80002400 	.word	0x80002400
 80022c8:	fe00e800 	.word	0xfe00e800

080022cc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	699b      	ldr	r3, [r3, #24]
 80022da:	2202      	movs	r2, #2
 80022dc:	4013      	ands	r3, r2
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d103      	bne.n	80022ea <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	2200      	movs	r2, #0
 80022e8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	699b      	ldr	r3, [r3, #24]
 80022f0:	2201      	movs	r2, #1
 80022f2:	4013      	ands	r3, r2
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d007      	beq.n	8002308 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	699a      	ldr	r2, [r3, #24]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	2101      	movs	r1, #1
 8002304:	430a      	orrs	r2, r1
 8002306:	619a      	str	r2, [r3, #24]
  }
}
 8002308:	46c0      	nop			; (mov r8, r8)
 800230a:	46bd      	mov	sp, r7
 800230c:	b002      	add	sp, #8
 800230e:	bd80      	pop	{r7, pc}

08002310 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	60f8      	str	r0, [r7, #12]
 8002318:	60b9      	str	r1, [r7, #8]
 800231a:	603b      	str	r3, [r7, #0]
 800231c:	1dfb      	adds	r3, r7, #7
 800231e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002320:	e021      	b.n	8002366 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	3301      	adds	r3, #1
 8002326:	d01e      	beq.n	8002366 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002328:	f7ff fab4 	bl	8001894 <HAL_GetTick>
 800232c:	0002      	movs	r2, r0
 800232e:	69bb      	ldr	r3, [r7, #24]
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	683a      	ldr	r2, [r7, #0]
 8002334:	429a      	cmp	r2, r3
 8002336:	d302      	bcc.n	800233e <I2C_WaitOnFlagUntilTimeout+0x2e>
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d113      	bne.n	8002366 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002342:	2220      	movs	r2, #32
 8002344:	431a      	orrs	r2, r3
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	2241      	movs	r2, #65	; 0x41
 800234e:	2120      	movs	r1, #32
 8002350:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	2242      	movs	r2, #66	; 0x42
 8002356:	2100      	movs	r1, #0
 8002358:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	2240      	movs	r2, #64	; 0x40
 800235e:	2100      	movs	r1, #0
 8002360:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e00f      	b.n	8002386 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	699b      	ldr	r3, [r3, #24]
 800236c:	68ba      	ldr	r2, [r7, #8]
 800236e:	4013      	ands	r3, r2
 8002370:	68ba      	ldr	r2, [r7, #8]
 8002372:	1ad3      	subs	r3, r2, r3
 8002374:	425a      	negs	r2, r3
 8002376:	4153      	adcs	r3, r2
 8002378:	b2db      	uxtb	r3, r3
 800237a:	001a      	movs	r2, r3
 800237c:	1dfb      	adds	r3, r7, #7
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	429a      	cmp	r2, r3
 8002382:	d0ce      	beq.n	8002322 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002384:	2300      	movs	r3, #0
}
 8002386:	0018      	movs	r0, r3
 8002388:	46bd      	mov	sp, r7
 800238a:	b004      	add	sp, #16
 800238c:	bd80      	pop	{r7, pc}

0800238e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800238e:	b580      	push	{r7, lr}
 8002390:	b084      	sub	sp, #16
 8002392:	af00      	add	r7, sp, #0
 8002394:	60f8      	str	r0, [r7, #12]
 8002396:	60b9      	str	r1, [r7, #8]
 8002398:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800239a:	e02b      	b.n	80023f4 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	68b9      	ldr	r1, [r7, #8]
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	0018      	movs	r0, r3
 80023a4:	f000 f8da 	bl	800255c <I2C_IsAcknowledgeFailed>
 80023a8:	1e03      	subs	r3, r0, #0
 80023aa:	d001      	beq.n	80023b0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e029      	b.n	8002404 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	3301      	adds	r3, #1
 80023b4:	d01e      	beq.n	80023f4 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023b6:	f7ff fa6d 	bl	8001894 <HAL_GetTick>
 80023ba:	0002      	movs	r2, r0
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	68ba      	ldr	r2, [r7, #8]
 80023c2:	429a      	cmp	r2, r3
 80023c4:	d302      	bcc.n	80023cc <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80023c6:	68bb      	ldr	r3, [r7, #8]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d113      	bne.n	80023f4 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023d0:	2220      	movs	r2, #32
 80023d2:	431a      	orrs	r2, r3
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2241      	movs	r2, #65	; 0x41
 80023dc:	2120      	movs	r1, #32
 80023de:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2242      	movs	r2, #66	; 0x42
 80023e4:	2100      	movs	r1, #0
 80023e6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2240      	movs	r2, #64	; 0x40
 80023ec:	2100      	movs	r1, #0
 80023ee:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e007      	b.n	8002404 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	699b      	ldr	r3, [r3, #24]
 80023fa:	2202      	movs	r2, #2
 80023fc:	4013      	ands	r3, r2
 80023fe:	2b02      	cmp	r3, #2
 8002400:	d1cc      	bne.n	800239c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002402:	2300      	movs	r3, #0
}
 8002404:	0018      	movs	r0, r3
 8002406:	46bd      	mov	sp, r7
 8002408:	b004      	add	sp, #16
 800240a:	bd80      	pop	{r7, pc}

0800240c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b084      	sub	sp, #16
 8002410:	af00      	add	r7, sp, #0
 8002412:	60f8      	str	r0, [r7, #12]
 8002414:	60b9      	str	r1, [r7, #8]
 8002416:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002418:	e028      	b.n	800246c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	68b9      	ldr	r1, [r7, #8]
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	0018      	movs	r0, r3
 8002422:	f000 f89b 	bl	800255c <I2C_IsAcknowledgeFailed>
 8002426:	1e03      	subs	r3, r0, #0
 8002428:	d001      	beq.n	800242e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e026      	b.n	800247c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800242e:	f7ff fa31 	bl	8001894 <HAL_GetTick>
 8002432:	0002      	movs	r2, r0
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	68ba      	ldr	r2, [r7, #8]
 800243a:	429a      	cmp	r2, r3
 800243c:	d302      	bcc.n	8002444 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d113      	bne.n	800246c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002448:	2220      	movs	r2, #32
 800244a:	431a      	orrs	r2, r3
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	2241      	movs	r2, #65	; 0x41
 8002454:	2120      	movs	r1, #32
 8002456:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2242      	movs	r2, #66	; 0x42
 800245c:	2100      	movs	r1, #0
 800245e:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2240      	movs	r2, #64	; 0x40
 8002464:	2100      	movs	r1, #0
 8002466:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	e007      	b.n	800247c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	699b      	ldr	r3, [r3, #24]
 8002472:	2220      	movs	r2, #32
 8002474:	4013      	ands	r3, r2
 8002476:	2b20      	cmp	r3, #32
 8002478:	d1cf      	bne.n	800241a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800247a:	2300      	movs	r3, #0
}
 800247c:	0018      	movs	r0, r3
 800247e:	46bd      	mov	sp, r7
 8002480:	b004      	add	sp, #16
 8002482:	bd80      	pop	{r7, pc}

08002484 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	60f8      	str	r0, [r7, #12]
 800248c:	60b9      	str	r1, [r7, #8]
 800248e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002490:	e055      	b.n	800253e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002492:	687a      	ldr	r2, [r7, #4]
 8002494:	68b9      	ldr	r1, [r7, #8]
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	0018      	movs	r0, r3
 800249a:	f000 f85f 	bl	800255c <I2C_IsAcknowledgeFailed>
 800249e:	1e03      	subs	r3, r0, #0
 80024a0:	d001      	beq.n	80024a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e053      	b.n	800254e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	699b      	ldr	r3, [r3, #24]
 80024ac:	2220      	movs	r2, #32
 80024ae:	4013      	ands	r3, r2
 80024b0:	2b20      	cmp	r3, #32
 80024b2:	d129      	bne.n	8002508 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	699b      	ldr	r3, [r3, #24]
 80024ba:	2204      	movs	r2, #4
 80024bc:	4013      	ands	r3, r2
 80024be:	2b04      	cmp	r3, #4
 80024c0:	d105      	bne.n	80024ce <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d001      	beq.n	80024ce <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80024ca:	2300      	movs	r3, #0
 80024cc:	e03f      	b.n	800254e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	2220      	movs	r2, #32
 80024d4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	685a      	ldr	r2, [r3, #4]
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	491d      	ldr	r1, [pc, #116]	; (8002558 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 80024e2:	400a      	ands	r2, r1
 80024e4:	605a      	str	r2, [r3, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	2200      	movs	r2, #0
 80024ea:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2241      	movs	r2, #65	; 0x41
 80024f0:	2120      	movs	r1, #32
 80024f2:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2242      	movs	r2, #66	; 0x42
 80024f8:	2100      	movs	r1, #0
 80024fa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2240      	movs	r2, #64	; 0x40
 8002500:	2100      	movs	r1, #0
 8002502:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e022      	b.n	800254e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002508:	f7ff f9c4 	bl	8001894 <HAL_GetTick>
 800250c:	0002      	movs	r2, r0
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	1ad3      	subs	r3, r2, r3
 8002512:	68ba      	ldr	r2, [r7, #8]
 8002514:	429a      	cmp	r2, r3
 8002516:	d302      	bcc.n	800251e <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d10f      	bne.n	800253e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002522:	2220      	movs	r2, #32
 8002524:	431a      	orrs	r2, r3
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	2241      	movs	r2, #65	; 0x41
 800252e:	2120      	movs	r1, #32
 8002530:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2240      	movs	r2, #64	; 0x40
 8002536:	2100      	movs	r1, #0
 8002538:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e007      	b.n	800254e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	699b      	ldr	r3, [r3, #24]
 8002544:	2204      	movs	r2, #4
 8002546:	4013      	ands	r3, r2
 8002548:	2b04      	cmp	r3, #4
 800254a:	d1a2      	bne.n	8002492 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800254c:	2300      	movs	r3, #0
}
 800254e:	0018      	movs	r0, r3
 8002550:	46bd      	mov	sp, r7
 8002552:	b004      	add	sp, #16
 8002554:	bd80      	pop	{r7, pc}
 8002556:	46c0      	nop			; (mov r8, r8)
 8002558:	fe00e800 	.word	0xfe00e800

0800255c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	60b9      	str	r1, [r7, #8]
 8002566:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	699b      	ldr	r3, [r3, #24]
 800256e:	2210      	movs	r2, #16
 8002570:	4013      	ands	r3, r2
 8002572:	2b10      	cmp	r3, #16
 8002574:	d164      	bne.n	8002640 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	685a      	ldr	r2, [r3, #4]
 800257c:	2380      	movs	r3, #128	; 0x80
 800257e:	049b      	lsls	r3, r3, #18
 8002580:	401a      	ands	r2, r3
 8002582:	2380      	movs	r3, #128	; 0x80
 8002584:	049b      	lsls	r3, r3, #18
 8002586:	429a      	cmp	r2, r3
 8002588:	d02b      	beq.n	80025e2 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	685a      	ldr	r2, [r3, #4]
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	2180      	movs	r1, #128	; 0x80
 8002596:	01c9      	lsls	r1, r1, #7
 8002598:	430a      	orrs	r2, r1
 800259a:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800259c:	e021      	b.n	80025e2 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	3301      	adds	r3, #1
 80025a2:	d01e      	beq.n	80025e2 <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025a4:	f7ff f976 	bl	8001894 <HAL_GetTick>
 80025a8:	0002      	movs	r2, r0
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	68ba      	ldr	r2, [r7, #8]
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d302      	bcc.n	80025ba <I2C_IsAcknowledgeFailed+0x5e>
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d113      	bne.n	80025e2 <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025be:	2220      	movs	r2, #32
 80025c0:	431a      	orrs	r2, r3
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2241      	movs	r2, #65	; 0x41
 80025ca:	2120      	movs	r1, #32
 80025cc:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2242      	movs	r2, #66	; 0x42
 80025d2:	2100      	movs	r1, #0
 80025d4:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2240      	movs	r2, #64	; 0x40
 80025da:	2100      	movs	r1, #0
 80025dc:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	e02f      	b.n	8002642 <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	699b      	ldr	r3, [r3, #24]
 80025e8:	2220      	movs	r2, #32
 80025ea:	4013      	ands	r3, r2
 80025ec:	2b20      	cmp	r3, #32
 80025ee:	d1d6      	bne.n	800259e <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	2210      	movs	r2, #16
 80025f6:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2220      	movs	r2, #32
 80025fe:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	0018      	movs	r0, r3
 8002604:	f7ff fe62 	bl	80022cc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	685a      	ldr	r2, [r3, #4]
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	490e      	ldr	r1, [pc, #56]	; (800264c <I2C_IsAcknowledgeFailed+0xf0>)
 8002614:	400a      	ands	r2, r1
 8002616:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800261c:	2204      	movs	r2, #4
 800261e:	431a      	orrs	r2, r3
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	2241      	movs	r2, #65	; 0x41
 8002628:	2120      	movs	r1, #32
 800262a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	2242      	movs	r2, #66	; 0x42
 8002630:	2100      	movs	r1, #0
 8002632:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	2240      	movs	r2, #64	; 0x40
 8002638:	2100      	movs	r1, #0
 800263a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800263c:	2301      	movs	r3, #1
 800263e:	e000      	b.n	8002642 <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8002640:	2300      	movs	r3, #0
}
 8002642:	0018      	movs	r0, r3
 8002644:	46bd      	mov	sp, r7
 8002646:	b004      	add	sp, #16
 8002648:	bd80      	pop	{r7, pc}
 800264a:	46c0      	nop			; (mov r8, r8)
 800264c:	fe00e800 	.word	0xfe00e800

08002650 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002650:	b590      	push	{r4, r7, lr}
 8002652:	b085      	sub	sp, #20
 8002654:	af00      	add	r7, sp, #0
 8002656:	60f8      	str	r0, [r7, #12]
 8002658:	0008      	movs	r0, r1
 800265a:	0011      	movs	r1, r2
 800265c:	607b      	str	r3, [r7, #4]
 800265e:	240a      	movs	r4, #10
 8002660:	193b      	adds	r3, r7, r4
 8002662:	1c02      	adds	r2, r0, #0
 8002664:	801a      	strh	r2, [r3, #0]
 8002666:	2009      	movs	r0, #9
 8002668:	183b      	adds	r3, r7, r0
 800266a:	1c0a      	adds	r2, r1, #0
 800266c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	6a3a      	ldr	r2, [r7, #32]
 8002676:	0d51      	lsrs	r1, r2, #21
 8002678:	2280      	movs	r2, #128	; 0x80
 800267a:	00d2      	lsls	r2, r2, #3
 800267c:	400a      	ands	r2, r1
 800267e:	490e      	ldr	r1, [pc, #56]	; (80026b8 <I2C_TransferConfig+0x68>)
 8002680:	430a      	orrs	r2, r1
 8002682:	43d2      	mvns	r2, r2
 8002684:	401a      	ands	r2, r3
 8002686:	0011      	movs	r1, r2
 8002688:	193b      	adds	r3, r7, r4
 800268a:	881b      	ldrh	r3, [r3, #0]
 800268c:	059b      	lsls	r3, r3, #22
 800268e:	0d9a      	lsrs	r2, r3, #22
 8002690:	183b      	adds	r3, r7, r0
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	0418      	lsls	r0, r3, #16
 8002696:	23ff      	movs	r3, #255	; 0xff
 8002698:	041b      	lsls	r3, r3, #16
 800269a:	4003      	ands	r3, r0
 800269c:	431a      	orrs	r2, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	431a      	orrs	r2, r3
 80026a2:	6a3b      	ldr	r3, [r7, #32]
 80026a4:	431a      	orrs	r2, r3
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	430a      	orrs	r2, r1
 80026ac:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 80026ae:	46c0      	nop			; (mov r8, r8)
 80026b0:	46bd      	mov	sp, r7
 80026b2:	b005      	add	sp, #20
 80026b4:	bd90      	pop	{r4, r7, pc}
 80026b6:	46c0      	nop			; (mov r8, r8)
 80026b8:	03ff63ff 	.word	0x03ff63ff

080026bc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b082      	sub	sp, #8
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2241      	movs	r2, #65	; 0x41
 80026ca:	5c9b      	ldrb	r3, [r3, r2]
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	2b20      	cmp	r3, #32
 80026d0:	d138      	bne.n	8002744 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2240      	movs	r2, #64	; 0x40
 80026d6:	5c9b      	ldrb	r3, [r3, r2]
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d101      	bne.n	80026e0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80026dc:	2302      	movs	r3, #2
 80026de:	e032      	b.n	8002746 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2240      	movs	r2, #64	; 0x40
 80026e4:	2101      	movs	r1, #1
 80026e6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2241      	movs	r2, #65	; 0x41
 80026ec:	2124      	movs	r1, #36	; 0x24
 80026ee:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	2101      	movs	r1, #1
 80026fc:	438a      	bics	r2, r1
 80026fe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4911      	ldr	r1, [pc, #68]	; (8002750 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800270c:	400a      	ands	r2, r1
 800270e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	6819      	ldr	r1, [r3, #0]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	683a      	ldr	r2, [r7, #0]
 800271c:	430a      	orrs	r2, r1
 800271e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	2101      	movs	r1, #1
 800272c:	430a      	orrs	r2, r1
 800272e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2241      	movs	r2, #65	; 0x41
 8002734:	2120      	movs	r1, #32
 8002736:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2240      	movs	r2, #64	; 0x40
 800273c:	2100      	movs	r1, #0
 800273e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002740:	2300      	movs	r3, #0
 8002742:	e000      	b.n	8002746 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002744:	2302      	movs	r3, #2
  }
}
 8002746:	0018      	movs	r0, r3
 8002748:	46bd      	mov	sp, r7
 800274a:	b002      	add	sp, #8
 800274c:	bd80      	pop	{r7, pc}
 800274e:	46c0      	nop			; (mov r8, r8)
 8002750:	ffffefff 	.word	0xffffefff

08002754 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
 800275c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2241      	movs	r2, #65	; 0x41
 8002762:	5c9b      	ldrb	r3, [r3, r2]
 8002764:	b2db      	uxtb	r3, r3
 8002766:	2b20      	cmp	r3, #32
 8002768:	d139      	bne.n	80027de <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2240      	movs	r2, #64	; 0x40
 800276e:	5c9b      	ldrb	r3, [r3, r2]
 8002770:	2b01      	cmp	r3, #1
 8002772:	d101      	bne.n	8002778 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002774:	2302      	movs	r3, #2
 8002776:	e033      	b.n	80027e0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2240      	movs	r2, #64	; 0x40
 800277c:	2101      	movs	r1, #1
 800277e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2241      	movs	r2, #65	; 0x41
 8002784:	2124      	movs	r1, #36	; 0x24
 8002786:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	2101      	movs	r1, #1
 8002794:	438a      	bics	r2, r1
 8002796:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	4a11      	ldr	r2, [pc, #68]	; (80027e8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80027a4:	4013      	ands	r3, r2
 80027a6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	021b      	lsls	r3, r3, #8
 80027ac:	68fa      	ldr	r2, [r7, #12]
 80027ae:	4313      	orrs	r3, r2
 80027b0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	68fa      	ldr	r2, [r7, #12]
 80027b8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2101      	movs	r1, #1
 80027c6:	430a      	orrs	r2, r1
 80027c8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2241      	movs	r2, #65	; 0x41
 80027ce:	2120      	movs	r1, #32
 80027d0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2240      	movs	r2, #64	; 0x40
 80027d6:	2100      	movs	r1, #0
 80027d8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80027da:	2300      	movs	r3, #0
 80027dc:	e000      	b.n	80027e0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80027de:	2302      	movs	r3, #2
  }
}
 80027e0:	0018      	movs	r0, r3
 80027e2:	46bd      	mov	sp, r7
 80027e4:	b004      	add	sp, #16
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	fffff0ff 	.word	0xfffff0ff

080027ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027ec:	b5b0      	push	{r4, r5, r7, lr}
 80027ee:	b08a      	sub	sp, #40	; 0x28
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d102      	bne.n	8002800 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	f000 fb6c 	bl	8002ed8 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002800:	4bc8      	ldr	r3, [pc, #800]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	220c      	movs	r2, #12
 8002806:	4013      	ands	r3, r2
 8002808:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800280a:	4bc6      	ldr	r3, [pc, #792]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 800280c:	68da      	ldr	r2, [r3, #12]
 800280e:	2380      	movs	r3, #128	; 0x80
 8002810:	025b      	lsls	r3, r3, #9
 8002812:	4013      	ands	r3, r2
 8002814:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	2201      	movs	r2, #1
 800281c:	4013      	ands	r3, r2
 800281e:	d100      	bne.n	8002822 <HAL_RCC_OscConfig+0x36>
 8002820:	e07d      	b.n	800291e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	2b08      	cmp	r3, #8
 8002826:	d007      	beq.n	8002838 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002828:	69fb      	ldr	r3, [r7, #28]
 800282a:	2b0c      	cmp	r3, #12
 800282c:	d112      	bne.n	8002854 <HAL_RCC_OscConfig+0x68>
 800282e:	69ba      	ldr	r2, [r7, #24]
 8002830:	2380      	movs	r3, #128	; 0x80
 8002832:	025b      	lsls	r3, r3, #9
 8002834:	429a      	cmp	r2, r3
 8002836:	d10d      	bne.n	8002854 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002838:	4bba      	ldr	r3, [pc, #744]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	2380      	movs	r3, #128	; 0x80
 800283e:	029b      	lsls	r3, r3, #10
 8002840:	4013      	ands	r3, r2
 8002842:	d100      	bne.n	8002846 <HAL_RCC_OscConfig+0x5a>
 8002844:	e06a      	b.n	800291c <HAL_RCC_OscConfig+0x130>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d166      	bne.n	800291c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	f000 fb42 	bl	8002ed8 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	685a      	ldr	r2, [r3, #4]
 8002858:	2380      	movs	r3, #128	; 0x80
 800285a:	025b      	lsls	r3, r3, #9
 800285c:	429a      	cmp	r2, r3
 800285e:	d107      	bne.n	8002870 <HAL_RCC_OscConfig+0x84>
 8002860:	4bb0      	ldr	r3, [pc, #704]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	4baf      	ldr	r3, [pc, #700]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 8002866:	2180      	movs	r1, #128	; 0x80
 8002868:	0249      	lsls	r1, r1, #9
 800286a:	430a      	orrs	r2, r1
 800286c:	601a      	str	r2, [r3, #0]
 800286e:	e027      	b.n	80028c0 <HAL_RCC_OscConfig+0xd4>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	685a      	ldr	r2, [r3, #4]
 8002874:	23a0      	movs	r3, #160	; 0xa0
 8002876:	02db      	lsls	r3, r3, #11
 8002878:	429a      	cmp	r2, r3
 800287a:	d10e      	bne.n	800289a <HAL_RCC_OscConfig+0xae>
 800287c:	4ba9      	ldr	r3, [pc, #676]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	4ba8      	ldr	r3, [pc, #672]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 8002882:	2180      	movs	r1, #128	; 0x80
 8002884:	02c9      	lsls	r1, r1, #11
 8002886:	430a      	orrs	r2, r1
 8002888:	601a      	str	r2, [r3, #0]
 800288a:	4ba6      	ldr	r3, [pc, #664]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	4ba5      	ldr	r3, [pc, #660]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 8002890:	2180      	movs	r1, #128	; 0x80
 8002892:	0249      	lsls	r1, r1, #9
 8002894:	430a      	orrs	r2, r1
 8002896:	601a      	str	r2, [r3, #0]
 8002898:	e012      	b.n	80028c0 <HAL_RCC_OscConfig+0xd4>
 800289a:	4ba2      	ldr	r3, [pc, #648]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	4ba1      	ldr	r3, [pc, #644]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 80028a0:	49a1      	ldr	r1, [pc, #644]	; (8002b28 <HAL_RCC_OscConfig+0x33c>)
 80028a2:	400a      	ands	r2, r1
 80028a4:	601a      	str	r2, [r3, #0]
 80028a6:	4b9f      	ldr	r3, [pc, #636]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	2380      	movs	r3, #128	; 0x80
 80028ac:	025b      	lsls	r3, r3, #9
 80028ae:	4013      	ands	r3, r2
 80028b0:	60fb      	str	r3, [r7, #12]
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	4b9b      	ldr	r3, [pc, #620]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	4b9a      	ldr	r3, [pc, #616]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 80028ba:	499c      	ldr	r1, [pc, #624]	; (8002b2c <HAL_RCC_OscConfig+0x340>)
 80028bc:	400a      	ands	r2, r1
 80028be:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d014      	beq.n	80028f2 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c8:	f7fe ffe4 	bl	8001894 <HAL_GetTick>
 80028cc:	0003      	movs	r3, r0
 80028ce:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80028d0:	e008      	b.n	80028e4 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028d2:	f7fe ffdf 	bl	8001894 <HAL_GetTick>
 80028d6:	0002      	movs	r2, r0
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	1ad3      	subs	r3, r2, r3
 80028dc:	2b64      	cmp	r3, #100	; 0x64
 80028de:	d901      	bls.n	80028e4 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80028e0:	2303      	movs	r3, #3
 80028e2:	e2f9      	b.n	8002ed8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80028e4:	4b8f      	ldr	r3, [pc, #572]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	2380      	movs	r3, #128	; 0x80
 80028ea:	029b      	lsls	r3, r3, #10
 80028ec:	4013      	ands	r3, r2
 80028ee:	d0f0      	beq.n	80028d2 <HAL_RCC_OscConfig+0xe6>
 80028f0:	e015      	b.n	800291e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028f2:	f7fe ffcf 	bl	8001894 <HAL_GetTick>
 80028f6:	0003      	movs	r3, r0
 80028f8:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80028fa:	e008      	b.n	800290e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028fc:	f7fe ffca 	bl	8001894 <HAL_GetTick>
 8002900:	0002      	movs	r2, r0
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	1ad3      	subs	r3, r2, r3
 8002906:	2b64      	cmp	r3, #100	; 0x64
 8002908:	d901      	bls.n	800290e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800290a:	2303      	movs	r3, #3
 800290c:	e2e4      	b.n	8002ed8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800290e:	4b85      	ldr	r3, [pc, #532]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	2380      	movs	r3, #128	; 0x80
 8002914:	029b      	lsls	r3, r3, #10
 8002916:	4013      	ands	r3, r2
 8002918:	d1f0      	bne.n	80028fc <HAL_RCC_OscConfig+0x110>
 800291a:	e000      	b.n	800291e <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800291c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2202      	movs	r2, #2
 8002924:	4013      	ands	r3, r2
 8002926:	d100      	bne.n	800292a <HAL_RCC_OscConfig+0x13e>
 8002928:	e099      	b.n	8002a5e <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8002930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002932:	2220      	movs	r2, #32
 8002934:	4013      	ands	r3, r2
 8002936:	d009      	beq.n	800294c <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8002938:	4b7a      	ldr	r3, [pc, #488]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	4b79      	ldr	r3, [pc, #484]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 800293e:	2120      	movs	r1, #32
 8002940:	430a      	orrs	r2, r1
 8002942:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8002944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002946:	2220      	movs	r2, #32
 8002948:	4393      	bics	r3, r2
 800294a:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800294c:	69fb      	ldr	r3, [r7, #28]
 800294e:	2b04      	cmp	r3, #4
 8002950:	d005      	beq.n	800295e <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	2b0c      	cmp	r3, #12
 8002956:	d13e      	bne.n	80029d6 <HAL_RCC_OscConfig+0x1ea>
 8002958:	69bb      	ldr	r3, [r7, #24]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d13b      	bne.n	80029d6 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800295e:	4b71      	ldr	r3, [pc, #452]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	2204      	movs	r2, #4
 8002964:	4013      	ands	r3, r2
 8002966:	d004      	beq.n	8002972 <HAL_RCC_OscConfig+0x186>
 8002968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296a:	2b00      	cmp	r3, #0
 800296c:	d101      	bne.n	8002972 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	e2b2      	b.n	8002ed8 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002972:	4b6c      	ldr	r3, [pc, #432]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	4a6e      	ldr	r2, [pc, #440]	; (8002b30 <HAL_RCC_OscConfig+0x344>)
 8002978:	4013      	ands	r3, r2
 800297a:	0019      	movs	r1, r3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	691b      	ldr	r3, [r3, #16]
 8002980:	021a      	lsls	r2, r3, #8
 8002982:	4b68      	ldr	r3, [pc, #416]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 8002984:	430a      	orrs	r2, r1
 8002986:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002988:	4b66      	ldr	r3, [pc, #408]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	2209      	movs	r2, #9
 800298e:	4393      	bics	r3, r2
 8002990:	0019      	movs	r1, r3
 8002992:	4b64      	ldr	r3, [pc, #400]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 8002994:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002996:	430a      	orrs	r2, r1
 8002998:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800299a:	f000 fbeb 	bl	8003174 <HAL_RCC_GetSysClockFreq>
 800299e:	0001      	movs	r1, r0
 80029a0:	4b60      	ldr	r3, [pc, #384]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	091b      	lsrs	r3, r3, #4
 80029a6:	220f      	movs	r2, #15
 80029a8:	4013      	ands	r3, r2
 80029aa:	4a62      	ldr	r2, [pc, #392]	; (8002b34 <HAL_RCC_OscConfig+0x348>)
 80029ac:	5cd3      	ldrb	r3, [r2, r3]
 80029ae:	000a      	movs	r2, r1
 80029b0:	40da      	lsrs	r2, r3
 80029b2:	4b61      	ldr	r3, [pc, #388]	; (8002b38 <HAL_RCC_OscConfig+0x34c>)
 80029b4:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80029b6:	4b61      	ldr	r3, [pc, #388]	; (8002b3c <HAL_RCC_OscConfig+0x350>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	2513      	movs	r5, #19
 80029bc:	197c      	adds	r4, r7, r5
 80029be:	0018      	movs	r0, r3
 80029c0:	f7fe ff22 	bl	8001808 <HAL_InitTick>
 80029c4:	0003      	movs	r3, r0
 80029c6:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80029c8:	197b      	adds	r3, r7, r5
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d046      	beq.n	8002a5e <HAL_RCC_OscConfig+0x272>
      {
        return status;
 80029d0:	197b      	adds	r3, r7, r5
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	e280      	b.n	8002ed8 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80029d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d027      	beq.n	8002a2c <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80029dc:	4b51      	ldr	r3, [pc, #324]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2209      	movs	r2, #9
 80029e2:	4393      	bics	r3, r2
 80029e4:	0019      	movs	r1, r3
 80029e6:	4b4f      	ldr	r3, [pc, #316]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 80029e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029ea:	430a      	orrs	r2, r1
 80029ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029ee:	f7fe ff51 	bl	8001894 <HAL_GetTick>
 80029f2:	0003      	movs	r3, r0
 80029f4:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80029f6:	e008      	b.n	8002a0a <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029f8:	f7fe ff4c 	bl	8001894 <HAL_GetTick>
 80029fc:	0002      	movs	r2, r0
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d901      	bls.n	8002a0a <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e266      	b.n	8002ed8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a0a:	4b46      	ldr	r3, [pc, #280]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2204      	movs	r2, #4
 8002a10:	4013      	ands	r3, r2
 8002a12:	d0f1      	beq.n	80029f8 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a14:	4b43      	ldr	r3, [pc, #268]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	4a45      	ldr	r2, [pc, #276]	; (8002b30 <HAL_RCC_OscConfig+0x344>)
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	0019      	movs	r1, r3
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	691b      	ldr	r3, [r3, #16]
 8002a22:	021a      	lsls	r2, r3, #8
 8002a24:	4b3f      	ldr	r3, [pc, #252]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 8002a26:	430a      	orrs	r2, r1
 8002a28:	605a      	str	r2, [r3, #4]
 8002a2a:	e018      	b.n	8002a5e <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a2c:	4b3d      	ldr	r3, [pc, #244]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	4b3c      	ldr	r3, [pc, #240]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 8002a32:	2101      	movs	r1, #1
 8002a34:	438a      	bics	r2, r1
 8002a36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a38:	f7fe ff2c 	bl	8001894 <HAL_GetTick>
 8002a3c:	0003      	movs	r3, r0
 8002a3e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002a40:	e008      	b.n	8002a54 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a42:	f7fe ff27 	bl	8001894 <HAL_GetTick>
 8002a46:	0002      	movs	r2, r0
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	2b02      	cmp	r3, #2
 8002a4e:	d901      	bls.n	8002a54 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8002a50:	2303      	movs	r3, #3
 8002a52:	e241      	b.n	8002ed8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002a54:	4b33      	ldr	r3, [pc, #204]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	2204      	movs	r2, #4
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	d1f1      	bne.n	8002a42 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	2210      	movs	r2, #16
 8002a64:	4013      	ands	r3, r2
 8002a66:	d100      	bne.n	8002a6a <HAL_RCC_OscConfig+0x27e>
 8002a68:	e0a1      	b.n	8002bae <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a6a:	69fb      	ldr	r3, [r7, #28]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d140      	bne.n	8002af2 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a70:	4b2c      	ldr	r3, [pc, #176]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	2380      	movs	r3, #128	; 0x80
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	4013      	ands	r3, r2
 8002a7a:	d005      	beq.n	8002a88 <HAL_RCC_OscConfig+0x29c>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	699b      	ldr	r3, [r3, #24]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d101      	bne.n	8002a88 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e227      	b.n	8002ed8 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a88:	4b26      	ldr	r3, [pc, #152]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	4a2c      	ldr	r2, [pc, #176]	; (8002b40 <HAL_RCC_OscConfig+0x354>)
 8002a8e:	4013      	ands	r3, r2
 8002a90:	0019      	movs	r1, r3
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6a1a      	ldr	r2, [r3, #32]
 8002a96:	4b23      	ldr	r3, [pc, #140]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 8002a98:	430a      	orrs	r2, r1
 8002a9a:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a9c:	4b21      	ldr	r3, [pc, #132]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	021b      	lsls	r3, r3, #8
 8002aa2:	0a19      	lsrs	r1, r3, #8
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	69db      	ldr	r3, [r3, #28]
 8002aa8:	061a      	lsls	r2, r3, #24
 8002aaa:	4b1e      	ldr	r3, [pc, #120]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 8002aac:	430a      	orrs	r2, r1
 8002aae:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6a1b      	ldr	r3, [r3, #32]
 8002ab4:	0b5b      	lsrs	r3, r3, #13
 8002ab6:	3301      	adds	r3, #1
 8002ab8:	2280      	movs	r2, #128	; 0x80
 8002aba:	0212      	lsls	r2, r2, #8
 8002abc:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002abe:	4b19      	ldr	r3, [pc, #100]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 8002ac0:	68db      	ldr	r3, [r3, #12]
 8002ac2:	091b      	lsrs	r3, r3, #4
 8002ac4:	210f      	movs	r1, #15
 8002ac6:	400b      	ands	r3, r1
 8002ac8:	491a      	ldr	r1, [pc, #104]	; (8002b34 <HAL_RCC_OscConfig+0x348>)
 8002aca:	5ccb      	ldrb	r3, [r1, r3]
 8002acc:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002ace:	4b1a      	ldr	r3, [pc, #104]	; (8002b38 <HAL_RCC_OscConfig+0x34c>)
 8002ad0:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8002ad2:	4b1a      	ldr	r3, [pc, #104]	; (8002b3c <HAL_RCC_OscConfig+0x350>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	2513      	movs	r5, #19
 8002ad8:	197c      	adds	r4, r7, r5
 8002ada:	0018      	movs	r0, r3
 8002adc:	f7fe fe94 	bl	8001808 <HAL_InitTick>
 8002ae0:	0003      	movs	r3, r0
 8002ae2:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8002ae4:	197b      	adds	r3, r7, r5
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d060      	beq.n	8002bae <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8002aec:	197b      	adds	r3, r7, r5
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	e1f2      	b.n	8002ed8 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	699b      	ldr	r3, [r3, #24]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d03f      	beq.n	8002b7a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002afa:	4b0a      	ldr	r3, [pc, #40]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	4b09      	ldr	r3, [pc, #36]	; (8002b24 <HAL_RCC_OscConfig+0x338>)
 8002b00:	2180      	movs	r1, #128	; 0x80
 8002b02:	0049      	lsls	r1, r1, #1
 8002b04:	430a      	orrs	r2, r1
 8002b06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b08:	f7fe fec4 	bl	8001894 <HAL_GetTick>
 8002b0c:	0003      	movs	r3, r0
 8002b0e:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002b10:	e018      	b.n	8002b44 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b12:	f7fe febf 	bl	8001894 <HAL_GetTick>
 8002b16:	0002      	movs	r2, r0
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d911      	bls.n	8002b44 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8002b20:	2303      	movs	r3, #3
 8002b22:	e1d9      	b.n	8002ed8 <HAL_RCC_OscConfig+0x6ec>
 8002b24:	40021000 	.word	0x40021000
 8002b28:	fffeffff 	.word	0xfffeffff
 8002b2c:	fffbffff 	.word	0xfffbffff
 8002b30:	ffffe0ff 	.word	0xffffe0ff
 8002b34:	08005058 	.word	0x08005058
 8002b38:	20000004 	.word	0x20000004
 8002b3c:	20000008 	.word	0x20000008
 8002b40:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002b44:	4bc9      	ldr	r3, [pc, #804]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	2380      	movs	r3, #128	; 0x80
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	d0e0      	beq.n	8002b12 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b50:	4bc6      	ldr	r3, [pc, #792]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	4ac6      	ldr	r2, [pc, #792]	; (8002e70 <HAL_RCC_OscConfig+0x684>)
 8002b56:	4013      	ands	r3, r2
 8002b58:	0019      	movs	r1, r3
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6a1a      	ldr	r2, [r3, #32]
 8002b5e:	4bc3      	ldr	r3, [pc, #780]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002b60:	430a      	orrs	r2, r1
 8002b62:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b64:	4bc1      	ldr	r3, [pc, #772]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	021b      	lsls	r3, r3, #8
 8002b6a:	0a19      	lsrs	r1, r3, #8
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	69db      	ldr	r3, [r3, #28]
 8002b70:	061a      	lsls	r2, r3, #24
 8002b72:	4bbe      	ldr	r3, [pc, #760]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002b74:	430a      	orrs	r2, r1
 8002b76:	605a      	str	r2, [r3, #4]
 8002b78:	e019      	b.n	8002bae <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002b7a:	4bbc      	ldr	r3, [pc, #752]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	4bbb      	ldr	r3, [pc, #748]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002b80:	49bc      	ldr	r1, [pc, #752]	; (8002e74 <HAL_RCC_OscConfig+0x688>)
 8002b82:	400a      	ands	r2, r1
 8002b84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b86:	f7fe fe85 	bl	8001894 <HAL_GetTick>
 8002b8a:	0003      	movs	r3, r0
 8002b8c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002b8e:	e008      	b.n	8002ba2 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b90:	f7fe fe80 	bl	8001894 <HAL_GetTick>
 8002b94:	0002      	movs	r2, r0
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d901      	bls.n	8002ba2 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e19a      	b.n	8002ed8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002ba2:	4bb2      	ldr	r3, [pc, #712]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	2380      	movs	r3, #128	; 0x80
 8002ba8:	009b      	lsls	r3, r3, #2
 8002baa:	4013      	ands	r3, r2
 8002bac:	d1f0      	bne.n	8002b90 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2208      	movs	r2, #8
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	d036      	beq.n	8002c26 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	695b      	ldr	r3, [r3, #20]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d019      	beq.n	8002bf4 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bc0:	4baa      	ldr	r3, [pc, #680]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002bc2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002bc4:	4ba9      	ldr	r3, [pc, #676]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002bc6:	2101      	movs	r1, #1
 8002bc8:	430a      	orrs	r2, r1
 8002bca:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bcc:	f7fe fe62 	bl	8001894 <HAL_GetTick>
 8002bd0:	0003      	movs	r3, r0
 8002bd2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002bd4:	e008      	b.n	8002be8 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002bd6:	f7fe fe5d 	bl	8001894 <HAL_GetTick>
 8002bda:	0002      	movs	r2, r0
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	2b02      	cmp	r3, #2
 8002be2:	d901      	bls.n	8002be8 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8002be4:	2303      	movs	r3, #3
 8002be6:	e177      	b.n	8002ed8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002be8:	4ba0      	ldr	r3, [pc, #640]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002bea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bec:	2202      	movs	r2, #2
 8002bee:	4013      	ands	r3, r2
 8002bf0:	d0f1      	beq.n	8002bd6 <HAL_RCC_OscConfig+0x3ea>
 8002bf2:	e018      	b.n	8002c26 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bf4:	4b9d      	ldr	r3, [pc, #628]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002bf6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002bf8:	4b9c      	ldr	r3, [pc, #624]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002bfa:	2101      	movs	r1, #1
 8002bfc:	438a      	bics	r2, r1
 8002bfe:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c00:	f7fe fe48 	bl	8001894 <HAL_GetTick>
 8002c04:	0003      	movs	r3, r0
 8002c06:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c08:	e008      	b.n	8002c1c <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c0a:	f7fe fe43 	bl	8001894 <HAL_GetTick>
 8002c0e:	0002      	movs	r2, r0
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	1ad3      	subs	r3, r2, r3
 8002c14:	2b02      	cmp	r3, #2
 8002c16:	d901      	bls.n	8002c1c <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8002c18:	2303      	movs	r3, #3
 8002c1a:	e15d      	b.n	8002ed8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c1c:	4b93      	ldr	r3, [pc, #588]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002c1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c20:	2202      	movs	r2, #2
 8002c22:	4013      	ands	r3, r2
 8002c24:	d1f1      	bne.n	8002c0a <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2204      	movs	r2, #4
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	d100      	bne.n	8002c32 <HAL_RCC_OscConfig+0x446>
 8002c30:	e0ae      	b.n	8002d90 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c32:	2023      	movs	r0, #35	; 0x23
 8002c34:	183b      	adds	r3, r7, r0
 8002c36:	2200      	movs	r2, #0
 8002c38:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c3a:	4b8c      	ldr	r3, [pc, #560]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002c3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c3e:	2380      	movs	r3, #128	; 0x80
 8002c40:	055b      	lsls	r3, r3, #21
 8002c42:	4013      	ands	r3, r2
 8002c44:	d109      	bne.n	8002c5a <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c46:	4b89      	ldr	r3, [pc, #548]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002c48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c4a:	4b88      	ldr	r3, [pc, #544]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002c4c:	2180      	movs	r1, #128	; 0x80
 8002c4e:	0549      	lsls	r1, r1, #21
 8002c50:	430a      	orrs	r2, r1
 8002c52:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002c54:	183b      	adds	r3, r7, r0
 8002c56:	2201      	movs	r2, #1
 8002c58:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c5a:	4b87      	ldr	r3, [pc, #540]	; (8002e78 <HAL_RCC_OscConfig+0x68c>)
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	2380      	movs	r3, #128	; 0x80
 8002c60:	005b      	lsls	r3, r3, #1
 8002c62:	4013      	ands	r3, r2
 8002c64:	d11a      	bne.n	8002c9c <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c66:	4b84      	ldr	r3, [pc, #528]	; (8002e78 <HAL_RCC_OscConfig+0x68c>)
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	4b83      	ldr	r3, [pc, #524]	; (8002e78 <HAL_RCC_OscConfig+0x68c>)
 8002c6c:	2180      	movs	r1, #128	; 0x80
 8002c6e:	0049      	lsls	r1, r1, #1
 8002c70:	430a      	orrs	r2, r1
 8002c72:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c74:	f7fe fe0e 	bl	8001894 <HAL_GetTick>
 8002c78:	0003      	movs	r3, r0
 8002c7a:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c7c:	e008      	b.n	8002c90 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c7e:	f7fe fe09 	bl	8001894 <HAL_GetTick>
 8002c82:	0002      	movs	r2, r0
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	2b64      	cmp	r3, #100	; 0x64
 8002c8a:	d901      	bls.n	8002c90 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	e123      	b.n	8002ed8 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c90:	4b79      	ldr	r3, [pc, #484]	; (8002e78 <HAL_RCC_OscConfig+0x68c>)
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	2380      	movs	r3, #128	; 0x80
 8002c96:	005b      	lsls	r3, r3, #1
 8002c98:	4013      	ands	r3, r2
 8002c9a:	d0f0      	beq.n	8002c7e <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	689a      	ldr	r2, [r3, #8]
 8002ca0:	2380      	movs	r3, #128	; 0x80
 8002ca2:	005b      	lsls	r3, r3, #1
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	d107      	bne.n	8002cb8 <HAL_RCC_OscConfig+0x4cc>
 8002ca8:	4b70      	ldr	r3, [pc, #448]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002caa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002cac:	4b6f      	ldr	r3, [pc, #444]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002cae:	2180      	movs	r1, #128	; 0x80
 8002cb0:	0049      	lsls	r1, r1, #1
 8002cb2:	430a      	orrs	r2, r1
 8002cb4:	651a      	str	r2, [r3, #80]	; 0x50
 8002cb6:	e031      	b.n	8002d1c <HAL_RCC_OscConfig+0x530>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d10c      	bne.n	8002cda <HAL_RCC_OscConfig+0x4ee>
 8002cc0:	4b6a      	ldr	r3, [pc, #424]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002cc2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002cc4:	4b69      	ldr	r3, [pc, #420]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002cc6:	496b      	ldr	r1, [pc, #428]	; (8002e74 <HAL_RCC_OscConfig+0x688>)
 8002cc8:	400a      	ands	r2, r1
 8002cca:	651a      	str	r2, [r3, #80]	; 0x50
 8002ccc:	4b67      	ldr	r3, [pc, #412]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002cce:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002cd0:	4b66      	ldr	r3, [pc, #408]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002cd2:	496a      	ldr	r1, [pc, #424]	; (8002e7c <HAL_RCC_OscConfig+0x690>)
 8002cd4:	400a      	ands	r2, r1
 8002cd6:	651a      	str	r2, [r3, #80]	; 0x50
 8002cd8:	e020      	b.n	8002d1c <HAL_RCC_OscConfig+0x530>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	689a      	ldr	r2, [r3, #8]
 8002cde:	23a0      	movs	r3, #160	; 0xa0
 8002ce0:	00db      	lsls	r3, r3, #3
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d10e      	bne.n	8002d04 <HAL_RCC_OscConfig+0x518>
 8002ce6:	4b61      	ldr	r3, [pc, #388]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002ce8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002cea:	4b60      	ldr	r3, [pc, #384]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002cec:	2180      	movs	r1, #128	; 0x80
 8002cee:	00c9      	lsls	r1, r1, #3
 8002cf0:	430a      	orrs	r2, r1
 8002cf2:	651a      	str	r2, [r3, #80]	; 0x50
 8002cf4:	4b5d      	ldr	r3, [pc, #372]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002cf6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002cf8:	4b5c      	ldr	r3, [pc, #368]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002cfa:	2180      	movs	r1, #128	; 0x80
 8002cfc:	0049      	lsls	r1, r1, #1
 8002cfe:	430a      	orrs	r2, r1
 8002d00:	651a      	str	r2, [r3, #80]	; 0x50
 8002d02:	e00b      	b.n	8002d1c <HAL_RCC_OscConfig+0x530>
 8002d04:	4b59      	ldr	r3, [pc, #356]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002d06:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d08:	4b58      	ldr	r3, [pc, #352]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002d0a:	495a      	ldr	r1, [pc, #360]	; (8002e74 <HAL_RCC_OscConfig+0x688>)
 8002d0c:	400a      	ands	r2, r1
 8002d0e:	651a      	str	r2, [r3, #80]	; 0x50
 8002d10:	4b56      	ldr	r3, [pc, #344]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002d12:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d14:	4b55      	ldr	r3, [pc, #340]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002d16:	4959      	ldr	r1, [pc, #356]	; (8002e7c <HAL_RCC_OscConfig+0x690>)
 8002d18:	400a      	ands	r2, r1
 8002d1a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d015      	beq.n	8002d50 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d24:	f7fe fdb6 	bl	8001894 <HAL_GetTick>
 8002d28:	0003      	movs	r3, r0
 8002d2a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002d2c:	e009      	b.n	8002d42 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d2e:	f7fe fdb1 	bl	8001894 <HAL_GetTick>
 8002d32:	0002      	movs	r2, r0
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	1ad3      	subs	r3, r2, r3
 8002d38:	4a51      	ldr	r2, [pc, #324]	; (8002e80 <HAL_RCC_OscConfig+0x694>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d901      	bls.n	8002d42 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e0ca      	b.n	8002ed8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002d42:	4b4a      	ldr	r3, [pc, #296]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002d44:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d46:	2380      	movs	r3, #128	; 0x80
 8002d48:	009b      	lsls	r3, r3, #2
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	d0ef      	beq.n	8002d2e <HAL_RCC_OscConfig+0x542>
 8002d4e:	e014      	b.n	8002d7a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d50:	f7fe fda0 	bl	8001894 <HAL_GetTick>
 8002d54:	0003      	movs	r3, r0
 8002d56:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002d58:	e009      	b.n	8002d6e <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d5a:	f7fe fd9b 	bl	8001894 <HAL_GetTick>
 8002d5e:	0002      	movs	r2, r0
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	1ad3      	subs	r3, r2, r3
 8002d64:	4a46      	ldr	r2, [pc, #280]	; (8002e80 <HAL_RCC_OscConfig+0x694>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d901      	bls.n	8002d6e <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	e0b4      	b.n	8002ed8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002d6e:	4b3f      	ldr	r3, [pc, #252]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002d70:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d72:	2380      	movs	r3, #128	; 0x80
 8002d74:	009b      	lsls	r3, r3, #2
 8002d76:	4013      	ands	r3, r2
 8002d78:	d1ef      	bne.n	8002d5a <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002d7a:	2323      	movs	r3, #35	; 0x23
 8002d7c:	18fb      	adds	r3, r7, r3
 8002d7e:	781b      	ldrb	r3, [r3, #0]
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d105      	bne.n	8002d90 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d84:	4b39      	ldr	r3, [pc, #228]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002d86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d88:	4b38      	ldr	r3, [pc, #224]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002d8a:	493e      	ldr	r1, [pc, #248]	; (8002e84 <HAL_RCC_OscConfig+0x698>)
 8002d8c:	400a      	ands	r2, r1
 8002d8e:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d100      	bne.n	8002d9a <HAL_RCC_OscConfig+0x5ae>
 8002d98:	e09d      	b.n	8002ed6 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	2b0c      	cmp	r3, #12
 8002d9e:	d100      	bne.n	8002da2 <HAL_RCC_OscConfig+0x5b6>
 8002da0:	e076      	b.n	8002e90 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d145      	bne.n	8002e36 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002daa:	4b30      	ldr	r3, [pc, #192]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	4b2f      	ldr	r3, [pc, #188]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002db0:	4935      	ldr	r1, [pc, #212]	; (8002e88 <HAL_RCC_OscConfig+0x69c>)
 8002db2:	400a      	ands	r2, r1
 8002db4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002db6:	f7fe fd6d 	bl	8001894 <HAL_GetTick>
 8002dba:	0003      	movs	r3, r0
 8002dbc:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002dbe:	e008      	b.n	8002dd2 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dc0:	f7fe fd68 	bl	8001894 <HAL_GetTick>
 8002dc4:	0002      	movs	r2, r0
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d901      	bls.n	8002dd2 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e082      	b.n	8002ed8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002dd2:	4b26      	ldr	r3, [pc, #152]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	2380      	movs	r3, #128	; 0x80
 8002dd8:	049b      	lsls	r3, r3, #18
 8002dda:	4013      	ands	r3, r2
 8002ddc:	d1f0      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002dde:	4b23      	ldr	r3, [pc, #140]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002de0:	68db      	ldr	r3, [r3, #12]
 8002de2:	4a2a      	ldr	r2, [pc, #168]	; (8002e8c <HAL_RCC_OscConfig+0x6a0>)
 8002de4:	4013      	ands	r3, r2
 8002de6:	0019      	movs	r1, r3
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002df0:	431a      	orrs	r2, r3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df6:	431a      	orrs	r2, r3
 8002df8:	4b1c      	ldr	r3, [pc, #112]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002dfa:	430a      	orrs	r2, r1
 8002dfc:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dfe:	4b1b      	ldr	r3, [pc, #108]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	4b1a      	ldr	r3, [pc, #104]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002e04:	2180      	movs	r1, #128	; 0x80
 8002e06:	0449      	lsls	r1, r1, #17
 8002e08:	430a      	orrs	r2, r1
 8002e0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e0c:	f7fe fd42 	bl	8001894 <HAL_GetTick>
 8002e10:	0003      	movs	r3, r0
 8002e12:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002e14:	e008      	b.n	8002e28 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e16:	f7fe fd3d 	bl	8001894 <HAL_GetTick>
 8002e1a:	0002      	movs	r2, r0
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	1ad3      	subs	r3, r2, r3
 8002e20:	2b02      	cmp	r3, #2
 8002e22:	d901      	bls.n	8002e28 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8002e24:	2303      	movs	r3, #3
 8002e26:	e057      	b.n	8002ed8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002e28:	4b10      	ldr	r3, [pc, #64]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	2380      	movs	r3, #128	; 0x80
 8002e2e:	049b      	lsls	r3, r3, #18
 8002e30:	4013      	ands	r3, r2
 8002e32:	d0f0      	beq.n	8002e16 <HAL_RCC_OscConfig+0x62a>
 8002e34:	e04f      	b.n	8002ed6 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e36:	4b0d      	ldr	r3, [pc, #52]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	4b0c      	ldr	r3, [pc, #48]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002e3c:	4912      	ldr	r1, [pc, #72]	; (8002e88 <HAL_RCC_OscConfig+0x69c>)
 8002e3e:	400a      	ands	r2, r1
 8002e40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e42:	f7fe fd27 	bl	8001894 <HAL_GetTick>
 8002e46:	0003      	movs	r3, r0
 8002e48:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002e4a:	e008      	b.n	8002e5e <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e4c:	f7fe fd22 	bl	8001894 <HAL_GetTick>
 8002e50:	0002      	movs	r2, r0
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e03c      	b.n	8002ed8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002e5e:	4b03      	ldr	r3, [pc, #12]	; (8002e6c <HAL_RCC_OscConfig+0x680>)
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	2380      	movs	r3, #128	; 0x80
 8002e64:	049b      	lsls	r3, r3, #18
 8002e66:	4013      	ands	r3, r2
 8002e68:	d1f0      	bne.n	8002e4c <HAL_RCC_OscConfig+0x660>
 8002e6a:	e034      	b.n	8002ed6 <HAL_RCC_OscConfig+0x6ea>
 8002e6c:	40021000 	.word	0x40021000
 8002e70:	ffff1fff 	.word	0xffff1fff
 8002e74:	fffffeff 	.word	0xfffffeff
 8002e78:	40007000 	.word	0x40007000
 8002e7c:	fffffbff 	.word	0xfffffbff
 8002e80:	00001388 	.word	0x00001388
 8002e84:	efffffff 	.word	0xefffffff
 8002e88:	feffffff 	.word	0xfeffffff
 8002e8c:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d101      	bne.n	8002e9c <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e01d      	b.n	8002ed8 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002e9c:	4b10      	ldr	r3, [pc, #64]	; (8002ee0 <HAL_RCC_OscConfig+0x6f4>)
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ea2:	69ba      	ldr	r2, [r7, #24]
 8002ea4:	2380      	movs	r3, #128	; 0x80
 8002ea6:	025b      	lsls	r3, r3, #9
 8002ea8:	401a      	ands	r2, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d10f      	bne.n	8002ed2 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002eb2:	69ba      	ldr	r2, [r7, #24]
 8002eb4:	23f0      	movs	r3, #240	; 0xf0
 8002eb6:	039b      	lsls	r3, r3, #14
 8002eb8:	401a      	ands	r2, r3
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	d107      	bne.n	8002ed2 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002ec2:	69ba      	ldr	r2, [r7, #24]
 8002ec4:	23c0      	movs	r3, #192	; 0xc0
 8002ec6:	041b      	lsls	r3, r3, #16
 8002ec8:	401a      	ands	r2, r3
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d001      	beq.n	8002ed6 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e000      	b.n	8002ed8 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8002ed6:	2300      	movs	r3, #0
}
 8002ed8:	0018      	movs	r0, r3
 8002eda:	46bd      	mov	sp, r7
 8002edc:	b00a      	add	sp, #40	; 0x28
 8002ede:	bdb0      	pop	{r4, r5, r7, pc}
 8002ee0:	40021000 	.word	0x40021000

08002ee4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ee4:	b5b0      	push	{r4, r5, r7, lr}
 8002ee6:	b084      	sub	sp, #16
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
 8002eec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d101      	bne.n	8002ef8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e128      	b.n	800314a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ef8:	4b96      	ldr	r3, [pc, #600]	; (8003154 <HAL_RCC_ClockConfig+0x270>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	2201      	movs	r2, #1
 8002efe:	4013      	ands	r3, r2
 8002f00:	683a      	ldr	r2, [r7, #0]
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d91e      	bls.n	8002f44 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f06:	4b93      	ldr	r3, [pc, #588]	; (8003154 <HAL_RCC_ClockConfig+0x270>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	4393      	bics	r3, r2
 8002f0e:	0019      	movs	r1, r3
 8002f10:	4b90      	ldr	r3, [pc, #576]	; (8003154 <HAL_RCC_ClockConfig+0x270>)
 8002f12:	683a      	ldr	r2, [r7, #0]
 8002f14:	430a      	orrs	r2, r1
 8002f16:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002f18:	f7fe fcbc 	bl	8001894 <HAL_GetTick>
 8002f1c:	0003      	movs	r3, r0
 8002f1e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f20:	e009      	b.n	8002f36 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f22:	f7fe fcb7 	bl	8001894 <HAL_GetTick>
 8002f26:	0002      	movs	r2, r0
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	1ad3      	subs	r3, r2, r3
 8002f2c:	4a8a      	ldr	r2, [pc, #552]	; (8003158 <HAL_RCC_ClockConfig+0x274>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d901      	bls.n	8002f36 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	e109      	b.n	800314a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f36:	4b87      	ldr	r3, [pc, #540]	; (8003154 <HAL_RCC_ClockConfig+0x270>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	683a      	ldr	r2, [r7, #0]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d1ee      	bne.n	8002f22 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	2202      	movs	r2, #2
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	d009      	beq.n	8002f62 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f4e:	4b83      	ldr	r3, [pc, #524]	; (800315c <HAL_RCC_ClockConfig+0x278>)
 8002f50:	68db      	ldr	r3, [r3, #12]
 8002f52:	22f0      	movs	r2, #240	; 0xf0
 8002f54:	4393      	bics	r3, r2
 8002f56:	0019      	movs	r1, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	689a      	ldr	r2, [r3, #8]
 8002f5c:	4b7f      	ldr	r3, [pc, #508]	; (800315c <HAL_RCC_ClockConfig+0x278>)
 8002f5e:	430a      	orrs	r2, r1
 8002f60:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	2201      	movs	r2, #1
 8002f68:	4013      	ands	r3, r2
 8002f6a:	d100      	bne.n	8002f6e <HAL_RCC_ClockConfig+0x8a>
 8002f6c:	e089      	b.n	8003082 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d107      	bne.n	8002f86 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f76:	4b79      	ldr	r3, [pc, #484]	; (800315c <HAL_RCC_ClockConfig+0x278>)
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	2380      	movs	r3, #128	; 0x80
 8002f7c:	029b      	lsls	r3, r3, #10
 8002f7e:	4013      	ands	r3, r2
 8002f80:	d120      	bne.n	8002fc4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e0e1      	b.n	800314a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	2b03      	cmp	r3, #3
 8002f8c:	d107      	bne.n	8002f9e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f8e:	4b73      	ldr	r3, [pc, #460]	; (800315c <HAL_RCC_ClockConfig+0x278>)
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	2380      	movs	r3, #128	; 0x80
 8002f94:	049b      	lsls	r3, r3, #18
 8002f96:	4013      	ands	r3, r2
 8002f98:	d114      	bne.n	8002fc4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e0d5      	b.n	800314a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d106      	bne.n	8002fb4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002fa6:	4b6d      	ldr	r3, [pc, #436]	; (800315c <HAL_RCC_ClockConfig+0x278>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	2204      	movs	r2, #4
 8002fac:	4013      	ands	r3, r2
 8002fae:	d109      	bne.n	8002fc4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	e0ca      	b.n	800314a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002fb4:	4b69      	ldr	r3, [pc, #420]	; (800315c <HAL_RCC_ClockConfig+0x278>)
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	2380      	movs	r3, #128	; 0x80
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	d101      	bne.n	8002fc4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e0c2      	b.n	800314a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fc4:	4b65      	ldr	r3, [pc, #404]	; (800315c <HAL_RCC_ClockConfig+0x278>)
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	2203      	movs	r2, #3
 8002fca:	4393      	bics	r3, r2
 8002fcc:	0019      	movs	r1, r3
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	685a      	ldr	r2, [r3, #4]
 8002fd2:	4b62      	ldr	r3, [pc, #392]	; (800315c <HAL_RCC_ClockConfig+0x278>)
 8002fd4:	430a      	orrs	r2, r1
 8002fd6:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fd8:	f7fe fc5c 	bl	8001894 <HAL_GetTick>
 8002fdc:	0003      	movs	r3, r0
 8002fde:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d111      	bne.n	800300c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002fe8:	e009      	b.n	8002ffe <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fea:	f7fe fc53 	bl	8001894 <HAL_GetTick>
 8002fee:	0002      	movs	r2, r0
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	1ad3      	subs	r3, r2, r3
 8002ff4:	4a58      	ldr	r2, [pc, #352]	; (8003158 <HAL_RCC_ClockConfig+0x274>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d901      	bls.n	8002ffe <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e0a5      	b.n	800314a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ffe:	4b57      	ldr	r3, [pc, #348]	; (800315c <HAL_RCC_ClockConfig+0x278>)
 8003000:	68db      	ldr	r3, [r3, #12]
 8003002:	220c      	movs	r2, #12
 8003004:	4013      	ands	r3, r2
 8003006:	2b08      	cmp	r3, #8
 8003008:	d1ef      	bne.n	8002fea <HAL_RCC_ClockConfig+0x106>
 800300a:	e03a      	b.n	8003082 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	2b03      	cmp	r3, #3
 8003012:	d111      	bne.n	8003038 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003014:	e009      	b.n	800302a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003016:	f7fe fc3d 	bl	8001894 <HAL_GetTick>
 800301a:	0002      	movs	r2, r0
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	1ad3      	subs	r3, r2, r3
 8003020:	4a4d      	ldr	r2, [pc, #308]	; (8003158 <HAL_RCC_ClockConfig+0x274>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d901      	bls.n	800302a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8003026:	2303      	movs	r3, #3
 8003028:	e08f      	b.n	800314a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800302a:	4b4c      	ldr	r3, [pc, #304]	; (800315c <HAL_RCC_ClockConfig+0x278>)
 800302c:	68db      	ldr	r3, [r3, #12]
 800302e:	220c      	movs	r2, #12
 8003030:	4013      	ands	r3, r2
 8003032:	2b0c      	cmp	r3, #12
 8003034:	d1ef      	bne.n	8003016 <HAL_RCC_ClockConfig+0x132>
 8003036:	e024      	b.n	8003082 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	2b01      	cmp	r3, #1
 800303e:	d11b      	bne.n	8003078 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003040:	e009      	b.n	8003056 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003042:	f7fe fc27 	bl	8001894 <HAL_GetTick>
 8003046:	0002      	movs	r2, r0
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	1ad3      	subs	r3, r2, r3
 800304c:	4a42      	ldr	r2, [pc, #264]	; (8003158 <HAL_RCC_ClockConfig+0x274>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d901      	bls.n	8003056 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	e079      	b.n	800314a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003056:	4b41      	ldr	r3, [pc, #260]	; (800315c <HAL_RCC_ClockConfig+0x278>)
 8003058:	68db      	ldr	r3, [r3, #12]
 800305a:	220c      	movs	r2, #12
 800305c:	4013      	ands	r3, r2
 800305e:	2b04      	cmp	r3, #4
 8003060:	d1ef      	bne.n	8003042 <HAL_RCC_ClockConfig+0x15e>
 8003062:	e00e      	b.n	8003082 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003064:	f7fe fc16 	bl	8001894 <HAL_GetTick>
 8003068:	0002      	movs	r2, r0
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	4a3a      	ldr	r2, [pc, #232]	; (8003158 <HAL_RCC_ClockConfig+0x274>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d901      	bls.n	8003078 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8003074:	2303      	movs	r3, #3
 8003076:	e068      	b.n	800314a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003078:	4b38      	ldr	r3, [pc, #224]	; (800315c <HAL_RCC_ClockConfig+0x278>)
 800307a:	68db      	ldr	r3, [r3, #12]
 800307c:	220c      	movs	r2, #12
 800307e:	4013      	ands	r3, r2
 8003080:	d1f0      	bne.n	8003064 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003082:	4b34      	ldr	r3, [pc, #208]	; (8003154 <HAL_RCC_ClockConfig+0x270>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	2201      	movs	r2, #1
 8003088:	4013      	ands	r3, r2
 800308a:	683a      	ldr	r2, [r7, #0]
 800308c:	429a      	cmp	r2, r3
 800308e:	d21e      	bcs.n	80030ce <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003090:	4b30      	ldr	r3, [pc, #192]	; (8003154 <HAL_RCC_ClockConfig+0x270>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	2201      	movs	r2, #1
 8003096:	4393      	bics	r3, r2
 8003098:	0019      	movs	r1, r3
 800309a:	4b2e      	ldr	r3, [pc, #184]	; (8003154 <HAL_RCC_ClockConfig+0x270>)
 800309c:	683a      	ldr	r2, [r7, #0]
 800309e:	430a      	orrs	r2, r1
 80030a0:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80030a2:	f7fe fbf7 	bl	8001894 <HAL_GetTick>
 80030a6:	0003      	movs	r3, r0
 80030a8:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030aa:	e009      	b.n	80030c0 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030ac:	f7fe fbf2 	bl	8001894 <HAL_GetTick>
 80030b0:	0002      	movs	r2, r0
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	4a28      	ldr	r2, [pc, #160]	; (8003158 <HAL_RCC_ClockConfig+0x274>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d901      	bls.n	80030c0 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80030bc:	2303      	movs	r3, #3
 80030be:	e044      	b.n	800314a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030c0:	4b24      	ldr	r3, [pc, #144]	; (8003154 <HAL_RCC_ClockConfig+0x270>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	2201      	movs	r2, #1
 80030c6:	4013      	ands	r3, r2
 80030c8:	683a      	ldr	r2, [r7, #0]
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d1ee      	bne.n	80030ac <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	2204      	movs	r2, #4
 80030d4:	4013      	ands	r3, r2
 80030d6:	d009      	beq.n	80030ec <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030d8:	4b20      	ldr	r3, [pc, #128]	; (800315c <HAL_RCC_ClockConfig+0x278>)
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	4a20      	ldr	r2, [pc, #128]	; (8003160 <HAL_RCC_ClockConfig+0x27c>)
 80030de:	4013      	ands	r3, r2
 80030e0:	0019      	movs	r1, r3
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	68da      	ldr	r2, [r3, #12]
 80030e6:	4b1d      	ldr	r3, [pc, #116]	; (800315c <HAL_RCC_ClockConfig+0x278>)
 80030e8:	430a      	orrs	r2, r1
 80030ea:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	2208      	movs	r2, #8
 80030f2:	4013      	ands	r3, r2
 80030f4:	d00a      	beq.n	800310c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80030f6:	4b19      	ldr	r3, [pc, #100]	; (800315c <HAL_RCC_ClockConfig+0x278>)
 80030f8:	68db      	ldr	r3, [r3, #12]
 80030fa:	4a1a      	ldr	r2, [pc, #104]	; (8003164 <HAL_RCC_ClockConfig+0x280>)
 80030fc:	4013      	ands	r3, r2
 80030fe:	0019      	movs	r1, r3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	691b      	ldr	r3, [r3, #16]
 8003104:	00da      	lsls	r2, r3, #3
 8003106:	4b15      	ldr	r3, [pc, #84]	; (800315c <HAL_RCC_ClockConfig+0x278>)
 8003108:	430a      	orrs	r2, r1
 800310a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800310c:	f000 f832 	bl	8003174 <HAL_RCC_GetSysClockFreq>
 8003110:	0001      	movs	r1, r0
 8003112:	4b12      	ldr	r3, [pc, #72]	; (800315c <HAL_RCC_ClockConfig+0x278>)
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	091b      	lsrs	r3, r3, #4
 8003118:	220f      	movs	r2, #15
 800311a:	4013      	ands	r3, r2
 800311c:	4a12      	ldr	r2, [pc, #72]	; (8003168 <HAL_RCC_ClockConfig+0x284>)
 800311e:	5cd3      	ldrb	r3, [r2, r3]
 8003120:	000a      	movs	r2, r1
 8003122:	40da      	lsrs	r2, r3
 8003124:	4b11      	ldr	r3, [pc, #68]	; (800316c <HAL_RCC_ClockConfig+0x288>)
 8003126:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003128:	4b11      	ldr	r3, [pc, #68]	; (8003170 <HAL_RCC_ClockConfig+0x28c>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	250b      	movs	r5, #11
 800312e:	197c      	adds	r4, r7, r5
 8003130:	0018      	movs	r0, r3
 8003132:	f7fe fb69 	bl	8001808 <HAL_InitTick>
 8003136:	0003      	movs	r3, r0
 8003138:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800313a:	197b      	adds	r3, r7, r5
 800313c:	781b      	ldrb	r3, [r3, #0]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d002      	beq.n	8003148 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8003142:	197b      	adds	r3, r7, r5
 8003144:	781b      	ldrb	r3, [r3, #0]
 8003146:	e000      	b.n	800314a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8003148:	2300      	movs	r3, #0
}
 800314a:	0018      	movs	r0, r3
 800314c:	46bd      	mov	sp, r7
 800314e:	b004      	add	sp, #16
 8003150:	bdb0      	pop	{r4, r5, r7, pc}
 8003152:	46c0      	nop			; (mov r8, r8)
 8003154:	40022000 	.word	0x40022000
 8003158:	00001388 	.word	0x00001388
 800315c:	40021000 	.word	0x40021000
 8003160:	fffff8ff 	.word	0xfffff8ff
 8003164:	ffffc7ff 	.word	0xffffc7ff
 8003168:	08005058 	.word	0x08005058
 800316c:	20000004 	.word	0x20000004
 8003170:	20000008 	.word	0x20000008

08003174 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003174:	b5b0      	push	{r4, r5, r7, lr}
 8003176:	b08e      	sub	sp, #56	; 0x38
 8003178:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800317a:	4b4c      	ldr	r3, [pc, #304]	; (80032ac <HAL_RCC_GetSysClockFreq+0x138>)
 800317c:	68db      	ldr	r3, [r3, #12]
 800317e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003180:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003182:	230c      	movs	r3, #12
 8003184:	4013      	ands	r3, r2
 8003186:	2b0c      	cmp	r3, #12
 8003188:	d014      	beq.n	80031b4 <HAL_RCC_GetSysClockFreq+0x40>
 800318a:	d900      	bls.n	800318e <HAL_RCC_GetSysClockFreq+0x1a>
 800318c:	e07b      	b.n	8003286 <HAL_RCC_GetSysClockFreq+0x112>
 800318e:	2b04      	cmp	r3, #4
 8003190:	d002      	beq.n	8003198 <HAL_RCC_GetSysClockFreq+0x24>
 8003192:	2b08      	cmp	r3, #8
 8003194:	d00b      	beq.n	80031ae <HAL_RCC_GetSysClockFreq+0x3a>
 8003196:	e076      	b.n	8003286 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003198:	4b44      	ldr	r3, [pc, #272]	; (80032ac <HAL_RCC_GetSysClockFreq+0x138>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2210      	movs	r2, #16
 800319e:	4013      	ands	r3, r2
 80031a0:	d002      	beq.n	80031a8 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80031a2:	4b43      	ldr	r3, [pc, #268]	; (80032b0 <HAL_RCC_GetSysClockFreq+0x13c>)
 80031a4:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80031a6:	e07c      	b.n	80032a2 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80031a8:	4b42      	ldr	r3, [pc, #264]	; (80032b4 <HAL_RCC_GetSysClockFreq+0x140>)
 80031aa:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80031ac:	e079      	b.n	80032a2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80031ae:	4b42      	ldr	r3, [pc, #264]	; (80032b8 <HAL_RCC_GetSysClockFreq+0x144>)
 80031b0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80031b2:	e076      	b.n	80032a2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80031b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031b6:	0c9a      	lsrs	r2, r3, #18
 80031b8:	230f      	movs	r3, #15
 80031ba:	401a      	ands	r2, r3
 80031bc:	4b3f      	ldr	r3, [pc, #252]	; (80032bc <HAL_RCC_GetSysClockFreq+0x148>)
 80031be:	5c9b      	ldrb	r3, [r3, r2]
 80031c0:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80031c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031c4:	0d9a      	lsrs	r2, r3, #22
 80031c6:	2303      	movs	r3, #3
 80031c8:	4013      	ands	r3, r2
 80031ca:	3301      	adds	r3, #1
 80031cc:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031ce:	4b37      	ldr	r3, [pc, #220]	; (80032ac <HAL_RCC_GetSysClockFreq+0x138>)
 80031d0:	68da      	ldr	r2, [r3, #12]
 80031d2:	2380      	movs	r3, #128	; 0x80
 80031d4:	025b      	lsls	r3, r3, #9
 80031d6:	4013      	ands	r3, r2
 80031d8:	d01a      	beq.n	8003210 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80031da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031dc:	61bb      	str	r3, [r7, #24]
 80031de:	2300      	movs	r3, #0
 80031e0:	61fb      	str	r3, [r7, #28]
 80031e2:	4a35      	ldr	r2, [pc, #212]	; (80032b8 <HAL_RCC_GetSysClockFreq+0x144>)
 80031e4:	2300      	movs	r3, #0
 80031e6:	69b8      	ldr	r0, [r7, #24]
 80031e8:	69f9      	ldr	r1, [r7, #28]
 80031ea:	f7fd f92d 	bl	8000448 <__aeabi_lmul>
 80031ee:	0002      	movs	r2, r0
 80031f0:	000b      	movs	r3, r1
 80031f2:	0010      	movs	r0, r2
 80031f4:	0019      	movs	r1, r3
 80031f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f8:	613b      	str	r3, [r7, #16]
 80031fa:	2300      	movs	r3, #0
 80031fc:	617b      	str	r3, [r7, #20]
 80031fe:	693a      	ldr	r2, [r7, #16]
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	f7fd f901 	bl	8000408 <__aeabi_uldivmod>
 8003206:	0002      	movs	r2, r0
 8003208:	000b      	movs	r3, r1
 800320a:	0013      	movs	r3, r2
 800320c:	637b      	str	r3, [r7, #52]	; 0x34
 800320e:	e037      	b.n	8003280 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003210:	4b26      	ldr	r3, [pc, #152]	; (80032ac <HAL_RCC_GetSysClockFreq+0x138>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	2210      	movs	r2, #16
 8003216:	4013      	ands	r3, r2
 8003218:	d01a      	beq.n	8003250 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800321a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800321c:	60bb      	str	r3, [r7, #8]
 800321e:	2300      	movs	r3, #0
 8003220:	60fb      	str	r3, [r7, #12]
 8003222:	4a23      	ldr	r2, [pc, #140]	; (80032b0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003224:	2300      	movs	r3, #0
 8003226:	68b8      	ldr	r0, [r7, #8]
 8003228:	68f9      	ldr	r1, [r7, #12]
 800322a:	f7fd f90d 	bl	8000448 <__aeabi_lmul>
 800322e:	0002      	movs	r2, r0
 8003230:	000b      	movs	r3, r1
 8003232:	0010      	movs	r0, r2
 8003234:	0019      	movs	r1, r3
 8003236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003238:	603b      	str	r3, [r7, #0]
 800323a:	2300      	movs	r3, #0
 800323c:	607b      	str	r3, [r7, #4]
 800323e:	683a      	ldr	r2, [r7, #0]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f7fd f8e1 	bl	8000408 <__aeabi_uldivmod>
 8003246:	0002      	movs	r2, r0
 8003248:	000b      	movs	r3, r1
 800324a:	0013      	movs	r3, r2
 800324c:	637b      	str	r3, [r7, #52]	; 0x34
 800324e:	e017      	b.n	8003280 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003252:	0018      	movs	r0, r3
 8003254:	2300      	movs	r3, #0
 8003256:	0019      	movs	r1, r3
 8003258:	4a16      	ldr	r2, [pc, #88]	; (80032b4 <HAL_RCC_GetSysClockFreq+0x140>)
 800325a:	2300      	movs	r3, #0
 800325c:	f7fd f8f4 	bl	8000448 <__aeabi_lmul>
 8003260:	0002      	movs	r2, r0
 8003262:	000b      	movs	r3, r1
 8003264:	0010      	movs	r0, r2
 8003266:	0019      	movs	r1, r3
 8003268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800326a:	001c      	movs	r4, r3
 800326c:	2300      	movs	r3, #0
 800326e:	001d      	movs	r5, r3
 8003270:	0022      	movs	r2, r4
 8003272:	002b      	movs	r3, r5
 8003274:	f7fd f8c8 	bl	8000408 <__aeabi_uldivmod>
 8003278:	0002      	movs	r2, r0
 800327a:	000b      	movs	r3, r1
 800327c:	0013      	movs	r3, r2
 800327e:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8003280:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003282:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003284:	e00d      	b.n	80032a2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003286:	4b09      	ldr	r3, [pc, #36]	; (80032ac <HAL_RCC_GetSysClockFreq+0x138>)
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	0b5b      	lsrs	r3, r3, #13
 800328c:	2207      	movs	r2, #7
 800328e:	4013      	ands	r3, r2
 8003290:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003292:	6a3b      	ldr	r3, [r7, #32]
 8003294:	3301      	adds	r3, #1
 8003296:	2280      	movs	r2, #128	; 0x80
 8003298:	0212      	lsls	r2, r2, #8
 800329a:	409a      	lsls	r2, r3
 800329c:	0013      	movs	r3, r2
 800329e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80032a0:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80032a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80032a4:	0018      	movs	r0, r3
 80032a6:	46bd      	mov	sp, r7
 80032a8:	b00e      	add	sp, #56	; 0x38
 80032aa:	bdb0      	pop	{r4, r5, r7, pc}
 80032ac:	40021000 	.word	0x40021000
 80032b0:	003d0900 	.word	0x003d0900
 80032b4:	00f42400 	.word	0x00f42400
 80032b8:	007a1200 	.word	0x007a1200
 80032bc:	08005070 	.word	0x08005070

080032c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032c4:	4b02      	ldr	r3, [pc, #8]	; (80032d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80032c6:	681b      	ldr	r3, [r3, #0]
}
 80032c8:	0018      	movs	r0, r3
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	46c0      	nop			; (mov r8, r8)
 80032d0:	20000004 	.word	0x20000004

080032d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80032d8:	f7ff fff2 	bl	80032c0 <HAL_RCC_GetHCLKFreq>
 80032dc:	0001      	movs	r1, r0
 80032de:	4b06      	ldr	r3, [pc, #24]	; (80032f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	0a1b      	lsrs	r3, r3, #8
 80032e4:	2207      	movs	r2, #7
 80032e6:	4013      	ands	r3, r2
 80032e8:	4a04      	ldr	r2, [pc, #16]	; (80032fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80032ea:	5cd3      	ldrb	r3, [r2, r3]
 80032ec:	40d9      	lsrs	r1, r3
 80032ee:	000b      	movs	r3, r1
}
 80032f0:	0018      	movs	r0, r3
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	46c0      	nop			; (mov r8, r8)
 80032f8:	40021000 	.word	0x40021000
 80032fc:	08005068 	.word	0x08005068

08003300 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003304:	f7ff ffdc 	bl	80032c0 <HAL_RCC_GetHCLKFreq>
 8003308:	0001      	movs	r1, r0
 800330a:	4b06      	ldr	r3, [pc, #24]	; (8003324 <HAL_RCC_GetPCLK2Freq+0x24>)
 800330c:	68db      	ldr	r3, [r3, #12]
 800330e:	0adb      	lsrs	r3, r3, #11
 8003310:	2207      	movs	r2, #7
 8003312:	4013      	ands	r3, r2
 8003314:	4a04      	ldr	r2, [pc, #16]	; (8003328 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003316:	5cd3      	ldrb	r3, [r2, r3]
 8003318:	40d9      	lsrs	r1, r3
 800331a:	000b      	movs	r3, r1
}
 800331c:	0018      	movs	r0, r3
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
 8003322:	46c0      	nop			; (mov r8, r8)
 8003324:	40021000 	.word	0x40021000
 8003328:	08005068 	.word	0x08005068

0800332c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b086      	sub	sp, #24
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8003334:	2017      	movs	r0, #23
 8003336:	183b      	adds	r3, r7, r0
 8003338:	2200      	movs	r2, #0
 800333a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	2220      	movs	r2, #32
 8003342:	4013      	ands	r3, r2
 8003344:	d100      	bne.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8003346:	e0c2      	b.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003348:	4b81      	ldr	r3, [pc, #516]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800334a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800334c:	2380      	movs	r3, #128	; 0x80
 800334e:	055b      	lsls	r3, r3, #21
 8003350:	4013      	ands	r3, r2
 8003352:	d109      	bne.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003354:	4b7e      	ldr	r3, [pc, #504]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003356:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003358:	4b7d      	ldr	r3, [pc, #500]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800335a:	2180      	movs	r1, #128	; 0x80
 800335c:	0549      	lsls	r1, r1, #21
 800335e:	430a      	orrs	r2, r1
 8003360:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8003362:	183b      	adds	r3, r7, r0
 8003364:	2201      	movs	r2, #1
 8003366:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003368:	4b7a      	ldr	r3, [pc, #488]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	2380      	movs	r3, #128	; 0x80
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	4013      	ands	r3, r2
 8003372:	d11a      	bne.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003374:	4b77      	ldr	r3, [pc, #476]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	4b76      	ldr	r3, [pc, #472]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800337a:	2180      	movs	r1, #128	; 0x80
 800337c:	0049      	lsls	r1, r1, #1
 800337e:	430a      	orrs	r2, r1
 8003380:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003382:	f7fe fa87 	bl	8001894 <HAL_GetTick>
 8003386:	0003      	movs	r3, r0
 8003388:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800338a:	e008      	b.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800338c:	f7fe fa82 	bl	8001894 <HAL_GetTick>
 8003390:	0002      	movs	r2, r0
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	2b64      	cmp	r3, #100	; 0x64
 8003398:	d901      	bls.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 800339a:	2303      	movs	r3, #3
 800339c:	e0d4      	b.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x21c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800339e:	4b6d      	ldr	r3, [pc, #436]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	2380      	movs	r3, #128	; 0x80
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	4013      	ands	r3, r2
 80033a8:	d0f0      	beq.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80033aa:	4b69      	ldr	r3, [pc, #420]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	23c0      	movs	r3, #192	; 0xc0
 80033b0:	039b      	lsls	r3, r3, #14
 80033b2:	4013      	ands	r3, r2
 80033b4:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685a      	ldr	r2, [r3, #4]
 80033ba:	23c0      	movs	r3, #192	; 0xc0
 80033bc:	039b      	lsls	r3, r3, #14
 80033be:	4013      	ands	r3, r2
 80033c0:	68fa      	ldr	r2, [r7, #12]
 80033c2:	429a      	cmp	r2, r3
 80033c4:	d013      	beq.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	685a      	ldr	r2, [r3, #4]
 80033ca:	23c0      	movs	r3, #192	; 0xc0
 80033cc:	029b      	lsls	r3, r3, #10
 80033ce:	401a      	ands	r2, r3
 80033d0:	23c0      	movs	r3, #192	; 0xc0
 80033d2:	029b      	lsls	r3, r3, #10
 80033d4:	429a      	cmp	r2, r3
 80033d6:	d10a      	bne.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80033d8:	4b5d      	ldr	r3, [pc, #372]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	2380      	movs	r3, #128	; 0x80
 80033de:	029b      	lsls	r3, r3, #10
 80033e0:	401a      	ands	r2, r3
 80033e2:	2380      	movs	r3, #128	; 0x80
 80033e4:	029b      	lsls	r3, r3, #10
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d101      	bne.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e0ac      	b.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x21c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80033ee:	4b58      	ldr	r3, [pc, #352]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80033f0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80033f2:	23c0      	movs	r3, #192	; 0xc0
 80033f4:	029b      	lsls	r3, r3, #10
 80033f6:	4013      	ands	r3, r2
 80033f8:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d03b      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	685a      	ldr	r2, [r3, #4]
 8003404:	23c0      	movs	r3, #192	; 0xc0
 8003406:	029b      	lsls	r3, r3, #10
 8003408:	4013      	ands	r3, r2
 800340a:	68fa      	ldr	r2, [r7, #12]
 800340c:	429a      	cmp	r2, r3
 800340e:	d033      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	2220      	movs	r2, #32
 8003416:	4013      	ands	r3, r2
 8003418:	d02e      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800341a:	4b4d      	ldr	r3, [pc, #308]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800341c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800341e:	4a4e      	ldr	r2, [pc, #312]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003420:	4013      	ands	r3, r2
 8003422:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003424:	4b4a      	ldr	r3, [pc, #296]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003426:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003428:	4b49      	ldr	r3, [pc, #292]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800342a:	2180      	movs	r1, #128	; 0x80
 800342c:	0309      	lsls	r1, r1, #12
 800342e:	430a      	orrs	r2, r1
 8003430:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003432:	4b47      	ldr	r3, [pc, #284]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003434:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003436:	4b46      	ldr	r3, [pc, #280]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003438:	4948      	ldr	r1, [pc, #288]	; (800355c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800343a:	400a      	ands	r2, r1
 800343c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800343e:	4b44      	ldr	r3, [pc, #272]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003440:	68fa      	ldr	r2, [r7, #12]
 8003442:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003444:	68fa      	ldr	r2, [r7, #12]
 8003446:	2380      	movs	r3, #128	; 0x80
 8003448:	005b      	lsls	r3, r3, #1
 800344a:	4013      	ands	r3, r2
 800344c:	d014      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800344e:	f7fe fa21 	bl	8001894 <HAL_GetTick>
 8003452:	0003      	movs	r3, r0
 8003454:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003456:	e009      	b.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003458:	f7fe fa1c 	bl	8001894 <HAL_GetTick>
 800345c:	0002      	movs	r2, r0
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	4a3f      	ldr	r2, [pc, #252]	; (8003560 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d901      	bls.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8003468:	2303      	movs	r3, #3
 800346a:	e06d      	b.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x21c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800346c:	4b38      	ldr	r3, [pc, #224]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800346e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003470:	2380      	movs	r3, #128	; 0x80
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	4013      	ands	r3, r2
 8003476:	d0ef      	beq.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	685a      	ldr	r2, [r3, #4]
 800347c:	23c0      	movs	r3, #192	; 0xc0
 800347e:	029b      	lsls	r3, r3, #10
 8003480:	401a      	ands	r2, r3
 8003482:	23c0      	movs	r3, #192	; 0xc0
 8003484:	029b      	lsls	r3, r3, #10
 8003486:	429a      	cmp	r2, r3
 8003488:	d10c      	bne.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x178>
 800348a:	4b31      	ldr	r3, [pc, #196]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a35      	ldr	r2, [pc, #212]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8003490:	4013      	ands	r3, r2
 8003492:	0019      	movs	r1, r3
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	685a      	ldr	r2, [r3, #4]
 8003498:	23c0      	movs	r3, #192	; 0xc0
 800349a:	039b      	lsls	r3, r3, #14
 800349c:	401a      	ands	r2, r3
 800349e:	4b2c      	ldr	r3, [pc, #176]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80034a0:	430a      	orrs	r2, r1
 80034a2:	601a      	str	r2, [r3, #0]
 80034a4:	4b2a      	ldr	r3, [pc, #168]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80034a6:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	685a      	ldr	r2, [r3, #4]
 80034ac:	23c0      	movs	r3, #192	; 0xc0
 80034ae:	029b      	lsls	r3, r3, #10
 80034b0:	401a      	ands	r2, r3
 80034b2:	4b27      	ldr	r3, [pc, #156]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80034b4:	430a      	orrs	r2, r1
 80034b6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80034b8:	2317      	movs	r3, #23
 80034ba:	18fb      	adds	r3, r7, r3
 80034bc:	781b      	ldrb	r3, [r3, #0]
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d105      	bne.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034c2:	4b23      	ldr	r3, [pc, #140]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80034c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80034c6:	4b22      	ldr	r3, [pc, #136]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80034c8:	4927      	ldr	r1, [pc, #156]	; (8003568 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80034ca:	400a      	ands	r2, r1
 80034cc:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	2202      	movs	r2, #2
 80034d4:	4013      	ands	r3, r2
 80034d6:	d009      	beq.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80034d8:	4b1d      	ldr	r3, [pc, #116]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80034da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034dc:	220c      	movs	r2, #12
 80034de:	4393      	bics	r3, r2
 80034e0:	0019      	movs	r1, r3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	689a      	ldr	r2, [r3, #8]
 80034e6:	4b1a      	ldr	r3, [pc, #104]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80034e8:	430a      	orrs	r2, r1
 80034ea:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	2204      	movs	r2, #4
 80034f2:	4013      	ands	r3, r2
 80034f4:	d009      	beq.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80034f6:	4b16      	ldr	r3, [pc, #88]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80034f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034fa:	4a1c      	ldr	r2, [pc, #112]	; (800356c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80034fc:	4013      	ands	r3, r2
 80034fe:	0019      	movs	r1, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	68da      	ldr	r2, [r3, #12]
 8003504:	4b12      	ldr	r3, [pc, #72]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003506:	430a      	orrs	r2, r1
 8003508:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	2208      	movs	r2, #8
 8003510:	4013      	ands	r3, r2
 8003512:	d009      	beq.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003514:	4b0e      	ldr	r3, [pc, #56]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003516:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003518:	4a15      	ldr	r2, [pc, #84]	; (8003570 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800351a:	4013      	ands	r3, r2
 800351c:	0019      	movs	r1, r3
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	691a      	ldr	r2, [r3, #16]
 8003522:	4b0b      	ldr	r3, [pc, #44]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003524:	430a      	orrs	r2, r1
 8003526:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	2280      	movs	r2, #128	; 0x80
 800352e:	4013      	ands	r3, r2
 8003530:	d009      	beq.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8003532:	4b07      	ldr	r3, [pc, #28]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003534:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003536:	4a0f      	ldr	r2, [pc, #60]	; (8003574 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003538:	4013      	ands	r3, r2
 800353a:	0019      	movs	r1, r3
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	695a      	ldr	r2, [r3, #20]
 8003540:	4b03      	ldr	r3, [pc, #12]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003542:	430a      	orrs	r2, r1
 8003544:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8003546:	2300      	movs	r3, #0
}
 8003548:	0018      	movs	r0, r3
 800354a:	46bd      	mov	sp, r7
 800354c:	b006      	add	sp, #24
 800354e:	bd80      	pop	{r7, pc}
 8003550:	40021000 	.word	0x40021000
 8003554:	40007000 	.word	0x40007000
 8003558:	fffcffff 	.word	0xfffcffff
 800355c:	fff7ffff 	.word	0xfff7ffff
 8003560:	00001388 	.word	0x00001388
 8003564:	ffcfffff 	.word	0xffcfffff
 8003568:	efffffff 	.word	0xefffffff
 800356c:	fffff3ff 	.word	0xfffff3ff
 8003570:	ffffcfff 	.word	0xffffcfff
 8003574:	fff3ffff 	.word	0xfff3ffff

08003578 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d101      	bne.n	800358a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e044      	b.n	8003614 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800358e:	2b00      	cmp	r3, #0
 8003590:	d107      	bne.n	80035a2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2274      	movs	r2, #116	; 0x74
 8003596:	2100      	movs	r1, #0
 8003598:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	0018      	movs	r0, r3
 800359e:	f7fd ffb1 	bl	8001504 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2224      	movs	r2, #36	; 0x24
 80035a6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	2101      	movs	r1, #1
 80035b4:	438a      	bics	r2, r1
 80035b6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	0018      	movs	r0, r3
 80035bc:	f000 f830 	bl	8003620 <UART_SetConfig>
 80035c0:	0003      	movs	r3, r0
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d101      	bne.n	80035ca <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e024      	b.n	8003614 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d003      	beq.n	80035da <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	0018      	movs	r0, r3
 80035d6:	f000 fa85 	bl	8003ae4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	685a      	ldr	r2, [r3, #4]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	490d      	ldr	r1, [pc, #52]	; (800361c <HAL_UART_Init+0xa4>)
 80035e6:	400a      	ands	r2, r1
 80035e8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	689a      	ldr	r2, [r3, #8]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	212a      	movs	r1, #42	; 0x2a
 80035f6:	438a      	bics	r2, r1
 80035f8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	2101      	movs	r1, #1
 8003606:	430a      	orrs	r2, r1
 8003608:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	0018      	movs	r0, r3
 800360e:	f000 fb1d 	bl	8003c4c <UART_CheckIdleState>
 8003612:	0003      	movs	r3, r0
}
 8003614:	0018      	movs	r0, r3
 8003616:	46bd      	mov	sp, r7
 8003618:	b002      	add	sp, #8
 800361a:	bd80      	pop	{r7, pc}
 800361c:	ffffb7ff 	.word	0xffffb7ff

08003620 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003620:	b5b0      	push	{r4, r5, r7, lr}
 8003622:	b08e      	sub	sp, #56	; 0x38
 8003624:	af00      	add	r7, sp, #0
 8003626:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003628:	231a      	movs	r3, #26
 800362a:	2218      	movs	r2, #24
 800362c:	4694      	mov	ip, r2
 800362e:	44bc      	add	ip, r7
 8003630:	4463      	add	r3, ip
 8003632:	2200      	movs	r2, #0
 8003634:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	689a      	ldr	r2, [r3, #8]
 800363a:	69fb      	ldr	r3, [r7, #28]
 800363c:	691b      	ldr	r3, [r3, #16]
 800363e:	431a      	orrs	r2, r3
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	695b      	ldr	r3, [r3, #20]
 8003644:	431a      	orrs	r2, r3
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	69db      	ldr	r3, [r3, #28]
 800364a:	4313      	orrs	r3, r2
 800364c:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800364e:	69fb      	ldr	r3, [r7, #28]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4abc      	ldr	r2, [pc, #752]	; (8003948 <UART_SetConfig+0x328>)
 8003656:	4013      	ands	r3, r2
 8003658:	0019      	movs	r1, r3
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003660:	430a      	orrs	r2, r1
 8003662:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	4ab8      	ldr	r2, [pc, #736]	; (800394c <UART_SetConfig+0x32c>)
 800366c:	4013      	ands	r3, r2
 800366e:	0019      	movs	r1, r3
 8003670:	69fb      	ldr	r3, [r7, #28]
 8003672:	68da      	ldr	r2, [r3, #12]
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	430a      	orrs	r2, r1
 800367a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	699b      	ldr	r3, [r3, #24]
 8003680:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003682:	69fb      	ldr	r3, [r7, #28]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4ab2      	ldr	r2, [pc, #712]	; (8003950 <UART_SetConfig+0x330>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d004      	beq.n	8003696 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800368c:	69fb      	ldr	r3, [r7, #28]
 800368e:	6a1b      	ldr	r3, [r3, #32]
 8003690:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003692:	4313      	orrs	r3, r2
 8003694:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	4aad      	ldr	r2, [pc, #692]	; (8003954 <UART_SetConfig+0x334>)
 800369e:	4013      	ands	r3, r2
 80036a0:	0019      	movs	r1, r3
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80036a8:	430a      	orrs	r2, r1
 80036aa:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80036ac:	69fb      	ldr	r3, [r7, #28]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4aa9      	ldr	r2, [pc, #676]	; (8003958 <UART_SetConfig+0x338>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d136      	bne.n	8003724 <UART_SetConfig+0x104>
 80036b6:	4ba9      	ldr	r3, [pc, #676]	; (800395c <UART_SetConfig+0x33c>)
 80036b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036ba:	220c      	movs	r2, #12
 80036bc:	4013      	ands	r3, r2
 80036be:	2b0c      	cmp	r3, #12
 80036c0:	d020      	beq.n	8003704 <UART_SetConfig+0xe4>
 80036c2:	d827      	bhi.n	8003714 <UART_SetConfig+0xf4>
 80036c4:	2b08      	cmp	r3, #8
 80036c6:	d00d      	beq.n	80036e4 <UART_SetConfig+0xc4>
 80036c8:	d824      	bhi.n	8003714 <UART_SetConfig+0xf4>
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d002      	beq.n	80036d4 <UART_SetConfig+0xb4>
 80036ce:	2b04      	cmp	r3, #4
 80036d0:	d010      	beq.n	80036f4 <UART_SetConfig+0xd4>
 80036d2:	e01f      	b.n	8003714 <UART_SetConfig+0xf4>
 80036d4:	231b      	movs	r3, #27
 80036d6:	2218      	movs	r2, #24
 80036d8:	4694      	mov	ip, r2
 80036da:	44bc      	add	ip, r7
 80036dc:	4463      	add	r3, ip
 80036de:	2200      	movs	r2, #0
 80036e0:	701a      	strb	r2, [r3, #0]
 80036e2:	e06f      	b.n	80037c4 <UART_SetConfig+0x1a4>
 80036e4:	231b      	movs	r3, #27
 80036e6:	2218      	movs	r2, #24
 80036e8:	4694      	mov	ip, r2
 80036ea:	44bc      	add	ip, r7
 80036ec:	4463      	add	r3, ip
 80036ee:	2202      	movs	r2, #2
 80036f0:	701a      	strb	r2, [r3, #0]
 80036f2:	e067      	b.n	80037c4 <UART_SetConfig+0x1a4>
 80036f4:	231b      	movs	r3, #27
 80036f6:	2218      	movs	r2, #24
 80036f8:	4694      	mov	ip, r2
 80036fa:	44bc      	add	ip, r7
 80036fc:	4463      	add	r3, ip
 80036fe:	2204      	movs	r2, #4
 8003700:	701a      	strb	r2, [r3, #0]
 8003702:	e05f      	b.n	80037c4 <UART_SetConfig+0x1a4>
 8003704:	231b      	movs	r3, #27
 8003706:	2218      	movs	r2, #24
 8003708:	4694      	mov	ip, r2
 800370a:	44bc      	add	ip, r7
 800370c:	4463      	add	r3, ip
 800370e:	2208      	movs	r2, #8
 8003710:	701a      	strb	r2, [r3, #0]
 8003712:	e057      	b.n	80037c4 <UART_SetConfig+0x1a4>
 8003714:	231b      	movs	r3, #27
 8003716:	2218      	movs	r2, #24
 8003718:	4694      	mov	ip, r2
 800371a:	44bc      	add	ip, r7
 800371c:	4463      	add	r3, ip
 800371e:	2210      	movs	r2, #16
 8003720:	701a      	strb	r2, [r3, #0]
 8003722:	e04f      	b.n	80037c4 <UART_SetConfig+0x1a4>
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a89      	ldr	r2, [pc, #548]	; (8003950 <UART_SetConfig+0x330>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d143      	bne.n	80037b6 <UART_SetConfig+0x196>
 800372e:	4b8b      	ldr	r3, [pc, #556]	; (800395c <UART_SetConfig+0x33c>)
 8003730:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003732:	23c0      	movs	r3, #192	; 0xc0
 8003734:	011b      	lsls	r3, r3, #4
 8003736:	4013      	ands	r3, r2
 8003738:	22c0      	movs	r2, #192	; 0xc0
 800373a:	0112      	lsls	r2, r2, #4
 800373c:	4293      	cmp	r3, r2
 800373e:	d02a      	beq.n	8003796 <UART_SetConfig+0x176>
 8003740:	22c0      	movs	r2, #192	; 0xc0
 8003742:	0112      	lsls	r2, r2, #4
 8003744:	4293      	cmp	r3, r2
 8003746:	d82e      	bhi.n	80037a6 <UART_SetConfig+0x186>
 8003748:	2280      	movs	r2, #128	; 0x80
 800374a:	0112      	lsls	r2, r2, #4
 800374c:	4293      	cmp	r3, r2
 800374e:	d012      	beq.n	8003776 <UART_SetConfig+0x156>
 8003750:	2280      	movs	r2, #128	; 0x80
 8003752:	0112      	lsls	r2, r2, #4
 8003754:	4293      	cmp	r3, r2
 8003756:	d826      	bhi.n	80037a6 <UART_SetConfig+0x186>
 8003758:	2b00      	cmp	r3, #0
 800375a:	d004      	beq.n	8003766 <UART_SetConfig+0x146>
 800375c:	2280      	movs	r2, #128	; 0x80
 800375e:	00d2      	lsls	r2, r2, #3
 8003760:	4293      	cmp	r3, r2
 8003762:	d010      	beq.n	8003786 <UART_SetConfig+0x166>
 8003764:	e01f      	b.n	80037a6 <UART_SetConfig+0x186>
 8003766:	231b      	movs	r3, #27
 8003768:	2218      	movs	r2, #24
 800376a:	4694      	mov	ip, r2
 800376c:	44bc      	add	ip, r7
 800376e:	4463      	add	r3, ip
 8003770:	2200      	movs	r2, #0
 8003772:	701a      	strb	r2, [r3, #0]
 8003774:	e026      	b.n	80037c4 <UART_SetConfig+0x1a4>
 8003776:	231b      	movs	r3, #27
 8003778:	2218      	movs	r2, #24
 800377a:	4694      	mov	ip, r2
 800377c:	44bc      	add	ip, r7
 800377e:	4463      	add	r3, ip
 8003780:	2202      	movs	r2, #2
 8003782:	701a      	strb	r2, [r3, #0]
 8003784:	e01e      	b.n	80037c4 <UART_SetConfig+0x1a4>
 8003786:	231b      	movs	r3, #27
 8003788:	2218      	movs	r2, #24
 800378a:	4694      	mov	ip, r2
 800378c:	44bc      	add	ip, r7
 800378e:	4463      	add	r3, ip
 8003790:	2204      	movs	r2, #4
 8003792:	701a      	strb	r2, [r3, #0]
 8003794:	e016      	b.n	80037c4 <UART_SetConfig+0x1a4>
 8003796:	231b      	movs	r3, #27
 8003798:	2218      	movs	r2, #24
 800379a:	4694      	mov	ip, r2
 800379c:	44bc      	add	ip, r7
 800379e:	4463      	add	r3, ip
 80037a0:	2208      	movs	r2, #8
 80037a2:	701a      	strb	r2, [r3, #0]
 80037a4:	e00e      	b.n	80037c4 <UART_SetConfig+0x1a4>
 80037a6:	231b      	movs	r3, #27
 80037a8:	2218      	movs	r2, #24
 80037aa:	4694      	mov	ip, r2
 80037ac:	44bc      	add	ip, r7
 80037ae:	4463      	add	r3, ip
 80037b0:	2210      	movs	r2, #16
 80037b2:	701a      	strb	r2, [r3, #0]
 80037b4:	e006      	b.n	80037c4 <UART_SetConfig+0x1a4>
 80037b6:	231b      	movs	r3, #27
 80037b8:	2218      	movs	r2, #24
 80037ba:	4694      	mov	ip, r2
 80037bc:	44bc      	add	ip, r7
 80037be:	4463      	add	r3, ip
 80037c0:	2210      	movs	r2, #16
 80037c2:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a61      	ldr	r2, [pc, #388]	; (8003950 <UART_SetConfig+0x330>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d000      	beq.n	80037d0 <UART_SetConfig+0x1b0>
 80037ce:	e088      	b.n	80038e2 <UART_SetConfig+0x2c2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80037d0:	231b      	movs	r3, #27
 80037d2:	2218      	movs	r2, #24
 80037d4:	4694      	mov	ip, r2
 80037d6:	44bc      	add	ip, r7
 80037d8:	4463      	add	r3, ip
 80037da:	781b      	ldrb	r3, [r3, #0]
 80037dc:	2b08      	cmp	r3, #8
 80037de:	d01d      	beq.n	800381c <UART_SetConfig+0x1fc>
 80037e0:	dc20      	bgt.n	8003824 <UART_SetConfig+0x204>
 80037e2:	2b04      	cmp	r3, #4
 80037e4:	d015      	beq.n	8003812 <UART_SetConfig+0x1f2>
 80037e6:	dc1d      	bgt.n	8003824 <UART_SetConfig+0x204>
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d002      	beq.n	80037f2 <UART_SetConfig+0x1d2>
 80037ec:	2b02      	cmp	r3, #2
 80037ee:	d005      	beq.n	80037fc <UART_SetConfig+0x1dc>
 80037f0:	e018      	b.n	8003824 <UART_SetConfig+0x204>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80037f2:	f7ff fd6f 	bl	80032d4 <HAL_RCC_GetPCLK1Freq>
 80037f6:	0003      	movs	r3, r0
 80037f8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80037fa:	e01d      	b.n	8003838 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80037fc:	4b57      	ldr	r3, [pc, #348]	; (800395c <UART_SetConfig+0x33c>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	2210      	movs	r2, #16
 8003802:	4013      	ands	r3, r2
 8003804:	d002      	beq.n	800380c <UART_SetConfig+0x1ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003806:	4b56      	ldr	r3, [pc, #344]	; (8003960 <UART_SetConfig+0x340>)
 8003808:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800380a:	e015      	b.n	8003838 <UART_SetConfig+0x218>
          pclk = (uint32_t) HSI_VALUE;
 800380c:	4b55      	ldr	r3, [pc, #340]	; (8003964 <UART_SetConfig+0x344>)
 800380e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003810:	e012      	b.n	8003838 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003812:	f7ff fcaf 	bl	8003174 <HAL_RCC_GetSysClockFreq>
 8003816:	0003      	movs	r3, r0
 8003818:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800381a:	e00d      	b.n	8003838 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800381c:	2380      	movs	r3, #128	; 0x80
 800381e:	021b      	lsls	r3, r3, #8
 8003820:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003822:	e009      	b.n	8003838 <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 8003824:	2300      	movs	r3, #0
 8003826:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003828:	231a      	movs	r3, #26
 800382a:	2218      	movs	r2, #24
 800382c:	4694      	mov	ip, r2
 800382e:	44bc      	add	ip, r7
 8003830:	4463      	add	r3, ip
 8003832:	2201      	movs	r2, #1
 8003834:	701a      	strb	r2, [r3, #0]
        break;
 8003836:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800383a:	2b00      	cmp	r3, #0
 800383c:	d100      	bne.n	8003840 <UART_SetConfig+0x220>
 800383e:	e139      	b.n	8003ab4 <UART_SetConfig+0x494>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003840:	69fb      	ldr	r3, [r7, #28]
 8003842:	685a      	ldr	r2, [r3, #4]
 8003844:	0013      	movs	r3, r2
 8003846:	005b      	lsls	r3, r3, #1
 8003848:	189b      	adds	r3, r3, r2
 800384a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800384c:	429a      	cmp	r2, r3
 800384e:	d305      	bcc.n	800385c <UART_SetConfig+0x23c>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003856:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003858:	429a      	cmp	r2, r3
 800385a:	d907      	bls.n	800386c <UART_SetConfig+0x24c>
      {
        ret = HAL_ERROR;
 800385c:	231a      	movs	r3, #26
 800385e:	2218      	movs	r2, #24
 8003860:	4694      	mov	ip, r2
 8003862:	44bc      	add	ip, r7
 8003864:	4463      	add	r3, ip
 8003866:	2201      	movs	r2, #1
 8003868:	701a      	strb	r2, [r3, #0]
 800386a:	e123      	b.n	8003ab4 <UART_SetConfig+0x494>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800386c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800386e:	613b      	str	r3, [r7, #16]
 8003870:	2300      	movs	r3, #0
 8003872:	617b      	str	r3, [r7, #20]
 8003874:	6939      	ldr	r1, [r7, #16]
 8003876:	697a      	ldr	r2, [r7, #20]
 8003878:	000b      	movs	r3, r1
 800387a:	0e1b      	lsrs	r3, r3, #24
 800387c:	0010      	movs	r0, r2
 800387e:	0205      	lsls	r5, r0, #8
 8003880:	431d      	orrs	r5, r3
 8003882:	000b      	movs	r3, r1
 8003884:	021c      	lsls	r4, r3, #8
 8003886:	69fb      	ldr	r3, [r7, #28]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	085b      	lsrs	r3, r3, #1
 800388c:	60bb      	str	r3, [r7, #8]
 800388e:	2300      	movs	r3, #0
 8003890:	60fb      	str	r3, [r7, #12]
 8003892:	68b8      	ldr	r0, [r7, #8]
 8003894:	68f9      	ldr	r1, [r7, #12]
 8003896:	1900      	adds	r0, r0, r4
 8003898:	4169      	adcs	r1, r5
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	603b      	str	r3, [r7, #0]
 80038a0:	2300      	movs	r3, #0
 80038a2:	607b      	str	r3, [r7, #4]
 80038a4:	683a      	ldr	r2, [r7, #0]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	f7fc fdae 	bl	8000408 <__aeabi_uldivmod>
 80038ac:	0002      	movs	r2, r0
 80038ae:	000b      	movs	r3, r1
 80038b0:	0013      	movs	r3, r2
 80038b2:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80038b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038b6:	23c0      	movs	r3, #192	; 0xc0
 80038b8:	009b      	lsls	r3, r3, #2
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d309      	bcc.n	80038d2 <UART_SetConfig+0x2b2>
 80038be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038c0:	2380      	movs	r3, #128	; 0x80
 80038c2:	035b      	lsls	r3, r3, #13
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d204      	bcs.n	80038d2 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038ce:	60da      	str	r2, [r3, #12]
 80038d0:	e0f0      	b.n	8003ab4 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 80038d2:	231a      	movs	r3, #26
 80038d4:	2218      	movs	r2, #24
 80038d6:	4694      	mov	ip, r2
 80038d8:	44bc      	add	ip, r7
 80038da:	4463      	add	r3, ip
 80038dc:	2201      	movs	r2, #1
 80038de:	701a      	strb	r2, [r3, #0]
 80038e0:	e0e8      	b.n	8003ab4 <UART_SetConfig+0x494>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038e2:	69fb      	ldr	r3, [r7, #28]
 80038e4:	69da      	ldr	r2, [r3, #28]
 80038e6:	2380      	movs	r3, #128	; 0x80
 80038e8:	021b      	lsls	r3, r3, #8
 80038ea:	429a      	cmp	r2, r3
 80038ec:	d000      	beq.n	80038f0 <UART_SetConfig+0x2d0>
 80038ee:	e087      	b.n	8003a00 <UART_SetConfig+0x3e0>
  {
    switch (clocksource)
 80038f0:	231b      	movs	r3, #27
 80038f2:	2218      	movs	r2, #24
 80038f4:	4694      	mov	ip, r2
 80038f6:	44bc      	add	ip, r7
 80038f8:	4463      	add	r3, ip
 80038fa:	781b      	ldrb	r3, [r3, #0]
 80038fc:	2b08      	cmp	r3, #8
 80038fe:	d835      	bhi.n	800396c <UART_SetConfig+0x34c>
 8003900:	009a      	lsls	r2, r3, #2
 8003902:	4b19      	ldr	r3, [pc, #100]	; (8003968 <UART_SetConfig+0x348>)
 8003904:	18d3      	adds	r3, r2, r3
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800390a:	f7ff fce3 	bl	80032d4 <HAL_RCC_GetPCLK1Freq>
 800390e:	0003      	movs	r3, r0
 8003910:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003912:	e035      	b.n	8003980 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003914:	f7ff fcf4 	bl	8003300 <HAL_RCC_GetPCLK2Freq>
 8003918:	0003      	movs	r3, r0
 800391a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800391c:	e030      	b.n	8003980 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800391e:	4b0f      	ldr	r3, [pc, #60]	; (800395c <UART_SetConfig+0x33c>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2210      	movs	r2, #16
 8003924:	4013      	ands	r3, r2
 8003926:	d002      	beq.n	800392e <UART_SetConfig+0x30e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003928:	4b0d      	ldr	r3, [pc, #52]	; (8003960 <UART_SetConfig+0x340>)
 800392a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800392c:	e028      	b.n	8003980 <UART_SetConfig+0x360>
          pclk = (uint32_t) HSI_VALUE;
 800392e:	4b0d      	ldr	r3, [pc, #52]	; (8003964 <UART_SetConfig+0x344>)
 8003930:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003932:	e025      	b.n	8003980 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003934:	f7ff fc1e 	bl	8003174 <HAL_RCC_GetSysClockFreq>
 8003938:	0003      	movs	r3, r0
 800393a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800393c:	e020      	b.n	8003980 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800393e:	2380      	movs	r3, #128	; 0x80
 8003940:	021b      	lsls	r3, r3, #8
 8003942:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003944:	e01c      	b.n	8003980 <UART_SetConfig+0x360>
 8003946:	46c0      	nop			; (mov r8, r8)
 8003948:	efff69f3 	.word	0xefff69f3
 800394c:	ffffcfff 	.word	0xffffcfff
 8003950:	40004800 	.word	0x40004800
 8003954:	fffff4ff 	.word	0xfffff4ff
 8003958:	40004400 	.word	0x40004400
 800395c:	40021000 	.word	0x40021000
 8003960:	003d0900 	.word	0x003d0900
 8003964:	00f42400 	.word	0x00f42400
 8003968:	0800507c 	.word	0x0800507c
      default:
        pclk = 0U;
 800396c:	2300      	movs	r3, #0
 800396e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003970:	231a      	movs	r3, #26
 8003972:	2218      	movs	r2, #24
 8003974:	4694      	mov	ip, r2
 8003976:	44bc      	add	ip, r7
 8003978:	4463      	add	r3, ip
 800397a:	2201      	movs	r2, #1
 800397c:	701a      	strb	r2, [r3, #0]
        break;
 800397e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003982:	2b00      	cmp	r3, #0
 8003984:	d100      	bne.n	8003988 <UART_SetConfig+0x368>
 8003986:	e095      	b.n	8003ab4 <UART_SetConfig+0x494>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800398a:	005a      	lsls	r2, r3, #1
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	085b      	lsrs	r3, r3, #1
 8003992:	18d2      	adds	r2, r2, r3
 8003994:	69fb      	ldr	r3, [r7, #28]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	0019      	movs	r1, r3
 800399a:	0010      	movs	r0, r2
 800399c:	f7fc fbbe 	bl	800011c <__udivsi3>
 80039a0:	0003      	movs	r3, r0
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80039a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039a8:	2b0f      	cmp	r3, #15
 80039aa:	d921      	bls.n	80039f0 <UART_SetConfig+0x3d0>
 80039ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80039ae:	2380      	movs	r3, #128	; 0x80
 80039b0:	025b      	lsls	r3, r3, #9
 80039b2:	429a      	cmp	r2, r3
 80039b4:	d21c      	bcs.n	80039f0 <UART_SetConfig+0x3d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80039b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039b8:	b29a      	uxth	r2, r3
 80039ba:	200e      	movs	r0, #14
 80039bc:	2418      	movs	r4, #24
 80039be:	193b      	adds	r3, r7, r4
 80039c0:	181b      	adds	r3, r3, r0
 80039c2:	210f      	movs	r1, #15
 80039c4:	438a      	bics	r2, r1
 80039c6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80039c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039ca:	085b      	lsrs	r3, r3, #1
 80039cc:	b29b      	uxth	r3, r3
 80039ce:	2207      	movs	r2, #7
 80039d0:	4013      	ands	r3, r2
 80039d2:	b299      	uxth	r1, r3
 80039d4:	193b      	adds	r3, r7, r4
 80039d6:	181b      	adds	r3, r3, r0
 80039d8:	193a      	adds	r2, r7, r4
 80039da:	1812      	adds	r2, r2, r0
 80039dc:	8812      	ldrh	r2, [r2, #0]
 80039de:	430a      	orrs	r2, r1
 80039e0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	193a      	adds	r2, r7, r4
 80039e8:	1812      	adds	r2, r2, r0
 80039ea:	8812      	ldrh	r2, [r2, #0]
 80039ec:	60da      	str	r2, [r3, #12]
 80039ee:	e061      	b.n	8003ab4 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80039f0:	231a      	movs	r3, #26
 80039f2:	2218      	movs	r2, #24
 80039f4:	4694      	mov	ip, r2
 80039f6:	44bc      	add	ip, r7
 80039f8:	4463      	add	r3, ip
 80039fa:	2201      	movs	r2, #1
 80039fc:	701a      	strb	r2, [r3, #0]
 80039fe:	e059      	b.n	8003ab4 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003a00:	231b      	movs	r3, #27
 8003a02:	2218      	movs	r2, #24
 8003a04:	4694      	mov	ip, r2
 8003a06:	44bc      	add	ip, r7
 8003a08:	4463      	add	r3, ip
 8003a0a:	781b      	ldrb	r3, [r3, #0]
 8003a0c:	2b08      	cmp	r3, #8
 8003a0e:	d822      	bhi.n	8003a56 <UART_SetConfig+0x436>
 8003a10:	009a      	lsls	r2, r3, #2
 8003a12:	4b30      	ldr	r3, [pc, #192]	; (8003ad4 <UART_SetConfig+0x4b4>)
 8003a14:	18d3      	adds	r3, r2, r3
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a1a:	f7ff fc5b 	bl	80032d4 <HAL_RCC_GetPCLK1Freq>
 8003a1e:	0003      	movs	r3, r0
 8003a20:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003a22:	e022      	b.n	8003a6a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a24:	f7ff fc6c 	bl	8003300 <HAL_RCC_GetPCLK2Freq>
 8003a28:	0003      	movs	r3, r0
 8003a2a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003a2c:	e01d      	b.n	8003a6a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003a2e:	4b2a      	ldr	r3, [pc, #168]	; (8003ad8 <UART_SetConfig+0x4b8>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	2210      	movs	r2, #16
 8003a34:	4013      	ands	r3, r2
 8003a36:	d002      	beq.n	8003a3e <UART_SetConfig+0x41e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003a38:	4b28      	ldr	r3, [pc, #160]	; (8003adc <UART_SetConfig+0x4bc>)
 8003a3a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003a3c:	e015      	b.n	8003a6a <UART_SetConfig+0x44a>
          pclk = (uint32_t) HSI_VALUE;
 8003a3e:	4b28      	ldr	r3, [pc, #160]	; (8003ae0 <UART_SetConfig+0x4c0>)
 8003a40:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003a42:	e012      	b.n	8003a6a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a44:	f7ff fb96 	bl	8003174 <HAL_RCC_GetSysClockFreq>
 8003a48:	0003      	movs	r3, r0
 8003a4a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003a4c:	e00d      	b.n	8003a6a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a4e:	2380      	movs	r3, #128	; 0x80
 8003a50:	021b      	lsls	r3, r3, #8
 8003a52:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003a54:	e009      	b.n	8003a6a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003a56:	2300      	movs	r3, #0
 8003a58:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003a5a:	231a      	movs	r3, #26
 8003a5c:	2218      	movs	r2, #24
 8003a5e:	4694      	mov	ip, r2
 8003a60:	44bc      	add	ip, r7
 8003a62:	4463      	add	r3, ip
 8003a64:	2201      	movs	r2, #1
 8003a66:	701a      	strb	r2, [r3, #0]
        break;
 8003a68:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003a6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d021      	beq.n	8003ab4 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	085a      	lsrs	r2, r3, #1
 8003a76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a78:	18d2      	adds	r2, r2, r3
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	0019      	movs	r1, r3
 8003a80:	0010      	movs	r0, r2
 8003a82:	f7fc fb4b 	bl	800011c <__udivsi3>
 8003a86:	0003      	movs	r3, r0
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a8e:	2b0f      	cmp	r3, #15
 8003a90:	d909      	bls.n	8003aa6 <UART_SetConfig+0x486>
 8003a92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a94:	2380      	movs	r3, #128	; 0x80
 8003a96:	025b      	lsls	r3, r3, #9
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	d204      	bcs.n	8003aa6 <UART_SetConfig+0x486>
      {
        huart->Instance->BRR = usartdiv;
 8003a9c:	69fb      	ldr	r3, [r7, #28]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003aa2:	60da      	str	r2, [r3, #12]
 8003aa4:	e006      	b.n	8003ab4 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8003aa6:	231a      	movs	r3, #26
 8003aa8:	2218      	movs	r2, #24
 8003aaa:	4694      	mov	ip, r2
 8003aac:	44bc      	add	ip, r7
 8003aae:	4463      	add	r3, ip
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003ab4:	69fb      	ldr	r3, [r7, #28]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	2200      	movs	r2, #0
 8003abe:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003ac0:	231a      	movs	r3, #26
 8003ac2:	2218      	movs	r2, #24
 8003ac4:	4694      	mov	ip, r2
 8003ac6:	44bc      	add	ip, r7
 8003ac8:	4463      	add	r3, ip
 8003aca:	781b      	ldrb	r3, [r3, #0]
}
 8003acc:	0018      	movs	r0, r3
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	b00e      	add	sp, #56	; 0x38
 8003ad2:	bdb0      	pop	{r4, r5, r7, pc}
 8003ad4:	080050a0 	.word	0x080050a0
 8003ad8:	40021000 	.word	0x40021000
 8003adc:	003d0900 	.word	0x003d0900
 8003ae0:	00f42400 	.word	0x00f42400

08003ae4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b082      	sub	sp, #8
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af0:	2201      	movs	r2, #1
 8003af2:	4013      	ands	r3, r2
 8003af4:	d00b      	beq.n	8003b0e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	4a4a      	ldr	r2, [pc, #296]	; (8003c28 <UART_AdvFeatureConfig+0x144>)
 8003afe:	4013      	ands	r3, r2
 8003b00:	0019      	movs	r1, r3
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	430a      	orrs	r2, r1
 8003b0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b12:	2202      	movs	r2, #2
 8003b14:	4013      	ands	r3, r2
 8003b16:	d00b      	beq.n	8003b30 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	4a43      	ldr	r2, [pc, #268]	; (8003c2c <UART_AdvFeatureConfig+0x148>)
 8003b20:	4013      	ands	r3, r2
 8003b22:	0019      	movs	r1, r3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	430a      	orrs	r2, r1
 8003b2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b34:	2204      	movs	r2, #4
 8003b36:	4013      	ands	r3, r2
 8003b38:	d00b      	beq.n	8003b52 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	4a3b      	ldr	r2, [pc, #236]	; (8003c30 <UART_AdvFeatureConfig+0x14c>)
 8003b42:	4013      	ands	r3, r2
 8003b44:	0019      	movs	r1, r3
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	430a      	orrs	r2, r1
 8003b50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b56:	2208      	movs	r2, #8
 8003b58:	4013      	ands	r3, r2
 8003b5a:	d00b      	beq.n	8003b74 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	4a34      	ldr	r2, [pc, #208]	; (8003c34 <UART_AdvFeatureConfig+0x150>)
 8003b64:	4013      	ands	r3, r2
 8003b66:	0019      	movs	r1, r3
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	430a      	orrs	r2, r1
 8003b72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b78:	2210      	movs	r2, #16
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	d00b      	beq.n	8003b96 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	4a2c      	ldr	r2, [pc, #176]	; (8003c38 <UART_AdvFeatureConfig+0x154>)
 8003b86:	4013      	ands	r3, r2
 8003b88:	0019      	movs	r1, r3
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	430a      	orrs	r2, r1
 8003b94:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9a:	2220      	movs	r2, #32
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	d00b      	beq.n	8003bb8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	4a25      	ldr	r2, [pc, #148]	; (8003c3c <UART_AdvFeatureConfig+0x158>)
 8003ba8:	4013      	ands	r3, r2
 8003baa:	0019      	movs	r1, r3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	430a      	orrs	r2, r1
 8003bb6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bbc:	2240      	movs	r2, #64	; 0x40
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	d01d      	beq.n	8003bfe <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	4a1d      	ldr	r2, [pc, #116]	; (8003c40 <UART_AdvFeatureConfig+0x15c>)
 8003bca:	4013      	ands	r3, r2
 8003bcc:	0019      	movs	r1, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	430a      	orrs	r2, r1
 8003bd8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bde:	2380      	movs	r3, #128	; 0x80
 8003be0:	035b      	lsls	r3, r3, #13
 8003be2:	429a      	cmp	r2, r3
 8003be4:	d10b      	bne.n	8003bfe <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	4a15      	ldr	r2, [pc, #84]	; (8003c44 <UART_AdvFeatureConfig+0x160>)
 8003bee:	4013      	ands	r3, r2
 8003bf0:	0019      	movs	r1, r3
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	430a      	orrs	r2, r1
 8003bfc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c02:	2280      	movs	r2, #128	; 0x80
 8003c04:	4013      	ands	r3, r2
 8003c06:	d00b      	beq.n	8003c20 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	4a0e      	ldr	r2, [pc, #56]	; (8003c48 <UART_AdvFeatureConfig+0x164>)
 8003c10:	4013      	ands	r3, r2
 8003c12:	0019      	movs	r1, r3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	430a      	orrs	r2, r1
 8003c1e:	605a      	str	r2, [r3, #4]
  }
}
 8003c20:	46c0      	nop			; (mov r8, r8)
 8003c22:	46bd      	mov	sp, r7
 8003c24:	b002      	add	sp, #8
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	fffdffff 	.word	0xfffdffff
 8003c2c:	fffeffff 	.word	0xfffeffff
 8003c30:	fffbffff 	.word	0xfffbffff
 8003c34:	ffff7fff 	.word	0xffff7fff
 8003c38:	ffffefff 	.word	0xffffefff
 8003c3c:	ffffdfff 	.word	0xffffdfff
 8003c40:	ffefffff 	.word	0xffefffff
 8003c44:	ff9fffff 	.word	0xff9fffff
 8003c48:	fff7ffff 	.word	0xfff7ffff

08003c4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b086      	sub	sp, #24
 8003c50:	af02      	add	r7, sp, #8
 8003c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2280      	movs	r2, #128	; 0x80
 8003c58:	2100      	movs	r1, #0
 8003c5a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003c5c:	f7fd fe1a 	bl	8001894 <HAL_GetTick>
 8003c60:	0003      	movs	r3, r0
 8003c62:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	2208      	movs	r2, #8
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	2b08      	cmp	r3, #8
 8003c70:	d10c      	bne.n	8003c8c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2280      	movs	r2, #128	; 0x80
 8003c76:	0391      	lsls	r1, r2, #14
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	4a17      	ldr	r2, [pc, #92]	; (8003cd8 <UART_CheckIdleState+0x8c>)
 8003c7c:	9200      	str	r2, [sp, #0]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	f000 f82c 	bl	8003cdc <UART_WaitOnFlagUntilTimeout>
 8003c84:	1e03      	subs	r3, r0, #0
 8003c86:	d001      	beq.n	8003c8c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c88:	2303      	movs	r3, #3
 8003c8a:	e021      	b.n	8003cd0 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	2204      	movs	r2, #4
 8003c94:	4013      	ands	r3, r2
 8003c96:	2b04      	cmp	r3, #4
 8003c98:	d10c      	bne.n	8003cb4 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2280      	movs	r2, #128	; 0x80
 8003c9e:	03d1      	lsls	r1, r2, #15
 8003ca0:	6878      	ldr	r0, [r7, #4]
 8003ca2:	4a0d      	ldr	r2, [pc, #52]	; (8003cd8 <UART_CheckIdleState+0x8c>)
 8003ca4:	9200      	str	r2, [sp, #0]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f000 f818 	bl	8003cdc <UART_WaitOnFlagUntilTimeout>
 8003cac:	1e03      	subs	r3, r0, #0
 8003cae:	d001      	beq.n	8003cb4 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003cb0:	2303      	movs	r3, #3
 8003cb2:	e00d      	b.n	8003cd0 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2220      	movs	r2, #32
 8003cb8:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2220      	movs	r2, #32
 8003cbe:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2274      	movs	r2, #116	; 0x74
 8003cca:	2100      	movs	r1, #0
 8003ccc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003cce:	2300      	movs	r3, #0
}
 8003cd0:	0018      	movs	r0, r3
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	b004      	add	sp, #16
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	01ffffff 	.word	0x01ffffff

08003cdc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b094      	sub	sp, #80	; 0x50
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	60f8      	str	r0, [r7, #12]
 8003ce4:	60b9      	str	r1, [r7, #8]
 8003ce6:	603b      	str	r3, [r7, #0]
 8003ce8:	1dfb      	adds	r3, r7, #7
 8003cea:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cec:	e0a3      	b.n	8003e36 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003cf0:	3301      	adds	r3, #1
 8003cf2:	d100      	bne.n	8003cf6 <UART_WaitOnFlagUntilTimeout+0x1a>
 8003cf4:	e09f      	b.n	8003e36 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cf6:	f7fd fdcd 	bl	8001894 <HAL_GetTick>
 8003cfa:	0002      	movs	r2, r0
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003d02:	429a      	cmp	r2, r3
 8003d04:	d302      	bcc.n	8003d0c <UART_WaitOnFlagUntilTimeout+0x30>
 8003d06:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d13d      	bne.n	8003d88 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d0c:	f3ef 8310 	mrs	r3, PRIMASK
 8003d10:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003d12:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d14:	647b      	str	r3, [r7, #68]	; 0x44
 8003d16:	2301      	movs	r3, #1
 8003d18:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d1c:	f383 8810 	msr	PRIMASK, r3
}
 8003d20:	46c0      	nop			; (mov r8, r8)
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	494c      	ldr	r1, [pc, #304]	; (8003e60 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003d2e:	400a      	ands	r2, r1
 8003d30:	601a      	str	r2, [r3, #0]
 8003d32:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d34:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d38:	f383 8810 	msr	PRIMASK, r3
}
 8003d3c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d3e:	f3ef 8310 	mrs	r3, PRIMASK
 8003d42:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003d44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d46:	643b      	str	r3, [r7, #64]	; 0x40
 8003d48:	2301      	movs	r3, #1
 8003d4a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d4e:	f383 8810 	msr	PRIMASK, r3
}
 8003d52:	46c0      	nop			; (mov r8, r8)
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	689a      	ldr	r2, [r3, #8]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	2101      	movs	r1, #1
 8003d60:	438a      	bics	r2, r1
 8003d62:	609a      	str	r2, [r3, #8]
 8003d64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d66:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d6a:	f383 8810 	msr	PRIMASK, r3
}
 8003d6e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2220      	movs	r2, #32
 8003d74:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2220      	movs	r2, #32
 8003d7a:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2274      	movs	r2, #116	; 0x74
 8003d80:	2100      	movs	r1, #0
 8003d82:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003d84:	2303      	movs	r3, #3
 8003d86:	e067      	b.n	8003e58 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	2204      	movs	r2, #4
 8003d90:	4013      	ands	r3, r2
 8003d92:	d050      	beq.n	8003e36 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	69da      	ldr	r2, [r3, #28]
 8003d9a:	2380      	movs	r3, #128	; 0x80
 8003d9c:	011b      	lsls	r3, r3, #4
 8003d9e:	401a      	ands	r2, r3
 8003da0:	2380      	movs	r3, #128	; 0x80
 8003da2:	011b      	lsls	r3, r3, #4
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d146      	bne.n	8003e36 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	2280      	movs	r2, #128	; 0x80
 8003dae:	0112      	lsls	r2, r2, #4
 8003db0:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003db2:	f3ef 8310 	mrs	r3, PRIMASK
 8003db6:	613b      	str	r3, [r7, #16]
  return(result);
 8003db8:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003dba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	f383 8810 	msr	PRIMASK, r3
}
 8003dc6:	46c0      	nop			; (mov r8, r8)
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4923      	ldr	r1, [pc, #140]	; (8003e60 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003dd4:	400a      	ands	r2, r1
 8003dd6:	601a      	str	r2, [r3, #0]
 8003dd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003dda:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ddc:	69bb      	ldr	r3, [r7, #24]
 8003dde:	f383 8810 	msr	PRIMASK, r3
}
 8003de2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003de4:	f3ef 8310 	mrs	r3, PRIMASK
 8003de8:	61fb      	str	r3, [r7, #28]
  return(result);
 8003dea:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dec:	64bb      	str	r3, [r7, #72]	; 0x48
 8003dee:	2301      	movs	r3, #1
 8003df0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003df2:	6a3b      	ldr	r3, [r7, #32]
 8003df4:	f383 8810 	msr	PRIMASK, r3
}
 8003df8:	46c0      	nop			; (mov r8, r8)
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	689a      	ldr	r2, [r3, #8]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	2101      	movs	r1, #1
 8003e06:	438a      	bics	r2, r1
 8003e08:	609a      	str	r2, [r3, #8]
 8003e0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e0c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e10:	f383 8810 	msr	PRIMASK, r3
}
 8003e14:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2220      	movs	r2, #32
 8003e1a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2220      	movs	r2, #32
 8003e20:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2280      	movs	r2, #128	; 0x80
 8003e26:	2120      	movs	r1, #32
 8003e28:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2274      	movs	r2, #116	; 0x74
 8003e2e:	2100      	movs	r1, #0
 8003e30:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	e010      	b.n	8003e58 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	69db      	ldr	r3, [r3, #28]
 8003e3c:	68ba      	ldr	r2, [r7, #8]
 8003e3e:	4013      	ands	r3, r2
 8003e40:	68ba      	ldr	r2, [r7, #8]
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	425a      	negs	r2, r3
 8003e46:	4153      	adcs	r3, r2
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	001a      	movs	r2, r3
 8003e4c:	1dfb      	adds	r3, r7, #7
 8003e4e:	781b      	ldrb	r3, [r3, #0]
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d100      	bne.n	8003e56 <UART_WaitOnFlagUntilTimeout+0x17a>
 8003e54:	e74b      	b.n	8003cee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e56:	2300      	movs	r3, #0
}
 8003e58:	0018      	movs	r0, r3
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	b014      	add	sp, #80	; 0x50
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	fffffe5f 	.word	0xfffffe5f

08003e64 <__errno>:
 8003e64:	4b01      	ldr	r3, [pc, #4]	; (8003e6c <__errno+0x8>)
 8003e66:	6818      	ldr	r0, [r3, #0]
 8003e68:	4770      	bx	lr
 8003e6a:	46c0      	nop			; (mov r8, r8)
 8003e6c:	20000010 	.word	0x20000010

08003e70 <__libc_init_array>:
 8003e70:	b570      	push	{r4, r5, r6, lr}
 8003e72:	2600      	movs	r6, #0
 8003e74:	4d0c      	ldr	r5, [pc, #48]	; (8003ea8 <__libc_init_array+0x38>)
 8003e76:	4c0d      	ldr	r4, [pc, #52]	; (8003eac <__libc_init_array+0x3c>)
 8003e78:	1b64      	subs	r4, r4, r5
 8003e7a:	10a4      	asrs	r4, r4, #2
 8003e7c:	42a6      	cmp	r6, r4
 8003e7e:	d109      	bne.n	8003e94 <__libc_init_array+0x24>
 8003e80:	2600      	movs	r6, #0
 8003e82:	f001 f83b 	bl	8004efc <_init>
 8003e86:	4d0a      	ldr	r5, [pc, #40]	; (8003eb0 <__libc_init_array+0x40>)
 8003e88:	4c0a      	ldr	r4, [pc, #40]	; (8003eb4 <__libc_init_array+0x44>)
 8003e8a:	1b64      	subs	r4, r4, r5
 8003e8c:	10a4      	asrs	r4, r4, #2
 8003e8e:	42a6      	cmp	r6, r4
 8003e90:	d105      	bne.n	8003e9e <__libc_init_array+0x2e>
 8003e92:	bd70      	pop	{r4, r5, r6, pc}
 8003e94:	00b3      	lsls	r3, r6, #2
 8003e96:	58eb      	ldr	r3, [r5, r3]
 8003e98:	4798      	blx	r3
 8003e9a:	3601      	adds	r6, #1
 8003e9c:	e7ee      	b.n	8003e7c <__libc_init_array+0xc>
 8003e9e:	00b3      	lsls	r3, r6, #2
 8003ea0:	58eb      	ldr	r3, [r5, r3]
 8003ea2:	4798      	blx	r3
 8003ea4:	3601      	adds	r6, #1
 8003ea6:	e7f2      	b.n	8003e8e <__libc_init_array+0x1e>
 8003ea8:	08005164 	.word	0x08005164
 8003eac:	08005164 	.word	0x08005164
 8003eb0:	08005164 	.word	0x08005164
 8003eb4:	08005168 	.word	0x08005168

08003eb8 <memset>:
 8003eb8:	0003      	movs	r3, r0
 8003eba:	1882      	adds	r2, r0, r2
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d100      	bne.n	8003ec2 <memset+0xa>
 8003ec0:	4770      	bx	lr
 8003ec2:	7019      	strb	r1, [r3, #0]
 8003ec4:	3301      	adds	r3, #1
 8003ec6:	e7f9      	b.n	8003ebc <memset+0x4>

08003ec8 <iprintf>:
 8003ec8:	b40f      	push	{r0, r1, r2, r3}
 8003eca:	4b0b      	ldr	r3, [pc, #44]	; (8003ef8 <iprintf+0x30>)
 8003ecc:	b513      	push	{r0, r1, r4, lr}
 8003ece:	681c      	ldr	r4, [r3, #0]
 8003ed0:	2c00      	cmp	r4, #0
 8003ed2:	d005      	beq.n	8003ee0 <iprintf+0x18>
 8003ed4:	69a3      	ldr	r3, [r4, #24]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d102      	bne.n	8003ee0 <iprintf+0x18>
 8003eda:	0020      	movs	r0, r4
 8003edc:	f000 fa86 	bl	80043ec <__sinit>
 8003ee0:	ab05      	add	r3, sp, #20
 8003ee2:	0020      	movs	r0, r4
 8003ee4:	9a04      	ldr	r2, [sp, #16]
 8003ee6:	68a1      	ldr	r1, [r4, #8]
 8003ee8:	9301      	str	r3, [sp, #4]
 8003eea:	f000 fc5f 	bl	80047ac <_vfiprintf_r>
 8003eee:	bc16      	pop	{r1, r2, r4}
 8003ef0:	bc08      	pop	{r3}
 8003ef2:	b004      	add	sp, #16
 8003ef4:	4718      	bx	r3
 8003ef6:	46c0      	nop			; (mov r8, r8)
 8003ef8:	20000010 	.word	0x20000010

08003efc <_puts_r>:
 8003efc:	b570      	push	{r4, r5, r6, lr}
 8003efe:	0005      	movs	r5, r0
 8003f00:	000e      	movs	r6, r1
 8003f02:	2800      	cmp	r0, #0
 8003f04:	d004      	beq.n	8003f10 <_puts_r+0x14>
 8003f06:	6983      	ldr	r3, [r0, #24]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d101      	bne.n	8003f10 <_puts_r+0x14>
 8003f0c:	f000 fa6e 	bl	80043ec <__sinit>
 8003f10:	69ab      	ldr	r3, [r5, #24]
 8003f12:	68ac      	ldr	r4, [r5, #8]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d102      	bne.n	8003f1e <_puts_r+0x22>
 8003f18:	0028      	movs	r0, r5
 8003f1a:	f000 fa67 	bl	80043ec <__sinit>
 8003f1e:	4b2d      	ldr	r3, [pc, #180]	; (8003fd4 <_puts_r+0xd8>)
 8003f20:	429c      	cmp	r4, r3
 8003f22:	d122      	bne.n	8003f6a <_puts_r+0x6e>
 8003f24:	686c      	ldr	r4, [r5, #4]
 8003f26:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003f28:	07db      	lsls	r3, r3, #31
 8003f2a:	d405      	bmi.n	8003f38 <_puts_r+0x3c>
 8003f2c:	89a3      	ldrh	r3, [r4, #12]
 8003f2e:	059b      	lsls	r3, r3, #22
 8003f30:	d402      	bmi.n	8003f38 <_puts_r+0x3c>
 8003f32:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003f34:	f000 fafb 	bl	800452e <__retarget_lock_acquire_recursive>
 8003f38:	89a3      	ldrh	r3, [r4, #12]
 8003f3a:	071b      	lsls	r3, r3, #28
 8003f3c:	d502      	bpl.n	8003f44 <_puts_r+0x48>
 8003f3e:	6923      	ldr	r3, [r4, #16]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d129      	bne.n	8003f98 <_puts_r+0x9c>
 8003f44:	0021      	movs	r1, r4
 8003f46:	0028      	movs	r0, r5
 8003f48:	f000 f8aa 	bl	80040a0 <__swsetup_r>
 8003f4c:	2800      	cmp	r0, #0
 8003f4e:	d023      	beq.n	8003f98 <_puts_r+0x9c>
 8003f50:	2501      	movs	r5, #1
 8003f52:	426d      	negs	r5, r5
 8003f54:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003f56:	07db      	lsls	r3, r3, #31
 8003f58:	d405      	bmi.n	8003f66 <_puts_r+0x6a>
 8003f5a:	89a3      	ldrh	r3, [r4, #12]
 8003f5c:	059b      	lsls	r3, r3, #22
 8003f5e:	d402      	bmi.n	8003f66 <_puts_r+0x6a>
 8003f60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003f62:	f000 fae5 	bl	8004530 <__retarget_lock_release_recursive>
 8003f66:	0028      	movs	r0, r5
 8003f68:	bd70      	pop	{r4, r5, r6, pc}
 8003f6a:	4b1b      	ldr	r3, [pc, #108]	; (8003fd8 <_puts_r+0xdc>)
 8003f6c:	429c      	cmp	r4, r3
 8003f6e:	d101      	bne.n	8003f74 <_puts_r+0x78>
 8003f70:	68ac      	ldr	r4, [r5, #8]
 8003f72:	e7d8      	b.n	8003f26 <_puts_r+0x2a>
 8003f74:	4b19      	ldr	r3, [pc, #100]	; (8003fdc <_puts_r+0xe0>)
 8003f76:	429c      	cmp	r4, r3
 8003f78:	d1d5      	bne.n	8003f26 <_puts_r+0x2a>
 8003f7a:	68ec      	ldr	r4, [r5, #12]
 8003f7c:	e7d3      	b.n	8003f26 <_puts_r+0x2a>
 8003f7e:	3601      	adds	r6, #1
 8003f80:	60a3      	str	r3, [r4, #8]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	da04      	bge.n	8003f90 <_puts_r+0x94>
 8003f86:	69a2      	ldr	r2, [r4, #24]
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	dc16      	bgt.n	8003fba <_puts_r+0xbe>
 8003f8c:	290a      	cmp	r1, #10
 8003f8e:	d014      	beq.n	8003fba <_puts_r+0xbe>
 8003f90:	6823      	ldr	r3, [r4, #0]
 8003f92:	1c5a      	adds	r2, r3, #1
 8003f94:	6022      	str	r2, [r4, #0]
 8003f96:	7019      	strb	r1, [r3, #0]
 8003f98:	68a3      	ldr	r3, [r4, #8]
 8003f9a:	7831      	ldrb	r1, [r6, #0]
 8003f9c:	3b01      	subs	r3, #1
 8003f9e:	2900      	cmp	r1, #0
 8003fa0:	d1ed      	bne.n	8003f7e <_puts_r+0x82>
 8003fa2:	60a3      	str	r3, [r4, #8]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	da0f      	bge.n	8003fc8 <_puts_r+0xcc>
 8003fa8:	0028      	movs	r0, r5
 8003faa:	0022      	movs	r2, r4
 8003fac:	310a      	adds	r1, #10
 8003fae:	f000 f821 	bl	8003ff4 <__swbuf_r>
 8003fb2:	250a      	movs	r5, #10
 8003fb4:	1c43      	adds	r3, r0, #1
 8003fb6:	d1cd      	bne.n	8003f54 <_puts_r+0x58>
 8003fb8:	e7ca      	b.n	8003f50 <_puts_r+0x54>
 8003fba:	0022      	movs	r2, r4
 8003fbc:	0028      	movs	r0, r5
 8003fbe:	f000 f819 	bl	8003ff4 <__swbuf_r>
 8003fc2:	1c43      	adds	r3, r0, #1
 8003fc4:	d1e8      	bne.n	8003f98 <_puts_r+0x9c>
 8003fc6:	e7c3      	b.n	8003f50 <_puts_r+0x54>
 8003fc8:	250a      	movs	r5, #10
 8003fca:	6823      	ldr	r3, [r4, #0]
 8003fcc:	1c5a      	adds	r2, r3, #1
 8003fce:	6022      	str	r2, [r4, #0]
 8003fd0:	701d      	strb	r5, [r3, #0]
 8003fd2:	e7bf      	b.n	8003f54 <_puts_r+0x58>
 8003fd4:	080050e8 	.word	0x080050e8
 8003fd8:	08005108 	.word	0x08005108
 8003fdc:	080050c8 	.word	0x080050c8

08003fe0 <puts>:
 8003fe0:	b510      	push	{r4, lr}
 8003fe2:	4b03      	ldr	r3, [pc, #12]	; (8003ff0 <puts+0x10>)
 8003fe4:	0001      	movs	r1, r0
 8003fe6:	6818      	ldr	r0, [r3, #0]
 8003fe8:	f7ff ff88 	bl	8003efc <_puts_r>
 8003fec:	bd10      	pop	{r4, pc}
 8003fee:	46c0      	nop			; (mov r8, r8)
 8003ff0:	20000010 	.word	0x20000010

08003ff4 <__swbuf_r>:
 8003ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ff6:	0005      	movs	r5, r0
 8003ff8:	000e      	movs	r6, r1
 8003ffa:	0014      	movs	r4, r2
 8003ffc:	2800      	cmp	r0, #0
 8003ffe:	d004      	beq.n	800400a <__swbuf_r+0x16>
 8004000:	6983      	ldr	r3, [r0, #24]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d101      	bne.n	800400a <__swbuf_r+0x16>
 8004006:	f000 f9f1 	bl	80043ec <__sinit>
 800400a:	4b22      	ldr	r3, [pc, #136]	; (8004094 <__swbuf_r+0xa0>)
 800400c:	429c      	cmp	r4, r3
 800400e:	d12e      	bne.n	800406e <__swbuf_r+0x7a>
 8004010:	686c      	ldr	r4, [r5, #4]
 8004012:	69a3      	ldr	r3, [r4, #24]
 8004014:	60a3      	str	r3, [r4, #8]
 8004016:	89a3      	ldrh	r3, [r4, #12]
 8004018:	071b      	lsls	r3, r3, #28
 800401a:	d532      	bpl.n	8004082 <__swbuf_r+0x8e>
 800401c:	6923      	ldr	r3, [r4, #16]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d02f      	beq.n	8004082 <__swbuf_r+0x8e>
 8004022:	6823      	ldr	r3, [r4, #0]
 8004024:	6922      	ldr	r2, [r4, #16]
 8004026:	b2f7      	uxtb	r7, r6
 8004028:	1a98      	subs	r0, r3, r2
 800402a:	6963      	ldr	r3, [r4, #20]
 800402c:	b2f6      	uxtb	r6, r6
 800402e:	4283      	cmp	r3, r0
 8004030:	dc05      	bgt.n	800403e <__swbuf_r+0x4a>
 8004032:	0021      	movs	r1, r4
 8004034:	0028      	movs	r0, r5
 8004036:	f000 f937 	bl	80042a8 <_fflush_r>
 800403a:	2800      	cmp	r0, #0
 800403c:	d127      	bne.n	800408e <__swbuf_r+0x9a>
 800403e:	68a3      	ldr	r3, [r4, #8]
 8004040:	3001      	adds	r0, #1
 8004042:	3b01      	subs	r3, #1
 8004044:	60a3      	str	r3, [r4, #8]
 8004046:	6823      	ldr	r3, [r4, #0]
 8004048:	1c5a      	adds	r2, r3, #1
 800404a:	6022      	str	r2, [r4, #0]
 800404c:	701f      	strb	r7, [r3, #0]
 800404e:	6963      	ldr	r3, [r4, #20]
 8004050:	4283      	cmp	r3, r0
 8004052:	d004      	beq.n	800405e <__swbuf_r+0x6a>
 8004054:	89a3      	ldrh	r3, [r4, #12]
 8004056:	07db      	lsls	r3, r3, #31
 8004058:	d507      	bpl.n	800406a <__swbuf_r+0x76>
 800405a:	2e0a      	cmp	r6, #10
 800405c:	d105      	bne.n	800406a <__swbuf_r+0x76>
 800405e:	0021      	movs	r1, r4
 8004060:	0028      	movs	r0, r5
 8004062:	f000 f921 	bl	80042a8 <_fflush_r>
 8004066:	2800      	cmp	r0, #0
 8004068:	d111      	bne.n	800408e <__swbuf_r+0x9a>
 800406a:	0030      	movs	r0, r6
 800406c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800406e:	4b0a      	ldr	r3, [pc, #40]	; (8004098 <__swbuf_r+0xa4>)
 8004070:	429c      	cmp	r4, r3
 8004072:	d101      	bne.n	8004078 <__swbuf_r+0x84>
 8004074:	68ac      	ldr	r4, [r5, #8]
 8004076:	e7cc      	b.n	8004012 <__swbuf_r+0x1e>
 8004078:	4b08      	ldr	r3, [pc, #32]	; (800409c <__swbuf_r+0xa8>)
 800407a:	429c      	cmp	r4, r3
 800407c:	d1c9      	bne.n	8004012 <__swbuf_r+0x1e>
 800407e:	68ec      	ldr	r4, [r5, #12]
 8004080:	e7c7      	b.n	8004012 <__swbuf_r+0x1e>
 8004082:	0021      	movs	r1, r4
 8004084:	0028      	movs	r0, r5
 8004086:	f000 f80b 	bl	80040a0 <__swsetup_r>
 800408a:	2800      	cmp	r0, #0
 800408c:	d0c9      	beq.n	8004022 <__swbuf_r+0x2e>
 800408e:	2601      	movs	r6, #1
 8004090:	4276      	negs	r6, r6
 8004092:	e7ea      	b.n	800406a <__swbuf_r+0x76>
 8004094:	080050e8 	.word	0x080050e8
 8004098:	08005108 	.word	0x08005108
 800409c:	080050c8 	.word	0x080050c8

080040a0 <__swsetup_r>:
 80040a0:	4b37      	ldr	r3, [pc, #220]	; (8004180 <__swsetup_r+0xe0>)
 80040a2:	b570      	push	{r4, r5, r6, lr}
 80040a4:	681d      	ldr	r5, [r3, #0]
 80040a6:	0006      	movs	r6, r0
 80040a8:	000c      	movs	r4, r1
 80040aa:	2d00      	cmp	r5, #0
 80040ac:	d005      	beq.n	80040ba <__swsetup_r+0x1a>
 80040ae:	69ab      	ldr	r3, [r5, #24]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d102      	bne.n	80040ba <__swsetup_r+0x1a>
 80040b4:	0028      	movs	r0, r5
 80040b6:	f000 f999 	bl	80043ec <__sinit>
 80040ba:	4b32      	ldr	r3, [pc, #200]	; (8004184 <__swsetup_r+0xe4>)
 80040bc:	429c      	cmp	r4, r3
 80040be:	d10f      	bne.n	80040e0 <__swsetup_r+0x40>
 80040c0:	686c      	ldr	r4, [r5, #4]
 80040c2:	230c      	movs	r3, #12
 80040c4:	5ee2      	ldrsh	r2, [r4, r3]
 80040c6:	b293      	uxth	r3, r2
 80040c8:	0711      	lsls	r1, r2, #28
 80040ca:	d42d      	bmi.n	8004128 <__swsetup_r+0x88>
 80040cc:	06d9      	lsls	r1, r3, #27
 80040ce:	d411      	bmi.n	80040f4 <__swsetup_r+0x54>
 80040d0:	2309      	movs	r3, #9
 80040d2:	2001      	movs	r0, #1
 80040d4:	6033      	str	r3, [r6, #0]
 80040d6:	3337      	adds	r3, #55	; 0x37
 80040d8:	4313      	orrs	r3, r2
 80040da:	81a3      	strh	r3, [r4, #12]
 80040dc:	4240      	negs	r0, r0
 80040de:	bd70      	pop	{r4, r5, r6, pc}
 80040e0:	4b29      	ldr	r3, [pc, #164]	; (8004188 <__swsetup_r+0xe8>)
 80040e2:	429c      	cmp	r4, r3
 80040e4:	d101      	bne.n	80040ea <__swsetup_r+0x4a>
 80040e6:	68ac      	ldr	r4, [r5, #8]
 80040e8:	e7eb      	b.n	80040c2 <__swsetup_r+0x22>
 80040ea:	4b28      	ldr	r3, [pc, #160]	; (800418c <__swsetup_r+0xec>)
 80040ec:	429c      	cmp	r4, r3
 80040ee:	d1e8      	bne.n	80040c2 <__swsetup_r+0x22>
 80040f0:	68ec      	ldr	r4, [r5, #12]
 80040f2:	e7e6      	b.n	80040c2 <__swsetup_r+0x22>
 80040f4:	075b      	lsls	r3, r3, #29
 80040f6:	d513      	bpl.n	8004120 <__swsetup_r+0x80>
 80040f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80040fa:	2900      	cmp	r1, #0
 80040fc:	d008      	beq.n	8004110 <__swsetup_r+0x70>
 80040fe:	0023      	movs	r3, r4
 8004100:	3344      	adds	r3, #68	; 0x44
 8004102:	4299      	cmp	r1, r3
 8004104:	d002      	beq.n	800410c <__swsetup_r+0x6c>
 8004106:	0030      	movs	r0, r6
 8004108:	f000 fa80 	bl	800460c <_free_r>
 800410c:	2300      	movs	r3, #0
 800410e:	6363      	str	r3, [r4, #52]	; 0x34
 8004110:	2224      	movs	r2, #36	; 0x24
 8004112:	89a3      	ldrh	r3, [r4, #12]
 8004114:	4393      	bics	r3, r2
 8004116:	81a3      	strh	r3, [r4, #12]
 8004118:	2300      	movs	r3, #0
 800411a:	6063      	str	r3, [r4, #4]
 800411c:	6923      	ldr	r3, [r4, #16]
 800411e:	6023      	str	r3, [r4, #0]
 8004120:	2308      	movs	r3, #8
 8004122:	89a2      	ldrh	r2, [r4, #12]
 8004124:	4313      	orrs	r3, r2
 8004126:	81a3      	strh	r3, [r4, #12]
 8004128:	6923      	ldr	r3, [r4, #16]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d10b      	bne.n	8004146 <__swsetup_r+0xa6>
 800412e:	21a0      	movs	r1, #160	; 0xa0
 8004130:	2280      	movs	r2, #128	; 0x80
 8004132:	89a3      	ldrh	r3, [r4, #12]
 8004134:	0089      	lsls	r1, r1, #2
 8004136:	0092      	lsls	r2, r2, #2
 8004138:	400b      	ands	r3, r1
 800413a:	4293      	cmp	r3, r2
 800413c:	d003      	beq.n	8004146 <__swsetup_r+0xa6>
 800413e:	0021      	movs	r1, r4
 8004140:	0030      	movs	r0, r6
 8004142:	f000 fa1f 	bl	8004584 <__smakebuf_r>
 8004146:	220c      	movs	r2, #12
 8004148:	5ea3      	ldrsh	r3, [r4, r2]
 800414a:	2001      	movs	r0, #1
 800414c:	001a      	movs	r2, r3
 800414e:	b299      	uxth	r1, r3
 8004150:	4002      	ands	r2, r0
 8004152:	4203      	tst	r3, r0
 8004154:	d00f      	beq.n	8004176 <__swsetup_r+0xd6>
 8004156:	2200      	movs	r2, #0
 8004158:	60a2      	str	r2, [r4, #8]
 800415a:	6962      	ldr	r2, [r4, #20]
 800415c:	4252      	negs	r2, r2
 800415e:	61a2      	str	r2, [r4, #24]
 8004160:	2000      	movs	r0, #0
 8004162:	6922      	ldr	r2, [r4, #16]
 8004164:	4282      	cmp	r2, r0
 8004166:	d1ba      	bne.n	80040de <__swsetup_r+0x3e>
 8004168:	060a      	lsls	r2, r1, #24
 800416a:	d5b8      	bpl.n	80040de <__swsetup_r+0x3e>
 800416c:	2240      	movs	r2, #64	; 0x40
 800416e:	4313      	orrs	r3, r2
 8004170:	81a3      	strh	r3, [r4, #12]
 8004172:	3801      	subs	r0, #1
 8004174:	e7b3      	b.n	80040de <__swsetup_r+0x3e>
 8004176:	0788      	lsls	r0, r1, #30
 8004178:	d400      	bmi.n	800417c <__swsetup_r+0xdc>
 800417a:	6962      	ldr	r2, [r4, #20]
 800417c:	60a2      	str	r2, [r4, #8]
 800417e:	e7ef      	b.n	8004160 <__swsetup_r+0xc0>
 8004180:	20000010 	.word	0x20000010
 8004184:	080050e8 	.word	0x080050e8
 8004188:	08005108 	.word	0x08005108
 800418c:	080050c8 	.word	0x080050c8

08004190 <__sflush_r>:
 8004190:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004192:	898b      	ldrh	r3, [r1, #12]
 8004194:	0005      	movs	r5, r0
 8004196:	000c      	movs	r4, r1
 8004198:	071a      	lsls	r2, r3, #28
 800419a:	d45f      	bmi.n	800425c <__sflush_r+0xcc>
 800419c:	684a      	ldr	r2, [r1, #4]
 800419e:	2a00      	cmp	r2, #0
 80041a0:	dc04      	bgt.n	80041ac <__sflush_r+0x1c>
 80041a2:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 80041a4:	2a00      	cmp	r2, #0
 80041a6:	dc01      	bgt.n	80041ac <__sflush_r+0x1c>
 80041a8:	2000      	movs	r0, #0
 80041aa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80041ac:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80041ae:	2f00      	cmp	r7, #0
 80041b0:	d0fa      	beq.n	80041a8 <__sflush_r+0x18>
 80041b2:	2200      	movs	r2, #0
 80041b4:	2180      	movs	r1, #128	; 0x80
 80041b6:	682e      	ldr	r6, [r5, #0]
 80041b8:	602a      	str	r2, [r5, #0]
 80041ba:	001a      	movs	r2, r3
 80041bc:	0149      	lsls	r1, r1, #5
 80041be:	400a      	ands	r2, r1
 80041c0:	420b      	tst	r3, r1
 80041c2:	d034      	beq.n	800422e <__sflush_r+0x9e>
 80041c4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80041c6:	89a3      	ldrh	r3, [r4, #12]
 80041c8:	075b      	lsls	r3, r3, #29
 80041ca:	d506      	bpl.n	80041da <__sflush_r+0x4a>
 80041cc:	6863      	ldr	r3, [r4, #4]
 80041ce:	1ac0      	subs	r0, r0, r3
 80041d0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d001      	beq.n	80041da <__sflush_r+0x4a>
 80041d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80041d8:	1ac0      	subs	r0, r0, r3
 80041da:	0002      	movs	r2, r0
 80041dc:	6a21      	ldr	r1, [r4, #32]
 80041de:	2300      	movs	r3, #0
 80041e0:	0028      	movs	r0, r5
 80041e2:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80041e4:	47b8      	blx	r7
 80041e6:	89a1      	ldrh	r1, [r4, #12]
 80041e8:	1c43      	adds	r3, r0, #1
 80041ea:	d106      	bne.n	80041fa <__sflush_r+0x6a>
 80041ec:	682b      	ldr	r3, [r5, #0]
 80041ee:	2b1d      	cmp	r3, #29
 80041f0:	d831      	bhi.n	8004256 <__sflush_r+0xc6>
 80041f2:	4a2c      	ldr	r2, [pc, #176]	; (80042a4 <__sflush_r+0x114>)
 80041f4:	40da      	lsrs	r2, r3
 80041f6:	07d3      	lsls	r3, r2, #31
 80041f8:	d52d      	bpl.n	8004256 <__sflush_r+0xc6>
 80041fa:	2300      	movs	r3, #0
 80041fc:	6063      	str	r3, [r4, #4]
 80041fe:	6923      	ldr	r3, [r4, #16]
 8004200:	6023      	str	r3, [r4, #0]
 8004202:	04cb      	lsls	r3, r1, #19
 8004204:	d505      	bpl.n	8004212 <__sflush_r+0x82>
 8004206:	1c43      	adds	r3, r0, #1
 8004208:	d102      	bne.n	8004210 <__sflush_r+0x80>
 800420a:	682b      	ldr	r3, [r5, #0]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d100      	bne.n	8004212 <__sflush_r+0x82>
 8004210:	6560      	str	r0, [r4, #84]	; 0x54
 8004212:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004214:	602e      	str	r6, [r5, #0]
 8004216:	2900      	cmp	r1, #0
 8004218:	d0c6      	beq.n	80041a8 <__sflush_r+0x18>
 800421a:	0023      	movs	r3, r4
 800421c:	3344      	adds	r3, #68	; 0x44
 800421e:	4299      	cmp	r1, r3
 8004220:	d002      	beq.n	8004228 <__sflush_r+0x98>
 8004222:	0028      	movs	r0, r5
 8004224:	f000 f9f2 	bl	800460c <_free_r>
 8004228:	2000      	movs	r0, #0
 800422a:	6360      	str	r0, [r4, #52]	; 0x34
 800422c:	e7bd      	b.n	80041aa <__sflush_r+0x1a>
 800422e:	2301      	movs	r3, #1
 8004230:	0028      	movs	r0, r5
 8004232:	6a21      	ldr	r1, [r4, #32]
 8004234:	47b8      	blx	r7
 8004236:	1c43      	adds	r3, r0, #1
 8004238:	d1c5      	bne.n	80041c6 <__sflush_r+0x36>
 800423a:	682b      	ldr	r3, [r5, #0]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d0c2      	beq.n	80041c6 <__sflush_r+0x36>
 8004240:	2b1d      	cmp	r3, #29
 8004242:	d001      	beq.n	8004248 <__sflush_r+0xb8>
 8004244:	2b16      	cmp	r3, #22
 8004246:	d101      	bne.n	800424c <__sflush_r+0xbc>
 8004248:	602e      	str	r6, [r5, #0]
 800424a:	e7ad      	b.n	80041a8 <__sflush_r+0x18>
 800424c:	2340      	movs	r3, #64	; 0x40
 800424e:	89a2      	ldrh	r2, [r4, #12]
 8004250:	4313      	orrs	r3, r2
 8004252:	81a3      	strh	r3, [r4, #12]
 8004254:	e7a9      	b.n	80041aa <__sflush_r+0x1a>
 8004256:	2340      	movs	r3, #64	; 0x40
 8004258:	430b      	orrs	r3, r1
 800425a:	e7fa      	b.n	8004252 <__sflush_r+0xc2>
 800425c:	690f      	ldr	r7, [r1, #16]
 800425e:	2f00      	cmp	r7, #0
 8004260:	d0a2      	beq.n	80041a8 <__sflush_r+0x18>
 8004262:	680a      	ldr	r2, [r1, #0]
 8004264:	600f      	str	r7, [r1, #0]
 8004266:	1bd2      	subs	r2, r2, r7
 8004268:	9201      	str	r2, [sp, #4]
 800426a:	2200      	movs	r2, #0
 800426c:	079b      	lsls	r3, r3, #30
 800426e:	d100      	bne.n	8004272 <__sflush_r+0xe2>
 8004270:	694a      	ldr	r2, [r1, #20]
 8004272:	60a2      	str	r2, [r4, #8]
 8004274:	9b01      	ldr	r3, [sp, #4]
 8004276:	2b00      	cmp	r3, #0
 8004278:	dc00      	bgt.n	800427c <__sflush_r+0xec>
 800427a:	e795      	b.n	80041a8 <__sflush_r+0x18>
 800427c:	003a      	movs	r2, r7
 800427e:	0028      	movs	r0, r5
 8004280:	9b01      	ldr	r3, [sp, #4]
 8004282:	6a21      	ldr	r1, [r4, #32]
 8004284:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004286:	47b0      	blx	r6
 8004288:	2800      	cmp	r0, #0
 800428a:	dc06      	bgt.n	800429a <__sflush_r+0x10a>
 800428c:	2340      	movs	r3, #64	; 0x40
 800428e:	2001      	movs	r0, #1
 8004290:	89a2      	ldrh	r2, [r4, #12]
 8004292:	4240      	negs	r0, r0
 8004294:	4313      	orrs	r3, r2
 8004296:	81a3      	strh	r3, [r4, #12]
 8004298:	e787      	b.n	80041aa <__sflush_r+0x1a>
 800429a:	9b01      	ldr	r3, [sp, #4]
 800429c:	183f      	adds	r7, r7, r0
 800429e:	1a1b      	subs	r3, r3, r0
 80042a0:	9301      	str	r3, [sp, #4]
 80042a2:	e7e7      	b.n	8004274 <__sflush_r+0xe4>
 80042a4:	20400001 	.word	0x20400001

080042a8 <_fflush_r>:
 80042a8:	690b      	ldr	r3, [r1, #16]
 80042aa:	b570      	push	{r4, r5, r6, lr}
 80042ac:	0005      	movs	r5, r0
 80042ae:	000c      	movs	r4, r1
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d102      	bne.n	80042ba <_fflush_r+0x12>
 80042b4:	2500      	movs	r5, #0
 80042b6:	0028      	movs	r0, r5
 80042b8:	bd70      	pop	{r4, r5, r6, pc}
 80042ba:	2800      	cmp	r0, #0
 80042bc:	d004      	beq.n	80042c8 <_fflush_r+0x20>
 80042be:	6983      	ldr	r3, [r0, #24]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d101      	bne.n	80042c8 <_fflush_r+0x20>
 80042c4:	f000 f892 	bl	80043ec <__sinit>
 80042c8:	4b14      	ldr	r3, [pc, #80]	; (800431c <_fflush_r+0x74>)
 80042ca:	429c      	cmp	r4, r3
 80042cc:	d11b      	bne.n	8004306 <_fflush_r+0x5e>
 80042ce:	686c      	ldr	r4, [r5, #4]
 80042d0:	220c      	movs	r2, #12
 80042d2:	5ea3      	ldrsh	r3, [r4, r2]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d0ed      	beq.n	80042b4 <_fflush_r+0xc>
 80042d8:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80042da:	07d2      	lsls	r2, r2, #31
 80042dc:	d404      	bmi.n	80042e8 <_fflush_r+0x40>
 80042de:	059b      	lsls	r3, r3, #22
 80042e0:	d402      	bmi.n	80042e8 <_fflush_r+0x40>
 80042e2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80042e4:	f000 f923 	bl	800452e <__retarget_lock_acquire_recursive>
 80042e8:	0028      	movs	r0, r5
 80042ea:	0021      	movs	r1, r4
 80042ec:	f7ff ff50 	bl	8004190 <__sflush_r>
 80042f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80042f2:	0005      	movs	r5, r0
 80042f4:	07db      	lsls	r3, r3, #31
 80042f6:	d4de      	bmi.n	80042b6 <_fflush_r+0xe>
 80042f8:	89a3      	ldrh	r3, [r4, #12]
 80042fa:	059b      	lsls	r3, r3, #22
 80042fc:	d4db      	bmi.n	80042b6 <_fflush_r+0xe>
 80042fe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004300:	f000 f916 	bl	8004530 <__retarget_lock_release_recursive>
 8004304:	e7d7      	b.n	80042b6 <_fflush_r+0xe>
 8004306:	4b06      	ldr	r3, [pc, #24]	; (8004320 <_fflush_r+0x78>)
 8004308:	429c      	cmp	r4, r3
 800430a:	d101      	bne.n	8004310 <_fflush_r+0x68>
 800430c:	68ac      	ldr	r4, [r5, #8]
 800430e:	e7df      	b.n	80042d0 <_fflush_r+0x28>
 8004310:	4b04      	ldr	r3, [pc, #16]	; (8004324 <_fflush_r+0x7c>)
 8004312:	429c      	cmp	r4, r3
 8004314:	d1dc      	bne.n	80042d0 <_fflush_r+0x28>
 8004316:	68ec      	ldr	r4, [r5, #12]
 8004318:	e7da      	b.n	80042d0 <_fflush_r+0x28>
 800431a:	46c0      	nop			; (mov r8, r8)
 800431c:	080050e8 	.word	0x080050e8
 8004320:	08005108 	.word	0x08005108
 8004324:	080050c8 	.word	0x080050c8

08004328 <std>:
 8004328:	2300      	movs	r3, #0
 800432a:	b510      	push	{r4, lr}
 800432c:	0004      	movs	r4, r0
 800432e:	6003      	str	r3, [r0, #0]
 8004330:	6043      	str	r3, [r0, #4]
 8004332:	6083      	str	r3, [r0, #8]
 8004334:	8181      	strh	r1, [r0, #12]
 8004336:	6643      	str	r3, [r0, #100]	; 0x64
 8004338:	0019      	movs	r1, r3
 800433a:	81c2      	strh	r2, [r0, #14]
 800433c:	6103      	str	r3, [r0, #16]
 800433e:	6143      	str	r3, [r0, #20]
 8004340:	6183      	str	r3, [r0, #24]
 8004342:	2208      	movs	r2, #8
 8004344:	305c      	adds	r0, #92	; 0x5c
 8004346:	f7ff fdb7 	bl	8003eb8 <memset>
 800434a:	4b05      	ldr	r3, [pc, #20]	; (8004360 <std+0x38>)
 800434c:	6263      	str	r3, [r4, #36]	; 0x24
 800434e:	4b05      	ldr	r3, [pc, #20]	; (8004364 <std+0x3c>)
 8004350:	6224      	str	r4, [r4, #32]
 8004352:	62a3      	str	r3, [r4, #40]	; 0x28
 8004354:	4b04      	ldr	r3, [pc, #16]	; (8004368 <std+0x40>)
 8004356:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004358:	4b04      	ldr	r3, [pc, #16]	; (800436c <std+0x44>)
 800435a:	6323      	str	r3, [r4, #48]	; 0x30
 800435c:	bd10      	pop	{r4, pc}
 800435e:	46c0      	nop			; (mov r8, r8)
 8004360:	08004d49 	.word	0x08004d49
 8004364:	08004d71 	.word	0x08004d71
 8004368:	08004da9 	.word	0x08004da9
 800436c:	08004dd5 	.word	0x08004dd5

08004370 <_cleanup_r>:
 8004370:	b510      	push	{r4, lr}
 8004372:	4902      	ldr	r1, [pc, #8]	; (800437c <_cleanup_r+0xc>)
 8004374:	f000 f8ba 	bl	80044ec <_fwalk_reent>
 8004378:	bd10      	pop	{r4, pc}
 800437a:	46c0      	nop			; (mov r8, r8)
 800437c:	080042a9 	.word	0x080042a9

08004380 <__sfmoreglue>:
 8004380:	b570      	push	{r4, r5, r6, lr}
 8004382:	2568      	movs	r5, #104	; 0x68
 8004384:	1e4a      	subs	r2, r1, #1
 8004386:	4355      	muls	r5, r2
 8004388:	000e      	movs	r6, r1
 800438a:	0029      	movs	r1, r5
 800438c:	3174      	adds	r1, #116	; 0x74
 800438e:	f000 f987 	bl	80046a0 <_malloc_r>
 8004392:	1e04      	subs	r4, r0, #0
 8004394:	d008      	beq.n	80043a8 <__sfmoreglue+0x28>
 8004396:	2100      	movs	r1, #0
 8004398:	002a      	movs	r2, r5
 800439a:	6001      	str	r1, [r0, #0]
 800439c:	6046      	str	r6, [r0, #4]
 800439e:	300c      	adds	r0, #12
 80043a0:	60a0      	str	r0, [r4, #8]
 80043a2:	3268      	adds	r2, #104	; 0x68
 80043a4:	f7ff fd88 	bl	8003eb8 <memset>
 80043a8:	0020      	movs	r0, r4
 80043aa:	bd70      	pop	{r4, r5, r6, pc}

080043ac <__sfp_lock_acquire>:
 80043ac:	b510      	push	{r4, lr}
 80043ae:	4802      	ldr	r0, [pc, #8]	; (80043b8 <__sfp_lock_acquire+0xc>)
 80043b0:	f000 f8bd 	bl	800452e <__retarget_lock_acquire_recursive>
 80043b4:	bd10      	pop	{r4, pc}
 80043b6:	46c0      	nop			; (mov r8, r8)
 80043b8:	200001c4 	.word	0x200001c4

080043bc <__sfp_lock_release>:
 80043bc:	b510      	push	{r4, lr}
 80043be:	4802      	ldr	r0, [pc, #8]	; (80043c8 <__sfp_lock_release+0xc>)
 80043c0:	f000 f8b6 	bl	8004530 <__retarget_lock_release_recursive>
 80043c4:	bd10      	pop	{r4, pc}
 80043c6:	46c0      	nop			; (mov r8, r8)
 80043c8:	200001c4 	.word	0x200001c4

080043cc <__sinit_lock_acquire>:
 80043cc:	b510      	push	{r4, lr}
 80043ce:	4802      	ldr	r0, [pc, #8]	; (80043d8 <__sinit_lock_acquire+0xc>)
 80043d0:	f000 f8ad 	bl	800452e <__retarget_lock_acquire_recursive>
 80043d4:	bd10      	pop	{r4, pc}
 80043d6:	46c0      	nop			; (mov r8, r8)
 80043d8:	200001bf 	.word	0x200001bf

080043dc <__sinit_lock_release>:
 80043dc:	b510      	push	{r4, lr}
 80043de:	4802      	ldr	r0, [pc, #8]	; (80043e8 <__sinit_lock_release+0xc>)
 80043e0:	f000 f8a6 	bl	8004530 <__retarget_lock_release_recursive>
 80043e4:	bd10      	pop	{r4, pc}
 80043e6:	46c0      	nop			; (mov r8, r8)
 80043e8:	200001bf 	.word	0x200001bf

080043ec <__sinit>:
 80043ec:	b513      	push	{r0, r1, r4, lr}
 80043ee:	0004      	movs	r4, r0
 80043f0:	f7ff ffec 	bl	80043cc <__sinit_lock_acquire>
 80043f4:	69a3      	ldr	r3, [r4, #24]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d002      	beq.n	8004400 <__sinit+0x14>
 80043fa:	f7ff ffef 	bl	80043dc <__sinit_lock_release>
 80043fe:	bd13      	pop	{r0, r1, r4, pc}
 8004400:	64a3      	str	r3, [r4, #72]	; 0x48
 8004402:	64e3      	str	r3, [r4, #76]	; 0x4c
 8004404:	6523      	str	r3, [r4, #80]	; 0x50
 8004406:	4b13      	ldr	r3, [pc, #76]	; (8004454 <__sinit+0x68>)
 8004408:	4a13      	ldr	r2, [pc, #76]	; (8004458 <__sinit+0x6c>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	62a2      	str	r2, [r4, #40]	; 0x28
 800440e:	9301      	str	r3, [sp, #4]
 8004410:	42a3      	cmp	r3, r4
 8004412:	d101      	bne.n	8004418 <__sinit+0x2c>
 8004414:	2301      	movs	r3, #1
 8004416:	61a3      	str	r3, [r4, #24]
 8004418:	0020      	movs	r0, r4
 800441a:	f000 f81f 	bl	800445c <__sfp>
 800441e:	6060      	str	r0, [r4, #4]
 8004420:	0020      	movs	r0, r4
 8004422:	f000 f81b 	bl	800445c <__sfp>
 8004426:	60a0      	str	r0, [r4, #8]
 8004428:	0020      	movs	r0, r4
 800442a:	f000 f817 	bl	800445c <__sfp>
 800442e:	2200      	movs	r2, #0
 8004430:	2104      	movs	r1, #4
 8004432:	60e0      	str	r0, [r4, #12]
 8004434:	6860      	ldr	r0, [r4, #4]
 8004436:	f7ff ff77 	bl	8004328 <std>
 800443a:	2201      	movs	r2, #1
 800443c:	2109      	movs	r1, #9
 800443e:	68a0      	ldr	r0, [r4, #8]
 8004440:	f7ff ff72 	bl	8004328 <std>
 8004444:	2202      	movs	r2, #2
 8004446:	2112      	movs	r1, #18
 8004448:	68e0      	ldr	r0, [r4, #12]
 800444a:	f7ff ff6d 	bl	8004328 <std>
 800444e:	2301      	movs	r3, #1
 8004450:	61a3      	str	r3, [r4, #24]
 8004452:	e7d2      	b.n	80043fa <__sinit+0xe>
 8004454:	080050c4 	.word	0x080050c4
 8004458:	08004371 	.word	0x08004371

0800445c <__sfp>:
 800445c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800445e:	0007      	movs	r7, r0
 8004460:	f7ff ffa4 	bl	80043ac <__sfp_lock_acquire>
 8004464:	4b1f      	ldr	r3, [pc, #124]	; (80044e4 <__sfp+0x88>)
 8004466:	681e      	ldr	r6, [r3, #0]
 8004468:	69b3      	ldr	r3, [r6, #24]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d102      	bne.n	8004474 <__sfp+0x18>
 800446e:	0030      	movs	r0, r6
 8004470:	f7ff ffbc 	bl	80043ec <__sinit>
 8004474:	3648      	adds	r6, #72	; 0x48
 8004476:	68b4      	ldr	r4, [r6, #8]
 8004478:	6873      	ldr	r3, [r6, #4]
 800447a:	3b01      	subs	r3, #1
 800447c:	d504      	bpl.n	8004488 <__sfp+0x2c>
 800447e:	6833      	ldr	r3, [r6, #0]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d022      	beq.n	80044ca <__sfp+0x6e>
 8004484:	6836      	ldr	r6, [r6, #0]
 8004486:	e7f6      	b.n	8004476 <__sfp+0x1a>
 8004488:	220c      	movs	r2, #12
 800448a:	5ea5      	ldrsh	r5, [r4, r2]
 800448c:	2d00      	cmp	r5, #0
 800448e:	d11a      	bne.n	80044c6 <__sfp+0x6a>
 8004490:	0020      	movs	r0, r4
 8004492:	4b15      	ldr	r3, [pc, #84]	; (80044e8 <__sfp+0x8c>)
 8004494:	3058      	adds	r0, #88	; 0x58
 8004496:	60e3      	str	r3, [r4, #12]
 8004498:	6665      	str	r5, [r4, #100]	; 0x64
 800449a:	f000 f847 	bl	800452c <__retarget_lock_init_recursive>
 800449e:	f7ff ff8d 	bl	80043bc <__sfp_lock_release>
 80044a2:	0020      	movs	r0, r4
 80044a4:	2208      	movs	r2, #8
 80044a6:	0029      	movs	r1, r5
 80044a8:	6025      	str	r5, [r4, #0]
 80044aa:	60a5      	str	r5, [r4, #8]
 80044ac:	6065      	str	r5, [r4, #4]
 80044ae:	6125      	str	r5, [r4, #16]
 80044b0:	6165      	str	r5, [r4, #20]
 80044b2:	61a5      	str	r5, [r4, #24]
 80044b4:	305c      	adds	r0, #92	; 0x5c
 80044b6:	f7ff fcff 	bl	8003eb8 <memset>
 80044ba:	6365      	str	r5, [r4, #52]	; 0x34
 80044bc:	63a5      	str	r5, [r4, #56]	; 0x38
 80044be:	64a5      	str	r5, [r4, #72]	; 0x48
 80044c0:	64e5      	str	r5, [r4, #76]	; 0x4c
 80044c2:	0020      	movs	r0, r4
 80044c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80044c6:	3468      	adds	r4, #104	; 0x68
 80044c8:	e7d7      	b.n	800447a <__sfp+0x1e>
 80044ca:	2104      	movs	r1, #4
 80044cc:	0038      	movs	r0, r7
 80044ce:	f7ff ff57 	bl	8004380 <__sfmoreglue>
 80044d2:	1e04      	subs	r4, r0, #0
 80044d4:	6030      	str	r0, [r6, #0]
 80044d6:	d1d5      	bne.n	8004484 <__sfp+0x28>
 80044d8:	f7ff ff70 	bl	80043bc <__sfp_lock_release>
 80044dc:	230c      	movs	r3, #12
 80044de:	603b      	str	r3, [r7, #0]
 80044e0:	e7ef      	b.n	80044c2 <__sfp+0x66>
 80044e2:	46c0      	nop			; (mov r8, r8)
 80044e4:	080050c4 	.word	0x080050c4
 80044e8:	ffff0001 	.word	0xffff0001

080044ec <_fwalk_reent>:
 80044ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80044ee:	0004      	movs	r4, r0
 80044f0:	0006      	movs	r6, r0
 80044f2:	2700      	movs	r7, #0
 80044f4:	9101      	str	r1, [sp, #4]
 80044f6:	3448      	adds	r4, #72	; 0x48
 80044f8:	6863      	ldr	r3, [r4, #4]
 80044fa:	68a5      	ldr	r5, [r4, #8]
 80044fc:	9300      	str	r3, [sp, #0]
 80044fe:	9b00      	ldr	r3, [sp, #0]
 8004500:	3b01      	subs	r3, #1
 8004502:	9300      	str	r3, [sp, #0]
 8004504:	d504      	bpl.n	8004510 <_fwalk_reent+0x24>
 8004506:	6824      	ldr	r4, [r4, #0]
 8004508:	2c00      	cmp	r4, #0
 800450a:	d1f5      	bne.n	80044f8 <_fwalk_reent+0xc>
 800450c:	0038      	movs	r0, r7
 800450e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004510:	89ab      	ldrh	r3, [r5, #12]
 8004512:	2b01      	cmp	r3, #1
 8004514:	d908      	bls.n	8004528 <_fwalk_reent+0x3c>
 8004516:	220e      	movs	r2, #14
 8004518:	5eab      	ldrsh	r3, [r5, r2]
 800451a:	3301      	adds	r3, #1
 800451c:	d004      	beq.n	8004528 <_fwalk_reent+0x3c>
 800451e:	0029      	movs	r1, r5
 8004520:	0030      	movs	r0, r6
 8004522:	9b01      	ldr	r3, [sp, #4]
 8004524:	4798      	blx	r3
 8004526:	4307      	orrs	r7, r0
 8004528:	3568      	adds	r5, #104	; 0x68
 800452a:	e7e8      	b.n	80044fe <_fwalk_reent+0x12>

0800452c <__retarget_lock_init_recursive>:
 800452c:	4770      	bx	lr

0800452e <__retarget_lock_acquire_recursive>:
 800452e:	4770      	bx	lr

08004530 <__retarget_lock_release_recursive>:
 8004530:	4770      	bx	lr
	...

08004534 <__swhatbuf_r>:
 8004534:	b570      	push	{r4, r5, r6, lr}
 8004536:	000e      	movs	r6, r1
 8004538:	001d      	movs	r5, r3
 800453a:	230e      	movs	r3, #14
 800453c:	5ec9      	ldrsh	r1, [r1, r3]
 800453e:	0014      	movs	r4, r2
 8004540:	b096      	sub	sp, #88	; 0x58
 8004542:	2900      	cmp	r1, #0
 8004544:	da07      	bge.n	8004556 <__swhatbuf_r+0x22>
 8004546:	2300      	movs	r3, #0
 8004548:	602b      	str	r3, [r5, #0]
 800454a:	89b3      	ldrh	r3, [r6, #12]
 800454c:	061b      	lsls	r3, r3, #24
 800454e:	d411      	bmi.n	8004574 <__swhatbuf_r+0x40>
 8004550:	2380      	movs	r3, #128	; 0x80
 8004552:	00db      	lsls	r3, r3, #3
 8004554:	e00f      	b.n	8004576 <__swhatbuf_r+0x42>
 8004556:	466a      	mov	r2, sp
 8004558:	f000 fc68 	bl	8004e2c <_fstat_r>
 800455c:	2800      	cmp	r0, #0
 800455e:	dbf2      	blt.n	8004546 <__swhatbuf_r+0x12>
 8004560:	23f0      	movs	r3, #240	; 0xf0
 8004562:	9901      	ldr	r1, [sp, #4]
 8004564:	021b      	lsls	r3, r3, #8
 8004566:	4019      	ands	r1, r3
 8004568:	4b05      	ldr	r3, [pc, #20]	; (8004580 <__swhatbuf_r+0x4c>)
 800456a:	18c9      	adds	r1, r1, r3
 800456c:	424b      	negs	r3, r1
 800456e:	4159      	adcs	r1, r3
 8004570:	6029      	str	r1, [r5, #0]
 8004572:	e7ed      	b.n	8004550 <__swhatbuf_r+0x1c>
 8004574:	2340      	movs	r3, #64	; 0x40
 8004576:	2000      	movs	r0, #0
 8004578:	6023      	str	r3, [r4, #0]
 800457a:	b016      	add	sp, #88	; 0x58
 800457c:	bd70      	pop	{r4, r5, r6, pc}
 800457e:	46c0      	nop			; (mov r8, r8)
 8004580:	ffffe000 	.word	0xffffe000

08004584 <__smakebuf_r>:
 8004584:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004586:	2602      	movs	r6, #2
 8004588:	898b      	ldrh	r3, [r1, #12]
 800458a:	0005      	movs	r5, r0
 800458c:	000c      	movs	r4, r1
 800458e:	4233      	tst	r3, r6
 8004590:	d006      	beq.n	80045a0 <__smakebuf_r+0x1c>
 8004592:	0023      	movs	r3, r4
 8004594:	3347      	adds	r3, #71	; 0x47
 8004596:	6023      	str	r3, [r4, #0]
 8004598:	6123      	str	r3, [r4, #16]
 800459a:	2301      	movs	r3, #1
 800459c:	6163      	str	r3, [r4, #20]
 800459e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80045a0:	466a      	mov	r2, sp
 80045a2:	ab01      	add	r3, sp, #4
 80045a4:	f7ff ffc6 	bl	8004534 <__swhatbuf_r>
 80045a8:	9900      	ldr	r1, [sp, #0]
 80045aa:	0007      	movs	r7, r0
 80045ac:	0028      	movs	r0, r5
 80045ae:	f000 f877 	bl	80046a0 <_malloc_r>
 80045b2:	2800      	cmp	r0, #0
 80045b4:	d108      	bne.n	80045c8 <__smakebuf_r+0x44>
 80045b6:	220c      	movs	r2, #12
 80045b8:	5ea3      	ldrsh	r3, [r4, r2]
 80045ba:	059a      	lsls	r2, r3, #22
 80045bc:	d4ef      	bmi.n	800459e <__smakebuf_r+0x1a>
 80045be:	2203      	movs	r2, #3
 80045c0:	4393      	bics	r3, r2
 80045c2:	431e      	orrs	r6, r3
 80045c4:	81a6      	strh	r6, [r4, #12]
 80045c6:	e7e4      	b.n	8004592 <__smakebuf_r+0xe>
 80045c8:	4b0f      	ldr	r3, [pc, #60]	; (8004608 <__smakebuf_r+0x84>)
 80045ca:	62ab      	str	r3, [r5, #40]	; 0x28
 80045cc:	2380      	movs	r3, #128	; 0x80
 80045ce:	89a2      	ldrh	r2, [r4, #12]
 80045d0:	6020      	str	r0, [r4, #0]
 80045d2:	4313      	orrs	r3, r2
 80045d4:	81a3      	strh	r3, [r4, #12]
 80045d6:	9b00      	ldr	r3, [sp, #0]
 80045d8:	6120      	str	r0, [r4, #16]
 80045da:	6163      	str	r3, [r4, #20]
 80045dc:	9b01      	ldr	r3, [sp, #4]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d00d      	beq.n	80045fe <__smakebuf_r+0x7a>
 80045e2:	0028      	movs	r0, r5
 80045e4:	230e      	movs	r3, #14
 80045e6:	5ee1      	ldrsh	r1, [r4, r3]
 80045e8:	f000 fc32 	bl	8004e50 <_isatty_r>
 80045ec:	2800      	cmp	r0, #0
 80045ee:	d006      	beq.n	80045fe <__smakebuf_r+0x7a>
 80045f0:	2203      	movs	r2, #3
 80045f2:	89a3      	ldrh	r3, [r4, #12]
 80045f4:	4393      	bics	r3, r2
 80045f6:	001a      	movs	r2, r3
 80045f8:	2301      	movs	r3, #1
 80045fa:	4313      	orrs	r3, r2
 80045fc:	81a3      	strh	r3, [r4, #12]
 80045fe:	89a0      	ldrh	r0, [r4, #12]
 8004600:	4307      	orrs	r7, r0
 8004602:	81a7      	strh	r7, [r4, #12]
 8004604:	e7cb      	b.n	800459e <__smakebuf_r+0x1a>
 8004606:	46c0      	nop			; (mov r8, r8)
 8004608:	08004371 	.word	0x08004371

0800460c <_free_r>:
 800460c:	b570      	push	{r4, r5, r6, lr}
 800460e:	0005      	movs	r5, r0
 8004610:	2900      	cmp	r1, #0
 8004612:	d010      	beq.n	8004636 <_free_r+0x2a>
 8004614:	1f0c      	subs	r4, r1, #4
 8004616:	6823      	ldr	r3, [r4, #0]
 8004618:	2b00      	cmp	r3, #0
 800461a:	da00      	bge.n	800461e <_free_r+0x12>
 800461c:	18e4      	adds	r4, r4, r3
 800461e:	0028      	movs	r0, r5
 8004620:	f000 fc48 	bl	8004eb4 <__malloc_lock>
 8004624:	4a1d      	ldr	r2, [pc, #116]	; (800469c <_free_r+0x90>)
 8004626:	6813      	ldr	r3, [r2, #0]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d105      	bne.n	8004638 <_free_r+0x2c>
 800462c:	6063      	str	r3, [r4, #4]
 800462e:	6014      	str	r4, [r2, #0]
 8004630:	0028      	movs	r0, r5
 8004632:	f000 fc47 	bl	8004ec4 <__malloc_unlock>
 8004636:	bd70      	pop	{r4, r5, r6, pc}
 8004638:	42a3      	cmp	r3, r4
 800463a:	d908      	bls.n	800464e <_free_r+0x42>
 800463c:	6821      	ldr	r1, [r4, #0]
 800463e:	1860      	adds	r0, r4, r1
 8004640:	4283      	cmp	r3, r0
 8004642:	d1f3      	bne.n	800462c <_free_r+0x20>
 8004644:	6818      	ldr	r0, [r3, #0]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	1841      	adds	r1, r0, r1
 800464a:	6021      	str	r1, [r4, #0]
 800464c:	e7ee      	b.n	800462c <_free_r+0x20>
 800464e:	001a      	movs	r2, r3
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d001      	beq.n	800465a <_free_r+0x4e>
 8004656:	42a3      	cmp	r3, r4
 8004658:	d9f9      	bls.n	800464e <_free_r+0x42>
 800465a:	6811      	ldr	r1, [r2, #0]
 800465c:	1850      	adds	r0, r2, r1
 800465e:	42a0      	cmp	r0, r4
 8004660:	d10b      	bne.n	800467a <_free_r+0x6e>
 8004662:	6820      	ldr	r0, [r4, #0]
 8004664:	1809      	adds	r1, r1, r0
 8004666:	1850      	adds	r0, r2, r1
 8004668:	6011      	str	r1, [r2, #0]
 800466a:	4283      	cmp	r3, r0
 800466c:	d1e0      	bne.n	8004630 <_free_r+0x24>
 800466e:	6818      	ldr	r0, [r3, #0]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	1841      	adds	r1, r0, r1
 8004674:	6011      	str	r1, [r2, #0]
 8004676:	6053      	str	r3, [r2, #4]
 8004678:	e7da      	b.n	8004630 <_free_r+0x24>
 800467a:	42a0      	cmp	r0, r4
 800467c:	d902      	bls.n	8004684 <_free_r+0x78>
 800467e:	230c      	movs	r3, #12
 8004680:	602b      	str	r3, [r5, #0]
 8004682:	e7d5      	b.n	8004630 <_free_r+0x24>
 8004684:	6821      	ldr	r1, [r4, #0]
 8004686:	1860      	adds	r0, r4, r1
 8004688:	4283      	cmp	r3, r0
 800468a:	d103      	bne.n	8004694 <_free_r+0x88>
 800468c:	6818      	ldr	r0, [r3, #0]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	1841      	adds	r1, r0, r1
 8004692:	6021      	str	r1, [r4, #0]
 8004694:	6063      	str	r3, [r4, #4]
 8004696:	6054      	str	r4, [r2, #4]
 8004698:	e7ca      	b.n	8004630 <_free_r+0x24>
 800469a:	46c0      	nop			; (mov r8, r8)
 800469c:	200000e0 	.word	0x200000e0

080046a0 <_malloc_r>:
 80046a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046a2:	2303      	movs	r3, #3
 80046a4:	1ccd      	adds	r5, r1, #3
 80046a6:	439d      	bics	r5, r3
 80046a8:	3508      	adds	r5, #8
 80046aa:	0006      	movs	r6, r0
 80046ac:	2d0c      	cmp	r5, #12
 80046ae:	d21f      	bcs.n	80046f0 <_malloc_r+0x50>
 80046b0:	250c      	movs	r5, #12
 80046b2:	42a9      	cmp	r1, r5
 80046b4:	d81e      	bhi.n	80046f4 <_malloc_r+0x54>
 80046b6:	0030      	movs	r0, r6
 80046b8:	f000 fbfc 	bl	8004eb4 <__malloc_lock>
 80046bc:	4925      	ldr	r1, [pc, #148]	; (8004754 <_malloc_r+0xb4>)
 80046be:	680a      	ldr	r2, [r1, #0]
 80046c0:	0014      	movs	r4, r2
 80046c2:	2c00      	cmp	r4, #0
 80046c4:	d11a      	bne.n	80046fc <_malloc_r+0x5c>
 80046c6:	4f24      	ldr	r7, [pc, #144]	; (8004758 <_malloc_r+0xb8>)
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d104      	bne.n	80046d8 <_malloc_r+0x38>
 80046ce:	0021      	movs	r1, r4
 80046d0:	0030      	movs	r0, r6
 80046d2:	f000 fb27 	bl	8004d24 <_sbrk_r>
 80046d6:	6038      	str	r0, [r7, #0]
 80046d8:	0029      	movs	r1, r5
 80046da:	0030      	movs	r0, r6
 80046dc:	f000 fb22 	bl	8004d24 <_sbrk_r>
 80046e0:	1c43      	adds	r3, r0, #1
 80046e2:	d12b      	bne.n	800473c <_malloc_r+0x9c>
 80046e4:	230c      	movs	r3, #12
 80046e6:	0030      	movs	r0, r6
 80046e8:	6033      	str	r3, [r6, #0]
 80046ea:	f000 fbeb 	bl	8004ec4 <__malloc_unlock>
 80046ee:	e003      	b.n	80046f8 <_malloc_r+0x58>
 80046f0:	2d00      	cmp	r5, #0
 80046f2:	dade      	bge.n	80046b2 <_malloc_r+0x12>
 80046f4:	230c      	movs	r3, #12
 80046f6:	6033      	str	r3, [r6, #0]
 80046f8:	2000      	movs	r0, #0
 80046fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80046fc:	6823      	ldr	r3, [r4, #0]
 80046fe:	1b5b      	subs	r3, r3, r5
 8004700:	d419      	bmi.n	8004736 <_malloc_r+0x96>
 8004702:	2b0b      	cmp	r3, #11
 8004704:	d903      	bls.n	800470e <_malloc_r+0x6e>
 8004706:	6023      	str	r3, [r4, #0]
 8004708:	18e4      	adds	r4, r4, r3
 800470a:	6025      	str	r5, [r4, #0]
 800470c:	e003      	b.n	8004716 <_malloc_r+0x76>
 800470e:	6863      	ldr	r3, [r4, #4]
 8004710:	42a2      	cmp	r2, r4
 8004712:	d10e      	bne.n	8004732 <_malloc_r+0x92>
 8004714:	600b      	str	r3, [r1, #0]
 8004716:	0030      	movs	r0, r6
 8004718:	f000 fbd4 	bl	8004ec4 <__malloc_unlock>
 800471c:	0020      	movs	r0, r4
 800471e:	2207      	movs	r2, #7
 8004720:	300b      	adds	r0, #11
 8004722:	1d23      	adds	r3, r4, #4
 8004724:	4390      	bics	r0, r2
 8004726:	1ac2      	subs	r2, r0, r3
 8004728:	4298      	cmp	r0, r3
 800472a:	d0e6      	beq.n	80046fa <_malloc_r+0x5a>
 800472c:	1a1b      	subs	r3, r3, r0
 800472e:	50a3      	str	r3, [r4, r2]
 8004730:	e7e3      	b.n	80046fa <_malloc_r+0x5a>
 8004732:	6053      	str	r3, [r2, #4]
 8004734:	e7ef      	b.n	8004716 <_malloc_r+0x76>
 8004736:	0022      	movs	r2, r4
 8004738:	6864      	ldr	r4, [r4, #4]
 800473a:	e7c2      	b.n	80046c2 <_malloc_r+0x22>
 800473c:	2303      	movs	r3, #3
 800473e:	1cc4      	adds	r4, r0, #3
 8004740:	439c      	bics	r4, r3
 8004742:	42a0      	cmp	r0, r4
 8004744:	d0e1      	beq.n	800470a <_malloc_r+0x6a>
 8004746:	1a21      	subs	r1, r4, r0
 8004748:	0030      	movs	r0, r6
 800474a:	f000 faeb 	bl	8004d24 <_sbrk_r>
 800474e:	1c43      	adds	r3, r0, #1
 8004750:	d1db      	bne.n	800470a <_malloc_r+0x6a>
 8004752:	e7c7      	b.n	80046e4 <_malloc_r+0x44>
 8004754:	200000e0 	.word	0x200000e0
 8004758:	200000e4 	.word	0x200000e4

0800475c <__sfputc_r>:
 800475c:	6893      	ldr	r3, [r2, #8]
 800475e:	b510      	push	{r4, lr}
 8004760:	3b01      	subs	r3, #1
 8004762:	6093      	str	r3, [r2, #8]
 8004764:	2b00      	cmp	r3, #0
 8004766:	da04      	bge.n	8004772 <__sfputc_r+0x16>
 8004768:	6994      	ldr	r4, [r2, #24]
 800476a:	42a3      	cmp	r3, r4
 800476c:	db07      	blt.n	800477e <__sfputc_r+0x22>
 800476e:	290a      	cmp	r1, #10
 8004770:	d005      	beq.n	800477e <__sfputc_r+0x22>
 8004772:	6813      	ldr	r3, [r2, #0]
 8004774:	1c58      	adds	r0, r3, #1
 8004776:	6010      	str	r0, [r2, #0]
 8004778:	7019      	strb	r1, [r3, #0]
 800477a:	0008      	movs	r0, r1
 800477c:	bd10      	pop	{r4, pc}
 800477e:	f7ff fc39 	bl	8003ff4 <__swbuf_r>
 8004782:	0001      	movs	r1, r0
 8004784:	e7f9      	b.n	800477a <__sfputc_r+0x1e>

08004786 <__sfputs_r>:
 8004786:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004788:	0006      	movs	r6, r0
 800478a:	000f      	movs	r7, r1
 800478c:	0014      	movs	r4, r2
 800478e:	18d5      	adds	r5, r2, r3
 8004790:	42ac      	cmp	r4, r5
 8004792:	d101      	bne.n	8004798 <__sfputs_r+0x12>
 8004794:	2000      	movs	r0, #0
 8004796:	e007      	b.n	80047a8 <__sfputs_r+0x22>
 8004798:	7821      	ldrb	r1, [r4, #0]
 800479a:	003a      	movs	r2, r7
 800479c:	0030      	movs	r0, r6
 800479e:	f7ff ffdd 	bl	800475c <__sfputc_r>
 80047a2:	3401      	adds	r4, #1
 80047a4:	1c43      	adds	r3, r0, #1
 80047a6:	d1f3      	bne.n	8004790 <__sfputs_r+0xa>
 80047a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080047ac <_vfiprintf_r>:
 80047ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047ae:	b0a1      	sub	sp, #132	; 0x84
 80047b0:	0006      	movs	r6, r0
 80047b2:	000c      	movs	r4, r1
 80047b4:	001f      	movs	r7, r3
 80047b6:	9203      	str	r2, [sp, #12]
 80047b8:	2800      	cmp	r0, #0
 80047ba:	d004      	beq.n	80047c6 <_vfiprintf_r+0x1a>
 80047bc:	6983      	ldr	r3, [r0, #24]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d101      	bne.n	80047c6 <_vfiprintf_r+0x1a>
 80047c2:	f7ff fe13 	bl	80043ec <__sinit>
 80047c6:	4b8e      	ldr	r3, [pc, #568]	; (8004a00 <_vfiprintf_r+0x254>)
 80047c8:	429c      	cmp	r4, r3
 80047ca:	d11c      	bne.n	8004806 <_vfiprintf_r+0x5a>
 80047cc:	6874      	ldr	r4, [r6, #4]
 80047ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80047d0:	07db      	lsls	r3, r3, #31
 80047d2:	d405      	bmi.n	80047e0 <_vfiprintf_r+0x34>
 80047d4:	89a3      	ldrh	r3, [r4, #12]
 80047d6:	059b      	lsls	r3, r3, #22
 80047d8:	d402      	bmi.n	80047e0 <_vfiprintf_r+0x34>
 80047da:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80047dc:	f7ff fea7 	bl	800452e <__retarget_lock_acquire_recursive>
 80047e0:	89a3      	ldrh	r3, [r4, #12]
 80047e2:	071b      	lsls	r3, r3, #28
 80047e4:	d502      	bpl.n	80047ec <_vfiprintf_r+0x40>
 80047e6:	6923      	ldr	r3, [r4, #16]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d11d      	bne.n	8004828 <_vfiprintf_r+0x7c>
 80047ec:	0021      	movs	r1, r4
 80047ee:	0030      	movs	r0, r6
 80047f0:	f7ff fc56 	bl	80040a0 <__swsetup_r>
 80047f4:	2800      	cmp	r0, #0
 80047f6:	d017      	beq.n	8004828 <_vfiprintf_r+0x7c>
 80047f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80047fa:	07db      	lsls	r3, r3, #31
 80047fc:	d50d      	bpl.n	800481a <_vfiprintf_r+0x6e>
 80047fe:	2001      	movs	r0, #1
 8004800:	4240      	negs	r0, r0
 8004802:	b021      	add	sp, #132	; 0x84
 8004804:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004806:	4b7f      	ldr	r3, [pc, #508]	; (8004a04 <_vfiprintf_r+0x258>)
 8004808:	429c      	cmp	r4, r3
 800480a:	d101      	bne.n	8004810 <_vfiprintf_r+0x64>
 800480c:	68b4      	ldr	r4, [r6, #8]
 800480e:	e7de      	b.n	80047ce <_vfiprintf_r+0x22>
 8004810:	4b7d      	ldr	r3, [pc, #500]	; (8004a08 <_vfiprintf_r+0x25c>)
 8004812:	429c      	cmp	r4, r3
 8004814:	d1db      	bne.n	80047ce <_vfiprintf_r+0x22>
 8004816:	68f4      	ldr	r4, [r6, #12]
 8004818:	e7d9      	b.n	80047ce <_vfiprintf_r+0x22>
 800481a:	89a3      	ldrh	r3, [r4, #12]
 800481c:	059b      	lsls	r3, r3, #22
 800481e:	d4ee      	bmi.n	80047fe <_vfiprintf_r+0x52>
 8004820:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004822:	f7ff fe85 	bl	8004530 <__retarget_lock_release_recursive>
 8004826:	e7ea      	b.n	80047fe <_vfiprintf_r+0x52>
 8004828:	2300      	movs	r3, #0
 800482a:	ad08      	add	r5, sp, #32
 800482c:	616b      	str	r3, [r5, #20]
 800482e:	3320      	adds	r3, #32
 8004830:	766b      	strb	r3, [r5, #25]
 8004832:	3310      	adds	r3, #16
 8004834:	76ab      	strb	r3, [r5, #26]
 8004836:	9707      	str	r7, [sp, #28]
 8004838:	9f03      	ldr	r7, [sp, #12]
 800483a:	783b      	ldrb	r3, [r7, #0]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d001      	beq.n	8004844 <_vfiprintf_r+0x98>
 8004840:	2b25      	cmp	r3, #37	; 0x25
 8004842:	d14e      	bne.n	80048e2 <_vfiprintf_r+0x136>
 8004844:	9b03      	ldr	r3, [sp, #12]
 8004846:	1afb      	subs	r3, r7, r3
 8004848:	9305      	str	r3, [sp, #20]
 800484a:	9b03      	ldr	r3, [sp, #12]
 800484c:	429f      	cmp	r7, r3
 800484e:	d00d      	beq.n	800486c <_vfiprintf_r+0xc0>
 8004850:	9b05      	ldr	r3, [sp, #20]
 8004852:	0021      	movs	r1, r4
 8004854:	0030      	movs	r0, r6
 8004856:	9a03      	ldr	r2, [sp, #12]
 8004858:	f7ff ff95 	bl	8004786 <__sfputs_r>
 800485c:	1c43      	adds	r3, r0, #1
 800485e:	d100      	bne.n	8004862 <_vfiprintf_r+0xb6>
 8004860:	e0b5      	b.n	80049ce <_vfiprintf_r+0x222>
 8004862:	696a      	ldr	r2, [r5, #20]
 8004864:	9b05      	ldr	r3, [sp, #20]
 8004866:	4694      	mov	ip, r2
 8004868:	4463      	add	r3, ip
 800486a:	616b      	str	r3, [r5, #20]
 800486c:	783b      	ldrb	r3, [r7, #0]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d100      	bne.n	8004874 <_vfiprintf_r+0xc8>
 8004872:	e0ac      	b.n	80049ce <_vfiprintf_r+0x222>
 8004874:	2201      	movs	r2, #1
 8004876:	1c7b      	adds	r3, r7, #1
 8004878:	9303      	str	r3, [sp, #12]
 800487a:	2300      	movs	r3, #0
 800487c:	4252      	negs	r2, r2
 800487e:	606a      	str	r2, [r5, #4]
 8004880:	a904      	add	r1, sp, #16
 8004882:	3254      	adds	r2, #84	; 0x54
 8004884:	1852      	adds	r2, r2, r1
 8004886:	602b      	str	r3, [r5, #0]
 8004888:	60eb      	str	r3, [r5, #12]
 800488a:	60ab      	str	r3, [r5, #8]
 800488c:	7013      	strb	r3, [r2, #0]
 800488e:	65ab      	str	r3, [r5, #88]	; 0x58
 8004890:	9b03      	ldr	r3, [sp, #12]
 8004892:	2205      	movs	r2, #5
 8004894:	7819      	ldrb	r1, [r3, #0]
 8004896:	485d      	ldr	r0, [pc, #372]	; (8004a0c <_vfiprintf_r+0x260>)
 8004898:	f000 fb00 	bl	8004e9c <memchr>
 800489c:	9b03      	ldr	r3, [sp, #12]
 800489e:	1c5f      	adds	r7, r3, #1
 80048a0:	2800      	cmp	r0, #0
 80048a2:	d120      	bne.n	80048e6 <_vfiprintf_r+0x13a>
 80048a4:	682a      	ldr	r2, [r5, #0]
 80048a6:	06d3      	lsls	r3, r2, #27
 80048a8:	d504      	bpl.n	80048b4 <_vfiprintf_r+0x108>
 80048aa:	2353      	movs	r3, #83	; 0x53
 80048ac:	a904      	add	r1, sp, #16
 80048ae:	185b      	adds	r3, r3, r1
 80048b0:	2120      	movs	r1, #32
 80048b2:	7019      	strb	r1, [r3, #0]
 80048b4:	0713      	lsls	r3, r2, #28
 80048b6:	d504      	bpl.n	80048c2 <_vfiprintf_r+0x116>
 80048b8:	2353      	movs	r3, #83	; 0x53
 80048ba:	a904      	add	r1, sp, #16
 80048bc:	185b      	adds	r3, r3, r1
 80048be:	212b      	movs	r1, #43	; 0x2b
 80048c0:	7019      	strb	r1, [r3, #0]
 80048c2:	9b03      	ldr	r3, [sp, #12]
 80048c4:	781b      	ldrb	r3, [r3, #0]
 80048c6:	2b2a      	cmp	r3, #42	; 0x2a
 80048c8:	d016      	beq.n	80048f8 <_vfiprintf_r+0x14c>
 80048ca:	2100      	movs	r1, #0
 80048cc:	68eb      	ldr	r3, [r5, #12]
 80048ce:	9f03      	ldr	r7, [sp, #12]
 80048d0:	783a      	ldrb	r2, [r7, #0]
 80048d2:	1c78      	adds	r0, r7, #1
 80048d4:	3a30      	subs	r2, #48	; 0x30
 80048d6:	4684      	mov	ip, r0
 80048d8:	2a09      	cmp	r2, #9
 80048da:	d94f      	bls.n	800497c <_vfiprintf_r+0x1d0>
 80048dc:	2900      	cmp	r1, #0
 80048de:	d111      	bne.n	8004904 <_vfiprintf_r+0x158>
 80048e0:	e017      	b.n	8004912 <_vfiprintf_r+0x166>
 80048e2:	3701      	adds	r7, #1
 80048e4:	e7a9      	b.n	800483a <_vfiprintf_r+0x8e>
 80048e6:	4b49      	ldr	r3, [pc, #292]	; (8004a0c <_vfiprintf_r+0x260>)
 80048e8:	682a      	ldr	r2, [r5, #0]
 80048ea:	1ac0      	subs	r0, r0, r3
 80048ec:	2301      	movs	r3, #1
 80048ee:	4083      	lsls	r3, r0
 80048f0:	4313      	orrs	r3, r2
 80048f2:	602b      	str	r3, [r5, #0]
 80048f4:	9703      	str	r7, [sp, #12]
 80048f6:	e7cb      	b.n	8004890 <_vfiprintf_r+0xe4>
 80048f8:	9b07      	ldr	r3, [sp, #28]
 80048fa:	1d19      	adds	r1, r3, #4
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	9107      	str	r1, [sp, #28]
 8004900:	2b00      	cmp	r3, #0
 8004902:	db01      	blt.n	8004908 <_vfiprintf_r+0x15c>
 8004904:	930b      	str	r3, [sp, #44]	; 0x2c
 8004906:	e004      	b.n	8004912 <_vfiprintf_r+0x166>
 8004908:	425b      	negs	r3, r3
 800490a:	60eb      	str	r3, [r5, #12]
 800490c:	2302      	movs	r3, #2
 800490e:	4313      	orrs	r3, r2
 8004910:	602b      	str	r3, [r5, #0]
 8004912:	783b      	ldrb	r3, [r7, #0]
 8004914:	2b2e      	cmp	r3, #46	; 0x2e
 8004916:	d10a      	bne.n	800492e <_vfiprintf_r+0x182>
 8004918:	787b      	ldrb	r3, [r7, #1]
 800491a:	2b2a      	cmp	r3, #42	; 0x2a
 800491c:	d137      	bne.n	800498e <_vfiprintf_r+0x1e2>
 800491e:	9b07      	ldr	r3, [sp, #28]
 8004920:	3702      	adds	r7, #2
 8004922:	1d1a      	adds	r2, r3, #4
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	9207      	str	r2, [sp, #28]
 8004928:	2b00      	cmp	r3, #0
 800492a:	db2d      	blt.n	8004988 <_vfiprintf_r+0x1dc>
 800492c:	9309      	str	r3, [sp, #36]	; 0x24
 800492e:	2203      	movs	r2, #3
 8004930:	7839      	ldrb	r1, [r7, #0]
 8004932:	4837      	ldr	r0, [pc, #220]	; (8004a10 <_vfiprintf_r+0x264>)
 8004934:	f000 fab2 	bl	8004e9c <memchr>
 8004938:	2800      	cmp	r0, #0
 800493a:	d007      	beq.n	800494c <_vfiprintf_r+0x1a0>
 800493c:	4b34      	ldr	r3, [pc, #208]	; (8004a10 <_vfiprintf_r+0x264>)
 800493e:	682a      	ldr	r2, [r5, #0]
 8004940:	1ac0      	subs	r0, r0, r3
 8004942:	2340      	movs	r3, #64	; 0x40
 8004944:	4083      	lsls	r3, r0
 8004946:	4313      	orrs	r3, r2
 8004948:	3701      	adds	r7, #1
 800494a:	602b      	str	r3, [r5, #0]
 800494c:	7839      	ldrb	r1, [r7, #0]
 800494e:	1c7b      	adds	r3, r7, #1
 8004950:	2206      	movs	r2, #6
 8004952:	4830      	ldr	r0, [pc, #192]	; (8004a14 <_vfiprintf_r+0x268>)
 8004954:	9303      	str	r3, [sp, #12]
 8004956:	7629      	strb	r1, [r5, #24]
 8004958:	f000 faa0 	bl	8004e9c <memchr>
 800495c:	2800      	cmp	r0, #0
 800495e:	d045      	beq.n	80049ec <_vfiprintf_r+0x240>
 8004960:	4b2d      	ldr	r3, [pc, #180]	; (8004a18 <_vfiprintf_r+0x26c>)
 8004962:	2b00      	cmp	r3, #0
 8004964:	d127      	bne.n	80049b6 <_vfiprintf_r+0x20a>
 8004966:	2207      	movs	r2, #7
 8004968:	9b07      	ldr	r3, [sp, #28]
 800496a:	3307      	adds	r3, #7
 800496c:	4393      	bics	r3, r2
 800496e:	3308      	adds	r3, #8
 8004970:	9307      	str	r3, [sp, #28]
 8004972:	696b      	ldr	r3, [r5, #20]
 8004974:	9a04      	ldr	r2, [sp, #16]
 8004976:	189b      	adds	r3, r3, r2
 8004978:	616b      	str	r3, [r5, #20]
 800497a:	e75d      	b.n	8004838 <_vfiprintf_r+0x8c>
 800497c:	210a      	movs	r1, #10
 800497e:	434b      	muls	r3, r1
 8004980:	4667      	mov	r7, ip
 8004982:	189b      	adds	r3, r3, r2
 8004984:	3909      	subs	r1, #9
 8004986:	e7a3      	b.n	80048d0 <_vfiprintf_r+0x124>
 8004988:	2301      	movs	r3, #1
 800498a:	425b      	negs	r3, r3
 800498c:	e7ce      	b.n	800492c <_vfiprintf_r+0x180>
 800498e:	2300      	movs	r3, #0
 8004990:	001a      	movs	r2, r3
 8004992:	3701      	adds	r7, #1
 8004994:	606b      	str	r3, [r5, #4]
 8004996:	7839      	ldrb	r1, [r7, #0]
 8004998:	1c78      	adds	r0, r7, #1
 800499a:	3930      	subs	r1, #48	; 0x30
 800499c:	4684      	mov	ip, r0
 800499e:	2909      	cmp	r1, #9
 80049a0:	d903      	bls.n	80049aa <_vfiprintf_r+0x1fe>
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d0c3      	beq.n	800492e <_vfiprintf_r+0x182>
 80049a6:	9209      	str	r2, [sp, #36]	; 0x24
 80049a8:	e7c1      	b.n	800492e <_vfiprintf_r+0x182>
 80049aa:	230a      	movs	r3, #10
 80049ac:	435a      	muls	r2, r3
 80049ae:	4667      	mov	r7, ip
 80049b0:	1852      	adds	r2, r2, r1
 80049b2:	3b09      	subs	r3, #9
 80049b4:	e7ef      	b.n	8004996 <_vfiprintf_r+0x1ea>
 80049b6:	ab07      	add	r3, sp, #28
 80049b8:	9300      	str	r3, [sp, #0]
 80049ba:	0022      	movs	r2, r4
 80049bc:	0029      	movs	r1, r5
 80049be:	0030      	movs	r0, r6
 80049c0:	4b16      	ldr	r3, [pc, #88]	; (8004a1c <_vfiprintf_r+0x270>)
 80049c2:	e000      	b.n	80049c6 <_vfiprintf_r+0x21a>
 80049c4:	bf00      	nop
 80049c6:	9004      	str	r0, [sp, #16]
 80049c8:	9b04      	ldr	r3, [sp, #16]
 80049ca:	3301      	adds	r3, #1
 80049cc:	d1d1      	bne.n	8004972 <_vfiprintf_r+0x1c6>
 80049ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80049d0:	07db      	lsls	r3, r3, #31
 80049d2:	d405      	bmi.n	80049e0 <_vfiprintf_r+0x234>
 80049d4:	89a3      	ldrh	r3, [r4, #12]
 80049d6:	059b      	lsls	r3, r3, #22
 80049d8:	d402      	bmi.n	80049e0 <_vfiprintf_r+0x234>
 80049da:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80049dc:	f7ff fda8 	bl	8004530 <__retarget_lock_release_recursive>
 80049e0:	89a3      	ldrh	r3, [r4, #12]
 80049e2:	065b      	lsls	r3, r3, #25
 80049e4:	d500      	bpl.n	80049e8 <_vfiprintf_r+0x23c>
 80049e6:	e70a      	b.n	80047fe <_vfiprintf_r+0x52>
 80049e8:	980d      	ldr	r0, [sp, #52]	; 0x34
 80049ea:	e70a      	b.n	8004802 <_vfiprintf_r+0x56>
 80049ec:	ab07      	add	r3, sp, #28
 80049ee:	9300      	str	r3, [sp, #0]
 80049f0:	0022      	movs	r2, r4
 80049f2:	0029      	movs	r1, r5
 80049f4:	0030      	movs	r0, r6
 80049f6:	4b09      	ldr	r3, [pc, #36]	; (8004a1c <_vfiprintf_r+0x270>)
 80049f8:	f000 f882 	bl	8004b00 <_printf_i>
 80049fc:	e7e3      	b.n	80049c6 <_vfiprintf_r+0x21a>
 80049fe:	46c0      	nop			; (mov r8, r8)
 8004a00:	080050e8 	.word	0x080050e8
 8004a04:	08005108 	.word	0x08005108
 8004a08:	080050c8 	.word	0x080050c8
 8004a0c:	08005128 	.word	0x08005128
 8004a10:	0800512e 	.word	0x0800512e
 8004a14:	08005132 	.word	0x08005132
 8004a18:	00000000 	.word	0x00000000
 8004a1c:	08004787 	.word	0x08004787

08004a20 <_printf_common>:
 8004a20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a22:	0015      	movs	r5, r2
 8004a24:	9301      	str	r3, [sp, #4]
 8004a26:	688a      	ldr	r2, [r1, #8]
 8004a28:	690b      	ldr	r3, [r1, #16]
 8004a2a:	000c      	movs	r4, r1
 8004a2c:	9000      	str	r0, [sp, #0]
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	da00      	bge.n	8004a34 <_printf_common+0x14>
 8004a32:	0013      	movs	r3, r2
 8004a34:	0022      	movs	r2, r4
 8004a36:	602b      	str	r3, [r5, #0]
 8004a38:	3243      	adds	r2, #67	; 0x43
 8004a3a:	7812      	ldrb	r2, [r2, #0]
 8004a3c:	2a00      	cmp	r2, #0
 8004a3e:	d001      	beq.n	8004a44 <_printf_common+0x24>
 8004a40:	3301      	adds	r3, #1
 8004a42:	602b      	str	r3, [r5, #0]
 8004a44:	6823      	ldr	r3, [r4, #0]
 8004a46:	069b      	lsls	r3, r3, #26
 8004a48:	d502      	bpl.n	8004a50 <_printf_common+0x30>
 8004a4a:	682b      	ldr	r3, [r5, #0]
 8004a4c:	3302      	adds	r3, #2
 8004a4e:	602b      	str	r3, [r5, #0]
 8004a50:	6822      	ldr	r2, [r4, #0]
 8004a52:	2306      	movs	r3, #6
 8004a54:	0017      	movs	r7, r2
 8004a56:	401f      	ands	r7, r3
 8004a58:	421a      	tst	r2, r3
 8004a5a:	d027      	beq.n	8004aac <_printf_common+0x8c>
 8004a5c:	0023      	movs	r3, r4
 8004a5e:	3343      	adds	r3, #67	; 0x43
 8004a60:	781b      	ldrb	r3, [r3, #0]
 8004a62:	1e5a      	subs	r2, r3, #1
 8004a64:	4193      	sbcs	r3, r2
 8004a66:	6822      	ldr	r2, [r4, #0]
 8004a68:	0692      	lsls	r2, r2, #26
 8004a6a:	d430      	bmi.n	8004ace <_printf_common+0xae>
 8004a6c:	0022      	movs	r2, r4
 8004a6e:	9901      	ldr	r1, [sp, #4]
 8004a70:	9800      	ldr	r0, [sp, #0]
 8004a72:	9e08      	ldr	r6, [sp, #32]
 8004a74:	3243      	adds	r2, #67	; 0x43
 8004a76:	47b0      	blx	r6
 8004a78:	1c43      	adds	r3, r0, #1
 8004a7a:	d025      	beq.n	8004ac8 <_printf_common+0xa8>
 8004a7c:	2306      	movs	r3, #6
 8004a7e:	6820      	ldr	r0, [r4, #0]
 8004a80:	682a      	ldr	r2, [r5, #0]
 8004a82:	68e1      	ldr	r1, [r4, #12]
 8004a84:	2500      	movs	r5, #0
 8004a86:	4003      	ands	r3, r0
 8004a88:	2b04      	cmp	r3, #4
 8004a8a:	d103      	bne.n	8004a94 <_printf_common+0x74>
 8004a8c:	1a8d      	subs	r5, r1, r2
 8004a8e:	43eb      	mvns	r3, r5
 8004a90:	17db      	asrs	r3, r3, #31
 8004a92:	401d      	ands	r5, r3
 8004a94:	68a3      	ldr	r3, [r4, #8]
 8004a96:	6922      	ldr	r2, [r4, #16]
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	dd01      	ble.n	8004aa0 <_printf_common+0x80>
 8004a9c:	1a9b      	subs	r3, r3, r2
 8004a9e:	18ed      	adds	r5, r5, r3
 8004aa0:	2700      	movs	r7, #0
 8004aa2:	42bd      	cmp	r5, r7
 8004aa4:	d120      	bne.n	8004ae8 <_printf_common+0xc8>
 8004aa6:	2000      	movs	r0, #0
 8004aa8:	e010      	b.n	8004acc <_printf_common+0xac>
 8004aaa:	3701      	adds	r7, #1
 8004aac:	68e3      	ldr	r3, [r4, #12]
 8004aae:	682a      	ldr	r2, [r5, #0]
 8004ab0:	1a9b      	subs	r3, r3, r2
 8004ab2:	42bb      	cmp	r3, r7
 8004ab4:	ddd2      	ble.n	8004a5c <_printf_common+0x3c>
 8004ab6:	0022      	movs	r2, r4
 8004ab8:	2301      	movs	r3, #1
 8004aba:	9901      	ldr	r1, [sp, #4]
 8004abc:	9800      	ldr	r0, [sp, #0]
 8004abe:	9e08      	ldr	r6, [sp, #32]
 8004ac0:	3219      	adds	r2, #25
 8004ac2:	47b0      	blx	r6
 8004ac4:	1c43      	adds	r3, r0, #1
 8004ac6:	d1f0      	bne.n	8004aaa <_printf_common+0x8a>
 8004ac8:	2001      	movs	r0, #1
 8004aca:	4240      	negs	r0, r0
 8004acc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004ace:	2030      	movs	r0, #48	; 0x30
 8004ad0:	18e1      	adds	r1, r4, r3
 8004ad2:	3143      	adds	r1, #67	; 0x43
 8004ad4:	7008      	strb	r0, [r1, #0]
 8004ad6:	0021      	movs	r1, r4
 8004ad8:	1c5a      	adds	r2, r3, #1
 8004ada:	3145      	adds	r1, #69	; 0x45
 8004adc:	7809      	ldrb	r1, [r1, #0]
 8004ade:	18a2      	adds	r2, r4, r2
 8004ae0:	3243      	adds	r2, #67	; 0x43
 8004ae2:	3302      	adds	r3, #2
 8004ae4:	7011      	strb	r1, [r2, #0]
 8004ae6:	e7c1      	b.n	8004a6c <_printf_common+0x4c>
 8004ae8:	0022      	movs	r2, r4
 8004aea:	2301      	movs	r3, #1
 8004aec:	9901      	ldr	r1, [sp, #4]
 8004aee:	9800      	ldr	r0, [sp, #0]
 8004af0:	9e08      	ldr	r6, [sp, #32]
 8004af2:	321a      	adds	r2, #26
 8004af4:	47b0      	blx	r6
 8004af6:	1c43      	adds	r3, r0, #1
 8004af8:	d0e6      	beq.n	8004ac8 <_printf_common+0xa8>
 8004afa:	3701      	adds	r7, #1
 8004afc:	e7d1      	b.n	8004aa2 <_printf_common+0x82>
	...

08004b00 <_printf_i>:
 8004b00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b02:	b08b      	sub	sp, #44	; 0x2c
 8004b04:	9206      	str	r2, [sp, #24]
 8004b06:	000a      	movs	r2, r1
 8004b08:	3243      	adds	r2, #67	; 0x43
 8004b0a:	9307      	str	r3, [sp, #28]
 8004b0c:	9005      	str	r0, [sp, #20]
 8004b0e:	9204      	str	r2, [sp, #16]
 8004b10:	7e0a      	ldrb	r2, [r1, #24]
 8004b12:	000c      	movs	r4, r1
 8004b14:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004b16:	2a78      	cmp	r2, #120	; 0x78
 8004b18:	d806      	bhi.n	8004b28 <_printf_i+0x28>
 8004b1a:	2a62      	cmp	r2, #98	; 0x62
 8004b1c:	d808      	bhi.n	8004b30 <_printf_i+0x30>
 8004b1e:	2a00      	cmp	r2, #0
 8004b20:	d100      	bne.n	8004b24 <_printf_i+0x24>
 8004b22:	e0c0      	b.n	8004ca6 <_printf_i+0x1a6>
 8004b24:	2a58      	cmp	r2, #88	; 0x58
 8004b26:	d052      	beq.n	8004bce <_printf_i+0xce>
 8004b28:	0026      	movs	r6, r4
 8004b2a:	3642      	adds	r6, #66	; 0x42
 8004b2c:	7032      	strb	r2, [r6, #0]
 8004b2e:	e022      	b.n	8004b76 <_printf_i+0x76>
 8004b30:	0010      	movs	r0, r2
 8004b32:	3863      	subs	r0, #99	; 0x63
 8004b34:	2815      	cmp	r0, #21
 8004b36:	d8f7      	bhi.n	8004b28 <_printf_i+0x28>
 8004b38:	f7fb fae6 	bl	8000108 <__gnu_thumb1_case_shi>
 8004b3c:	001f0016 	.word	0x001f0016
 8004b40:	fff6fff6 	.word	0xfff6fff6
 8004b44:	fff6fff6 	.word	0xfff6fff6
 8004b48:	fff6001f 	.word	0xfff6001f
 8004b4c:	fff6fff6 	.word	0xfff6fff6
 8004b50:	00a8fff6 	.word	0x00a8fff6
 8004b54:	009a0036 	.word	0x009a0036
 8004b58:	fff6fff6 	.word	0xfff6fff6
 8004b5c:	fff600b9 	.word	0xfff600b9
 8004b60:	fff60036 	.word	0xfff60036
 8004b64:	009efff6 	.word	0x009efff6
 8004b68:	0026      	movs	r6, r4
 8004b6a:	681a      	ldr	r2, [r3, #0]
 8004b6c:	3642      	adds	r6, #66	; 0x42
 8004b6e:	1d11      	adds	r1, r2, #4
 8004b70:	6019      	str	r1, [r3, #0]
 8004b72:	6813      	ldr	r3, [r2, #0]
 8004b74:	7033      	strb	r3, [r6, #0]
 8004b76:	2301      	movs	r3, #1
 8004b78:	e0a7      	b.n	8004cca <_printf_i+0x1ca>
 8004b7a:	6808      	ldr	r0, [r1, #0]
 8004b7c:	6819      	ldr	r1, [r3, #0]
 8004b7e:	1d0a      	adds	r2, r1, #4
 8004b80:	0605      	lsls	r5, r0, #24
 8004b82:	d50b      	bpl.n	8004b9c <_printf_i+0x9c>
 8004b84:	680d      	ldr	r5, [r1, #0]
 8004b86:	601a      	str	r2, [r3, #0]
 8004b88:	2d00      	cmp	r5, #0
 8004b8a:	da03      	bge.n	8004b94 <_printf_i+0x94>
 8004b8c:	232d      	movs	r3, #45	; 0x2d
 8004b8e:	9a04      	ldr	r2, [sp, #16]
 8004b90:	426d      	negs	r5, r5
 8004b92:	7013      	strb	r3, [r2, #0]
 8004b94:	4b61      	ldr	r3, [pc, #388]	; (8004d1c <_printf_i+0x21c>)
 8004b96:	270a      	movs	r7, #10
 8004b98:	9303      	str	r3, [sp, #12]
 8004b9a:	e032      	b.n	8004c02 <_printf_i+0x102>
 8004b9c:	680d      	ldr	r5, [r1, #0]
 8004b9e:	601a      	str	r2, [r3, #0]
 8004ba0:	0641      	lsls	r1, r0, #25
 8004ba2:	d5f1      	bpl.n	8004b88 <_printf_i+0x88>
 8004ba4:	b22d      	sxth	r5, r5
 8004ba6:	e7ef      	b.n	8004b88 <_printf_i+0x88>
 8004ba8:	680d      	ldr	r5, [r1, #0]
 8004baa:	6819      	ldr	r1, [r3, #0]
 8004bac:	1d08      	adds	r0, r1, #4
 8004bae:	6018      	str	r0, [r3, #0]
 8004bb0:	062e      	lsls	r6, r5, #24
 8004bb2:	d501      	bpl.n	8004bb8 <_printf_i+0xb8>
 8004bb4:	680d      	ldr	r5, [r1, #0]
 8004bb6:	e003      	b.n	8004bc0 <_printf_i+0xc0>
 8004bb8:	066d      	lsls	r5, r5, #25
 8004bba:	d5fb      	bpl.n	8004bb4 <_printf_i+0xb4>
 8004bbc:	680d      	ldr	r5, [r1, #0]
 8004bbe:	b2ad      	uxth	r5, r5
 8004bc0:	4b56      	ldr	r3, [pc, #344]	; (8004d1c <_printf_i+0x21c>)
 8004bc2:	270a      	movs	r7, #10
 8004bc4:	9303      	str	r3, [sp, #12]
 8004bc6:	2a6f      	cmp	r2, #111	; 0x6f
 8004bc8:	d117      	bne.n	8004bfa <_printf_i+0xfa>
 8004bca:	2708      	movs	r7, #8
 8004bcc:	e015      	b.n	8004bfa <_printf_i+0xfa>
 8004bce:	3145      	adds	r1, #69	; 0x45
 8004bd0:	700a      	strb	r2, [r1, #0]
 8004bd2:	4a52      	ldr	r2, [pc, #328]	; (8004d1c <_printf_i+0x21c>)
 8004bd4:	9203      	str	r2, [sp, #12]
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	6821      	ldr	r1, [r4, #0]
 8004bda:	ca20      	ldmia	r2!, {r5}
 8004bdc:	601a      	str	r2, [r3, #0]
 8004bde:	0608      	lsls	r0, r1, #24
 8004be0:	d550      	bpl.n	8004c84 <_printf_i+0x184>
 8004be2:	07cb      	lsls	r3, r1, #31
 8004be4:	d502      	bpl.n	8004bec <_printf_i+0xec>
 8004be6:	2320      	movs	r3, #32
 8004be8:	4319      	orrs	r1, r3
 8004bea:	6021      	str	r1, [r4, #0]
 8004bec:	2710      	movs	r7, #16
 8004bee:	2d00      	cmp	r5, #0
 8004bf0:	d103      	bne.n	8004bfa <_printf_i+0xfa>
 8004bf2:	2320      	movs	r3, #32
 8004bf4:	6822      	ldr	r2, [r4, #0]
 8004bf6:	439a      	bics	r2, r3
 8004bf8:	6022      	str	r2, [r4, #0]
 8004bfa:	0023      	movs	r3, r4
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	3343      	adds	r3, #67	; 0x43
 8004c00:	701a      	strb	r2, [r3, #0]
 8004c02:	6863      	ldr	r3, [r4, #4]
 8004c04:	60a3      	str	r3, [r4, #8]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	db03      	blt.n	8004c12 <_printf_i+0x112>
 8004c0a:	2204      	movs	r2, #4
 8004c0c:	6821      	ldr	r1, [r4, #0]
 8004c0e:	4391      	bics	r1, r2
 8004c10:	6021      	str	r1, [r4, #0]
 8004c12:	2d00      	cmp	r5, #0
 8004c14:	d102      	bne.n	8004c1c <_printf_i+0x11c>
 8004c16:	9e04      	ldr	r6, [sp, #16]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d00c      	beq.n	8004c36 <_printf_i+0x136>
 8004c1c:	9e04      	ldr	r6, [sp, #16]
 8004c1e:	0028      	movs	r0, r5
 8004c20:	0039      	movs	r1, r7
 8004c22:	f7fb fb01 	bl	8000228 <__aeabi_uidivmod>
 8004c26:	9b03      	ldr	r3, [sp, #12]
 8004c28:	3e01      	subs	r6, #1
 8004c2a:	5c5b      	ldrb	r3, [r3, r1]
 8004c2c:	7033      	strb	r3, [r6, #0]
 8004c2e:	002b      	movs	r3, r5
 8004c30:	0005      	movs	r5, r0
 8004c32:	429f      	cmp	r7, r3
 8004c34:	d9f3      	bls.n	8004c1e <_printf_i+0x11e>
 8004c36:	2f08      	cmp	r7, #8
 8004c38:	d109      	bne.n	8004c4e <_printf_i+0x14e>
 8004c3a:	6823      	ldr	r3, [r4, #0]
 8004c3c:	07db      	lsls	r3, r3, #31
 8004c3e:	d506      	bpl.n	8004c4e <_printf_i+0x14e>
 8004c40:	6863      	ldr	r3, [r4, #4]
 8004c42:	6922      	ldr	r2, [r4, #16]
 8004c44:	4293      	cmp	r3, r2
 8004c46:	dc02      	bgt.n	8004c4e <_printf_i+0x14e>
 8004c48:	2330      	movs	r3, #48	; 0x30
 8004c4a:	3e01      	subs	r6, #1
 8004c4c:	7033      	strb	r3, [r6, #0]
 8004c4e:	9b04      	ldr	r3, [sp, #16]
 8004c50:	1b9b      	subs	r3, r3, r6
 8004c52:	6123      	str	r3, [r4, #16]
 8004c54:	9b07      	ldr	r3, [sp, #28]
 8004c56:	0021      	movs	r1, r4
 8004c58:	9300      	str	r3, [sp, #0]
 8004c5a:	9805      	ldr	r0, [sp, #20]
 8004c5c:	9b06      	ldr	r3, [sp, #24]
 8004c5e:	aa09      	add	r2, sp, #36	; 0x24
 8004c60:	f7ff fede 	bl	8004a20 <_printf_common>
 8004c64:	1c43      	adds	r3, r0, #1
 8004c66:	d135      	bne.n	8004cd4 <_printf_i+0x1d4>
 8004c68:	2001      	movs	r0, #1
 8004c6a:	4240      	negs	r0, r0
 8004c6c:	b00b      	add	sp, #44	; 0x2c
 8004c6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c70:	2220      	movs	r2, #32
 8004c72:	6809      	ldr	r1, [r1, #0]
 8004c74:	430a      	orrs	r2, r1
 8004c76:	6022      	str	r2, [r4, #0]
 8004c78:	0022      	movs	r2, r4
 8004c7a:	2178      	movs	r1, #120	; 0x78
 8004c7c:	3245      	adds	r2, #69	; 0x45
 8004c7e:	7011      	strb	r1, [r2, #0]
 8004c80:	4a27      	ldr	r2, [pc, #156]	; (8004d20 <_printf_i+0x220>)
 8004c82:	e7a7      	b.n	8004bd4 <_printf_i+0xd4>
 8004c84:	0648      	lsls	r0, r1, #25
 8004c86:	d5ac      	bpl.n	8004be2 <_printf_i+0xe2>
 8004c88:	b2ad      	uxth	r5, r5
 8004c8a:	e7aa      	b.n	8004be2 <_printf_i+0xe2>
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	680d      	ldr	r5, [r1, #0]
 8004c90:	1d10      	adds	r0, r2, #4
 8004c92:	6949      	ldr	r1, [r1, #20]
 8004c94:	6018      	str	r0, [r3, #0]
 8004c96:	6813      	ldr	r3, [r2, #0]
 8004c98:	062e      	lsls	r6, r5, #24
 8004c9a:	d501      	bpl.n	8004ca0 <_printf_i+0x1a0>
 8004c9c:	6019      	str	r1, [r3, #0]
 8004c9e:	e002      	b.n	8004ca6 <_printf_i+0x1a6>
 8004ca0:	066d      	lsls	r5, r5, #25
 8004ca2:	d5fb      	bpl.n	8004c9c <_printf_i+0x19c>
 8004ca4:	8019      	strh	r1, [r3, #0]
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	9e04      	ldr	r6, [sp, #16]
 8004caa:	6123      	str	r3, [r4, #16]
 8004cac:	e7d2      	b.n	8004c54 <_printf_i+0x154>
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	1d11      	adds	r1, r2, #4
 8004cb2:	6019      	str	r1, [r3, #0]
 8004cb4:	6816      	ldr	r6, [r2, #0]
 8004cb6:	2100      	movs	r1, #0
 8004cb8:	0030      	movs	r0, r6
 8004cba:	6862      	ldr	r2, [r4, #4]
 8004cbc:	f000 f8ee 	bl	8004e9c <memchr>
 8004cc0:	2800      	cmp	r0, #0
 8004cc2:	d001      	beq.n	8004cc8 <_printf_i+0x1c8>
 8004cc4:	1b80      	subs	r0, r0, r6
 8004cc6:	6060      	str	r0, [r4, #4]
 8004cc8:	6863      	ldr	r3, [r4, #4]
 8004cca:	6123      	str	r3, [r4, #16]
 8004ccc:	2300      	movs	r3, #0
 8004cce:	9a04      	ldr	r2, [sp, #16]
 8004cd0:	7013      	strb	r3, [r2, #0]
 8004cd2:	e7bf      	b.n	8004c54 <_printf_i+0x154>
 8004cd4:	6923      	ldr	r3, [r4, #16]
 8004cd6:	0032      	movs	r2, r6
 8004cd8:	9906      	ldr	r1, [sp, #24]
 8004cda:	9805      	ldr	r0, [sp, #20]
 8004cdc:	9d07      	ldr	r5, [sp, #28]
 8004cde:	47a8      	blx	r5
 8004ce0:	1c43      	adds	r3, r0, #1
 8004ce2:	d0c1      	beq.n	8004c68 <_printf_i+0x168>
 8004ce4:	6823      	ldr	r3, [r4, #0]
 8004ce6:	079b      	lsls	r3, r3, #30
 8004ce8:	d415      	bmi.n	8004d16 <_printf_i+0x216>
 8004cea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cec:	68e0      	ldr	r0, [r4, #12]
 8004cee:	4298      	cmp	r0, r3
 8004cf0:	dabc      	bge.n	8004c6c <_printf_i+0x16c>
 8004cf2:	0018      	movs	r0, r3
 8004cf4:	e7ba      	b.n	8004c6c <_printf_i+0x16c>
 8004cf6:	0022      	movs	r2, r4
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	9906      	ldr	r1, [sp, #24]
 8004cfc:	9805      	ldr	r0, [sp, #20]
 8004cfe:	9e07      	ldr	r6, [sp, #28]
 8004d00:	3219      	adds	r2, #25
 8004d02:	47b0      	blx	r6
 8004d04:	1c43      	adds	r3, r0, #1
 8004d06:	d0af      	beq.n	8004c68 <_printf_i+0x168>
 8004d08:	3501      	adds	r5, #1
 8004d0a:	68e3      	ldr	r3, [r4, #12]
 8004d0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004d0e:	1a9b      	subs	r3, r3, r2
 8004d10:	42ab      	cmp	r3, r5
 8004d12:	dcf0      	bgt.n	8004cf6 <_printf_i+0x1f6>
 8004d14:	e7e9      	b.n	8004cea <_printf_i+0x1ea>
 8004d16:	2500      	movs	r5, #0
 8004d18:	e7f7      	b.n	8004d0a <_printf_i+0x20a>
 8004d1a:	46c0      	nop			; (mov r8, r8)
 8004d1c:	08005139 	.word	0x08005139
 8004d20:	0800514a 	.word	0x0800514a

08004d24 <_sbrk_r>:
 8004d24:	2300      	movs	r3, #0
 8004d26:	b570      	push	{r4, r5, r6, lr}
 8004d28:	4d06      	ldr	r5, [pc, #24]	; (8004d44 <_sbrk_r+0x20>)
 8004d2a:	0004      	movs	r4, r0
 8004d2c:	0008      	movs	r0, r1
 8004d2e:	602b      	str	r3, [r5, #0]
 8004d30:	f7fc fccc 	bl	80016cc <_sbrk>
 8004d34:	1c43      	adds	r3, r0, #1
 8004d36:	d103      	bne.n	8004d40 <_sbrk_r+0x1c>
 8004d38:	682b      	ldr	r3, [r5, #0]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d000      	beq.n	8004d40 <_sbrk_r+0x1c>
 8004d3e:	6023      	str	r3, [r4, #0]
 8004d40:	bd70      	pop	{r4, r5, r6, pc}
 8004d42:	46c0      	nop			; (mov r8, r8)
 8004d44:	200001c8 	.word	0x200001c8

08004d48 <__sread>:
 8004d48:	b570      	push	{r4, r5, r6, lr}
 8004d4a:	000c      	movs	r4, r1
 8004d4c:	250e      	movs	r5, #14
 8004d4e:	5f49      	ldrsh	r1, [r1, r5]
 8004d50:	f000 f8c0 	bl	8004ed4 <_read_r>
 8004d54:	2800      	cmp	r0, #0
 8004d56:	db03      	blt.n	8004d60 <__sread+0x18>
 8004d58:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004d5a:	181b      	adds	r3, r3, r0
 8004d5c:	6563      	str	r3, [r4, #84]	; 0x54
 8004d5e:	bd70      	pop	{r4, r5, r6, pc}
 8004d60:	89a3      	ldrh	r3, [r4, #12]
 8004d62:	4a02      	ldr	r2, [pc, #8]	; (8004d6c <__sread+0x24>)
 8004d64:	4013      	ands	r3, r2
 8004d66:	81a3      	strh	r3, [r4, #12]
 8004d68:	e7f9      	b.n	8004d5e <__sread+0x16>
 8004d6a:	46c0      	nop			; (mov r8, r8)
 8004d6c:	ffffefff 	.word	0xffffefff

08004d70 <__swrite>:
 8004d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d72:	001f      	movs	r7, r3
 8004d74:	898b      	ldrh	r3, [r1, #12]
 8004d76:	0005      	movs	r5, r0
 8004d78:	000c      	movs	r4, r1
 8004d7a:	0016      	movs	r6, r2
 8004d7c:	05db      	lsls	r3, r3, #23
 8004d7e:	d505      	bpl.n	8004d8c <__swrite+0x1c>
 8004d80:	230e      	movs	r3, #14
 8004d82:	5ec9      	ldrsh	r1, [r1, r3]
 8004d84:	2200      	movs	r2, #0
 8004d86:	2302      	movs	r3, #2
 8004d88:	f000 f874 	bl	8004e74 <_lseek_r>
 8004d8c:	89a3      	ldrh	r3, [r4, #12]
 8004d8e:	4a05      	ldr	r2, [pc, #20]	; (8004da4 <__swrite+0x34>)
 8004d90:	0028      	movs	r0, r5
 8004d92:	4013      	ands	r3, r2
 8004d94:	81a3      	strh	r3, [r4, #12]
 8004d96:	0032      	movs	r2, r6
 8004d98:	230e      	movs	r3, #14
 8004d9a:	5ee1      	ldrsh	r1, [r4, r3]
 8004d9c:	003b      	movs	r3, r7
 8004d9e:	f000 f81f 	bl	8004de0 <_write_r>
 8004da2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004da4:	ffffefff 	.word	0xffffefff

08004da8 <__sseek>:
 8004da8:	b570      	push	{r4, r5, r6, lr}
 8004daa:	000c      	movs	r4, r1
 8004dac:	250e      	movs	r5, #14
 8004dae:	5f49      	ldrsh	r1, [r1, r5]
 8004db0:	f000 f860 	bl	8004e74 <_lseek_r>
 8004db4:	89a3      	ldrh	r3, [r4, #12]
 8004db6:	1c42      	adds	r2, r0, #1
 8004db8:	d103      	bne.n	8004dc2 <__sseek+0x1a>
 8004dba:	4a05      	ldr	r2, [pc, #20]	; (8004dd0 <__sseek+0x28>)
 8004dbc:	4013      	ands	r3, r2
 8004dbe:	81a3      	strh	r3, [r4, #12]
 8004dc0:	bd70      	pop	{r4, r5, r6, pc}
 8004dc2:	2280      	movs	r2, #128	; 0x80
 8004dc4:	0152      	lsls	r2, r2, #5
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	81a3      	strh	r3, [r4, #12]
 8004dca:	6560      	str	r0, [r4, #84]	; 0x54
 8004dcc:	e7f8      	b.n	8004dc0 <__sseek+0x18>
 8004dce:	46c0      	nop			; (mov r8, r8)
 8004dd0:	ffffefff 	.word	0xffffefff

08004dd4 <__sclose>:
 8004dd4:	b510      	push	{r4, lr}
 8004dd6:	230e      	movs	r3, #14
 8004dd8:	5ec9      	ldrsh	r1, [r1, r3]
 8004dda:	f000 f815 	bl	8004e08 <_close_r>
 8004dde:	bd10      	pop	{r4, pc}

08004de0 <_write_r>:
 8004de0:	b570      	push	{r4, r5, r6, lr}
 8004de2:	0004      	movs	r4, r0
 8004de4:	0008      	movs	r0, r1
 8004de6:	0011      	movs	r1, r2
 8004de8:	001a      	movs	r2, r3
 8004dea:	2300      	movs	r3, #0
 8004dec:	4d05      	ldr	r5, [pc, #20]	; (8004e04 <_write_r+0x24>)
 8004dee:	602b      	str	r3, [r5, #0]
 8004df0:	f7fc fc24 	bl	800163c <_write>
 8004df4:	1c43      	adds	r3, r0, #1
 8004df6:	d103      	bne.n	8004e00 <_write_r+0x20>
 8004df8:	682b      	ldr	r3, [r5, #0]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d000      	beq.n	8004e00 <_write_r+0x20>
 8004dfe:	6023      	str	r3, [r4, #0]
 8004e00:	bd70      	pop	{r4, r5, r6, pc}
 8004e02:	46c0      	nop			; (mov r8, r8)
 8004e04:	200001c8 	.word	0x200001c8

08004e08 <_close_r>:
 8004e08:	2300      	movs	r3, #0
 8004e0a:	b570      	push	{r4, r5, r6, lr}
 8004e0c:	4d06      	ldr	r5, [pc, #24]	; (8004e28 <_close_r+0x20>)
 8004e0e:	0004      	movs	r4, r0
 8004e10:	0008      	movs	r0, r1
 8004e12:	602b      	str	r3, [r5, #0]
 8004e14:	f7fc fc2e 	bl	8001674 <_close>
 8004e18:	1c43      	adds	r3, r0, #1
 8004e1a:	d103      	bne.n	8004e24 <_close_r+0x1c>
 8004e1c:	682b      	ldr	r3, [r5, #0]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d000      	beq.n	8004e24 <_close_r+0x1c>
 8004e22:	6023      	str	r3, [r4, #0]
 8004e24:	bd70      	pop	{r4, r5, r6, pc}
 8004e26:	46c0      	nop			; (mov r8, r8)
 8004e28:	200001c8 	.word	0x200001c8

08004e2c <_fstat_r>:
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	b570      	push	{r4, r5, r6, lr}
 8004e30:	4d06      	ldr	r5, [pc, #24]	; (8004e4c <_fstat_r+0x20>)
 8004e32:	0004      	movs	r4, r0
 8004e34:	0008      	movs	r0, r1
 8004e36:	0011      	movs	r1, r2
 8004e38:	602b      	str	r3, [r5, #0]
 8004e3a:	f7fc fc25 	bl	8001688 <_fstat>
 8004e3e:	1c43      	adds	r3, r0, #1
 8004e40:	d103      	bne.n	8004e4a <_fstat_r+0x1e>
 8004e42:	682b      	ldr	r3, [r5, #0]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d000      	beq.n	8004e4a <_fstat_r+0x1e>
 8004e48:	6023      	str	r3, [r4, #0]
 8004e4a:	bd70      	pop	{r4, r5, r6, pc}
 8004e4c:	200001c8 	.word	0x200001c8

08004e50 <_isatty_r>:
 8004e50:	2300      	movs	r3, #0
 8004e52:	b570      	push	{r4, r5, r6, lr}
 8004e54:	4d06      	ldr	r5, [pc, #24]	; (8004e70 <_isatty_r+0x20>)
 8004e56:	0004      	movs	r4, r0
 8004e58:	0008      	movs	r0, r1
 8004e5a:	602b      	str	r3, [r5, #0]
 8004e5c:	f7fc fc22 	bl	80016a4 <_isatty>
 8004e60:	1c43      	adds	r3, r0, #1
 8004e62:	d103      	bne.n	8004e6c <_isatty_r+0x1c>
 8004e64:	682b      	ldr	r3, [r5, #0]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d000      	beq.n	8004e6c <_isatty_r+0x1c>
 8004e6a:	6023      	str	r3, [r4, #0]
 8004e6c:	bd70      	pop	{r4, r5, r6, pc}
 8004e6e:	46c0      	nop			; (mov r8, r8)
 8004e70:	200001c8 	.word	0x200001c8

08004e74 <_lseek_r>:
 8004e74:	b570      	push	{r4, r5, r6, lr}
 8004e76:	0004      	movs	r4, r0
 8004e78:	0008      	movs	r0, r1
 8004e7a:	0011      	movs	r1, r2
 8004e7c:	001a      	movs	r2, r3
 8004e7e:	2300      	movs	r3, #0
 8004e80:	4d05      	ldr	r5, [pc, #20]	; (8004e98 <_lseek_r+0x24>)
 8004e82:	602b      	str	r3, [r5, #0]
 8004e84:	f7fc fc17 	bl	80016b6 <_lseek>
 8004e88:	1c43      	adds	r3, r0, #1
 8004e8a:	d103      	bne.n	8004e94 <_lseek_r+0x20>
 8004e8c:	682b      	ldr	r3, [r5, #0]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d000      	beq.n	8004e94 <_lseek_r+0x20>
 8004e92:	6023      	str	r3, [r4, #0]
 8004e94:	bd70      	pop	{r4, r5, r6, pc}
 8004e96:	46c0      	nop			; (mov r8, r8)
 8004e98:	200001c8 	.word	0x200001c8

08004e9c <memchr>:
 8004e9c:	b2c9      	uxtb	r1, r1
 8004e9e:	1882      	adds	r2, r0, r2
 8004ea0:	4290      	cmp	r0, r2
 8004ea2:	d101      	bne.n	8004ea8 <memchr+0xc>
 8004ea4:	2000      	movs	r0, #0
 8004ea6:	4770      	bx	lr
 8004ea8:	7803      	ldrb	r3, [r0, #0]
 8004eaa:	428b      	cmp	r3, r1
 8004eac:	d0fb      	beq.n	8004ea6 <memchr+0xa>
 8004eae:	3001      	adds	r0, #1
 8004eb0:	e7f6      	b.n	8004ea0 <memchr+0x4>
	...

08004eb4 <__malloc_lock>:
 8004eb4:	b510      	push	{r4, lr}
 8004eb6:	4802      	ldr	r0, [pc, #8]	; (8004ec0 <__malloc_lock+0xc>)
 8004eb8:	f7ff fb39 	bl	800452e <__retarget_lock_acquire_recursive>
 8004ebc:	bd10      	pop	{r4, pc}
 8004ebe:	46c0      	nop			; (mov r8, r8)
 8004ec0:	200001c0 	.word	0x200001c0

08004ec4 <__malloc_unlock>:
 8004ec4:	b510      	push	{r4, lr}
 8004ec6:	4802      	ldr	r0, [pc, #8]	; (8004ed0 <__malloc_unlock+0xc>)
 8004ec8:	f7ff fb32 	bl	8004530 <__retarget_lock_release_recursive>
 8004ecc:	bd10      	pop	{r4, pc}
 8004ece:	46c0      	nop			; (mov r8, r8)
 8004ed0:	200001c0 	.word	0x200001c0

08004ed4 <_read_r>:
 8004ed4:	b570      	push	{r4, r5, r6, lr}
 8004ed6:	0004      	movs	r4, r0
 8004ed8:	0008      	movs	r0, r1
 8004eda:	0011      	movs	r1, r2
 8004edc:	001a      	movs	r2, r3
 8004ede:	2300      	movs	r3, #0
 8004ee0:	4d05      	ldr	r5, [pc, #20]	; (8004ef8 <_read_r+0x24>)
 8004ee2:	602b      	str	r3, [r5, #0]
 8004ee4:	f7fc fb8d 	bl	8001602 <_read>
 8004ee8:	1c43      	adds	r3, r0, #1
 8004eea:	d103      	bne.n	8004ef4 <_read_r+0x20>
 8004eec:	682b      	ldr	r3, [r5, #0]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d000      	beq.n	8004ef4 <_read_r+0x20>
 8004ef2:	6023      	str	r3, [r4, #0]
 8004ef4:	bd70      	pop	{r4, r5, r6, pc}
 8004ef6:	46c0      	nop			; (mov r8, r8)
 8004ef8:	200001c8 	.word	0x200001c8

08004efc <_init>:
 8004efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004efe:	46c0      	nop			; (mov r8, r8)
 8004f00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f02:	bc08      	pop	{r3}
 8004f04:	469e      	mov	lr, r3
 8004f06:	4770      	bx	lr

08004f08 <_fini>:
 8004f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f0a:	46c0      	nop			; (mov r8, r8)
 8004f0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f0e:	bc08      	pop	{r3}
 8004f10:	469e      	mov	lr, r3
 8004f12:	4770      	bx	lr
