// Seed: 3407489416
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    output wor id_2,
    input tri0 id_3,
    input tri1 id_4
);
  assign id_1 = 1'h0 && 1 && {id_0, id_0};
endmodule
module module_1 (
    output supply1 id_0,
    output wire id_1,
    output wand id_2,
    input tri id_3,
    output logic id_4
);
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_3,
      id_3
  );
  assign modCall_1.id_4 = 0;
  wire id_7;
  for (id_8 = id_3; -1'd0 * 1 - 1; id_4 = -1) begin : LABEL_0
    assign id_4 = -1;
  end
endmodule
