============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  04:33:30 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

     Instance       Cells  Cell Area  Net Area  
------------------------------------------------
square_root           260       6360      1496  
  square_mul_58_10     86       2232       273  
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  04:33:29 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

    Pin           Type      Fanout Load Slew Delay Arrival   
                                   (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------
(clock clock)   launch                                   0 R 
cs_reg[2]/CK                               0             0 R 
cs_reg[2]/Q     DFFRHQX4         6 34.3  243  +354     354 R 
p0038A/A                                        +0     354   
p0038A/Y        INVX2            5 30.8  135  +116     470 F 
p0026A/B                                        +0     470   
p0026A/Y        NAND4XL          3 15.7  420  +263     732 R 
p0024A1692/B0                                   +0     732   
p0024A1692/Y    OAI2BB1X1        3 15.4  200  +160     892 F 
p0024A1685/A                                    +0     892   
p0024A1685/Y    NOR2X1           4 19.6  435  +299    1191 R 
p0028A1680/A                                    +0    1191   
p0028A1680/Y    INVXL            1  5.6  129   +99    1290 F 
p0028A1055/A0                                   +0    1290   
p0028A1055/Y    OAI31XL          1  6.2  415  +274    1564 R 
cs_reg[1]/D     DFFRHQX4                        +0    1564   
cs_reg[1]/CK    setup                      0  +230    1794 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)   capture                               2000 R 
                uncertainty                   -200    1800 R 
-------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :       6ps 
Start-point  : cs_reg[2]/CK
End-point    : cs_reg[1]/D
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  04:33:29 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

                   Leakage   Internal     Net     Switching 
  Instance  Cells Power(nW)  Power(nW) Power(nW)  Power(nW) 
------------------------------------------------------------
square_root   260   178.041 251984.964 60838.185 312823.149 

