`timescale 1ns / 1ps
module sys_top(
    input                 sys_clk     	,  //ç»?è¤ç²ºéƒå •æŒ?
    input                 sys_rst_n   	,  //ç»?è¤ç²ºæ¾¶å¶„ç¶…é”›å±¼ç¶†é¢é›é’©éˆå¤‹æ™¥
    // input                 key   		,  //é¸å?æ•­key0    

    //ADé‘ºîˆœå¢–éºãƒ¥å½›
    input     [13:0]       ad_data    	,  //ADæˆæ’³å†éç‰ˆåµ
    //å¦?â„ƒå«™æˆæ’³å†é¢é›å¸‡ç“’å‘­åš?é–²å¿•â–¼éå›§ç¹”(éˆî„î‚¼ç’‡æ›¢ç™éˆî†æ•¤é”Ÿï¿??)
    input                 ad_porta_otr      	,  //0:é¦ã„©å™ºç»‹å¬?å¯–é”Ÿï¿?? 1:ç“’å‘­åš?é–²å¿•â–?
    output                ada_porta_clk      	,  //ADæ¤¹åå§©éƒå •æŒ“,é”Ÿï¿½?æ¾¶Ñ„æ•®é”Ÿï¿½?32Mhzéƒå •æŒ? 

        //å¦?â„ƒå«™æˆæ’³å†é¢é›å¸‡ç“’å‘­åš?é–²å¿•â–¼éå›§ç¹”(éˆî„î‚¼ç’‡æ›¢ç™éˆî†æ•¤é”Ÿï¿??)
    input                 ad_portb_otr      	,  //0:é¦ã„©å™ºç»‹å¬?å¯–é”Ÿï¿?? 1:ç“’å‘­åš?é–²å¿•â–?
    output                ada_portb_clk      	  //ADæ¤¹åå§©éƒå •æŒ“,é”Ÿï¿½?æ¾¶Ñ„æ•®é”Ÿï¿½?32Mhzéƒå •æŒ? 
    

    );

    //NET define    
    wire        clk_65m;            //100méƒå •æŒ?
    wire        clkA_65m;             //50méƒå •æŒ?
    wire        clkB_65m;             //25méƒå •æŒ? 
    //wire        clkB_65m_deg;         //é©é•ç¶…é‹å¿•Ğ©éšåº£æ®‘25méƒå •æŒ? 
    wire        locked;              //pllæˆæ’³åš?ç»‹å†²ç•¾æ·‡â€³å½¿
    wire        rst_n;               //æ¾¶å¶„ç¶…æ·‡â€³å½¿é”›å±¼ç¶†é¢é›é’©éˆå?‹æ™¥
    //å¯°å‘®æ¤‚é–½ç†¼æ”£ç€¹æ°¬æ‚—æµœÑ…æ•“ç¼æ’´æ½«æ¾¶å¶„ç¶…æ·‡â€³å½¿
    assign rst_n =  sys_rst_n && locked; 
    //çå”’llæµœÑ…æ•“é”Ÿï¿½?25méƒå •æŒ“ç’§å¬?ç²°adé¨å‹¯â”é”ã„¦æ?‚é”Ÿï¿??
    assign ad_clk =  clkB_65m; 

    //æ¸šå??å¯²pllå¦?â€³æ½¡	
      clk_wiz_0 u_pll
  (
  // Clock out ports  
  .clk_out1(clk_65m),
  .clk_out2(clkA_65m),
  .clk_out3(clkB_65m),
  // Status and control signals               
  .resetn(sys_rst_n), 
  .locked(locked),
 // Clock in ports
  .clk_in1(sys_clk)
  );
  
  BUFG bufa (.I(clk_65m),.O(ada_porta_clk));
  BUFG bufb (.I(clkA_65m),.O(ada_portb_clk));


endmodule