$date
	Mon Dec 12 19:15:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module d_flip_flop_tb $end
$var wire 1 ! _Q $end
$var wire 1 " Q $end
$var reg 1 # D $end
$var reg 1 $ clk $end
$var reg 1 % clr $end
$var reg 1 & pr $end
$scope module D1 $end
$var wire 1 $ C $end
$var wire 1 # D $end
$var wire 1 % clr $end
$var wire 1 & pr $end
$var reg 1 " Q $end
$var reg 1 ! _Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
0"
1!
$end
#5
1$
#10
0$
1#
#15
0!
1"
1$
#20
0$
1&
0#
#25
1$
#30
0$
1#
#35
1$
#40
1!
0"
0$
1%
0&
#45
1$
#50
0$
0#
#55
1$
#60
0$
#65
1$
#70
0$
