Detected Eval board
Processing page 1
Processing page 2
Processing page 3
Processing page 4
Processing page 5
Processing page 6
Processing page 7
Processing page 8
Processing page 9
Processing page 10
Processing table 1
Text before table: Table 1. Ordering information is available from the datasheet and reference manual of the target microcontroller. To order the STM32L476G-EVAL Evaluation board, refer to Table 1. Additional information 2 Ordering information Ordering information UM1855
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Order code', 'Board references', 'Target STM32']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['edoc redrO', 'secnerefer draoB', '23MTS tegraT']
Connector mapping: {}
Processing row: ['STM32L476G-EVAL', '– MB1144(1)\n– MB989(2)\n– MB979(3)\n– MB1020(4)', 'STM32L476ZGT6']
Processing table 2
Text before table: Table 2. Codification explanation The meaning of the codification is explained in Table 2. 2.1 Codification 4. Dual-interface EEPROM daughterboard 3. LCD glass module daughterboard 2. TFT LCD daughterboard 1. Main board – MB1020(4) – MB979(3) STM32L476G-EVAL STM32L476ZGT6 – MB989(2) – MB1144(1) Order code Board references Target STM32 Table 1. Ordering information is available from the datasheet and reference manual of the target microcontroller. To order the STM32L476G-EVAL Evaluation board, refer to Table 1. Additional information 2 Ordering information Ordering information UM1855
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['STM32XXYYZ-EVAL', 'Description', 'Example: STM32L476G-EVAL']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['LAVE-ZYYXX23MTS', 'noitpircseD', 'LAVE-G674L23MTS :elpmaxE']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['XX', 'MCU series in STM32 32-bit Arm Cortex\nMCUs', 'STM32L4 series']
Processing row: ['YY', 'MCU product line in the series', 'STM32L476']
Processing row: ['Z', 'STM32 flash memory size:\n– G for 1 Mbyte', '1 Mbyte']
Processing row: ['EVAL', 'Evaluation board', 'Evaluation board']
Processing page 11
Processing table 1
Text before table: Table 3. ON/OFF conventions Table 3 defines some conventions used in the present document. 4 Conventions software available on the www.st.com website. download the latest available version, refer to the STM32L476G-EVAL demonstration demonstration of the device peripherals in Standalone mode. For more information and to Demonstration software is preloaded in the STM32L476ZG flash memory, for easy 3.3 Demonstration software STMicroelectronics - STM32CubeIDE • Keil® - MDK-ARM(c) • (d) IAR Systems® - IAR Embedded Workbench® • (c) 3.2 Development toolchains USB Type-A or USB Type-C® to Micro-B cable • Multi.OS support: Windows® 10, Linux® 64-bit, or macOS® • (a) (b) 3.1 System requirements 3 Development environment UM1855 Development environment
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Convention', 'Definition']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['noitnevnoC', 'noitinifeD']
Connector mapping: {}
Processing row: ['Jumper JPx ON', 'Jumper fitted']
Processing row: ['Jumper JPx OFF', 'Jumper not fitted']
Processing row: ['Solder bridge SBx ON', 'SBx connections closed by solder']
Processing row: ['Solder bridge SBx OFF', 'SBx connections left open']
Processing page 12
Processing page 13
Processing table 1
Text before table: Power-meter Sigma-delta device flash memory QUADSPI Quad-SPI transceiver IrDA USART1 TFT LCD 2.8’’ color connector transceiver RS232 RS232 memory FMC NOR flash connector Mifare SRAM Figure 2. STM32L476G-EVAL hardware block diagram components on the Evaluation board. connections with peripheral components. Figure 3 shows the location of the main Figure 2 illustrates STM32L476ZG microcontroller in an LQFP 144-pin package. The STM32L476G-EVAL Evaluation board is designed around the STM32L476ZG target 6 Hardware layout and configuration UM1855 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['LCD glass']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['ssalg DCL']
Connector mapping: {}
Processing row: ['module\n40x8']
Processing row: ['']
Processing table 2
Text before table: TSC Touch-sensing button outputs codec SAI1 headphone Audio two stereo SWD connectors JTAG, trace and JTAG microphones connector two digital MEMS USB ST-LINK/V2-1 Standard-B sensor modulator 40x8 PT100 Sigma-delta LCD module DFSDM LCD glass modulator Power-meter Sigma-delta device flash memory QUADSPI Quad-SPI transceiver IrDA USART1 TFT LCD 2.8’’ color connector transceiver RS232 RS232 memory FMC NOR flash connector Mifare SRAM Figure 2. STM32L476G-EVAL hardware block diagram components on the Evaluation board. connections with peripheral components. Figure 3 shows the location of the main Figure 2 illustrates STM32L476ZG microcontroller in an LQFP 144-pin package. The STM32L476G-EVAL Evaluation board is designed around the STM32L476ZG target 6 Hardware layout and configuration UM1855 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['EEPROM']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['MORPEE']
Connector mapping: {}
Processing row: ['RF EEPROM\nconnector']
Processing table 3
Text before table: EEPROM STM32L476ZGT6 TSC Touch-sensing button outputs codec SAI1 headphone Audio two stereo SWD connectors JTAG, trace and JTAG microphones connector two digital MEMS USB ST-LINK/V2-1 Standard-B sensor modulator 40x8 PT100 Sigma-delta LCD module DFSDM LCD glass modulator Power-meter Sigma-delta device flash memory QUADSPI Quad-SPI transceiver IrDA USART1 TFT LCD 2.8’’ color connector transceiver RS232 RS232 memory FMC NOR flash connector Mifare SRAM Figure 2. STM32L476G-EVAL hardware block diagram components on the Evaluation board. connections with peripheral components. Figure 3 shows the location of the main Figure 2 illustrates STM32L476ZG microcontroller in an LQFP 144-pin package. The STM32L476G-EVAL Evaluation board is designed around the STM32L476ZG target 6 Hardware layout and configuration UM1855 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 4
Text before table: connector I2C OpAmp1 RF EEPROM LDR ADC EEPROM STM32L476ZGT6 TSC Touch-sensing button outputs codec SAI1 headphone Audio two stereo SWD connectors JTAG, trace and JTAG microphones connector two digital MEMS USB ST-LINK/V2-1 Standard-B sensor modulator 40x8 PT100 Sigma-delta LCD module DFSDM LCD glass modulator Power-meter Sigma-delta device flash memory QUADSPI Quad-SPI transceiver IrDA USART1 TFT LCD 2.8’’ color connector transceiver RS232 RS232 memory FMC NOR flash connector Mifare SRAM Figure 2. STM32L476G-EVAL hardware block diagram components on the Evaluation board. connections with peripheral components. Figure 3 shows the location of the main Figure 2 illustrates STM32L476ZG microcontroller in an LQFP 144-pin package. The STM32L476G-EVAL Evaluation board is designed around the STM32L476ZG target 6 Hardware layout and configuration UM1855 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: [None, None, 'Joystick', None]
Header row 2: ['I/O\nExpander', '', 'Joystick', None]
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, 'Joystick', 'Joystick']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [None, None, 'kcitsyoJ', 'kcitsyoJ']
Reversed Header row 2: ['rednapxE\nO/I', '', 'kcitsyoJ', None]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [None, None, 'kcitsyoJ', 'kcitsyoJ']
Connector mapping: {}
Processing row: ['I/O\nExpander', '', 'TFT LCD\ncontroller', 'TFT LCD\ntouchscreen']
Processing row: ['I/O\nExpander', '', 'Smartcard\nwith SWP', 'TFT LCD\ntouchscreen']
Processing table 5
Text before table: adjustable 1.71 to 3.6V GPIOs connectors for GPIO Battery RTC Extension 3.3V regulator connector USB OTG FS and connector USB Micro-AB CAN CAN transceiver switch USB power card SDIO microSD SWP with SWP bK ute toy n Smartcard GPIO interface GPIO Smartcard controller touchscreen GPIO LED TFT LCD TFT LCD Expander I/O Joystick Comparator2 Potentiometer connector I2C OpAmp1 RF EEPROM LDR ADC EEPROM STM32L476ZGT6 TSC Touch-sensing button outputs codec SAI1 headphone Audio two stereo SWD connectors JTAG, trace and JTAG microphones connector two digital MEMS USB ST-LINK/V2-1 Standard-B sensor modulator 40x8 PT100 Sigma-delta LCD module DFSDM LCD glass modulator Power-meter Sigma-delta device flash memory QUADSPI Quad-SPI transceiver IrDA USART1 TFT LCD 2.8’’ color connector transceiver RS232 RS232 memory FMC NOR flash connector Mifare SRAM Figure 2. STM32L476G-EVAL hardware block diagram components on the Evaluation board. connections with peripheral components. Figure 3 shows the location of the main Figure 2 illustrates STM32L476ZG microcontroller in an LQFP 144-pin package. The STM32L476G-EVAL Evaluation board is designed around the STM32L476ZG target 6 Hardware layout and configuration UM1855 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['MCU\nsupply current\nmeasurement', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['tnemerusaem\ntnerruc ylppus\nUCM', '']
Connector mapping: {}
Processing page 14
Processing table 1
Text before table: Figure 3. STM32L476G-EVAL main component layout Hardware layout and configuration UM1855
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['TS1\nCN1 Touch-sensing CN2\nUSB OTG port button Motor control\nU7\nSTM32L476ZGT6\nCN3\nCN4\nRF-EEPROM\nSigma-delta in\nR52\nCN5\nLDR\nCAN\nCN9\nCN6 USART1\nCN7\nExtension CN11\nconnectors CN14\nLCD glass module\ndaughterboard\nU11\nDB979\nIrDA\nCN12 Trace\nCN13 CN15\nNFC JTAG\nCN19\nTFT LCD\nCN18 Standard-B\nmicroSD card USB port of\nST-LINK/V2-1\nCN20\nHeadphones 1\nCN22\njack\nPower jack\nCN21\nHeadphones 2\nU36 left\njack\nmicrophone\nU35 right\nFour LEDs\nB3 microphone\nJoystick\nRV1 B1 B2 RV3\nVDD setting Reset button Wake-up / tamper Potentiometer\nbutton\nMSv36941V2']
Processing row: ['']
Processing page 15
Processing page 16
Processing table 1
Text before table: Table 4. Setting of configuration elements for trace connector (CN12) ports to the CN12 connector, to use them as debug trace signals. Table 4 shows the setting of configuration elements to shunt PE2, PE3, PE4, and PE5 MCU CN12. They are used for other functions. connected to trace outputs Trace_D0, Trace_D1, Trace_D2, Trace_D3, and Trace_CK of Evaluation board is configured such that STM32L476ZG PE2 to PE5 signals are not The connector CN12 can output trace signals used for debugging. By default, the 6.2 ETM trace up to date. The latest version is available from www.st.com. target microcontroller families. It is therefore recommended to keep ST-LINK/V2-1 firmware the life span of STM32L476G-EVAL to include new functionality, fix bugs or support new determines ST-LINK/V2-1 functionality and performance. The firmware might evolve during For its operation, ST-LINK/V2-1 employs a dedicated MCU with flash memory. Its firmware 6.1.2 ST-LINK/V2-1 firmware upgrade Hardware layout and configuration UM1855
Found connector CN12 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Element', 'Setting', 'Use of PE2, PE3, PE4, PE5 terminals of STM32L476ZG']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['tnemelE', 'gnitteS', 'GZ674L23MTS fo slanimret 5EP ,4EP ,3EP ,2EP fo esU']
Connector mapping: {}
Processing row: ['R103\nSB26', 'R103 in\nSB26 open', 'Default setting.\nPE2 connected to LCDSEG38 and memory address line A23.']
Processing row: ['R103\nSB26', 'R103 out\nSB26 closed', 'PE2 connected to TRACE_CK on CN12. A23 pulled down.']
Processing row: ['R104', 'R104 in', 'Default setting.\nPE3 connected to LCDSEG39 and memory address line A19.']
Processing row: ['R104', 'R104 out', 'PE3 connected to TRACE_D0 on CN12. A19 pulled down.']
Processing row: ['R84\nSB40', 'R84 in\nSB40 open', 'Default setting.\nPE4 connected to memory address line A20.']
Processing row: ['R84\nSB40', 'R84 out\nSB40 closed', 'PE4 connected to TRACE_D1 on CN12. A20 pulled down.']
Processing row: ['R85\nSB38', 'R85 in\nSB38 open', 'Default setting.\nPE5 connected to memory address line A21.']
Processing row: ['R85\nSB38', 'R85 out\nSB38 closed', 'PE5 connected to TRACE_D2 on CN12. A21 pulled down.']
Processing row: ['R86\nSB39', 'R86 in\nSB39 open', 'Default setting.\nPE6 is used for address bit A22.']
Processing row: ['R86\nSB39', 'R86 out\nSB39 closed', 'PE6 connected to TRACE_D3 on CN12. A22 pulled down.']
Processing page 17
Processing page 18
Processing page 19
Processing table 1
Text before table: Table 5. Power-supply-related jumper settings UM1855 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['JP17\nPower source\nselector', 'JP17\n(cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57)', 'STM32L476G-EVAL is supplied via the power jack\nmarked PSU_E5V (CN22). The extension connector\n(CN6) does not pass the 5 V of STM32L476G-EVAL to\nthe daughterboard.']
Detected connector: JP17 at position 0
Detected connector: JP17 at position 1
Detected connector: (CN6) at position 2
Processing row: ['JP17\nPower source\nselector', 'JP17\n(cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57)(cid:3)', 'STM32L476G-EVAL is supplied through the Micro-AB\nUSB connector (CN1). The extension connector (CN6)\ndoes not pass the 5 V of STM32L476G-EVAL to the\ndaughterboard.']
Detected connector: JP17 at position 0
Detected connector: JP17 at position 1
Detected connector: (CN6) at position 2
Processing row: ['JP17\nPower source\nselector', 'JP17\n(cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57)(cid:3)', 'Default setting.\nSTM32L476G-EVAL is supplied through the Micro-B\nUSB connector (CN17). CN6 extension connector does\nnot pass the 5 V of STM32L476G-EVAL to the\ndaughterboard.\nCheck JP18 setting in Table 5.']
Detected connector: JP17 at position 0
Detected connector: JP17 at position 1
Detected connector: CN6 at position 2
Processing row: ['JP17\nPower source\nselector', 'JP17\n(cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57)(cid:3)', 'STM32L476G-EVAL is supplied through pin 28 of the\nextension connector (CN6).']
Detected connector: JP17 at position 0
Detected connector: JP17 at position 1
Processing row: ['JP17\nPower source\nselector', 'JP17\n(cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57)(cid:3)', 'STM32L476G-EVAL is supplied via the power jack\nmarked PSU_E5V (CN22). The extension connector\n(CN6) passes the 5 V of STM32L476G-EVAL to the\ndaughterboard. Make sure to disconnect from the\ndaughterboard any power supply that could generate\nconflict with the power supply on the power jack (CN22).']
Detected connector: JP17 at position 0
Detected connector: JP17 at position 1
Detected connector: (CN6) at position 2
Processing row: ['JP12\nV connection\nbat', 'JP12\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', 'V is connected to the battery.\nbat']
Detected connector: JP12 at position 0
Detected connector: JP12 at position 1
Processing row: ['JP12\nV connection\nbat', 'JP12\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', 'Default setting.\nV is connected to V .\nbat DD']
Detected connector: JP12 at position 0
Detected connector: JP12 at position 1
Processing table 2
Text before table: JP17 Jumper array Jumper setting Configuration Table 5. Power-supply-related jumper settings UM1855 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['(cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57)', '(cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57)']
Processing table 3
Text before table: JP17 (cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57) the daughterboard. (CN6) does not pass the 5 V of STM32L476G-EVAL to marked PSU_E5V (CN22). The extension connector STM32L476G-EVAL is supplied via the power jack JP17 Jumper array Jumper setting Configuration Table 5. Power-supply-related jumper settings UM1855 Hardware layout and configuration
Found connector CN6 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['(cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57)(cid:3)']
Processing table 4
Text before table: JP17 Default setting. (cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57)(cid:3) daughterboard. does not pass the 5 V of STM32L476G-EVAL to the USB connector (CN1). The extension connector (CN6) STM32L476G-EVAL is supplied through the Micro-AB JP17 (cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57) the daughterboard. (CN6) does not pass the 5 V of STM32L476G-EVAL to marked PSU_E5V (CN22). The extension connector STM32L476G-EVAL is supplied via the power jack JP17 Jumper array Jumper setting Configuration Table 5. Power-supply-related jumper settings UM1855 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['(cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57)(cid:3)']
Processing table 5
Text before table: JP17 Check JP18 setting in Table 5. selector (cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57)(cid:3) daughterboard. Power source not pass the 5 V of STM32L476G-EVAL to the USB connector (CN17). CN6 extension connector does JP17 STM32L476G-EVAL is supplied through the Micro-B JP17 Default setting. (cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57)(cid:3) daughterboard. does not pass the 5 V of STM32L476G-EVAL to the USB connector (CN1). The extension connector (CN6) STM32L476G-EVAL is supplied through the Micro-AB JP17 (cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57) the daughterboard. (CN6) does not pass the 5 V of STM32L476G-EVAL to marked PSU_E5V (CN22). The extension connector STM32L476G-EVAL is supplied via the power jack JP17 Jumper array Jumper setting Configuration Table 5. Power-supply-related jumper settings UM1855 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['(cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57)(cid:3)']
Processing table 6
Text before table: JP17 Check JP18 setting in Table 5. selector (cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57)(cid:3) daughterboard. Power source not pass the 5 V of STM32L476G-EVAL to the USB connector (CN17). CN6 extension connector does JP17 STM32L476G-EVAL is supplied through the Micro-B JP17 Default setting. (cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57)(cid:3) daughterboard. does not pass the 5 V of STM32L476G-EVAL to the USB connector (CN1). The extension connector (CN6) STM32L476G-EVAL is supplied through the Micro-AB JP17 (cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57) the daughterboard. (CN6) does not pass the 5 V of STM32L476G-EVAL to marked PSU_E5V (CN22). The extension connector STM32L476G-EVAL is supplied via the power jack JP17 Jumper array Jumper setting Configuration Table 5. Power-supply-related jumper settings UM1855 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Connector mapping: {}
Processing table 7
Text before table: JP17 STM32L476G-EVAL is supplied via the power jack (cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57)(cid:3) extension connector (CN6). STM32L476G-EVAL is supplied through pin 28 of the JP17 Check JP18 setting in Table 5. selector (cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57)(cid:3) daughterboard. Power source not pass the 5 V of STM32L476G-EVAL to the USB connector (CN17). CN6 extension connector does JP17 STM32L476G-EVAL is supplied through the Micro-B JP17 Default setting. (cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57)(cid:3) daughterboard. does not pass the 5 V of STM32L476G-EVAL to the USB connector (CN1). The extension connector (CN6) STM32L476G-EVAL is supplied through the Micro-AB JP17 (cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57) the daughterboard. (CN6) does not pass the 5 V of STM32L476G-EVAL to marked PSU_E5V (CN22). The extension connector STM32L476G-EVAL is supplied via the power jack JP17 Jumper array Jumper setting Configuration Table 5. Power-supply-related jumper settings UM1855 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['(cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57)(cid:3)', None]
Header row 2: ['(cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57)(cid:3)', '(cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57)(cid:3)']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['(cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57)(cid:3)', '(cid:51)(cid:54)(cid:56)(cid:3)(cid:56)(cid:24)(cid:57)(cid:3)(cid:54)(cid:55)(cid:47)(cid:46)(cid:3)(cid:39)(cid:24)(cid:57)(cid:3)']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [')3:dic()75:dic()42:dic()93:dic()3:dic()64:dic()74:dic()55:dic()45:dic()3:dic()75:dic()42:dic()65:dic()3:dic()65:dic()45:dic()15:dic(', ')3:dic()75:dic()42:dic()93:dic()3:dic()64:dic()74:dic()55:dic()45:dic()3:dic()75:dic()42:dic()65:dic()3:dic()65:dic()45:dic()15:dic(']
Reversed Header row 2: [')3:dic()75:dic()42:dic()93:dic()3:dic()64:dic()74:dic()55:dic()45:dic()3:dic()75:dic()42:dic()65:dic()3:dic()65:dic()45:dic()15:dic(', ')3:dic()75:dic()42:dic()93:dic()3:dic()64:dic()74:dic()55:dic()45:dic()3:dic()75:dic()42:dic()65:dic()3:dic()65:dic()45:dic()15:dic(']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [')3:dic()75:dic()42:dic()93:dic()3:dic()64:dic()74:dic()55:dic()45:dic()3:dic()75:dic()42:dic()65:dic()3:dic()65:dic()45:dic()15:dic(', ')3:dic()75:dic()42:dic()93:dic()3:dic()64:dic()74:dic()55:dic()45:dic()3:dic()75:dic()42:dic()65:dic()3:dic()65:dic()45:dic()15:dic(']
Connector mapping: {}
Processing page 20
Processing table 1
Text before table: Table 5. Power-supply-related jumper settings (continued) Hardware layout and configuration UM1855
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['JP2\nVDD_MCU\nconnection', 'JP2\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', 'Default setting.\nVDD_MCU (VDD terminals of STM32L476ZG) is\nconnected to fixed +3.3 V.']
Processing row: ['JP2\nVDD_MCU\nconnection', 'JP2\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', 'VDD_MCU is connected to voltage in the range of\n+1.71 to +3.6 V, adjustable with potentiometer RV1.']
Processing row: ['JP10\nVDDA\nconnection', 'JP10\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', 'Default setting.\nVDDA terminal of STM32L476ZG is connected to\nVDD_MCU.']
Detected connector: JP10 at position 0
Detected connector: JP10 at position 1
Processing row: ['JP10\nVDDA\nconnection', 'JP10\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', 'VDDA terminal of STM32L476ZG is connected to\n+3.3 V.']
Detected connector: JP10 at position 0
Detected connector: JP10 at position 1
Processing row: ['JP1\nVDD_USB\nconnection', 'JP1\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', 'Default setting.\nVDD_USB (VDDUSB terminal of STM32L476ZG) is\nconnected to VDD_MCU.']
Processing row: ['JP1\nVDD_USB\nconnection', 'JP1\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', 'VDD_USBis connected to +3.3V.']
Processing row: ['JP3\nVDD_IO\nconnection', 'JP3\n(cid:20)(cid:3)(cid:21)(cid:3)', 'Default setting.\nVDD_IO(VDDIO2 terminals of STM32L476ZG) is\nconnected to VDD_MCU']
Processing row: ['JP3\nVDD_IO\nconnection', 'JP3\n(cid:20)(cid:3)(cid:21)(cid:3)', 'VDD_IOis open.']
Processing row: ['JP18\nPowering\nthrough USB of\nST-LINK/V2-1', 'JP18\n(cid:20)(cid:3)(cid:21)(cid:3)', 'Default setting.\nThe Micro-B USB connector (CN17) of ST-LINK/V2-1\ncan supply power to the STM32L476G-EVAL board\nremainder, depending on the powering capability of the\nhost PC USB port declared in the enumeration.']
Detected connector: JP18 at position 0
Detected connector: JP18 at position 1
Detected connector: (CN17) at position 2
Processing row: ['JP18\nPowering\nthrough USB of\nST-LINK/V2-1', 'JP18\n(cid:20)(cid:3)(cid:21)(cid:3)', 'Type-B USB connector CN17 of ST-LINK/V2-1 supplies\npower to the STM32L476G-EVAL board remainder.\nSetting for powering the board through CN17 using\nUSB charger.']
Detected connector: JP18 at position 0
Detected connector: JP18 at position 1
Detected connector: CN17 at position 2
Processing page 21
Processing table 1
Text before table: Table 6. X1-crystal-related solder bridge settings socket. It can be removed when the internal RC oscillator is used. The main clock can also be generated using an internal RC oscillator. The X2 crystal is in a 8 MHz crystal X2, for main clock generator • 32.768 kHz crystal X1, for embedded RTC • microcontroller: Two clock references are available on STM32L476G-EVAL for the STM32L476ZG target 6.4 Clock references UM1855 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Solder\nbridge', 'Setting', 'Description']
Detected pin name header: Description at position 2 in header_row_1
Pin name positions: [2]
Skipping position 2 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['egdirb\nredloS', 'gnitteS', 'noitpircseD']
Skipping position 2 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['SB41', 'Open', 'Default setting.\nPC14-OSC32_IN terminal is not routed to extension connector CN7. X1 is\nused as a clock reference.']
Processing row: ['SB41', 'Closed', 'PC14-OSC32_IN is routed to extension connector CN7.\nR87 must be removed, for the X1 quartz circuit might disturb the clock\nreference or source on the daughterboard.']
Processing row: ['SB33', 'Open', 'Default setting.\nPC15-OSC32_OUT terminal is not routed to extension connector CN7.\nX1 is used as a clock reference.']
Processing row: ['SB33', 'Closed', 'PC15-OSC32_OUT is routed to extension connector CN7.\nR88 must be removed, for the X1 quartz circuit not to disturb the clock\nreference on the daughterboard.']
Processing table 2
Text before table: Table 7. X2-crystal-related solder bridge settings reference on the daughterboard. Closed R88 must be removed, for the X1 quartz circuit not to disturb the clock PC15-OSC32_OUT is routed to extension connector CN7. SB33 X1 is used as a clock reference. Open PC15-OSC32_OUT terminal is not routed to extension connector CN7. Default setting. reference or source on the daughterboard. Closed R87 must be removed, for the X1 quartz circuit might disturb the clock PC14-OSC32_IN is routed to extension connector CN7. SB41 used as a clock reference. Open PC14-OSC32_IN terminal is not routed to extension connector CN7. X1 is Default setting. bridge Setting Description Solder Table 6. X1-crystal-related solder bridge settings socket. It can be removed when the internal RC oscillator is used. The main clock can also be generated using an internal RC oscillator. The X2 crystal is in a 8 MHz crystal X2, for main clock generator • 32.768 kHz crystal X1, for embedded RTC • microcontroller: Two clock references are available on STM32L476G-EVAL for the STM32L476ZG target 6.4 Clock references UM1855 Hardware layout and configuration
Found connector CN7 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Solder\nbridge', 'Setting', 'Configuration']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['egdirb\nredloS', 'gnitteS', 'noitarugifnoC']
Connector mapping: {}
Processing row: ['SB24', 'Open', 'Default setting.\nPH0-OSC_IN terminal is not routed to extension connector CN7. X2 is\nused as a clock reference.']
Processing row: ['SB24', 'Closed', 'PH0-OSC_IN is routed to extension connector CN7.\nX2 and C54 must be removed, in order not to disturb the clock reference\nor source on the daughterboard.']
Processing row: ['SB23', 'Open', 'Default setting.\nPH1-OSC_OUT terminal is not routed to extension connector CN7. X2 is\nused as a clock reference.']
Processing row: ['SB23', 'Closed', 'PH1-OSC_OUT is routed to extension connector CN7.\nR95 must be removed, in order not to disturb the clock reference or\nsource on the daughterboard.']
Processing page 22
Processing table 1
Text before table: Table 8. Boot selection switch and configurations. reference manual RM0351. The application note AN2606 details the bootloader mechanism The option bytes of STM32L476ZG and their modification procedure are described in the start the user flash memory flashing process (ISP) from the RS-232 interface. Table 9. This can be used to force the execution of the bootloader and CN9, as shown in level can be forced high and, SW1 action overruled, by the DSR line of RS-232 connector Table 8. Depending on JP8, the BOOT0 FLASH_OPTR option bytes register, as shown in STM32L476ZG port BOOT0 level by the switch SW1 and by setting the nBOOT1 bit of The microcontroller is configured to one of the listed boot options by setting the RAM, for debugging • System (protected) flash memory • Main (user, nonprotected) flash memory • locations: After reset, the STM32L476ZG MCU can boot from the following embedded memory 6.6.1 Boot options 6.6 Boot RS-232 connector CN9, terminal 8 (CTS signal), if JP9 is closed (open by default) • ST-LINK/V2-1 • Through extension connector CN7, pin 32 (reset from daughterboard) • tools) JTAG/SWD connector (CN15) and ETM trace connector (CN12) (reset from debug • Reset button (B1) • Sources of reset are: Hardware layout and configuration UM1855
Found connector CN9 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Switch', 'Setting', 'Description']
Detected pin name header: Description at position 2 in header_row_1
Pin name positions: [2]
Skipping position 2 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['hctiwS', 'gnitteS', 'noitpircseD']
Skipping position 2 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['SW1', '', 'Default setting.\nThe BOOT0 line is tied low. STM32L476ZG boots from the user\nflash memory.']
Processing row: ['SW1', '', 'The BOOT0 line is tied high. STM32L476ZG boots from the system\nflash memory (nBOOT1 bit of FLASH_OPTR register is set high) or\nfrom the RAM (nBOOT1 is set low).']
Processing table 2
Text before table: Table 9. Bootloader-related jumper setting from the RAM (nBOOT1 is set low). flash memory (nBOOT1 bit of FLASH_OPTR register is set high) or The BOOT0 line is tied high. STM32L476ZG boots from the system SW1 flash memory. The BOOT0 line is tied low. STM32L476ZG boots from the user Default setting. Switch Setting Description Table 8. Boot selection switch and configurations. reference manual RM0351. The application note AN2606 details the bootloader mechanism The option bytes of STM32L476ZG and their modification procedure are described in the start the user flash memory flashing process (ISP) from the RS-232 interface. Table 9. This can be used to force the execution of the bootloader and CN9, as shown in level can be forced high and, SW1 action overruled, by the DSR line of RS-232 connector Table 8. Depending on JP8, the BOOT0 FLASH_OPTR option bytes register, as shown in STM32L476ZG port BOOT0 level by the switch SW1 and by setting the nBOOT1 bit of The microcontroller is configured to one of the listed boot options by setting the RAM, for debugging • System (protected) flash memory • Main (user, nonprotected) flash memory • locations: After reset, the STM32L476ZG MCU can boot from the following embedded memory 6.6.1 Boot options 6.6 Boot RS-232 connector CN9, terminal 8 (CTS signal), if JP9 is closed (open by default) • ST-LINK/V2-1 • Through extension connector CN7, pin 32 (reset from daughterboard) • tools) JTAG/SWD connector (CN15) and ETM trace connector (CN12) (reset from debug • Reset button (B1) • Sources of reset are: Hardware layout and configuration UM1855
Found connector CN9 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Jumper', 'Setting', 'Description']
Detected pin name header: Description at position 2 in header_row_1
Pin name positions: [2]
Skipping position 2 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['repmuJ', 'gnitteS', 'noitpircseD']
Skipping position 2 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['JP8', 'JP8\n(cid:20)(cid:3)(cid:21)(cid:3)', 'Default setting.\nThe BOOT0 level only depends on the SW1 switch position']
Processing row: ['JP8', 'JP8\n(cid:20)(cid:3)(cid:21)(cid:3)', 'BOOT0 can be forced high with terminal 6 of the CN9 connector (RS-232\nDSR line). This configuration is used to allow the device to connect via\nRS-232 to initiate the STM32L476ZG flashing process.']
Processing page 23
Processing table 1
Text before table: Table 10. Digital microphone-related jumper settings board. Table 10 shows the settings of all jumpers associated with the digital microphones on the they can be power-supplied from either the VDD or MICBIAS1 output of the codec device. Regardless of where the microphones are routed to, STM32L476ZG or audio codec device, configuration, U29 also supplies the PDM clock to the microphones. As an option, the microphones can be connected to an audio codec device (U29). In this microphones are supplied with a programmable clock generated directly by STM32L476ZG. routed to STM32L476ZG terminals, thanks to the integrated input digital filters. The line, their outputs are interlaced. The combined data output of the microphones is directly microphones providing PDM (pulse density modulation) outputs. To share the same data U35 and U36 on the STM32L476G-EVAL board are MEMS digital omnidirectional 6.7.1 Digital microphones There are two digital microphones on the STM32L476G-EVAL board. stereo audio channels to two separate stereo analog audio outputs, simultaneously. SAI port. TDM feature offers STM32L476ZG the capability to stream two independent A codec connected to the SAI interface of STM32L476ZG supports the TDM feature of the 6.7 Audio Refer to this document and follow the description of the bootloader versions and limitations. microcontroller system memory boot mode” (AN2606) available at the www.st.com website. All information about the device bootloader is described in the application note “STM32 0x1FFF6FFE. The bootloader version can be identified by reading the bootloader ID at the address into RAM. The data come in via one of the communication interfaces. programming (ISP), that is, flashing the MCU user flash memory. It also allows writing data system flash memory protected against write and erase. This allows in-system Boot from the system flash memory results in executing bootloader code stored in the 6.6.2 Bootloader limitations UM1855 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Jumper', 'Setting', 'Configuration']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['repmuJ', 'gnitteS', 'noitarugifnoC']
Connector mapping: {}
Processing row: ['JP14', 'JP14\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', 'Default setting.\nPDM clock for digital microphones comes from STM32L476ZG']
Processing row: ['JP14', 'JP14\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', 'PDM clock for digital microphones comes from the audio codec.']
Processing page 24
Processing table 1
Text before table: Table 10. Digital microphone-related jumper settings (continued) Hardware layout and configuration UM1855
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['JP16', 'JP16\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', 'Default setting.\nThe power supply of digital microphones is VDD.']
Detected connector: JP16 at position 0
Detected connector: JP16 at position 1
Processing row: ['JP16', 'JP16\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', 'The power supply of digital microphones is generated by the audio\ncodec.']
Detected connector: JP16 at position 0
Detected connector: JP16 at position 1
Processing page 25
Processing page 26
Processing table 1
Text before table: Table 11. Configuration elements related to the USB OTG FS port operate as a USB Device. The PB12 and PB13 ports of STM32L476ZG are not required for the USB OTG FS port to SWP. requiring PB12 and PB13 ports of STM32L476ZG - NFC, touch sensing, motor control, why, the USB Host function of STM32L476G-EVAL is exclusive to alternate functions also STM32L476ZG, are only exploited when STM32L476G-EVAL acts as a USB Host. That is USBOTG_OVRCR and USBOTG_PRDY signals, requiring the PB12 and PB13 ports of in the I/O position. related to the USB OTG FS port. The LCD glass module daughterboard must be connected Table 11 gives an overview of all configuration elements be connected to a USB Host. USB OTG FS port operation where STM32L476G-EVAL plays a USB Device role and can operating mode of the USB OTG FS port. By default, they are set such as to enable the and zero-ohm resistors, shunt the shared ports toward different resources or determine the Configuration elements related to the USB OTG FS port, such as jumpers, solder bridges, touch sensing, LCD glass module, and motor control PC6 used as USB power switch control (USBOTG_PPWR signal); it is shared with • touch sensing and LCD glass module resources PB13 used as USB power ready input (USBOTG_PRDY signal); it is shared with NFC, • SWP, touch sensing, LCD glass module, and motor control resources PB12 used as USB overcurrent input (USBOTG_OVRCR signal). It is shared with • by other resources of the STM32L476G-EVAL board: The following STM32L476ZG terminals related to the USB OTG FS port control are shared 6.8.3 Configuration elements related to the USB OTG FS port Hardware layout and configuration UM1855
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Element', 'Setting', 'Description']
Detected pin name header: Description at position 2 in header_row_1
Pin name positions: [2]
Skipping position 2 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['tnemelE', 'gnitteS', 'noitpircseD']
Skipping position 2 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['JP19', 'Open', 'USB OTG FS port can be connected to a USB Host and get power\nfrom it. If connected to the USB Device, STM32L476G-EVAL cannot\nsupply power to it.']
Processing row: ['JP19', 'Closed', 'Default setting.\nUSB OTG FS port can be connected to a USB Device and supply\npower to it. It must not be connected to the USB Host.']
Processing row: ['R36', 'In', 'Default setting\nPC6 is shunted to control the U1 power switch, transiting through the\nLCD glass module daughterboard connector.\nLCD glass module daughterboard must be in I/O position, with SB2\nand SB27 open.']
Processing row: ['R36', 'Out', 'PC6 is disconnected from the LCD glass module daughterboard\nconnector. It can be shunted to one of the alternate resources, either\ntouch sensing (SB2 closed) or motor control (SB27 closed).']
Processing page 27
Processing table 1
Text before table: Table 11. Configuration elements related to the USB OTG FS port (continued) UM1855 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['R39', 'In', 'Default setting.\nPB12 receives the USBOTG_OVRCR signal from the U1 power\nswitch, transiting through the LCD glass module daughterboard\nconnector. SB3 must be open, R109 in, and no smartcard in the CN23\nslot.']
Detected connector: CN23 at position 2
Processing row: ['R39', 'Out', 'PB12 is disconnected from the LCD glass module daughterboard\nconnector. It can be shunted to one of the alternate resources, either\ntouch sensing or motor control (SB3 closed).']
Processing row: ['R38', 'In', 'Default setting.\nPB13 receives the USBOTG_PRDY signal from the CN1 connector,\ntransiting through the LCD glass module daughterboard connector.\nSB6 must be open and no daughterboard inserted in the NFC\nconnector (CN13).']
Detected connector: CN1 at position 2
Processing row: ['R38', 'Out', 'PB13 s disconnected from the LCD glass module daughterboard\nconnector. It can be shunted to touch sensing (SB6 closed).']
Processing page 28
Processing table 1
Text before table: Table 12. Settings of configuration elements for RS-232 and IrDA ports . configuration elements related to the IrDA port operation. The IrDA communication port uses an IrDA transceiver (U11). Table 12 shows the 6.9.2 IrDA port instead of its USART1 port. Section 6.10 brings information on using the LPUART port of STM32L476ZG for RS-232, Table 12. For configuration elements related to the RS-232 port operation, refer to Table 9 and Bootloader_BOOT0_3V3 to CN9, the JP8 jumper must be closed. R93 resistor must be removed and the JP9 jumper closed (open by default). To route for ISP (in-system programming) support. To route Bootloader_RESET_3V3 to CN9, the bootloader_RESET_3V3 and Bootloader_BOOT0_3V3 signals can also be routed to CN9, and CTS signals of the USART1 port of STM32L476ZG are routed to CN9. The RS-232 communication port uses the DE-9M 9-pole connector (CN9). RX, TX, RTS, 6.9.1 RS-232 port Hardware layout and configuration UM1855
Found connector CN9 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Element', 'Setting', 'Description']
Detected pin name header: Description at position 2 in header_row_1
Pin name positions: [2]
Skipping position 2 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['tnemelE', 'gnitteS', 'noitpircseD']
Skipping position 2 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['JP15', 'JP15\n1 2\n3 4\n5 6', 'Default setting.\nRS-232 selected: PB7 port of STM32L476ZG receives signal\noriginating from the RXD terminal of CN9.']
Processing row: ['JP15', 'JP15\n1 2\n3 4\n5 6', 'IrDA selected: PB7 port of STM32L476ZG is connected to the RxD\nterminal of the IrDA transceiver U11.']
Processing row: ['JP15', 'JP15\n1 2\n3 4\n5 6', 'NFC selected: PB7 port of STM32L476ZG receives NFC_IRQOUT\nsignal from NFC peripheral. Section 6.28 provides more detail on the\nNFC peripheral.']
Processing row: ['R93, R118,\nR116', 'In', 'Required for IrDA operation']
Processing row: ['R158, R119', 'Out', 'Required for IrDA operation']
Processing page 29
Processing table 1
Text before table: Table 13. Hardware settings for LPUART control. The default settings of LPUART are 115200b/s, 8bits, no parity, one stop bit, and no flow the USART1 hardware flow control off. to the USART1 port, they might block the LPUART communication flow. To avoid this, set to the RS-232 connector (CN9) instead. As the RTS and CTS terminals (CN9) keep routed For specific purposes, the TX and RX of the LPUART port of STM32L476ZG can be routed of the USART1 port to the RS-232 connector (CN9). port are routed to the USB Virtual COM port of ST-LINK/V2-1, and the RX and TX terminals In the default configuration of STM32L476G-EVAL, the RX and TX terminals of the LPUART low-power UART port. On top of the USART1 port for serial communication, the STM32L476ZG offers LPUART, a 6.10 LPUART port UM1855 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['LPUART port use', 'R188', 'R189', 'R158', 'R119', 'R118', 'JP15 1-2']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['esu trop TRAUPL', '881R', '981R', '851R', '911R', '811R', '2-1 51PJ']
Connector mapping: {}
Processing row: ['Default setting\nUSB Virtual COM port of ST-LINK/V2-1', 'In', 'In', 'Out', 'Out', 'Do not\ncare', 'Do not\ncare']
Processing row: ['RS-232 (RX and TX)', 'Out', 'Out', 'In', 'In', 'Out', 'Closed']
Processing table 2
Text before table: Table 14. Terminals of microSD™ slot (CN18) is routed to the PA8 GPIO port. Gbyte microSD™ card is delivered as part of STM32L476G-EVAL. The card insertion switch Gbytes), SDHC (up to 32 Gbytes), and SDXC (up to 2 Tbytes) cards. One 4- SD (up to 2 The slot for the microSD™ card (CN18) is routed to STM32L476ZG’s SDIO port, accepting 6.11 microSD™ card RS-232 (RX and TX) Out Out In In Out Closed care care USB Virtual COM port of ST-LINK/V2-1 In In Out Out Do not Do not Default setting LPUART port use R188 R189 R158 R119 R118 JP15 1-2 Table 13. Hardware settings for LPUART control. The default settings of LPUART are 115200b/s, 8bits, no parity, one stop bit, and no flow the USART1 hardware flow control off. to the USART1 port, they might block the LPUART communication flow. To avoid this, set to the RS-232 connector (CN9) instead. As the RTS and CTS terminals (CN9) keep routed For specific purposes, the TX and RX of the LPUART port of STM32L476ZG can be routed of the USART1 port to the RS-232 connector (CN9). port are routed to the USB Virtual COM port of ST-LINK/V2-1, and the RX and TX terminals In the default configuration of STM32L476G-EVAL, the RX and TX terminals of the LPUART low-power UART port. On top of the USART1 port for serial communication, the STM32L476ZG offers LPUART, a 6.10 LPUART port UM1855 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Terminal', 'Terminal name (MCU port)', 'Terminal', 'Terminal name (MCU port)']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['lanimreT', ')trop UCM( eman lanimreT', 'lanimreT', ')trop UCM( eman lanimreT']
Connector mapping: {}
Processing row: ['1', 'SDIO_D2 (PC10)', '6', 'Vss/GND']
Processing row: ['2', 'SDIO_D3 (PC11)', '7', 'SDIO_D0 (PC8)']
Processing row: ['3', 'SDIO_CMD (PD2)', '8', 'SDIO_D1 (PC9)']
Processing row: ['4', 'VDD', '9', 'GND']
Processing row: ['5', 'SDIO_CLK (PC12)', '10', 'MicroSDcard_detect (PA8)']
Processing page 30
Processing table 1
Text before table: Table 15. Motor control terminal and function assignment configuration. See Section 6.12.1 for further details. Table 15 also lists the modifications to be made on the board versus its by-default the assignment of CN2 and STM32L476ZG terminals. The CN2 connector is designed to receive a motor-control (MC) module. Table 15 shows 6.12 Motor control V. range of 2.7 to 3.6 The supply voltage for STM32L476G-EVAL microSD™ card operation must be within the 6.11.2 Operating voltage Hardware layout and configuration UM1855
Found connector CN2 in table name
Processing vertical table...
Header row 1: ['Motor control\nconnector (CN2)', None, 'STM32L476ZG microcontroller', None, None, None]
Header row 2: ['Terminal', 'Terminal\nname', 'Port name', 'Function', 'Alternate\nfunction', 'Board modifications for\nenabling motor control']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['Motor control\nconnector (CN2)', 'Motor control\nconnector (CN2)', 'STM32L476ZG microcontroller', 'STM32L476ZG microcontroller', 'STM32L476ZG microcontroller', 'STM32L476ZG microcontroller']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [')2NC( rotcennoc\nlortnoc rotoM', ')2NC( rotcennoc\nlortnoc rotoM', 'rellortnocorcim GZ674L23MTS', 'rellortnocorcim GZ674L23MTS', 'rellortnocorcim GZ674L23MTS', 'rellortnocorcim GZ674L23MTS']
Reversed Header row 2: ['lanimreT', 'eman\nlanimreT', 'eman troP', 'noitcnuF', 'noitcnuf\netanretlA', 'lortnoc rotom gnilbane\nrof snoitacifidom draoB']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [')2NC( rotcennoc\nlortnoc rotoM', ')2NC( rotcennoc\nlortnoc rotoM', 'rellortnocorcim GZ674L23MTS', 'rellortnocorcim GZ674L23MTS', 'rellortnocorcim GZ674L23MTS', 'rellortnocorcim GZ674L23MTS']
Connector mapping: {}
Processing row: ['1', 'Emergency\nStop', 'PC9', 'TIM8_BKIN2', '-', 'Close SB29\nRemove MB979 daughterboard']
Processing row: ['2', 'GND', '-', 'GND', '-', '-']
Processing row: ['3', 'PWM_1H', 'PC6', 'TIM8_CH1', '-', 'Close SB27\nOpen SB2\nRemove MB979 daughterboard']
Processing row: ['4', 'GND', '-', 'GND', '-', '-']
Processing row: ['5', 'PWM_1L', 'PA7', 'TIM8_CH1N', '-', 'Close SB19\nOpen SB18\nRemove R66']
Processing row: ['6', 'GND', '-', 'GND', '-', '-']
Processing row: ['7', 'PWM_2H', 'PC7', 'TIM8_CH2', '-', 'Close SB30\nOpen SB4\nRemove R33']
Processing row: ['8', 'GND', '-', 'GND', '-', '-']
Processing row: ['9', 'PWM_2L', 'PB0', 'TIM8_CH2N', '-', 'Close SB15\nOpen SB14\nRemove R62']
Processing row: ['10', 'GND', '-', 'GND', '-', '-']
Processing row: ['11', 'PWM_3H', 'PC8', 'TIM8_CH3', '-', 'Close SB28\nRemove MB979 daughterboard']
Processing row: ['12', 'GND', '-', 'GND', '-', '-']
Processing row: ['13', 'PWM_3L', 'PB1', 'TIM8_CH3N', '-', 'Close SB13\nOpen SB12']
Processing row: ['14', 'Bus Voltage', 'PC5', 'ADC12_IN', '-', 'Close SB16\nRemove MB979 daughterboard']
Processing page 31
Processing table 1
Text before table: Table 15. Motor control terminal and function assignment (continued) UM1855 Hardware layout and configuration
Processing vertical table...
Header row 1: ['Motor control\nconnector (CN2)', None, 'STM32L476ZG microcontroller', None, None, None]
Header row 2: ['Terminal', 'Terminal\nname', 'Port name', 'Function', 'Alternate\nfunction', 'Board modifications for\nenabling motor control']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['Motor control\nconnector (CN2)', 'Motor control\nconnector (CN2)', 'STM32L476ZG microcontroller', 'STM32L476ZG microcontroller', 'STM32L476ZG microcontroller', 'STM32L476ZG microcontroller']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [')2NC( rotcennoc\nlortnoc rotoM', ')2NC( rotcennoc\nlortnoc rotoM', 'rellortnocorcim GZ674L23MTS', 'rellortnocorcim GZ674L23MTS', 'rellortnocorcim GZ674L23MTS', 'rellortnocorcim GZ674L23MTS']
Reversed Header row 2: ['lanimreT', 'eman\nlanimreT', 'eman troP', 'noitcnuF', 'noitcnuf\netanretlA', 'lortnoc rotom gnilbane\nrof snoitacifidom draoB']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: [')2NC( rotcennoc\nlortnoc rotoM', ')2NC( rotcennoc\nlortnoc rotoM', 'rellortnocorcim GZ674L23MTS', 'rellortnocorcim GZ674L23MTS', 'rellortnocorcim GZ674L23MTS', 'rellortnocorcim GZ674L23MTS']
Connector mapping: {}
Processing row: ['15', 'PhaseA\ncurrent+', 'PC0', 'ADC123_IN', '-', 'Close SB34\nRemove MB979 daughterboard']
Processing row: ['16', 'PhaseA\ncurrent-', '-', 'GND', '-', '-']
Processing row: ['17', 'PhaseB\ncurrent+', 'PC1', 'ADC123_IN', '-', 'Close SB36']
Processing row: ['18', 'PhaseB\ncurrent-', '-', 'GND', '-', '-']
Processing row: ['19', 'PhaseC\ncurrent+', 'PC2', 'ADC123_IN', '-', 'Close SB42\nRemove MB979 daughterboard']
Processing row: ['20', 'PhaseC\ncurrent-', '-', 'GND', '-', '-']
Processing row: ['21', 'ICL Shutout', 'PG6', 'GPIO', '-', 'Close SB5\nRemove R35']
Processing row: ['22', 'GND', '-', 'GND', '-', '-']
Processing row: ['23', 'Dissipative\nBrake', 'PB2', 'GPIO', '-', 'Close SB11\nRemove R54']
Processing row: ['24', 'PFC ind.\ncurr.', 'PC4', 'ADC12_IN', '-', 'Close SB17\nRemove MB979 daughterboard']
Processing row: ['25', '+5V', '-', '+5V', '-', '-']
Processing row: ['26', 'Heatsink\nTemp.', 'PA3', 'ADC12_IN', '-', 'Close SB22\nRemove MB979 daughterboard']
Processing row: ['27', 'PFC Sync', 'PF9', 'TIM15_CH1', '-', 'Close SB25\nRemove R90']
Processing row: ['28', '+3.3V', '-', '+3.3V', '-', '-']
Processing row: ['29', 'PFC PWM', 'PF10', 'TIM15_CH2', '-', 'Close SB37\nRemove R91']
Processing row: ['30', 'PFC\nShutdown', 'PB12', 'TIM15_BKIN', '-', 'Close SB3\nRemove MB979 daughterboard']
Processing row: ['31', 'Encoder A', 'PA0', 'TIM2_CH1', 'ADC12_IN', 'Close SB35\nRemove R83']
Processing row: ['32', 'PFC Vac', 'PA6', 'ADC12_IN', '-', 'Close SB20\nOpen SB21\nRemove MB979 daughterboard']
Processing row: ['33', 'Encoder B', 'PA1', 'TIM2_CH2', 'ADC12_IN', 'Close SB32\nRemove MB979 daughterboard']
Processing row: ['34', 'Encoder\nIndex', 'PA2', 'TIM2_CH3', 'ADC12_IN', 'Close SB31\nRemove MB979 daughterboard']
Processing page 32
Processing page 33
Processing page 34
Processing table 1
Text before table: Table 16. CAN related jumpers Hardware layout and configuration UM1855
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['JP4', 'JP4\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', 'Default setting\nCAN transceiver operates in High-speed mode']
Processing row: ['JP4', 'JP4\n(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', 'CAN transceiver is in Standby mode']
Processing row: ['JP6', 'JP6\n(cid:20)(cid:3)(cid:21)(cid:3)', 'No termination resistor on CAN physical link']
Processing row: ['JP6', 'JP6\n(cid:20)(cid:3)(cid:21)(cid:3)', 'Default setting\nTermination resistor fitted on CAN physical link']
Processing page 35
Processing page 36
Processing table 1
Text before table: Table 17. LCD-daughterboard-related configuration elements Figure 10. LCD glass module daughterboard in I/O-bridge position Hardware layout and configuration UM1855
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['SEG0', 'R82', 'In', 'PA1 routed to LCDSEG0']
Processing row: ['SEG0', 'SB32', 'Open', 'PA1 not routed to motor control']
Processing row: ['SEG1', 'R81', 'In', 'PA2 routed to LCDSEG1']
Processing row: ['SEG1', 'SB31', 'Open', 'PA2 not routed to motor control']
Processing row: ['SEG2', 'R78', 'In', 'PA3 routed to LCDSEG2']
Processing row: ['SEG2', 'SB22', 'Open', 'PA3 not routed to motor control']
Processing row: ['SEG3', 'R68', 'In', 'PA6 routed to LCDSEG3']
Processing row: ['SEG3', 'SB21', 'Open', 'PA6 not routed to the Quad-SPI flash memory device']
Processing row: ['SEG3', 'SB20', 'Open', 'PA6 not routed to the motor control']
Processing row: ['SEG4', 'R66', 'In', 'PA7 routed to LCDSEG4']
Processing row: ['SEG4', 'SB18', 'Open', 'PA7 not routed to Quad-SPI flash memory device']
Processing row: ['SEG4', 'SB19', 'Open', 'PA7 not routed to motor control']
Processing row: ['SEG5', 'R62', 'In', 'PB0 routed to LCDSEG5']
Processing row: ['SEG5', 'SB14', 'Open', 'PB0 not routed to Quad-SPI flash memory device']
Processing row: ['SEG5', 'SB15', 'Open', 'PB0 not routed to motor control']
Processing row: ['SEG6', 'R56', 'In', 'PB1 routed to LCDSEG6']
Processing row: ['SEG6', 'SB12', 'Open', 'PB1 not routed to Quad-SPI flash memory device']
Processing row: ['SEG6', 'SB13', 'Open', 'PB1 not routed to motor control']
Processing row: ['SEG10', 'R50', 'In', 'PB10 routed to LCDSEG10']
Processing row: ['SEG10', 'SB9', 'Open', 'PB10 not routed to Quad-SPI flash memory device']
Processing page 37
Processing table 1
Text before table: Table 17. LCD-daughterboard-related configuration elements (continued) UM1855 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['SEG11', 'R48', 'In', 'PB11 routed to LCDSEG11']
Processing row: ['SEG11', 'SB8', 'Open', 'PB11 not routed to Quad-SPI flash memory device']
Processing row: ['SEG12', 'R39', 'In', 'PB12 routed to LCDSEG12']
Processing row: ['SEG12', 'SB3', 'Open', 'PB12 not routed to Quad-SPI flash memory device']
Processing row: ['SEG13', 'R38', 'In', 'PB13 routed to LCDSEG13']
Processing row: ['SEG13', 'SB6', 'Open', 'PB13 not routed to Touch sensing']
Processing row: ['SEG18', 'R97', 'In', 'PC0 routed to LCDSEG18']
Processing row: ['SEG18', 'SB34', 'Open', 'PC0 not routed to motor control']
Processing row: ['SEG19', 'R98', 'In', 'PC1 routed to LCDSEG19']
Processing row: ['SEG19', 'SB36', 'Open', 'PC1 not routed to motor control']
Processing row: ['SEG20', 'R99', 'In', 'PC2 routed to LCDSEG20']
Processing row: ['SEG20', 'SB42', 'Open', 'PC2 not routed to motor control']
Processing row: ['SEG22', 'R65', 'In', 'PC4 routed to LCDSEG22']
Processing row: ['SEG22', 'SB17', 'Open', 'PC4 not routed to motor control']
Processing row: ['SEG23', 'R64', 'In', 'PC5 routed to LCDSEG23']
Processing row: ['SEG23', 'SB16', 'Open', 'PC5 not routed to motor control']
Processing row: ['SEG24', 'R36', 'In', 'PC6 routed to LCDSEG24']
Processing row: ['SEG24', 'SB2', 'Open', 'PC6 not routed to Touch sensing']
Processing row: ['SEG24', 'SB27', 'Open', 'PC6 not routed to for motor control']
Processing row: ['SEG25', 'R33', 'In', 'PC7 routed to LCDSEG25']
Processing row: ['SEG25', 'SB4', 'Open', 'PC7 not routed to Touch sensing']
Processing row: ['SEG25', 'SB30', 'Open', 'PC7 not routed to for motor control']
Processing row: ['SEG26', 'SB28', 'Open', 'PC8 not routed to motor control']
Processing row: ['SEG27', 'SB29', 'Open', 'PC9 not routed to motor control']
Processing row: ['SEG38', 'R103', 'In', 'PE2 routed to LCDSEG38']
Processing row: ['SEG38', 'SB26', 'Open', 'PE2 not routed to Trace']
Processing row: ['SEG39', 'R104', 'In', 'PE3 routed to LCDSEG39']
Processing page 38
Processing table 1
Text before table: Table 18. LCD glass element mapping - segments 0 to 9 location and shape of each segment on the LCD glass module. Figure 11 shows the physical elements forming textual symbols, for example, “µA” or “+”. corresponding to each COMx and SEGy combination. Names in quoting marks denote Hardware layout and configuration UM1855
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['COM0', 'O1', '5D', 'Q4', 'O4', '6D', 'Q5', 'ST', '7D', 'Q6', 'S5']
Processing row: ['COM1', 'O2', '5K', '5L', 'O3', '6K', '6L', '“nA”', '7K', '7L', 'S6']
Processing row: ['COM2', '13b', '12b', '11b', '16b', '15b', '14b', '19b', '18b', '17b', '1b']
Processing row: ['COM3', '13a', '12a', '11a', '16a', '15a', '14a', '19a', '18a', '17a', '1a']
Processing row: ['COM4', '5I', '5A', '5G', '6I', '6A', '6G', '7I', '7A', '7G', '1I']
Processing row: ['COM5', '5B', '5H', '5F', '6B', '6H', '6F', '7B', '7H', '7F', '1B']
Processing row: ['COM6', '5C', '5M', 'P4', '6C', '6M', 'P5', '7C', '7M', 'P6', '1C']
Processing row: ['COM7', '5J', '5N', '5E', '6J', '6N', '6E', '7J', '7N', '7E', '1J']
Processing table 2
Text before table: Table 19. LCD glass element mapping - segments 10 to 19 COM7 5J 5N 5E 6J 6N 6E 7J 7N 7E 1J COM6 5C 5M P4 6C 6M P5 7C 7M P6 1C COM5 5B 5H 5F 6B 6H 6F 7B 7H 7F 1B COM4 5I 5A 5G 6I 6A 6G 7I 7A 7G 1I COM3 13a 12a 11a 16a 15a 14a 19a 18a 17a 1a COM2 13b 12b 11b 16b 15b 14b 19b 18b 17b 1b COM1 O2 5K 5L O3 6K 6L “nA” 7K 7L S6 COM0 O1 5D Q4 O4 6D Q5 ST 7D Q6 S5 SEG0 SEG1 SEG2 SEG3 SEG4 SEG5 SEG6 SEG7 SEG8 SEG9 Table 18. LCD glass element mapping - segments 0 to 9 location and shape of each segment on the LCD glass module. Figure 11 shows the physical elements forming textual symbols, for example, “µA” or “+”. corresponding to each COMx and SEGy combination. Names in quoting marks denote Hardware layout and configuration UM1855
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['COM0', '1D', '“-”', 'C1', '2D', 'Q1', 'C4', '3D', 'Q2', '“µA”', '4D']
Processing row: ['COM1', '1K', '1L', 'C2', '2K', '2L', 'C3', '3K', '3L', '“mA”', '4K']
Processing row: ['COM2', 'S4', 'S2', '4b', '3b', '2b', '7b', '6b', '5b', '10b', '9b']
Processing row: ['COM3', 'S3', 'S1', '4a', '3a', '2a', '7a', '6a', '5a', '10a', '9a']
Processing row: ['COM4', '1A', '1G', '2I', '2A', '2G', '3I', '3A', '3G', '4I', '4A']
Processing row: ['COM5', '1H', '1F', '2B', '2H', '2F', '3B', '3H', '3F', '4B', '4H']
Processing row: ['COM6', '1M', '“+”', '2C', '2M', 'P1', '3C', '3M', 'P2', '4C', '4M']
Detected connector: P1 at position 5
Detected connector: P2 at position 8
Processing row: ['COM7', '1N', '1E', '2J', '2N', '2E', '3J', '3N', '3E', '4J', '4N']
Processing table 3
Text before table: Table 20. LCD glass element mapping - segments 20 to 29 COM7 1N 1E 2J 2N 2E 3J 3N 3E 4J 4N COM6 1M “+” 2C 2M P1 3C 3M P2 4C 4M COM5 1H 1F 2B 2H 2F 3B 3H 3F 4B 4H COM4 1A 1G 2I 2A 2G 3I 3A 3G 4I 4A COM3 S3 S1 4a 3a 2a 7a 6a 5a 10a 9a COM2 S4 S2 4b 3b 2b 7b 6b 5b 10b 9b COM1 1K 1L C2 2K 2L C3 3K 3L “mA” 4K COM0 1D “-” C1 2D Q1 C4 3D Q2 “µA” 4D SEG10 SEG11 SEG12 SEG13 SEG14 SEG15 SEG16 SEG17 SEG18 SEG19 Table 19. LCD glass element mapping - segments 10 to 19 COM7 5J 5N 5E 6J 6N 6E 7J 7N 7E 1J COM6 5C 5M P4 6C 6M P5 7C 7M P6 1C COM5 5B 5H 5F 6B 6H 6F 7B 7H 7F 1B COM4 5I 5A 5G 6I 6A 6G 7I 7A 7G 1I COM3 13a 12a 11a 16a 15a 14a 19a 18a 17a 1a COM2 13b 12b 11b 16b 15b 14b 19b 18b 17b 1b COM1 O2 5K 5L O3 6K 6L “nA” 7K 7L S6 COM0 O1 5D Q4 O4 6D Q5 ST 7D Q6 S5 SEG0 SEG1 SEG2 SEG3 SEG4 SEG5 SEG6 SEG7 SEG8 SEG9 Table 18. LCD glass element mapping - segments 0 to 9 location and shape of each segment on the LCD glass module. Figure 11 shows the physical elements forming textual symbols, for example, “µA” or “+”. corresponding to each COMx and SEGy combination. Names in quoting marks denote Hardware layout and configuration UM1855
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['COM0', 'Q3', '1e', '2e', '3e', '4e', '5e', '6e', '7e', '8e', '9e']
Processing row: ['COM1', '4L', '1f', '2f', '3f', '4f', '5f', '6f', '7f', '8f', '9f']
Processing row: ['COM2', '8b', '1c', '2c', '3c', '4c', '5c', '6c', '7c', '8c', '9c']
Processing row: ['COM3', '8a', '1d', '2d', '3d', '4d', '5d', '6d', '7d', '8d', '9d']
Processing row: ['COM4', '4G', '1j', '2j', '3j', '4j', '5j', '6j', '7j', '8j', '9j']
Processing row: ['COM5', '4F', '1i', '2i', '3i', '4i', '5i', '6i', '7i', '8i', '9i']
Processing row: ['COM6', 'P3', '1h', '2h', '3h', '4h', '5h', '6h', '7h', '8h', '9h']
Processing row: ['COM7', '4E', '1g', '2g', '3g', '4g', '5g', '6g', '7g', '8g', '9g']
Processing page 39
Processing table 1
Text before table: Table 21. LCD glass element mapping - segments 30 to 39 UM1855 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['COM0', '10e', '11e', '12e', '13e', '14e', '15e', '16e', '17e', '18e', '19e']
Processing row: ['COM1', '10f', '11f', '12f', '13f', '14f', '15f', '16f', '17f', '18f', '19f']
Processing row: ['COM2', '10c', '11c', '12c', '13c', '14c', '15c', '16c', '17c', '18c', '19c']
Processing row: ['COM3', '10d', '11d', '12d', '13d', '14d', '15d', '16d', '17d', '18d', '19d']
Processing row: ['COM4', '10j', '11j', '12j', '13j', '14j', '15j', '16j', '17j', '18j', '19j']
Processing row: ['COM5', '10i', '11i', '12i', '13i', '14i', '15i', '16i', '17i', '18i', '19i']
Processing row: ['COM6', '10h', '11h', '12h', '13h', '14h', '15h', '16h', '17h', '18h', '19h']
Processing row: ['COM7', '10g', '11g', '12g', '13g', '14g', '15g', '16g', '17g', '18g', '19g']
Processing page 40
Processing page 41
Processing table 1
Text before table: Table 22. Access to TFT LCD resources with FMC address lines A0 and A1 Table 23 gives the extension connector (CN19) terminal assignment. Table 22. Address lines A0 and A1 determine the panel resources addressed, as depicted in the LCD_NE3 chip select signal generated by the PG10 port of the STM32L476ZG. 0000, corresponding to NOR/SRAM3 bank1. The panel is selected with address is 0x6800 The TFT LCD panel is attached to the 16-bit data bus and accessed with FMC. The base operating voltage range of STM32L476G-EVAL. Thanks to level shifters on all signal lines, the TFT LCD panel can operate with the entire Section 6.18 provides further information. an onboard controller. connector (CN19). It bears a TFT 2.8-inch color LCD panel with a resistive touchscreen and STM32L476G-EVAL is delivered with MB989, a daughterboard plugged into the extension 6.16 TFT LCD panel UM1855 Hardware layout and configuration
Found connector CN19 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Address', 'A1', 'A0', 'Usage']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['sserddA', '1A', '0A', 'egasU']
Connector mapping: {}
Processing row: ['0x6800_0000', '0', '0', 'Read register']
Processing row: ['0x6800_0002', '0', '1', 'Read Graphic RAM (GRAM)']
Processing row: ['0x6800_0004', '1', '0', 'Write register']
Processing row: ['0x6800_0006', '1', '1', 'Write graphic RAM (GRAM)']
Processing table 2
Text before table: Table 23. Assignment of CN19 connector terminals to TFT LCD panel 0x6800_0006 1 1 Write graphic RAM (GRAM) 0x6800_0004 1 0 Write register 0x6800_0002 0 1 Read Graphic RAM (GRAM) 0x6800_0000 0 0 Read register Address A1 A0 Usage Table 22. Access to TFT LCD resources with FMC address lines A0 and A1 Table 23 gives the extension connector (CN19) terminal assignment. Table 22. Address lines A0 and A1 determine the panel resources addressed, as depicted in the LCD_NE3 chip select signal generated by the PG10 port of the STM32L476ZG. 0000, corresponding to NOR/SRAM3 bank1. The panel is selected with address is 0x6800 The TFT LCD panel is attached to the 16-bit data bus and accessed with FMC. The base operating voltage range of STM32L476G-EVAL. Thanks to level shifters on all signal lines, the TFT LCD panel can operate with the entire Section 6.18 provides further information. an onboard controller. connector (CN19). It bears a TFT 2.8-inch color LCD panel with a resistive touchscreen and STM32L476G-EVAL is delivered with MB989, a daughterboard plugged into the extension 6.16 TFT LCD panel UM1855 Hardware layout and configuration
Found connector CN19 in table name
Processing vertical table...
Header row 1: ['CN19\nterminal', 'Terminal\nname', 'MCU\nport', 'CN19\nterminal', 'Terminal\nname', 'MCU\nport']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['lanimret\n91NC', 'eman\nlanimreT', 'trop\nUCM', 'lanimret\n91NC', 'eman\nlanimreT', 'trop\nUCM']
Connector mapping: {}
Processing row: ['1', 'CSN', 'PG10', '2', 'RS', 'PF0']
Processing row: ['3', 'WRN', 'PD5', '4', 'RDN', 'PD4']
Processing row: ['5', 'RSTN', 'RESET#', '6', 'D0', 'PD14']
Processing row: ['7', 'D1', 'PD15', '8', 'D2', 'PD0']
Processing row: ['9', 'D3', 'PD1', '10', 'D4', 'PE7']
Processing row: ['11', 'D5', 'PE8', '12', 'D6', 'PE9']
Processing row: ['13', 'D7', 'PE10', '14', 'D8', 'PE11']
Processing row: ['15', 'D9', 'PE12', '16', 'D10', 'PE13']
Processing row: ['17', 'D11', 'PE14', '18', 'D12', 'PE15']
Processing row: ['19', 'D13', 'PD8', '20', 'D14', 'PD9']
Processing row: ['21', 'D15', 'PD10', '22', 'BL_GND', '-']
Processing row: ['23', 'BL_CONTROL', '-', '24', '+3V3', '-']
Processing row: ['25', '+3V3', '-', '26', '26', '-']
Processing row: ['27', 'GND', '-', '28', 'BL_VDD', '-']
Processing row: ['29', 'SDO', '-', '30', 'SDI', '-']
Processing row: ['31', 'XL', 'I/O expander_X-', '32', 'XR', 'I/O expander_X+']
Processing row: ['33', 'YD', 'I/O expander_Y-', '34', 'YU', 'I/O expander_Y+']
Processing page 42
Processing table 1
Text before table: Table 24. Port assignment for control of LED indicators indicators. Table 24 gives the assignment of control ports to the LED in the schematic diagram. controlled either by the STM32L476ZG or by the I/O expander IC U32, named IOExpander1 Each LED is light-emitting with a low level of the corresponding control port. They are Four general-purpose color LEDs (LD1, LD2, LD3, LD4) are available as light indicators. 6.17 User LEDs Hardware layout and configuration UM1855
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['LED1 (Green)', 'PB2', 'STM32L476ZG']
Processing row: ['LED2 (Orange)', 'GPIO0', 'IOExpander1']
Processing row: ['LED3 (Red)', 'PC1', 'STM32L476ZG']
Processing row: ['LED4 (Blue)', 'GPIO2', 'IOExpander1']
Processing table 2
Text before table: Table 25. Port assignment for control of physical input devices the schematic diagrams, IOExpander1 and IOExpander2. ports of the STM32L476ZG or of one of the two I/O expander ICs on the board, named, in Table 25 shows the assignment of ports routed to the physical input devices. They are either Light-dependent resistor, LDR (R52) • 10 kΩ potentiometer (RV3) • Resistive touchscreen of the TFT LCD panel • Reset button (B1) • Wake-up/tamper button (B2) • Four-way joystick controller with select key (B3) • These are: The STM32L476G-EVAL board provides several input devices for physical human control. 6.18 Physical input devices LED4 (Blue) GPIO2 IOExpander1 LED3 (Red) PC1 STM32L476ZG LED2 (Orange) GPIO0 IOExpander1 LED1 (Green) PB2 STM32L476ZG User LED Control port Control device Table 24. Port assignment for control of LED indicators indicators. Table 24 gives the assignment of control ports to the LED in the schematic diagram. controlled either by the STM32L476ZG or by the I/O expander IC U32, named IOExpander1 Each LED is light-emitting with a low level of the corresponding control port. They are Four general-purpose color LEDs (LD1, LD2, LD3, LD4) are available as light indicators. 6.17 User LEDs Hardware layout and configuration UM1855
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Input device', 'Control port', 'Control device']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['ecived tupnI', 'trop lortnoC', 'ecived lortnoC']
Connector mapping: {}
Processing row: ['Joystick SEL', 'GPIO0', 'IOExpander2']
Processing row: ['Joystick DOWN', 'GPIO1', 'IOExpander2']
Processing row: ['Joystick LEFT', 'GPIO2', 'IOExpander2']
Processing row: ['Joystick RIGHT', 'GPIO3', 'IOExpander2']
Processing row: ['Joystick UP', 'GPIO4', 'IOExpander2']
Processing row: ['Wake-up/ tamper B2', 'PC13', 'STM32L476ZG']
Processing row: ['Reset B1', 'NRST', 'STM32L476ZG']
Processing row: ['Resistive touch screen X+', 'X+', 'IOExpander1']
Processing row: ['Resistive touch screen X-', 'X-', 'IOExpander1']
Processing row: ['Resistive touch screen Y+', 'Y+', 'IOExpander1']
Processing page 43
Processing table 1
Text before table: Table 25. Port assignment for control of physical input devices (continued) UM1855 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['Resistive touch screen Y-', 'Y-', 'IOExpander1']
Processing row: ['Potentiometer', 'PB4 or PA0', 'STM32L476ZG']
Processing row: ['LDR', 'PA0 or PB4', 'STM32L476ZG']
Processing table 2
Text before table: Table 26. Setting of jumpers related to potentiometer and LDR routed to ADC1 or ADC2. operational amplifier OpAmp1. However, depending on register settings, it can also be noninverting input of comparator Comp2. The PA0 is routed to the noninverting input of the As illustrated in the schematic diagram, the PB4 port is routed, in the STM32L476ZG, to the configuration jumpers. Table 26 depicts the setting of associated either PB4 or to the PA0 port of STM32L476ZG. The potentiometer and the light-dependent resistor can be routed, mutually exclusively, to LDR PA0 or PB4 STM32L476ZG Potentiometer PB4 or PA0 STM32L476ZG Resistive touch screen Y- Y- IOExpander1 Input device Control port Control device Table 25. Port assignment for control of physical input devices (continued) UM1855 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['JP5\nJP7', 'JP5', 'JP7', 'Potentiometer is routed to pin PB4 of STM32L476ZG.']
Processing row: ['JP5\nJP7', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', 'Potentiometer is routed to pin PB4 of STM32L476ZG.']
Processing row: ['JP5\nJP7', '', '', 'Potentiometer is routed to pin PB4 of STM32L476ZG.']
Processing row: ['JP5\nJP7', 'JP5', 'JP7', 'Default setting.\nPotentiometer is routed to pin PA0 of STM32L476ZG.']
Processing row: ['JP5\nJP7', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', 'Default setting.\nPotentiometer is routed to pin PA0 of STM32L476ZG.']
Processing row: ['JP5\nJP7', '', '', 'Default setting.\nPotentiometer is routed to pin PA0 of STM32L476ZG.']
Processing row: ['JP5\nJP7', 'JP5', 'JP7', 'LDR is routed to pin PB4 of STM32L476ZG.']
Processing row: ['JP5\nJP7', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', 'LDR is routed to pin PB4 of STM32L476ZG.']
Processing row: ['JP5\nJP7', '', '', 'LDR is routed to pin PB4 of STM32L476ZG.']
Processing row: ['JP5\nJP7', 'JP5', 'JP7', 'LDR is routed to pin PA0 of STM32L476ZG.']
Processing row: ['JP5\nJP7', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', '(cid:20)(cid:3)(cid:21)(cid:3)(cid:22)(cid:3)', 'LDR is routed to pin PA0 of STM32L476ZG.']
Processing row: ['JP5\nJP7', '', '', 'LDR is routed to pin PA0 of STM32L476ZG.']
Processing page 44
Processing page 45
Processing table 1
Text before table: Table 27. SRAM chip select configuration signals, respectively, can be used for other application purposes. ports PD7, PE0, and PE1 corresponding to FMC_NE1, FMC_NBL0 and FMC_NBL1 By removal of R18, a zero-ohm resistor, the SRAM is deselected and the STM32L476ZG UM1855 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['R18', 'In', 'Default setting.\nSRAM chip select is controlled with FMC_NE1']
Processing row: ['R18', 'Out', 'SRAM is deselected. FMC_NE1 is freed for other application purposes.']
Processing table 2
Text before table: Table 28. NOR flash memory-related configuration elements Table 28. shown in software fitted in STM32L476G-EVAL. This can be modified with configuration elements, as device, and, to know its ready status, its status register is polled by the demonstration By default, the FMC_NWAIT signal is not routed to the RB port of the NOR flash memory operation mode. The jumper JP13 is dedicated to the write-protect configuration. connected to the BYTE terminal of the NOR flash memory selects the 16-bit data word memory device is selected with the FMC_NE2 chip select signal. A pull-up resistor 0000, corresponding to NOR/SRAM2 bank1. The NOR flash The base address is 0x6400 The NOR flash memory device is attached to the 16-bit data bus and accessed with FMC. capabilities of FMC allow hosting a 256-Mbit NOR flash memory device. in the U5 position. The STM32L476G-EVAL main board as well as the addressing A 128-Mbit NOR flash memory, 8 M x16 bit, is fitted on the STM32L476G-EVAL main board, 6.22 NOR flash memory device The operating voltage of the SRAM device is in the range of 2.4 to 3.6 V. 6.21.2 Operating voltage Section 6.2 provides information on the associated configuration elements. case, pull-down resistors drive the disconnected addressing inputs of the SRAM device. FMC address lines are shunted to the debug trace purpose connector (CN12). In such a The SRAM addressable space is limited if some or all of the A19, A20, A21, A22, and A23 6.21.1 Limitations Out SRAM is deselected. FMC_NE1 is freed for other application purposes. R18 SRAM chip select is controlled with FMC_NE1 In Default setting. Resistor Fitting Configuration Table 27. SRAM chip select configuration signals, respectively, can be used for other application purposes. ports PD7, PE0, and PE1 corresponding to FMC_NE1, FMC_NBL0 and FMC_NBL1 By removal of R18, a zero-ohm resistor, the SRAM is deselected and the STM32L476ZG UM1855 Hardware layout and configuration
Found connector CN12 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Element', 'Setting', 'Configuration']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['tnemelE', 'gnitteS', 'noitarugifnoC']
Connector mapping: {}
Processing row: ['JP13', 'JP13\n(cid:20)(cid:3)(cid:21)(cid:3)', 'Default setting.\nNOR flash memory write is enabled.']
Processing row: ['JP13', 'JP13\n(cid:20)(cid:3)(cid:21)(cid:3)', 'NOR flash memory write is inhibited. Write protect is activated.']
Processing page 46
Processing table 1
Text before table: Table 28. NOR flash memory-related configuration elements Hardware layout and configuration UM1855
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['R53\nSB10', 'R53 In\nSB10 open', 'Default setting.\nPD6 port of STM32L476ZG is used for SAI1_SDA signal and routed to\naudio codec.\nNOR flash memory device’s status register can be accessed.']
Processing row: ['R53\nSB10', 'R53 Out\nSB10 closed', 'PD6 port of STM32L476ZG is used for the FMC_NWAIT signal and\nrouted to NOR flash memory device’s RB port.\nNOR flash memory device’s status register cannot be accessed.']
Processing page 47
Processing table 1
Text before table: Table 29. Configuration elements related to Quad-SPI device information. Section 6.12: Motor control provides additional the Quad-SPI flash memory device. configuration. It must be removed from the main board (denoted as “MB979 out”), to operate device. The LCD glass module daughterboard MB979 takes an active part in the configuration elements and their settings allowing to access the Quad-SPI flash memory By default, the Quad-SPI flash memory device is not accessible. Table 29 shows the rate (DTR) modes. This Quad-SPI flash memory can operate in single transfer rate (STR) and double transfer interface. in the U9 position. It allows evaluating STM32L476ZG Quad-SPI flash memory device A 256-Mbit Quad-SPI flash memory device is fitted on the STM32L476G-EVAL main board, 6.25 Quad-SPI flash memory device UM1855 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Element', 'Setting', 'Configuration']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['tnemelE', 'gnitteS', 'noitarugifnoC']
Connector mapping: {}
Processing row: ['SB12\nSB13\nMB979', 'SB12 open\nSB13 open', 'Default setting.\nQSPI_D0 data line is not available at Quad-SPI flash memory device:\nPB1 port of STM32L476ZG is only routed to the MB979 daughterboard\nconnector (CN11).']
Processing row: ['SB12\nSB13\nMB979', 'SB12 closed\nSB13 open\nMB979 out', 'QSPI_D0 data line is available at Quad-SPI flash memory device:\nPB1 port of STM32L476ZG is routed to the DQ0 port of the Quad-SPI\nflash memory device.']
Processing row: ['SB14\nSB15\nMB979', 'SB14 open\nSB15 open', 'Default setting.\nQSPI_D1 data line is not available at Quad-SPI flash memory device:\nPB0 port of STM32L476ZG is only routed to the MB979 daughterboard\nconnector (CN11).']
Processing row: ['SB14\nSB15\nMB979', 'SB14 closed\nSB15 open\nMB979 out', 'QSPI_D1 data line is available at Quad-SPI flash memory device:\nPB0 port of STM32L476ZG is routed to the DQ1 port of the Quad-SPI\nflash memory device.']
Processing row: ['SB18\nSB19\nMB979', 'SB18 open\nSB19 open', 'Default setting.\nQSPI_D2 data line is not available at Quad-SPI flash memory device:\nPA7 port of STM32L476ZG is only routed to the MB979 daughterboard\nconnector (CN11).']
Processing row: ['SB18\nSB19\nMB979', 'SB18 closed\nSB19 open\nMB979 out', 'QSPI_D2 data line is available at Quad-SPI flash memory device:\nPA7 port of STM32L476ZG is routed to the DQ2 port of the Quad-SPI\nflash memory device.']
Processing row: ['SB21\nSB20\nMB979', 'SB21 open\nSB20 open', 'Default setting.\nQSPI_D3 data line is not available at Quad-SPI flash memory device:\nPA6 port of STM32L476ZG is only routed to the MB979 daughterboard\nconnector (CN11).']
Processing row: ['SB21\nSB20\nMB979', 'SB21 closed\nSB20 open\nMB979 out', 'QSPI_D3 data line is available at Quad-SPI flash memory device:\nPA6 port of STM32L476ZG is routed to the DQ3 port of the Quad-SPI\nflash memory device.']
Processing page 48
Processing table 1
Text before table: Table 29. Configuration elements related to Quad-SPI device (continued) Hardware layout and configuration UM1855
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['SB9\nMB979', 'SB9 open', 'Default setting.\nQSPI_CLK clock line is not available at Quad-SPI flash memory device:\nPB10 port of STM32L476ZG is only routed to the MB979 daughterboard\nconnector (CN11).']
Processing row: ['SB9\nMB979', 'SB9 closed\nMB979 out', 'QSPI_CLK clock line is available at Quad-SPI flash memory device:\nPB10 port of STM32L476ZG is routed to the C port of the Quad-SPI\nflash memory device.']
Processing row: ['SB8\nMB979', 'SB8 open', 'Default setting.\nQSPI_CS line is not available at Quad-SPI flash memory device:\nThe PB11 port of STM32L476ZG is only routed to the MB979\ndaughterboard connector (CN11).']
Processing row: ['SB8\nMB979', 'SB8 closed\nMB979 out', 'QSPI_CS line is available at Quad-SPI flash memory device:\nPB11 port of STM32L476ZG is routed to the S# port of the Quad-SPI\nflash memory device.']
Processing page 49
Processing table 1
Text before table: Table 30. Touch-sensing-related configuration elements UM1855 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['R39', 'In', 'Default setting. PB12 port is routed to the LCD glass module\ndaughterboard connector (CN11).\nThis setting is not good for the robustness of touch sensing.']
Processing row: ['R39', 'Out', 'PB12 port is cut from CN11.\nThis setting is good for the robustness of touch sensing.']
Detected connector: CN11. at position 2
Processing row: ['SB3', 'Open', 'Default setting. PB12 is not routed to motor control.\nThis setting is good for the robustness of touch sensing.']
Processing row: ['SB3', 'Closed', 'PB12 is routed to motor control.\nThis setting is not good for the robustness of touch sensing.']
Processing row: ['R38', 'In', 'Default setting. PB13 port is routed to the LCD glass module\ndaughterboard connector (CN11).\nThis setting is not good for the robustness of touch sensing.']
Processing row: ['R38', 'Out', 'PB13 port is cut from CN11.\nThis setting is good for the robustness of touch sensing.']
Detected connector: CN11. at position 2
Processing row: ['SB6', 'Open', 'Default setting. PB13 is not routed to the sampling capacitor. Touch\nsensing cannot operate.']
Processing row: ['SB6', 'Closed', 'PB13 is routed to the sampling capacitor. Touch sensing can operate.']
Processing row: ['R36', 'In', 'Default setting. PC6 port is routed to the LCD glass module\ndaughterboard connector (CN14).\nThis setting is not good for the robustness of touch sensing.']
Processing row: ['R36', 'Out', 'PC6 port is cut from CN14.\nThis setting is good for the robustness of touch sensing.']
Detected connector: CN14. at position 2
Processing row: ['SB2', 'Open', 'Default setting. PC6 is not routed to the active shield under the\ntouch-sensing button.\nThis setting is not good for the robustness of touch sensing.']
Processing row: ['SB2', 'Closed', 'PC6 is routed to the active shield under the touch-sensing button.\nThis setting is good for the robustness of touch sensing.']
Processing row: ['SB27', 'Open', 'Default setting. PC6 port of STM32L476ZG is not routed to motor\ncontrol. This setting is good for the robustness of touch sensing.']
Processing row: ['SB27', 'Closed', 'PC6 is routed to motor control.\nThis setting is not good for the robustness of touch sensing.']
Processing row: ['R33', 'In', 'Default setting. PC7 port is routed to the LCD glass module\ndaughterboard connector (CN14).\nThis setting is not good for the robustness of touch sensing.']
Processing row: ['R33', 'Out', 'PC7 port is cut from CN14.\nThis setting is good for the robustness of touch sensing.']
Detected connector: CN14. at position 2
Processing row: ['SB4', 'Open', 'Default setting. PC7 port of STM32L476ZG is not routed to the\nsampling capacitor of the active shield under the touch-sensing button.\nThis setting is not good for the robustness of touch sensing.']
Processing row: ['SB4', 'Closed', 'PC7 is routed to the sampling capacitor of the active shield under the\ntouch-sensing button.\nThis setting is good for the robustness of touch sensing.']
Processing page 50
Processing table 1
Text before table: Table 30. Touch-sensing-related configuration elements (continued) Hardware layout and configuration UM1855
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['SB30', 'Open', 'Default setting. PC7 port of STM32L476ZG is not routed to the motor\ncontrol.\nThis setting is good for the robustness of touch sensing.']
Processing row: ['SB30', 'Closed', 'PC7 is routed to motor control. This setting is not good for the\nrobustness of touch sensing.']
Processing table 2
Text before table: Table 31. Assignment of ports for ST8024CDR control managed directly by the PB12 port of STM32L476ZG. The SWIO port of the smartcard for the single-wire protocol (SWP) communication is Table 31. indirectly through the ports of the U33 I/O expander device (IOExpander2), as shown in This interface device is controlled, in its turn, by STM32L476ZG, directly through its ports or control functions of the smartcard. EVAL main board, in the U30 position. This interface performs all supply protection and An interface device for 3 and 5-V asynchronous smartcards, is fitted on the STM32L476G- 6.27 Smartcard, SWP sigma-delta conversion, and USB OTG FS port operating as USB Host, SWP, and NFC. The touch-sensing button is exclusive to the LCD glass module, thermal sensor PT100 via 6.26.1 Limitations robustness of touch sensing. Closed PC7 is routed to motor control. This setting is not good for the SB30 This setting is good for the robustness of touch sensing. Open control. Default setting. PC7 port of STM32L476ZG is not routed to the motor Element Setting Configuration Table 30. Touch-sensing-related configuration elements (continued) Hardware layout and configuration UM1855
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['ST8024CDR\nport', 'Function', 'Control port']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['trop\nRDC4208TS', 'noitcnuF', 'trop lortnoC']
Connector mapping: {}
Processing row: ['5V/3V', 'Smartcard power supply selection pin.', 'IOexpander2 GPIO7']
Processing row: ['I/OUC', 'Data I/O line', 'STM32L476ZG PC4']
Processing row: ['XTAL1', 'Quartz crystal or external clock input', 'STM32L476ZG PB0']
Processing row: ['OFF', 'Card presence detection', 'IOexpander2 GPIO8']
Processing row: ['RSTIN', 'Card reset command input', 'IOexpander2 GPIO5']
Processing row: ['CMDVCC', 'Activation sequence start command input (active low)', 'IOexpander2 GPIO6']
Processing page 51
Processing table 1
Text before table: Table 32. Configuration elements related to smartcard and SWP UM1855 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['R39\nSB3\nR109\nCN11', 'R109 in\nR39 in\nSB3 open\nCN11 I/O-bridged', 'Default setting.\nSmartcard SWP cannot be handled:\nPB12 is routed to the USB OTG FS port as the USBOTG_OVRCR\nline, on top of being routed to the SWIO port of the smartcard\nConfiguration dedicated to USB OTG FS operation.']
Detected connector: CN11 at position 0
Detected connector: CN11 at position 1
Processing row: ['R39\nSB3\nR109\nCN11', 'R109 out\nR39 in\nSB3 open\nCN11 I/O-bridged', 'Smartcard SWP can be handled:\nPB12 is routed to the SWIO port of the smartcard. It is disconnected\nfrom any other resource that could affect the SWP operation\nConfiguration dedicated to smartcard SWP operation']
Detected connector: CN11 at position 0
Detected connector: CN11 at position 1
Processing row: ['R39\nSB3\nR109\nCN11', 'R39 out\nSB3 closed', 'Smartcard SWP cannot be handled:\nPB12 is routed to the motor control as MC_PFC_Shutdown\nConfiguration dedicated to motor control operation']
Detected connector: CN11 at position 0
Processing row: ['R39\nSB3\nR109\nCN11', 'R39 out\nSB3 open', 'Smartcard SWP cannot be handled:\nPB12 is only routed to the touch-sensing button and it is\ndisconnected from any other resource.\nConfiguration dedicated to touch-sensing button operation.']
Detected connector: CN11 at position 0
Processing row: ['R62\nSB14\nSB15', 'R62 in\nSB14 open\nSB15 open\nCN11 I/O-bridged', 'Default setting.\nSmartcard controller U30 is supplied with a clock:\nPB0 port is routed to XTAL1 of U30, as SmartCard_CLK line and it\nis not routed to other resources.\nConfiguration dedicated to smartcard operation.']
Detected connector: CN11 at position 1
Processing row: ['R62\nSB14\nSB15', 'R62 out\nSB14 closed\nSB15 open', 'Smartcard controller U30 is not supplied with a clock:\nPB0 is routed to the Quad-SPI flash memory device as QSPI_D1\nand it is not routed to other resources.\nConfiguration dedicated to Quad-SPI flash memory device\noperation.']
Processing row: ['R62\nSB14\nSB15', 'R62 out\nSB14 open\nSB15 closed', 'Smartcard controller U30 is not supplied with a clock:\nPB0 is routed to the motor control as MC_PWM_2L line and it is not\nrouted to other resources.\nConfiguration dedicated to motor control operation.']
Processing row: ['R65\nSB17\nCN14', 'R65 in\nSB17 open\nCN14 I/O-bridged', 'Default setting.\nSmartcard controller gets SmartCard_IO line:\nPC4 port of MCU is routed to the IOUC port of U30, as\nSmartCard_IO line and it is not routed to other resources.\nConfiguration dedicated to smartcard operation.']
Detected connector: CN14 at position 0
Detected connector: CN14 at position 1
Processing row: ['R65\nSB17\nCN14', 'R65 out\nSB17 closed', 'Smartcard controller does not get SmartCard_IO line:\nPC4 port of MCU is routed to the motor control as MC0PFC0IndCur\nline and it is not routed to other resources.\nConfiguration dedicated to motor control operation.']
Detected connector: CN14 at position 0
Processing page 52
Processing page 53
Processing table 1
Text before table: Table 33. NFC connector (CN13) terminal assignment communication protocol (default) or the UART communication protocol. The serial communication with the module plugged in CN13 can either use the SPI Table 33 shows the assignment of signals to the CN13 connector. UM1855 Hardware layout and configuration
Found connector CN13 in table name
Processing vertical table...
Header row 1: ['CN13\nterminal', 'NFC line name', 'MCU port', 'Function']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['lanimret\n31NC', 'eman enil CFN', 'trop UCM', 'noitcnuF']
Connector mapping: {}
Processing row: ['1', 'NFC_IRQOUTN or\nUART_TX', 'PB7', 'Interrupt output for NFC device\nConnected to STM32L476ZG UART RX']
Processing row: ['2', 'NFC_IRQINN or\nUART_RX', 'PB6', 'Interrupt input for NFC device\nConnected to STM32L476ZG UART TX']
Processing row: ['3', 'NFC_NSS', 'PF11', 'SPI slave select']
Processing row: ['4', 'NFC_MISO', 'PB14', 'SPI data, slave output']
Processing row: ['5', 'NFC_MOSI', 'PB15', 'SPI data, slave input']
Processing row: ['6', 'NFC_SCK', 'PB13', 'SPI serial clock']
Processing row: ['7', '+3V3', '-', 'Main power supply/power supply for RF drivers']
Processing row: ['8', 'GND', '-', 'Ground']
Processing page 54
Processing page 55
Processing table 1
Text before table: to STPMS2L + Figure 14. Power measurement principle schematic diagram UM1855 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing table 2
Text before table: ~ measurement - for current differential input 1 AC source "Current" Shunt resistor to STPMS2L + Figure 14. Power measurement principle schematic diagram UM1855 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing table 3
Text before table: ~ measurement - for current differential input 1 AC source "Current" Shunt resistor to STPMS2L + Figure 14. Power measurement principle schematic diagram UM1855 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing page 56
Processing table 1
Text before table: (cid:38)(cid:21)(cid:26) (cid:38)(cid:21)(cid:25) Figure 15. STPMS2L power metering schematic diagram Hardware layout and configuration UM1855
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['(cid:21)']
Processing table 2
Text before table: (cid:42)(cid:49)(cid:39) (cid:57)(cid:39)(cid:39) STPMS2 power metering (cid:38)(cid:21)(cid:26) (cid:38)(cid:21)(cid:25) Figure 15. STPMS2L power metering schematic diagram Hardware layout and configuration UM1855
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['']
Processing row: ['(cid:53)(cid:21)(cid:25)\n(cid:20)(cid:46)']
Processing table 3
Text before table: (cid:20)(cid:46) (cid:38)(cid:49)(cid:23) (cid:53)(cid:21)(cid:25) (cid:38)(cid:44)(cid:51) (cid:39)(cid:36)(cid:55)(cid:81) (cid:25) (cid:20)(cid:25) (cid:38)(cid:36)(cid:39)(cid:39)(cid:57) (cid:36)(cid:39)(cid:39)(cid:57) (cid:42)(cid:49)(cid:39) (cid:42)(cid:37)(cid:57) (cid:38)(cid:38)(cid:57) (cid:54)(cid:55)(cid:51)(cid:48)(cid:54)(cid:21)(cid:47)(cid:16)(cid:51)(cid:56)(cid:53) (cid:56)(cid:22) (cid:41)(cid:88)(cid:20) (cid:42)(cid:49)(cid:39) (cid:86)(cid:75)(cid:88)(cid:81)(cid:87) (cid:21) (cid:22) (cid:23) (cid:20) (cid:70)(cid:88)(cid:85)(cid:85)(cid:72)(cid:81)(cid:87)(cid:3) (cid:21)(cid:21)(cid:38) (cid:20)(cid:19)(cid:19)(cid:81)(cid:41) (cid:20)(cid:88)(cid:41) (cid:42)(cid:49)(cid:39) (cid:57)(cid:39)(cid:39) STPMS2 power metering (cid:38)(cid:21)(cid:26) (cid:38)(cid:21)(cid:25) Figure 15. STPMS2L power metering schematic diagram Hardware layout and configuration UM1855
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['']
Processing row: ['']
Processing row: ['']
Processing table 4
Text before table: (cid:40)(cid:91)(cid:83)(cid:82)(cid:86)(cid:72)(cid:71)(cid:3) (cid:20)(cid:46) (cid:38)(cid:49)(cid:23) (cid:53)(cid:21)(cid:25) (cid:38)(cid:44)(cid:51) (cid:39)(cid:36)(cid:55)(cid:81) (cid:25) (cid:20)(cid:25) (cid:38)(cid:36)(cid:39)(cid:39)(cid:57) (cid:36)(cid:39)(cid:39)(cid:57) (cid:42)(cid:49)(cid:39) (cid:42)(cid:37)(cid:57) (cid:38)(cid:38)(cid:57) (cid:54)(cid:55)(cid:51)(cid:48)(cid:54)(cid:21)(cid:47)(cid:16)(cid:51)(cid:56)(cid:53) (cid:56)(cid:22) (cid:41)(cid:88)(cid:20) (cid:42)(cid:49)(cid:39) (cid:86)(cid:75)(cid:88)(cid:81)(cid:87) (cid:21) (cid:22) (cid:23) (cid:20) (cid:70)(cid:88)(cid:85)(cid:85)(cid:72)(cid:81)(cid:87)(cid:3) (cid:21)(cid:21)(cid:38) (cid:20)(cid:19)(cid:19)(cid:81)(cid:41) (cid:20)(cid:88)(cid:41) (cid:42)(cid:49)(cid:39) (cid:57)(cid:39)(cid:39) STPMS2 power metering (cid:38)(cid:21)(cid:26) (cid:38)(cid:21)(cid:25) Figure 15. STPMS2L power metering schematic diagram Hardware layout and configuration UM1855
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['(cid:53)(cid:21)(cid:26) (cid:28)(cid:21)(cid:38)\n(cid:20)(cid:46)\n(cid:41)(cid:88)(cid:26)(cid:17)(cid:23)\n(cid:42)(cid:49)(cid:39)', None, '']
Processing row: ['(cid:53)(cid:21)(cid:26) (cid:28)(cid:21)(cid:38)\n(cid:20)(cid:46)\n(cid:41)(cid:88)(cid:26)(cid:17)(cid:23)\n(cid:42)(cid:49)(cid:39)', '(cid:53)(cid:21)(cid:26)\n(cid:20)(cid:46)', '']
Processing table 5
Text before table: (cid:40)(cid:91)(cid:83)(cid:82)(cid:86)(cid:72)(cid:71)(cid:3) (cid:20)(cid:46) (cid:38)(cid:49)(cid:23) (cid:53)(cid:21)(cid:25) (cid:38)(cid:44)(cid:51) (cid:39)(cid:36)(cid:55)(cid:81) (cid:25) (cid:20)(cid:25) (cid:38)(cid:36)(cid:39)(cid:39)(cid:57) (cid:36)(cid:39)(cid:39)(cid:57) (cid:42)(cid:49)(cid:39) (cid:42)(cid:37)(cid:57) (cid:38)(cid:38)(cid:57) (cid:54)(cid:55)(cid:51)(cid:48)(cid:54)(cid:21)(cid:47)(cid:16)(cid:51)(cid:56)(cid:53) (cid:56)(cid:22) (cid:41)(cid:88)(cid:20) (cid:42)(cid:49)(cid:39) (cid:86)(cid:75)(cid:88)(cid:81)(cid:87) (cid:21) (cid:22) (cid:23) (cid:20) (cid:70)(cid:88)(cid:85)(cid:85)(cid:72)(cid:81)(cid:87)(cid:3) (cid:21)(cid:21)(cid:38) (cid:20)(cid:19)(cid:19)(cid:81)(cid:41) (cid:20)(cid:88)(cid:41) (cid:42)(cid:49)(cid:39) (cid:57)(cid:39)(cid:39) STPMS2 power metering (cid:38)(cid:21)(cid:26) (cid:38)(cid:21)(cid:25) Figure 15. STPMS2L power metering schematic diagram Hardware layout and configuration UM1855
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing page 57
Processing table 1
Text before table: VDD Figure 16. Temperature measurement principle schematic diagram UM1855 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing table 2
Text before table: to STPMS2L + 3.3k(cid:159) Biasing resistor VDD Figure 16. Temperature measurement principle schematic diagram UM1855 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing table 3
Text before table: measurement 100(cid:159) 1% - Shunt resistor for current differential input 1 "Current" to STPMS2L + 3.3k(cid:159) Biasing resistor VDD Figure 16. Temperature measurement principle schematic diagram UM1855 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing page 58
Processing table 1
Text before table: Figure 17. Schematic diagram of the analog part of IDD measurement and 4. For allowing the IDD measurement, the jumper in the JP11 header must short its terminals 3 Section 6.30.4. compensated through a calibration procedure detailed in current consumption of the MCU. This offset does not need to be precise. Any dispersion is mV is created at the output, at zero negative power supply, a positive offset of about 220 amplifier, the output voltage might theoretically become negative. To avoid the need for a Even with precision resistors R136, R125, R129, and R132 to set the gain of the differential µA. 30 V is about for every µA of MCU power consumption. The full-scale range, with VDD at 1.8 Ω. It makes the voltage on terminal 8 of U15 increase by approximately 50 mV state, is 1001 The resistance formed with the series of R135 and R123, when T2 is in a high-impedance mA of supply current. the U15C output, terminal 8 of U15 represents every 1 mV at operational amplifier device U15, TSZ124. The gain is set to 50, so an additional 50 The differential amplifier uses three stages U15B, U15C, and U15D of the quadruple Dynamic-Run mode, the latter in Low-power mode. R135 and R123. The former state is used for measuring the current consumption in Hardware layout and configuration UM1855
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing table 2
Text before table: path measurement bypass path current 3K6 0.1% 13 14 R125 12 TSZ124IPT 180K 0.1% U15D FDC606P R132 6 2 amplifier 1 D Shunt_x1000 3 5 9 differential 1K[1%] G 8 R123 10 TSZ124IPT 4 shunts U15C S T2 1[1%] R135 3K6 0.1% 180K 0.1% 6 7 R136 R129 5 TSZ124IPT U15B GND GND direction GND Current 100nF 11 VDD C144 1K 2 R124 V- 1 V+ 3 TSZ124IPT supply 4 GND U15A 22K power R128 VDD from 100nF close from TSZ124 part C75 decoupling capacitor +5V Figure 17. Schematic diagram of the analog part of IDD measurement and 4. For allowing the IDD measurement, the jumper in the JP11 header must short its terminals 3 Section 6.30.4. compensated through a calibration procedure detailed in current consumption of the MCU. This offset does not need to be precise. Any dispersion is mV is created at the output, at zero negative power supply, a positive offset of about 220 amplifier, the output voltage might theoretically become negative. To avoid the need for a Even with precision resistors R136, R125, R129, and R132 to set the gain of the differential µA. 30 V is about for every µA of MCU power consumption. The full-scale range, with VDD at 1.8 Ω. It makes the voltage on terminal 8 of U15 increase by approximately 50 mV state, is 1001 The resistance formed with the series of R135 and R123, when T2 is in a high-impedance mA of supply current. the U15C output, terminal 8 of U15 represents every 1 mV at operational amplifier device U15, TSZ124. The gain is set to 50, so an additional 50 The differential amplifier uses three stages U15B, U15C, and U15D of the quadruple Dynamic-Run mode, the latter in Low-power mode. R135 and R123. The former state is used for measuring the current consumption in Hardware layout and configuration UM1855
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['1 2 3 4', '', '']
Processing page 59
Processing table 1
Text before table: 4 VDD 1 D 3 5 G 37C Fu1 SN74LVC1G66DCKT 100nF GND VCC VDD 3 5 T3 4 S C 10K C74 4 VDD I/O O/I IDD_Measurement PA5 1 2 8 U13 R122 TSZ124IPT U15C Figure 18. Schematic diagram of logic part of Low-power mode IDD measurement Figure 18 shows the corresponding schematic diagram. and the transistor T3. time and control events during this state. It consists of the U14 counter, the U16 inverter, microcontroller must transit through one of its Low-power modes, extra logic is required to microcontroller in its Dynamic-Run mode. As, between the start and end event, the The measurement of Low-power mode current consumption starts and ends with the capacitor. sample-and-hold (S&H) circuit is built with a U13 switch, R122 resistor, and C73 sampling circuit, which the microcontroller exploits later, when back in Dynamic-Run mode. The by the microcontroller when in Low-power mode needs to be held by a sample-and-hold Dynamic-Run mode. This is the reason why, a voltage representing the current consumed The target microcontroller can only carry out actions for measuring a voltage when in 6.30.2 Low-power mode IDD measurement principle - logic part UM1855 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['6']
Processing page 60
Processing table 1
Text before table: measurement process. Figure 19 illustrates the timing of the Low-power mode current consumption high. measurement process end with the microcontroller setting the IDD_CNT_EN signal back microcontroller supply current in its Dynamic-Run mode. Phase 3 and the whole measurement circuit is back to the Low-sensitivity mode adapted for measuring the at the same time as the Q13 goes high. As a consequence, the analog part of the IDD Low-power mode, using the ADC port PA5, and stored. The Q12 port transits to a low state measures the voltage on C73 representing the current that the MCU formerly consumed in measured. The MCU transits from Low-power mode to Dynamic-Run mode. The MCU change state, to signal to the MCU that the voltage on C73 is now ready for being across C73 to hold. The same event causes the IDD_WAKEUP signal for the MCU to setting the U13 path between ports O/I and I/O to a nonconductive state, for the voltage it represents the current consumed by the MCU in Low-power mode. Phase 3 starts by The MCU is in Low-power mode. The voltage across the C73 capacitor is now stabilized so Phase 3 - exiting Low-power mode, measurement, and end Hardware layout and configuration UM1855
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['Start low-power IDD Hold low-power IDD sample;\nAction by logic\nsampling Wake MCU up\nAction by MCU Start measurement End\nprocess process\nMCU operating mode Run Low-power Run\nIDD_CNT_EN\nIDD measurement process in progress\nU7 (MCU) port PB15\nLOW_POWER_EN\nhigh IDD range low IDD range high IDD range\nU14 (counter) port Q12\nIDD_WAKEUP\nU14 (counter) port Q13\nIDD_WAKEUP\nS&H switch U13 closed U13 open\nU16 (inverter) terminal 6\nPhase 1 Phase 2 Phase 3\n~150 ms ~150 ms\nMSv36968V1']
Processing table 2
Text before table: process process Action by MCU measurement Start End sampling Wake MCU up Action by logic Start low-power IDD Hold low-power IDD sample; Figure 19. Low-power mode IDD measurement timing measurement process. Figure 19 illustrates the timing of the Low-power mode current consumption high. measurement process end with the microcontroller setting the IDD_CNT_EN signal back microcontroller supply current in its Dynamic-Run mode. Phase 3 and the whole measurement circuit is back to the Low-sensitivity mode adapted for measuring the at the same time as the Q13 goes high. As a consequence, the analog part of the IDD Low-power mode, using the ADC port PA5, and stored. The Q12 port transits to a low state measures the voltage on C73 representing the current that the MCU formerly consumed in measured. The MCU transits from Low-power mode to Dynamic-Run mode. The MCU change state, to signal to the MCU that the voltage on C73 is now ready for being across C73 to hold. The same event causes the IDD_WAKEUP signal for the MCU to setting the U13 path between ports O/I and I/O to a nonconductive state, for the voltage it represents the current consumed by the MCU in Low-power mode. Phase 3 starts by The MCU is in Low-power mode. The voltage across the C73 capacitor is now stabilized so Phase 3 - exiting Low-power mode, measurement, and end Hardware layout and configuration UM1855
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: [None, 'rement process in progress', None]
Processing row: ['high IDD range', '', 'high IDD range']
Processing row: ['high IDD range', 'low IDD range', 'high IDD range']
Processing row: ['', 'low IDD range', '']
Processing row: ['', 'low IDD range', 'U13 open']
Processing row: ['', '', 'U13 open']
Processing page 61
Processing table 1
Text before table: Table 34. JP11 jumper settings during IDD measurement with calibration out measured offset = V - V V out number representing the MCU supply current as The software computes a V • offset differential amplifier offset. V measured value obtained corresponds to the sum of the MCU supply current and the V Run Low-power mode IDD measurement as described in Section 6.30.2. The • supply current now passes through the shunt resistor. from terminals 1 and 2 of JP11. The MCU supply has not been interrupted and the On JP11, add a second jumper to short terminals 3 and 4. Then remove the jumper • value measured corresponds to the offset of the differential amplifier. offset Run Low-power mode IDD measurement as described in Section 6.30.2. The V • shunt resistor is now zero. On JP11, short terminals 1 and 2 and open terminals 3 and 4. The current through the • Calibration procedure and current measurement compensation steps: an appropriate setting of jumpers in the JP11 jumper header. measured number. Setting the current through the shunt resistor to zero is reached through are then compensated for offset, by subtracting the now-known offset number from the the shunt resistor is zero. The current consumption values measured by the microcontroller The calibration procedure consists in measuring the offset voltage when the current through UM1855 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['JP11', 'JP11\n1 2 3 4', 'Configuration used to measure V .\noffset\nJP11 in VDD position\nSTM32L476ZG supply current does not flow through the shunt\nresistor.']
Detected connector: JP11 at position 0
Detected connector: JP11 at position 1
Detected connector: JP11 at position 2
Processing row: ['JP11', 'JP11\n1 2 3 4', 'Configuration to transit from direct to shunted supply to\nSTM32L476ZG, without ever interrupting the MCU supply.']
Detected connector: JP11 at position 0
Detected connector: JP11 at position 1
Processing row: ['JP11', 'JP11\n1 2 3 4', 'Default setting.\nConfiguration used to measure the MCU supply current.\nJP11 in IDD position\nSTM32L476ZG supply current flows through the shunt resistor.']
Detected connector: JP11 at position 0
Detected connector: JP11 at position 1
Detected connector: JP11 at position 2
Processing table 2
Text before table: Configuration to transit from direct to shunted supply to 1 2 3 4 JP11 resistor. STM32L476ZG supply current does not flow through the shunt 1 2 3 4 JP11 in VDD position offset . Configuration used to measure V JP11 Jumper Setting Description Table 34. JP11 jumper settings during IDD measurement with calibration out measured offset = V - V V out number representing the MCU supply current as The software computes a V • offset differential amplifier offset. V measured value obtained corresponds to the sum of the MCU supply current and the V Run Low-power mode IDD measurement as described in Section 6.30.2. The • supply current now passes through the shunt resistor. from terminals 1 and 2 of JP11. The MCU supply has not been interrupted and the On JP11, add a second jumper to short terminals 3 and 4. Then remove the jumper • value measured corresponds to the offset of the differential amplifier. offset Run Low-power mode IDD measurement as described in Section 6.30.2. The V • shunt resistor is now zero. On JP11, short terminals 1 and 2 and open terminals 3 and 4. The current through the • Calibration procedure and current measurement compensation steps: an appropriate setting of jumpers in the JP11 jumper header. measured number. Setting the current through the shunt resistor to zero is reached through are then compensated for offset, by subtracting the now-known offset number from the the shunt resistor is zero. The current consumption values measured by the microcontroller The calibration procedure consists in measuring the offset voltage when the current through UM1855 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing page 62
Processing table 1
Text before table: support Table 35. RS-232 D-sub (DE-9M) connector (CN9) with HW flow control and ISP MS30720V1 Figure 20. RS-232 D-sub (DE-9M) 9-pole connector (front view) 7.1 RS-232 D-sub male connector (CN9) 7 Connectors Connectors UM1855
Found connector CN9 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Terminal', 'Terminal name', 'Terminal', 'Description']
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [3]
Skipping position 3 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['lanimreT', 'eman lanimreT', 'lanimreT', 'noitpircseD']
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['1', 'NC', '6', 'Bootloader_BOOT0']
Processing row: ['2', 'RS232_RX (PB7)', '7', 'NC']
Processing row: ['3', 'RS232_TX (PG12)', '8', 'Bootloader_RESET']
Processing row: ['4', 'NC', '9', 'NC']
Processing row: ['5', 'GND', '-', '-']
Processing page 63
Processing table 1
Text before table: Table 36. LCD daughterboard connectors (CN11 and CN14) Table 36 shows the signal assignment to terminals. CN14 open. Daughterboards plugging into CN11 and CN14 must keep the even terminals of CN11 and CN14 pins (the row of pin 1) when no daughterboard is plugged in. STM32L476ZG ports routed to these two connectors can be accessed on odd CN11 and 1 and CN14 pin 1 is 700 mils (17.78 mm). Evaluation boards. The width between CN11 pin standardization allows the development of daughterboards that can be used with multiple terminal assignment are kept for several STMicroelectronics MCU Evaluation boards. This daughterboard MB979. The type of connectors, their mutual orientation, distance, and Two 48-pin male headers (CN11 and CN14) are used to connect to the LCD glass module 7.3 LCD daughterboard connectors (CN11 and CN14) UM1855 Connectors
Found connector CN11 in table name
Processing vertical table...
Header row 1: ['CN11', None, 'CN14', None]
Header row 2: ['Odd pin', 'MCU port', 'Odd pin', 'MCU port']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['CN11', 'CN11', 'CN14', 'CN14']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['11NC', '11NC', '41NC', '41NC']
Reversed Header row 2: ['nip ddO', 'trop UCM', 'nip ddO', 'trop UCM']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['11NC', '11NC', '41NC', '41NC']
Connector mapping: {}
Processing row: ['1', 'PA9', '1', 'PD2']
Processing row: ['3', 'PA8', '3', 'PC12']
Processing row: ['5', 'PA10', '5', 'PC11']
Processing row: ['7', 'PB9', '7', 'PC10']
Processing row: ['9', 'PB11', '9', 'PB7']
Processing row: ['11', 'PB10', '11', 'PC4']
Processing row: ['13', 'PB5', '13', 'PC5']
Processing row: ['15', 'PB14', '15', 'PC6']
Processing row: ['17', 'PB13', '17', 'PC7']
Processing row: ['19', 'PB12', '19', 'PC8']
Processing row: ['21', 'PA15', '21', 'PC9']
Processing row: ['23', 'PB8', '23', 'PD8']
Processing row: ['25', 'PB15', '25', 'PD9']
Processing row: ['27', 'PC2', '27', 'PD10']
Processing row: ['29', 'PC1', '29', 'PD11']
Processing row: ['31', 'PC0', '31', 'PD12']
Processing row: ['33', 'PA3', '33', 'PD13']
Processing row: ['35', 'PA2', '35', 'PD14']
Processing row: ['37', 'PB0', '37', 'PD15']
Processing row: ['39', 'PA7', '39', 'PE0']
Processing row: ['41', 'PA6', '41', 'PE1']
Processing row: ['43', 'PB4', '43', 'PE2']
Processing page 64
Processing table 1
Text before table: Table 36. LCD daughterboard connectors (CN11 and CN14) (continued) Connectors UM1855
Found connector CN11 in table name
Processing vertical table...
Header row 1: ['CN11', None, 'CN14', None]
Header row 2: ['Odd pin', 'MCU port', 'Odd pin', 'MCU port']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['CN11', 'CN11', 'CN14', 'CN14']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['11NC', '11NC', '41NC', '41NC']
Reversed Header row 2: ['nip ddO', 'trop UCM', 'nip ddO', 'trop UCM']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['11NC', '11NC', '41NC', '41NC']
Connector mapping: {}
Processing row: ['45', 'PB3', '45', 'PE3']
Processing row: ['47', 'PB1', '47', 'PA1']
Processing table 2
Text before table: Table 37. Daughterboard extension connector (CN6) 7.4 Extension connectors (CN6 and CN7) 47 PB1 47 PA1 45 PB3 45 PE3 Odd pin MCU port Odd pin MCU port CN11 CN14 Table 36. LCD daughterboard connectors (CN11 and CN14) (continued) Connectors UM1855
Found connector CN6 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative\nFunctions', 'How to disconnect Alternative functions to\nuse on the extension connector']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN6 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN6'}}
Processing row: ['1', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['3', 'PG6', 'CODEC_INT,\nMC_ICL_Shutout', 'Remove R35, Open SB5']
Assigned pin name from 'Name' column: PG6 to connector CN6
Processing row: ['5', 'PA13', 'TMS/SWDIO', 'Do not use Trace connector (CN12) and JTAG\nconnector (CN15)']
Assigned pin name from 'Name' column: PA13 to connector CN6
Processing row: ['7', 'PA12', 'USBOTG_DP', 'Remove R4']
Assigned pin name from 'Name' column: PA12 to connector CN6
Processing row: ['9', 'PG8', 'LPUART_RX_3V3', 'Remove R158, R188']
Assigned pin name from 'Name' column: PG8 to connector CN6
Processing row: ['11', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['13', 'PG2', 'A12', 'Remove R18 to deselect SRAM U2\nRemove R43 to deselect flash memory U5']
Assigned pin name from 'Name' column: PG2 to connector CN6
Processing row: ['15', 'PD3', 'DFSDM_DATIN1', 'Remove R23']
Assigned pin name from 'Name' column: PD3 to connector CN6
Processing row: ['17', 'PD0', 'D2', 'Remove R18 to deselect SRAM U2\nRemove R43 to deselect flash memory U5']
Assigned pin name from 'Name' column: PD0 to connector CN6
Processing row: ['19', 'PD5', 'FMC_NWE', 'Cannot be disconnected from SRAM and flash\nmemory, but is an input for SRAM and flash\nmemory']
Assigned pin name from 'Name' column: PD5 to connector CN6
Processing row: ['21', 'PG10', 'LCD_NE3', 'Cannot be disconnected from TFT LCD level\nshifters U21 and U22, but is an input for TFT\nLCD.']
Assigned pin name from 'Name' column: PG10 to connector CN6
Processing row: ['23', 'PD7', 'FMC_NE1', 'Remove R18']
Assigned pin name from 'Name' column: PD7 to connector CN6
Processing row: ['25', 'PF0', 'A0', 'Remove R18 to deselect SRAM U2\nRemove R43 to deselect flash memory U5']
Assigned pin name from 'Name' column: PF0 to connector CN6
Processing row: ['27', 'PG11', 'USART1_CTS_3V3', 'Remove R93']
Assigned pin name from 'Name' column: PG11 to connector CN6
Processing row: ['29', 'PG13', 'I2C_SDA', 'Remove R58']
Assigned pin name from 'Name' column: PG13 to connector CN6
Processing row: ['31', 'PG12', 'USART1_RTS', 'Remove R116']
Assigned pin name from 'Name' column: PG12 to connector CN6
Processing row: ['33', 'PG14', 'I2C_SCL', 'Remove R61']
Assigned pin name from 'Name' column: PG14 to connector CN6
Processing row: ['35', 'PG15', 'IOExpander_INT', 'Remove R228']
Assigned pin name from 'Name' column: PG15 to connector CN6
Processing row: ['37', 'PF4', 'A4', 'Remove R18 to deselect SRAM U2\nRemove R43 to deselect flash memory U5']
Assigned pin name from 'Name' column: PF4 to connector CN6
Processing page 65
Processing table 1
Text before table: Table 37. Daughterboard extension connector (CN6) (continued) UM1855 Connectors
Found connector CN6 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative\nFunctions', 'How to disconnect Alternative functions to\nuse on the extension connector']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN6 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN6'}}
Processing row: ['39', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['2', '+3V3', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['4', 'PG7', 'LPUART_TX', 'Remove R119, R189']
Assigned pin name from 'Name' column: PG7 to connector CN6
Processing row: ['6', 'PA11', 'USBOTG_DM', 'Remove R3']
Assigned pin name from 'Name' column: PA11 to connector CN6
Processing row: ['8', 'PA14', 'TCK/SWCLK', 'Do not use Trace connector (CN12) and JTAG\nconnector (CN15)']
Assigned pin name from 'Name' column: PA14 to connector CN6
Processing row: ['10', 'PG5', 'A15', 'Remove R18 to deselect SRAM U2\nRemove R43 to deselect flash memory U5']
Assigned pin name from 'Name' column: PG5 to connector CN6
Processing row: ['12', 'PG3', 'A13', 'Remove R18 to deselect SRAM U2\nRemove R43 to deselect flash memory U5']
Assigned pin name from 'Name' column: PG3 to connector CN6
Processing row: ['14', 'PG4', 'A14', 'Remove R18 to deselect SRAM U2\nRemove R43 to deselect flash memory U5']
Assigned pin name from 'Name' column: PG4 to connector CN6
Processing row: ['16', 'PD1', 'D3', 'Remove R18 to deselect SRAM U2\nRemove R43 to deselect flash memory U5']
Assigned pin name from 'Name' column: PD1 to connector CN6
Processing row: ['18', 'PD4', 'FMC_NOE', 'Remove R18 to deselect SRAM U2\nRemove R43 to deselect flash memory U5']
Assigned pin name from 'Name' column: PD4 to connector CN6
Processing row: ['20', 'PG9', 'FMC_NE2', 'Remove R43']
Assigned pin name from 'Name' column: PG9 to connector CN6
Processing row: ['22', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['24', 'PD6', 'SAI1_SDA,\nFMC_NWAIT', 'Remove R53, open SB10']
Assigned pin name from 'Name' column: PD6 to connector CN6
Processing row: ['26', 'PF1', 'A1', 'Remove R18 to deselect SRAM U2\nRemove R43 to deselect flash memory U5']
Assigned pin name from 'Name' column: PF1 to connector CN6
Processing row: ['28', 'D5V', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['30', 'PC13', 'Wake-up', 'Remove R244']
Assigned pin name from 'Name' column: PC13 to connector CN6
Processing row: ['32', 'PF2', 'A2', 'Remove R18 to deselect SRAM U2\nRemove R43 to deselect flash memory U5']
Assigned pin name from 'Name' column: PF2 to connector CN6
Processing row: ['34', 'PF3', 'A3', 'Remove R18 to deselect SRAM U2\nRemove R43 to deselect flash memory U5']
Assigned pin name from 'Name' column: PF3 to connector CN6
Processing row: ['36', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN6
Processing row: ['38', 'PF5', 'A5', 'Remove R18 to deselect SRAM U2\nRemove R43 to deselect flash memory U5']
Assigned pin name from 'Name' column: PF5 to connector CN6
Processing row: ['40', 'PB6', 'USART1_TX', 'Remove R118']
Assigned pin name from 'Name' column: PB6 to connector CN6
Processing table 2
Text before table: Table 38. Daughterboard extension connector (CN7) 40 PB6 USART1_TX Remove R118 Remove R43 to deselect flash memory U5 38 PF5 A5 Remove R18 to deselect SRAM U2 36 GND - - Remove R43 to deselect flash memory U5 34 PF3 A3 Remove R18 to deselect SRAM U2 Remove R43 to deselect flash memory U5 32 PF2 A2 Remove R18 to deselect SRAM U2 30 PC13 Wake-up Remove R244 28 D5V - - Remove R43 to deselect flash memory U5 26 PF1 A1 Remove R18 to deselect SRAM U2 FMC_NWAIT 24 PD6 Remove R53, open SB10 SAI1_SDA, 22 GND - - 20 PG9 FMC_NE2 Remove R43 Remove R43 to deselect flash memory U5 18 PD4 FMC_NOE Remove R18 to deselect SRAM U2 Remove R43 to deselect flash memory U5 16 PD1 D3 Remove R18 to deselect SRAM U2 Remove R43 to deselect flash memory U5 14 PG4 A14 Remove R18 to deselect SRAM U2 Remove R43 to deselect flash memory U5 12 PG3 A13 Remove R18 to deselect SRAM U2 Remove R43 to deselect flash memory U5 10 PG5 A15 Remove R18 to deselect SRAM U2 connector (CN15) 8 PA14 TCK/SWCLK Do not use Trace connector (CN12) and JTAG 6 PA11 USBOTG_DM Remove R3 4 PG7 LPUART_TX Remove R119, R189 2 +3V3 - - 39 GND - - Functions use on the extension connector Pin Description Alternative How to disconnect Alternative functions to Table 37. Daughterboard extension connector (CN6) (continued) UM1855 Connectors
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative\nFunctions', 'How to disconnect Alternative functions to\nuse on the extension connector']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}}
Processing row: ['1', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['3', 'PE14', 'D11', '-']
Assigned pin name from 'Name' column: PE14 to connector GENERAL1
Processing page 66
Processing table 1
Text before table: Table 38. Daughterboard extension connector (CN7) (continued) Connectors UM1855
Found connector CN7 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative\nFunctions', 'How to disconnect Alternative functions to\nuse on the extension connector']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN7 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN7'}}
Processing row: ['5', 'PE12', 'D9', '-']
Assigned pin name from 'Name' column: PE12 to connector CN7
Processing row: ['7', 'PE10', 'D7', '-']
Assigned pin name from 'Name' column: PE10 to connector CN7
Processing row: ['9', 'PE8', 'D5', '-']
Assigned pin name from 'Name' column: PE8 to connector CN7
Processing row: ['11', 'PG1', 'A11', '-']
Assigned pin name from 'Name' column: PG1 to connector CN7
Processing row: ['13', 'PB2', 'LED1,\nMC_DissipativeBrake', 'Remove R54, SB11']
Assigned pin name from 'Name' column: PB2 to connector CN7
Processing row: ['15', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Processing row: ['17', 'PF12', 'A6', '-']
Assigned pin name from 'Name' column: PF12 to connector CN7
Processing row: ['19', 'PF11', 'NFC_NSS', 'Do not connect the NFC daughterboard to\nconnector (CN13).']
Assigned pin name from 'Name' column: PF11 to connector CN7
Processing row: ['21', 'PE4', 'A20, TRACE_D1', 'Remove R84, SB40']
Assigned pin name from 'Name' column: PE4 to connector CN7
Processing row: ['23', 'PE5', 'A21, TRACE_D2', 'Remove R85, SB38']
Assigned pin name from 'Name' column: PE5 to connector CN7
Processing row: ['25', 'PC14', 'OSC32_IN', 'Remove R87, Close SB41']
Assigned pin name from 'Name' column: PC14 to connector CN7
Processing row: ['27', 'PF6', 'SAI1_SDB', 'Remove R105']
Assigned pin name from 'Name' column: PF6 to connector CN7
Processing row: ['29', 'PF9', 'SAI1_FSB,\nMC_PFC_sync', 'Remove R90, SB25']
Assigned pin name from 'Name' column: PF9 to connector CN7
Processing row: ['31', 'PF10', 'IDD_CNT_EN,\nMC_PFC_PWM', 'Remove R91, SB37']
Assigned pin name from 'Name' column: PF10 to connector CN7
Processing row: ['33', 'PH1', 'OSC_OUT', 'Remove R95, close SB23']
Assigned pin name from 'Name' column: PH1 to connector CN7
Processing row: ['35', 'PA5', 'IDD_Measurement', 'Remove R69']
Assigned pin name from 'Name' column: PA5 to connector CN7
Processing row: ['37', 'PA0', 'OpAmp1_INP,\nMC_EncA', 'Remove R83, SB35']
Assigned pin name from 'Name' column: PA0 to connector CN7
Processing row: ['39', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Processing row: ['2', 'PE15', 'D12', '-']
Assigned pin name from 'Name' column: PE15 to connector CN7
Processing row: ['4', 'PE13', 'D10', '-']
Assigned pin name from 'Name' column: PE13 to connector CN7
Processing row: ['6', 'PE11', 'D8', '-']
Assigned pin name from 'Name' column: PE11 to connector CN7
Processing row: ['8', 'PE9', 'D6', '-']
Assigned pin name from 'Name' column: PE9 to connector CN7
Processing row: ['10', 'PE7', 'D4', '-']
Assigned pin name from 'Name' column: PE7 to connector CN7
Processing row: ['12', 'PG0', 'A10', '-']
Assigned pin name from 'Name' column: PG0 to connector CN7
Processing row: ['14', 'PF15', 'A9', '-']
Assigned pin name from 'Name' column: PF15 to connector CN7
Processing row: ['16', 'PF14', 'A8', '-']
Assigned pin name from 'Name' column: PF14 to connector CN7
Processing row: ['18', 'PF13', 'A7', '-']
Assigned pin name from 'Name' column: PF13 to connector CN7
Processing row: ['20', 'BOOT0', 'BootLoader from\nUART', 'Remove JP8']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Processing row: ['22', 'PE6', 'A21, TRACE_D3', 'Remove R86, SB39']
Assigned pin name from 'Name' column: PE6 to connector CN7
Processing row: ['24', 'PC15', 'OSC32_OUT', 'Remove R88, close SB33']
Assigned pin name from 'Name' column: PC15 to connector CN7
Processing page 67
Processing table 1
Text before table: Table 38. Daughterboard extension connector (CN7) (continued) UM1855 Connectors
Found connector CN7 in table name
Processing vertical table...
Header row 1: ['Pin', 'Description', 'Alternative\nFunctions', 'How to disconnect Alternative functions to\nuse on the extension connector']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Detected connector: CN7 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN7'}}
Processing row: ['26', 'GND', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Processing row: ['28', 'PF7', 'SAI1_MCKB', 'Remove R106']
Assigned pin name from 'Name' column: PF7 to connector CN7
Processing row: ['30', 'PF8', 'SAI1_SCKB', 'Remove R89']
Assigned pin name from 'Name' column: PF8 to connector CN7
Processing row: ['32', 'RESET#', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Processing row: ['34', 'PH0', 'OSCIN', 'Remove crystal X2, C54, close SB24']
Assigned pin name from 'Name' column: PH0 to connector CN7
Processing row: ['36', 'PC3', 'VLCD', 'Remove R94']
Assigned pin name from 'Name' column: PC3 to connector CN7
Processing row: ['38', 'PA4', 'ADC_DAC', 'Remove R73']
Assigned pin name from 'Name' column: PA4 to connector CN7
Processing row: ['40', 'VDD', '-', '-']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN7
Processing page 68
Processing table 1
Text before table: Table 39. USB Type-B connector (CN17) Connectors UM1855
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['1', 'VBUS(power)', '4', 'GND']
Processing row: ['2', 'DM', '5,6', 'Shield']
Processing row: ['3', 'DP', '-', '-']
Processing table 2
Text before table: Table 40. JATG debugging connector (CN15) MS30722V2 10 8 6 4 2 20 18 16 14 12 9 7 5 3 19 17 15 13 11 1 Figure 23. JTAG debugging connector (CN15) top view 7.7 JTAG connector (CN15) 3 DP - - 2 DM 5,6 Shield 1 VBUS(power) 4 GND Terminal Description Terminal Description Table 39. USB Type-B connector (CN17) Connectors UM1855
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['1', 'VDD power', '2', 'VDD power']
Processing row: ['3', 'PB4', '4', 'GND']
Processing row: ['5', 'PA15', '6', 'GND']
Processing row: ['7', 'PA13', '8', 'GND']
Processing row: ['9', 'PA14', '10', 'GND']
Processing row: ['11', 'RTCK', '12', 'GND']
Processing row: ['13', 'PB3', '14', 'GND']
Processing row: ['15', 'RESET#', '16', 'GND']
Processing row: ['17', 'DBGRQ', '18', 'GND']
Processing row: ['19', 'DBGACK', '20', 'GND']
Processing page 69
Processing table 1
Text before table: Table 41. Trace debugging connector (CN12) MS30722V2 20 18 16 14 12 10 8 6 4 2 9 7 5 3 19 17 15 13 11 1 Figure 24. Trace debugging connector (CN12) top view 7.8 ETM trace debugging connector (CN12) UM1855 Connectors
Found connector CN12 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Terminal', 'Function / MCU port', 'Terminal', 'Function / MCU port']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['lanimreT', 'trop UCM / noitcnuF', 'lanimreT', 'trop UCM / noitcnuF']
Connector mapping: {}
Processing row: ['1', 'VDD power', '2', 'TMS/PA13']
Processing row: ['3', 'GND', '4', 'TCK/PA14']
Processing row: ['5', 'GND', '6', 'TDO/PB3']
Processing row: ['7', 'KEY', '8', 'TDI/PA15']
Processing row: ['9', 'GND', '10', 'RESET#']
Processing row: ['11', 'GND', '12', 'TraceCLK/PE2']
Processing row: ['13', 'GND', '14', 'TraceD0/PE3 or SWO/PB3']
Processing row: ['15', 'GND', '16', 'TraceD1/PE4 or nTRST/PB4']
Processing row: ['17', 'GND', '18', 'TraceD2/PE5']
Processing row: ['19', 'GND', '20', 'TraceD3/PE6']
Processing page 70
Processing table 1
Text before table: Evaluation board Figure 25. microSD™ card connector (CN18) 7.9 microSD™ card connector (CN18) Connectors UM1855
Found connector CN18 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['']
Connector mapping: {}
Processing row: ['']
Processing table 2
Text before table: Table 42. microSD™ card connector (CN18) MSv38995V1 card CN18 microSD Evaluation board Figure 25. microSD™ card connector (CN18) 7.9 microSD™ card connector (CN18) Connectors UM1855
Found connector CN18 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Terminal', 'Terminal name (MCU port)', 'Terminal', 'Terminal name (MCU port)']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['lanimreT', ')trop UCM( eman lanimreT', 'lanimreT', ')trop UCM( eman lanimreT']
Connector mapping: {}
Processing row: ['1', 'SDIO_D2 (PC10)', '6', 'Vss/GND']
Processing row: ['2', 'SDIO_D3 (PC11)', '7', 'SDIO_D0 (PC8)']
Processing row: ['3', 'SDIO_CMD (PD2)', '8', 'SDIO_D1 (PC9)']
Processing row: ['4', 'VDD', '9', 'GND']
Processing row: ['5', 'SDIO_CLK (PC12)', '10', 'MicroSDcard_detect (PA8)']
Processing page 71
Processing table 1
Text before table: Table 43. Analog input-output connector (CN8) UM1855 Connectors
Found connector CN8 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Terminal', 'Function / MCU port', 'Terminal', 'Function / MCU port']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['lanimreT', 'trop UCM / noitcnuF', 'lanimreT', 'trop UCM / noitcnuF']
Connector mapping: {}
Processing row: ['1', 'GND', '2', 'analog input-output PA4']
Processing table 2
Text before table: Table 44. RF-EEPROM daughterboard connector (CN3) MS30715V2 2 8 1 7 Figure 27. RF-EEPROM daughterboard connector (CN3) front view 7.11 RF-EEPROM daughterboard connector (CN3) 1 GND 2 analog input-output PA4 Terminal Function / MCU port Terminal Function / MCU port Table 43. Analog input-output connector (CN8) UM1855 Connectors
Found connector CN3 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Terminal', 'Terminal name (MCU port)', 'Terminal', 'Terminal name (MCU port)']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['lanimreT', ')trop UCM( eman lanimreT', 'lanimreT', ')trop UCM( eman lanimreT']
Connector mapping: {}
Processing row: ['1', 'I2C_SDA (PG13)', '5', '+3V3']
Processing row: ['2', 'NC', '6', 'NC']
Processing row: ['3', 'I2C_SCL (PG14)', '7', 'GND']
Processing row: ['4', 'EXT_RESET(PC6)', '8', '+5 V']
Processing page 72
Processing table 1
Text before table: Table 45. Motor control connector (CN2) Connectors UM1855
Found connector CN2 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['CN2\nterminal', 'Description', 'MCU port', 'CN2\nterminal', 'MCU port', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 5 in header_row_1
Pin name positions: [1, 5]
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 5 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['lanimret\n2NC', 'noitpircseD', 'trop UCM', 'lanimret\n2NC', 'trop UCM', 'noitpircseD']
Skipping position 1 in header_row_1 because it is a pin name position.
Skipping position 5 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['1', 'Emergency STOP', 'PC9', '2', '-', 'GND']
Processing row: ['3', 'PWM_1H', 'PC6', '4', '-', 'GND']
Processing row: ['5', 'PWM_1L', 'PA7', '6', '-', 'GND']
Processing row: ['7', 'PWM_2H', 'PC7', '8', '-', 'GND']
Processing row: ['9', 'PWM_2L', 'PB0', '10', '-', 'GND']
Processing row: ['11', 'PWM_3H', 'PC8', '12', '-', 'GND']
Processing row: ['13', 'PWM_3L', 'PB1', '14', 'PC5', 'BUS VOLTAGE']
Processing row: ['15', 'CURRENT A', 'PC0', '16', '-', 'GND']
Processing row: ['17', 'CURRENT B', 'PC1', '18', '-', 'GND']
Processing row: ['19', 'CURRENT C', 'PC2', '20', '-', 'GND']
Processing row: ['21', 'ICL Shutout', 'PG6', '22', '-', 'GND']
Processing row: ['23', 'DISSIPATIVE\nBRAKE', 'PB2', '24', 'PC4', 'PCD Ind Current']
Processing row: ['25', '+5V power', '-', '26', 'PA3', 'Heat sink\ntemperature']
Processing row: ['27', 'PFC SYNC', 'PF9', '28', '-', '3.3 V power']
Processing row: ['29', 'PFC PWM', 'PF10', '30', 'PB12', 'PFC Shut Down']
Processing row: ['31', 'Encoder A', 'PA0', '32', 'PA6', 'PFC Vac']
Processing row: ['33', 'Encoder B', 'PA1', '34', 'PA2', 'Encoder Index']
Processing table 2
Text before table: Table 46. USB OTG FS Micro-AB connector (CN1) MS36975V1 Figure 29. USB OTG FS Micro-AB connector (CN1) front view 7.13 USB OTG FS Micro-AB connector (CN1) 33 Encoder B PA1 34 PA2 Encoder Index 31 Encoder A PA0 32 PA6 PFC Vac 29 PFC PWM PF10 30 PB12 PFC Shut Down 27 PFC SYNC PF9 28 - 3.3 V power temperature 25 +5V power - 26 PA3 Heat sink BRAKE 23 PB2 24 PC4 PCD Ind Current DISSIPATIVE 21 ICL Shutout PG6 22 - GND 19 CURRENT C PC2 20 - GND 17 CURRENT B PC1 18 - GND 15 CURRENT A PC0 16 - GND 13 PWM_3L PB1 14 PC5 BUS VOLTAGE 11 PWM_3H PC8 12 - GND 9 PWM_2L PB0 10 - GND 7 PWM_2H PC7 8 - GND 5 PWM_1L PA7 6 - GND 3 PWM_1H PC6 4 - GND 1 Emergency STOP PC9 2 - GND terminal terminal MCU port Description Description MCU port CN2 CN2 Table 45. Motor control connector (CN2) Connectors UM1855
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['1', 'VBUS (PA9 & PB13)', '4', 'ID (PA10)']
Processing row: ['2', 'D- (PA11)', '5', 'GND']
Processing row: ['3', 'D+ (PA12)', '-', '-']
Processing page 73
Processing table 1
Text before table: Table 47. CAN D-sub (DE-9M) 9-pin male connector (CN5) MS30720V1 Figure 30. CAN D-sub (DE-9M) 9-pole male connector (CN5) front view 7.14 CAN D-sub male connector (CN5) UM1855 Connectors
Found connector CN5 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Terminal', 'Terminal name', 'Terminal', 'Terminal name']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['lanimreT', 'eman lanimreT', 'lanimreT', 'eman lanimreT']
Connector mapping: {}
Processing row: ['1,4,8,9', 'NC', '7', 'CANH']
Processing row: ['2', 'CANL', '3,5,6', 'GND']
Processing table 2
Text before table: Table 48. NFC terminal (CN13) assignment MSv36974V1 1 2 4 3 6 5 8 7 Figure 31. NFC female connector (CN13) top view 7.15 NFC connector (CN13) 2 CANL 3,5,6 GND 1,4,8,9 NC 7 CANH Terminal Terminal name Terminal Terminal name Table 47. CAN D-sub (DE-9M) 9-pin male connector (CN5) MS30720V1 Figure 30. CAN D-sub (DE-9M) 9-pole male connector (CN5) front view 7.14 CAN D-sub male connector (CN5) UM1855 Connectors
Found connector CN13 in table name
Processing vertical table...
Header row 1: ['CN13\nterminal', 'NFC signal', 'MCU port', 'Description']
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [3]
Detected connector: CN13 at position 0 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 3, 'name': 'CN13'}}
Processing row: ['1', 'NFC_IRQOUTN or\nUART_TX', 'PB7', 'Interrupt output for NFC\nConnected to STM32L476ZG UART RX']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['2', 'NFC_IRQINN or\nUART_RX', 'PB6', 'Interrupt input for CR95HF\nConnected to STM32L476ZG UART TX']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing page 74
Processing table 1
Text before table: Table 48. NFC terminal (CN13) assignment (continued) Connectors UM1855
Found connector CN13 in table name
Processing vertical table...
Header row 1: ['CN13\nterminal', 'NFC signal', 'MCU port', 'Description']
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [3]
Detected connector: CN13 at position 0 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 3, 'name': 'CN13'}}
Processing row: ['3', 'NFC_NSS', 'PF11', 'SPI slave select']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['4', 'NFC_MISO', 'PB14', 'SPI data, slave output']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['5', 'NFC_MOSI', 'PB15', 'SPI data, slave input']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['6', 'NFC_SCK', 'PB13', 'SPI serial clock']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['7', '+3V3', 'PB6', 'Main power supply/power supply for RF drivers']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing row: ['8', 'GND', 'PB7', 'Ground']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN13
Processing page 75
Processing table 1
Text before table: Example: PCB. Second sticker: board reference with revision and serial number, available on each • Product identification Product order code Example: main board featuring the target device. First sticker: product order code and product identification, generally placed on the • The stickers located on the top or bottom side of all PCBs provide product information: 8.1 Product marking 8 STM32L476G-EVAL board information UM1855 STM32L476G-EVAL board information
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['MBxxxx-Variant-yzz\nsyywwxxxxx', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['xxxxxwwyys\nzzy-tnairaV-xxxxBM', '']
Connector mapping: {}
Processing page 76
Processing table 1
Text before table: Table 49. Product history STM32L476G-EVAL 8.2 product history STM32L476G-EVAL board information UM1855
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Order\ncode', 'Product\nidentification', 'Product details', 'Product change\ndescription', 'Product limitations']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['edoc\nredrO', 'noitacifitnedi\ntcudorP', 'sliated tcudorP', 'noitpircsed\negnahc tcudorP', 'snoitatimil tcudorP']
Connector mapping: {}
Processing row: ['LAVE-G674L23MTS', 'STM32L476G-EVAL/', 'MCU:\n– STM32L476ZGT6U\nrevision “3, 4”', 'The product is delivered\nwith different versions of\nboards but with specific\nidentification on the\ninsert card.', 'No limitations except IrDA\nnot supported from\nMB1144-DEFAULT-C02']
Processing row: ['LAVE-G674L23MTS', 'STM32L476G-EVAL/', 'MCU errata sheet:\n– STM32L476xx/STM32L4\n86xx device limitations\n(ES0250)', 'The product is delivered\nwith different versions of\nboards but with specific\nidentification on the\ninsert card.', 'No limitations except IrDA\nnot supported from\nMB1144-DEFAULT-C02']
Processing row: ['LAVE-G674L23MTS', 'STM32L476G-EVAL/', 'Boards:\n– MB1144-DEFAULT-B02\nor MB1144-DEFAULT-\nC02\n(main board)\n– MB989/P-B02 or\nMB989/P-B03\n(TFT LCD daughterboard)\n– MB979-A01\n(LCD glass module\ndaughterboard)\n– MB1020-A02\n(dual-interface EEPROM\ndaughterboard)', 'The product is delivered\nwith different versions of\nboards but with specific\nidentification on the\ninsert card.', 'No limitations except IrDA\nnot supported from\nMB1144-DEFAULT-C02']
Processing row: ['LAVE-G674L23MTS', 'VA32L476G$AU1', 'MCU:\n– STM32L476ZGT6U\nrevision “4”', '– Packaging: plastic\nblister replaced by a\ncarton box\n– Main board and LCD\nglass module\ndaughterboard revision\nchanges', 'IrDA not supported']
Processing row: ['LAVE-G674L23MTS', 'VA32L476G$AU1', 'MCU errata sheet:\n– STM32L476xx/STM32L4\n86xx device limitations\n(ES0250)', '– Packaging: plastic\nblister replaced by a\ncarton box\n– Main board and LCD\nglass module\ndaughterboard revision\nchanges', 'IrDA not supported']
Processing row: ['LAVE-G674L23MTS', 'VA32L476G$AU1', 'Boards:\n– MB1144-DEFAULT-C04\n(main board)\n– MB989/P-C01\n(TFT LCD daughterboard)\n– MB979-A01\n(LCD glass module\ndaughterboard)\n– MB1020-A02\n(dual-interface EEPROM\ndaughterboard)', '– Packaging: plastic\nblister replaced by a\ncarton box\n– Main board and LCD\nglass module\ndaughterboard revision\nchanges', 'IrDA not supported']
Processing page 77
Processing table 1
Text before table: Table 50. Board revision history 8.3 Board revision history UM1855 STM32L476G-EVAL board information
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Board reference', 'Board variant and\nrevision', 'Board change\ndescription', 'Board limitations']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['ecnerefer draoB', 'noisiver\ndna tnairav draoB', 'noitpircsed\negnahc draoB', 'snoitatimil draoB']
Connector mapping: {}
Processing row: ['MB1144\n(main board)', 'DEFAULT-B02', 'Initial revision', 'No limitation']
Processing row: ['MB1144\n(main board)', 'DEFAULT-C02', 'PCB change to avoid\nissues with BGA and\nsilkscreen correction\nLD5/LD6 and removed\nIrDA feature (U11\nobsolete)', 'IrDA not supported']
Processing row: ['MB1144\n(main board)', 'DEFAULT-C04', 'Main components changed\nfor EOL (see BOM for\ndetails):\n– Several LEDs\nreferences\n– Memory U2 ISSI\nIS61WV102416BLL-\n10MLI replaced by ISSI\nIS61WV102416BLL-\n10MLI-TR\n– Memory U5 Micron\nM29W128GL70ZA6E\nreplaced by Micron\nMT28EW128ABA1LPC-\n0SIT\n– Memory U9 Micron\nN25Q256A13EF840E\nreplaced by Micron\nMT25QL256ABA1EW9-\n0SIT\n– Microphones MEMS\nU35, U36\nSTMicroelectronics\nMP34DT01TR replaced\nby STMicroelectronics\nIMP34DT05TR', 'IrDA not supported']
Processing row: ['MB989\n(TFT LCD daughterboard)', '/P-B02', 'Initial revision', 'No limitation']
Processing row: ['MB989\n(TFT LCD daughterboard)', '/P-B03', 'LCD reference changed\nand not fitted CN2', 'No limitation']
Processing row: ['MB989\n(TFT LCD daughterboard)', '/P-C01', 'Change SPI connection\nthrough three connectors\n(version S)', 'No limitation']
Processing row: ['MB979\n(LCD glass module\ndaughterboard)', '-A01', 'Initial revision', 'No limitation']
Processing row: ['MB1020\n(dual-interface EEPROM\ndaughterboard)', '-A02', 'Initial revision', 'No limitation']
Processing page 78
Processing page 79
Processing table 1
Text before table: Table 51. Document revision history 10 Revision history UM1855 Revision history
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['Date', 'Revision', 'Changes']
Processing page 80
Connector pin mappings before ensuring all pins: {'JP17': {}, '(CN6)': {}, 'CN6': {1: '// Pin not routed', 3: 'PG6', 5: 'PA13', 7: 'PA12', 9: 'PG8', 11: '// Pin not routed', 13: 'PG2', 15: 'PD3', 17: 'PD0', 19: 'PD5', 21: 'PG10', 23: 'PD7', 25: 'PF0', 27: 'PG11', 29: 'PG13', 31: 'PG12', 33: 'PG14', 35: 'PG15', 37: 'PF4', 39: '// Pin not routed', 2: '// Pin not routed', 4: 'PG7', 6: 'PA11', 8: 'PA14', 10: 'PG5', 12: 'PG3', 14: 'PG4', 16: 'PD1', 18: 'PD4', 20: 'PG9', 22: '// Pin not routed', 24: 'PD6', 26: 'PF1', 28: '// Pin not routed', 30: 'PC13', 32: 'PF2', 34: 'PF3', 36: '// Pin not routed', 38: 'PF5', 40: 'PB6'}, 'JP12': {}, 'JP10': {}, 'JP18': {}, '(CN17)': {}, 'CN17': {}, 'JP16': {}, 'CN23': {}, 'CN1': {}, 'P1': {}, 'P2': {}, 'CN11.': {}, 'CN14.': {}, 'CN11': {}, 'CN14': {}, 'JP11': {}, 'GENERAL1': {1: '// Pin not routed', 3: 'PE14'}, 'CN7': {5: 'PE12', 7: 'PE10', 9: 'PE8', 11: 'PG1', 13: 'PB2', 15: '// Pin not routed', 17: 'PF12', 19: 'PF11', 21: 'PE4', 23: 'PE5', 25: 'PC14', 27: 'PF6', 29: 'PF9', 31: 'PF10', 33: 'PH1', 35: 'PA5', 37: 'PA0', 39: '// Pin not routed', 2: 'PE15', 4: 'PE13', 6: 'PE11', 8: 'PE9', 10: 'PE7', 12: 'PG0', 14: 'PF15', 16: 'PF14', 18: 'PF13', 20: '// Pin not routed', 22: 'PE6', 24: 'PC15', 26: '// Pin not routed', 28: 'PF7', 30: 'PF8', 32: '// Pin not routed', 34: 'PH0', 36: 'PC3', 38: 'PA4', 40: '// Pin not routed'}, 'CN13': {1: '// Pin not routed', 2: '// Pin not routed', 3: '// Pin not routed', 4: '// Pin not routed', 5: '// Pin not routed', 6: '// Pin not routed', 7: '// Pin not routed', 8: '// Pin not routed'}}
Added missing pin 2 to connector GENERAL1 with '// Pin not routed'.
Added missing pin 1 to connector CN7 with '// Pin not routed'.
Added missing pin 3 to connector CN7 with '// Pin not routed'.
Connector pin mappings after ensuring all pins: {'JP17': {}, '(CN6)': {}, 'CN6': {1: '// Pin not routed', 3: 'PG6', 5: 'PA13', 7: 'PA12', 9: 'PG8', 11: '// Pin not routed', 13: 'PG2', 15: 'PD3', 17: 'PD0', 19: 'PD5', 21: 'PG10', 23: 'PD7', 25: 'PF0', 27: 'PG11', 29: 'PG13', 31: 'PG12', 33: 'PG14', 35: 'PG15', 37: 'PF4', 39: '// Pin not routed', 2: '// Pin not routed', 4: 'PG7', 6: 'PA11', 8: 'PA14', 10: 'PG5', 12: 'PG3', 14: 'PG4', 16: 'PD1', 18: 'PD4', 20: 'PG9', 22: '// Pin not routed', 24: 'PD6', 26: 'PF1', 28: '// Pin not routed', 30: 'PC13', 32: 'PF2', 34: 'PF3', 36: '// Pin not routed', 38: 'PF5', 40: 'PB6'}, 'JP12': {}, 'JP10': {}, 'JP18': {}, '(CN17)': {}, 'CN17': {}, 'JP16': {}, 'CN23': {}, 'CN1': {}, 'P1': {}, 'P2': {}, 'CN11.': {}, 'CN14.': {}, 'CN11': {}, 'CN14': {}, 'JP11': {}, 'GENERAL1': {1: '// Pin not routed', 3: 'PE14', 2: '// Pin not routed'}, 'CN7': {5: 'PE12', 7: 'PE10', 9: 'PE8', 11: 'PG1', 13: 'PB2', 15: '// Pin not routed', 17: 'PF12', 19: 'PF11', 21: 'PE4', 23: 'PE5', 25: 'PC14', 27: 'PF6', 29: 'PF9', 31: 'PF10', 33: 'PH1', 35: 'PA5', 37: 'PA0', 39: '// Pin not routed', 2: 'PE15', 4: 'PE13', 6: 'PE11', 8: 'PE9', 10: 'PE7', 12: 'PG0', 14: 'PF15', 16: 'PF14', 18: 'PF13', 20: '// Pin not routed', 22: 'PE6', 24: 'PC15', 26: '// Pin not routed', 28: 'PF7', 30: 'PF8', 32: '// Pin not routed', 34: 'PH0', 36: 'PC3', 38: 'PA4', 40: '// Pin not routed', 1: '// Pin not routed', 3: '// Pin not routed'}, 'CN13': {1: '// Pin not routed', 2: '// Pin not routed', 3: '// Pin not routed', 4: '// Pin not routed', 5: '// Pin not routed', 6: '// Pin not routed', 7: '// Pin not routed', 8: '// Pin not routed'}}
Excluding connector JP17 as all pins are '// Pin not routed'
Excluding connector (CN6) as all pins are '// Pin not routed'
Excluding connector JP12 as all pins are '// Pin not routed'
Excluding connector JP10 as all pins are '// Pin not routed'
Excluding connector JP18 as all pins are '// Pin not routed'
Excluding connector (CN17) as all pins are '// Pin not routed'
Excluding connector CN17 as all pins are '// Pin not routed'
Excluding connector JP16 as all pins are '// Pin not routed'
Excluding connector CN23 as all pins are '// Pin not routed'
Excluding connector CN1 as all pins are '// Pin not routed'
Excluding connector P1 as all pins are '// Pin not routed'
Excluding connector P2 as all pins are '// Pin not routed'
Excluding connector CN11. as all pins are '// Pin not routed'
Excluding connector CN14. as all pins are '// Pin not routed'
Excluding connector CN11 as all pins are '// Pin not routed'
Excluding connector CN14 as all pins are '// Pin not routed'
Excluding connector JP11 as all pins are '// Pin not routed'
Excluding connector CN13 as all pins are '// Pin not routed'
Connector pin mappings after filtering: {'CN6': {1: '// Pin not routed', 3: 'PG6', 5: 'PA13', 7: 'PA12', 9: 'PG8', 11: '// Pin not routed', 13: 'PG2', 15: 'PD3', 17: 'PD0', 19: 'PD5', 21: 'PG10', 23: 'PD7', 25: 'PF0', 27: 'PG11', 29: 'PG13', 31: 'PG12', 33: 'PG14', 35: 'PG15', 37: 'PF4', 39: '// Pin not routed', 2: '// Pin not routed', 4: 'PG7', 6: 'PA11', 8: 'PA14', 10: 'PG5', 12: 'PG3', 14: 'PG4', 16: 'PD1', 18: 'PD4', 20: 'PG9', 22: '// Pin not routed', 24: 'PD6', 26: 'PF1', 28: '// Pin not routed', 30: 'PC13', 32: 'PF2', 34: 'PF3', 36: '// Pin not routed', 38: 'PF5', 40: 'PB6'}, 'GENERAL1': {1: '// Pin not routed', 3: 'PE14', 2: '// Pin not routed'}, 'CN7': {5: 'PE12', 7: 'PE10', 9: 'PE8', 11: 'PG1', 13: 'PB2', 15: '// Pin not routed', 17: 'PF12', 19: 'PF11', 21: 'PE4', 23: 'PE5', 25: 'PC14', 27: 'PF6', 29: 'PF9', 31: 'PF10', 33: 'PH1', 35: 'PA5', 37: 'PA0', 39: '// Pin not routed', 2: 'PE15', 4: 'PE13', 6: 'PE11', 8: 'PE9', 10: 'PE7', 12: 'PG0', 14: 'PF15', 16: 'PF14', 18: 'PF13', 20: '// Pin not routed', 22: 'PE6', 24: 'PC15', 26: '// Pin not routed', 28: 'PF7', 30: 'PF8', 32: '// Pin not routed', 34: 'PH0', 36: 'PC3', 38: 'PA4', 40: '// Pin not routed', 1: '// Pin not routed', 3: '// Pin not routed'}}
