// Seed: 2371912729
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input wor id_2
    , id_7,
    input tri1 id_3,
    output uwire id_4,
    input tri id_5
);
endmodule
module module_1 (
    output tri   id_0,
    output wand  id_1,
    output logic id_2,
    input  tri1  id_3,
    input  wire  id_4,
    input  tri0  id_5,
    output wire  id_6,
    input  tri   id_7,
    input  wire  id_8,
    output uwire id_9,
    input  wor   id_10,
    input  wor   id_11,
    output tri   id_12,
    input  uwire id_13
);
  always #1;
  module_0(
      id_8, id_12, id_5, id_7, id_9, id_8
  );
  always @(1 or posedge id_11) id_2 <= 1'b0;
  assign id_0 = 1'd0;
endmodule
