// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1507\sampleModel1507_1_sub\Mysubsystem_6.v
// Created: 2024-08-12 13:00:35
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_6
// Source Path: sampleModel1507_1_sub/Subsystem/Mysubsystem_6
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_6
          (In1,
           Out1,
           Out2);


  input   [15:0] In1;  // ufix16_En7
  output  [15:0] Out1;  // ufix16_En7
  output  [15:0] Out2;  // ufix16_En7


  wire [15:0] cfblk12_const_val_1;  // ufix16_En7
  wire [15:0] cfblk12_out1;  // ufix16_En7
  wire [16:0] cfblk89_y;  // ufix17_En7
  wire [15:0] cfblk89_out1;  // ufix16_En7


  assign cfblk12_const_val_1 = 16'b0000000000000000;



  assign cfblk12_out1 = In1 + cfblk12_const_val_1;



  assign Out1 = cfblk12_out1;

  assign cfblk89_y = {1'b0, cfblk12_out1};
  assign cfblk89_out1 = cfblk89_y[15:0];



  assign Out2 = cfblk89_out1;

endmodule  // Mysubsystem_6

