// (c) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// (c) Copyright 2022-2025 Advanced Micro Devices, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of AMD and is protected under U.S. and international copyright
// and other intellectual property laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// AMD, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND AMD HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) AMD shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or AMD had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// AMD products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of AMD products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
// 
// DO NOT MODIFY THIS FILE.


#include "design_1_axi_smc_0_sc.h"

#include "design_1_axi_smc_0.h"

#include "smartconnect.h"

#include <map>
#include <string>





#ifdef XILINX_SIMULATOR
design_1_axi_smc_0::design_1_axi_smc_0(const sc_core::sc_module_name& nm) : design_1_axi_smc_0_sc(nm), aclk("aclk"), aresetn("aresetn"), S00_AXI_awid("S00_AXI_awid"), S00_AXI_awaddr("S00_AXI_awaddr"), S00_AXI_awlen("S00_AXI_awlen"), S00_AXI_awsize("S00_AXI_awsize"), S00_AXI_awburst("S00_AXI_awburst"), S00_AXI_awlock("S00_AXI_awlock"), S00_AXI_awcache("S00_AXI_awcache"), S00_AXI_awprot("S00_AXI_awprot"), S00_AXI_awqos("S00_AXI_awqos"), S00_AXI_awuser("S00_AXI_awuser"), S00_AXI_awvalid("S00_AXI_awvalid"), S00_AXI_awready("S00_AXI_awready"), S00_AXI_wdata("S00_AXI_wdata"), S00_AXI_wstrb("S00_AXI_wstrb"), S00_AXI_wlast("S00_AXI_wlast"), S00_AXI_wvalid("S00_AXI_wvalid"), S00_AXI_wready("S00_AXI_wready"), S00_AXI_bid("S00_AXI_bid"), S00_AXI_bresp("S00_AXI_bresp"), S00_AXI_bvalid("S00_AXI_bvalid"), S00_AXI_bready("S00_AXI_bready"), S00_AXI_arid("S00_AXI_arid"), S00_AXI_araddr("S00_AXI_araddr"), S00_AXI_arlen("S00_AXI_arlen"), S00_AXI_arsize("S00_AXI_arsize"), S00_AXI_arburst("S00_AXI_arburst"), S00_AXI_arlock("S00_AXI_arlock"), S00_AXI_arcache("S00_AXI_arcache"), S00_AXI_arprot("S00_AXI_arprot"), S00_AXI_arqos("S00_AXI_arqos"), S00_AXI_aruser("S00_AXI_aruser"), S00_AXI_arvalid("S00_AXI_arvalid"), S00_AXI_arready("S00_AXI_arready"), S00_AXI_rid("S00_AXI_rid"), S00_AXI_rdata("S00_AXI_rdata"), S00_AXI_rresp("S00_AXI_rresp"), S00_AXI_rlast("S00_AXI_rlast"), S00_AXI_rvalid("S00_AXI_rvalid"), S00_AXI_rready("S00_AXI_rready"), M00_AXI_awaddr("M00_AXI_awaddr"), M00_AXI_awlen("M00_AXI_awlen"), M00_AXI_awsize("M00_AXI_awsize"), M00_AXI_awburst("M00_AXI_awburst"), M00_AXI_awlock("M00_AXI_awlock"), M00_AXI_awcache("M00_AXI_awcache"), M00_AXI_awprot("M00_AXI_awprot"), M00_AXI_awqos("M00_AXI_awqos"), M00_AXI_awuser("M00_AXI_awuser"), M00_AXI_awvalid("M00_AXI_awvalid"), M00_AXI_awready("M00_AXI_awready"), M00_AXI_wdata("M00_AXI_wdata"), M00_AXI_wstrb("M00_AXI_wstrb"), M00_AXI_wlast("M00_AXI_wlast"), M00_AXI_wvalid("M00_AXI_wvalid"), M00_AXI_wready("M00_AXI_wready"), M00_AXI_bresp("M00_AXI_bresp"), M00_AXI_bvalid("M00_AXI_bvalid"), M00_AXI_bready("M00_AXI_bready"), M00_AXI_araddr("M00_AXI_araddr"), M00_AXI_arlen("M00_AXI_arlen"), M00_AXI_arsize("M00_AXI_arsize"), M00_AXI_arburst("M00_AXI_arburst"), M00_AXI_arlock("M00_AXI_arlock"), M00_AXI_arcache("M00_AXI_arcache"), M00_AXI_arprot("M00_AXI_arprot"), M00_AXI_arqos("M00_AXI_arqos"), M00_AXI_aruser("M00_AXI_aruser"), M00_AXI_arvalid("M00_AXI_arvalid"), M00_AXI_arready("M00_AXI_arready"), M00_AXI_rdata("M00_AXI_rdata"), M00_AXI_rresp("M00_AXI_rresp"), M00_AXI_rlast("M00_AXI_rlast"), M00_AXI_rvalid("M00_AXI_rvalid"), M00_AXI_rready("M00_AXI_rready"), M01_AXI_awaddr("M01_AXI_awaddr"), M01_AXI_awlen("M01_AXI_awlen"), M01_AXI_awsize("M01_AXI_awsize"), M01_AXI_awburst("M01_AXI_awburst"), M01_AXI_awlock("M01_AXI_awlock"), M01_AXI_awcache("M01_AXI_awcache"), M01_AXI_awprot("M01_AXI_awprot"), M01_AXI_awqos("M01_AXI_awqos"), M01_AXI_awuser("M01_AXI_awuser"), M01_AXI_awvalid("M01_AXI_awvalid"), M01_AXI_awready("M01_AXI_awready"), M01_AXI_wdata("M01_AXI_wdata"), M01_AXI_wstrb("M01_AXI_wstrb"), M01_AXI_wlast("M01_AXI_wlast"), M01_AXI_wvalid("M01_AXI_wvalid"), M01_AXI_wready("M01_AXI_wready"), M01_AXI_bresp("M01_AXI_bresp"), M01_AXI_bvalid("M01_AXI_bvalid"), M01_AXI_bready("M01_AXI_bready"), M01_AXI_araddr("M01_AXI_araddr"), M01_AXI_arlen("M01_AXI_arlen"), M01_AXI_arsize("M01_AXI_arsize"), M01_AXI_arburst("M01_AXI_arburst"), M01_AXI_arlock("M01_AXI_arlock"), M01_AXI_arcache("M01_AXI_arcache"), M01_AXI_arprot("M01_AXI_arprot"), M01_AXI_arqos("M01_AXI_arqos"), M01_AXI_aruser("M01_AXI_aruser"), M01_AXI_arvalid("M01_AXI_arvalid"), M01_AXI_arready("M01_AXI_arready"), M01_AXI_rdata("M01_AXI_rdata"), M01_AXI_rresp("M01_AXI_rresp"), M01_AXI_rlast("M01_AXI_rlast"), M01_AXI_rvalid("M01_AXI_rvalid"), M01_AXI_rready("M01_AXI_rready"), M02_AXI_awaddr("M02_AXI_awaddr"), M02_AXI_awlen("M02_AXI_awlen"), M02_AXI_awsize("M02_AXI_awsize"), M02_AXI_awburst("M02_AXI_awburst"), M02_AXI_awlock("M02_AXI_awlock"), M02_AXI_awcache("M02_AXI_awcache"), M02_AXI_awprot("M02_AXI_awprot"), M02_AXI_awqos("M02_AXI_awqos"), M02_AXI_awuser("M02_AXI_awuser"), M02_AXI_awvalid("M02_AXI_awvalid"), M02_AXI_awready("M02_AXI_awready"), M02_AXI_wdata("M02_AXI_wdata"), M02_AXI_wstrb("M02_AXI_wstrb"), M02_AXI_wlast("M02_AXI_wlast"), M02_AXI_wvalid("M02_AXI_wvalid"), M02_AXI_wready("M02_AXI_wready"), M02_AXI_bresp("M02_AXI_bresp"), M02_AXI_bvalid("M02_AXI_bvalid"), M02_AXI_bready("M02_AXI_bready"), M02_AXI_araddr("M02_AXI_araddr"), M02_AXI_arlen("M02_AXI_arlen"), M02_AXI_arsize("M02_AXI_arsize"), M02_AXI_arburst("M02_AXI_arburst"), M02_AXI_arlock("M02_AXI_arlock"), M02_AXI_arcache("M02_AXI_arcache"), M02_AXI_arprot("M02_AXI_arprot"), M02_AXI_arqos("M02_AXI_arqos"), M02_AXI_aruser("M02_AXI_aruser"), M02_AXI_arvalid("M02_AXI_arvalid"), M02_AXI_arready("M02_AXI_arready"), M02_AXI_rdata("M02_AXI_rdata"), M02_AXI_rresp("M02_AXI_rresp"), M02_AXI_rlast("M02_AXI_rlast"), M02_AXI_rvalid("M02_AXI_rvalid"), M02_AXI_rready("M02_AXI_rready"), M03_AXI_awaddr("M03_AXI_awaddr"), M03_AXI_awlen("M03_AXI_awlen"), M03_AXI_awsize("M03_AXI_awsize"), M03_AXI_awburst("M03_AXI_awburst"), M03_AXI_awlock("M03_AXI_awlock"), M03_AXI_awcache("M03_AXI_awcache"), M03_AXI_awprot("M03_AXI_awprot"), M03_AXI_awqos("M03_AXI_awqos"), M03_AXI_awuser("M03_AXI_awuser"), M03_AXI_awvalid("M03_AXI_awvalid"), M03_AXI_awready("M03_AXI_awready"), M03_AXI_wdata("M03_AXI_wdata"), M03_AXI_wstrb("M03_AXI_wstrb"), M03_AXI_wlast("M03_AXI_wlast"), M03_AXI_wvalid("M03_AXI_wvalid"), M03_AXI_wready("M03_AXI_wready"), M03_AXI_bresp("M03_AXI_bresp"), M03_AXI_bvalid("M03_AXI_bvalid"), M03_AXI_bready("M03_AXI_bready"), M03_AXI_araddr("M03_AXI_araddr"), M03_AXI_arlen("M03_AXI_arlen"), M03_AXI_arsize("M03_AXI_arsize"), M03_AXI_arburst("M03_AXI_arburst"), M03_AXI_arlock("M03_AXI_arlock"), M03_AXI_arcache("M03_AXI_arcache"), M03_AXI_arprot("M03_AXI_arprot"), M03_AXI_arqos("M03_AXI_arqos"), M03_AXI_aruser("M03_AXI_aruser"), M03_AXI_arvalid("M03_AXI_arvalid"), M03_AXI_arready("M03_AXI_arready"), M03_AXI_rdata("M03_AXI_rdata"), M03_AXI_rresp("M03_AXI_rresp"), M03_AXI_rlast("M03_AXI_rlast"), M03_AXI_rvalid("M03_AXI_rvalid"), M03_AXI_rready("M03_AXI_rready"), M04_AXI_awaddr("M04_AXI_awaddr"), M04_AXI_awlen("M04_AXI_awlen"), M04_AXI_awsize("M04_AXI_awsize"), M04_AXI_awburst("M04_AXI_awburst"), M04_AXI_awlock("M04_AXI_awlock"), M04_AXI_awcache("M04_AXI_awcache"), M04_AXI_awprot("M04_AXI_awprot"), M04_AXI_awqos("M04_AXI_awqos"), M04_AXI_awuser("M04_AXI_awuser"), M04_AXI_awvalid("M04_AXI_awvalid"), M04_AXI_awready("M04_AXI_awready"), M04_AXI_wdata("M04_AXI_wdata"), M04_AXI_wstrb("M04_AXI_wstrb"), M04_AXI_wlast("M04_AXI_wlast"), M04_AXI_wvalid("M04_AXI_wvalid"), M04_AXI_wready("M04_AXI_wready"), M04_AXI_bresp("M04_AXI_bresp"), M04_AXI_bvalid("M04_AXI_bvalid"), M04_AXI_bready("M04_AXI_bready"), M04_AXI_araddr("M04_AXI_araddr"), M04_AXI_arlen("M04_AXI_arlen"), M04_AXI_arsize("M04_AXI_arsize"), M04_AXI_arburst("M04_AXI_arburst"), M04_AXI_arlock("M04_AXI_arlock"), M04_AXI_arcache("M04_AXI_arcache"), M04_AXI_arprot("M04_AXI_arprot"), M04_AXI_arqos("M04_AXI_arqos"), M04_AXI_aruser("M04_AXI_aruser"), M04_AXI_arvalid("M04_AXI_arvalid"), M04_AXI_arready("M04_AXI_arready"), M04_AXI_rdata("M04_AXI_rdata"), M04_AXI_rresp("M04_AXI_rresp"), M04_AXI_rlast("M04_AXI_rlast"), M04_AXI_rvalid("M04_AXI_rvalid"), M04_AXI_rready("M04_AXI_rready"), M05_AXI_awaddr("M05_AXI_awaddr"), M05_AXI_awlen("M05_AXI_awlen"), M05_AXI_awsize("M05_AXI_awsize"), M05_AXI_awburst("M05_AXI_awburst"), M05_AXI_awlock("M05_AXI_awlock"), M05_AXI_awcache("M05_AXI_awcache"), M05_AXI_awprot("M05_AXI_awprot"), M05_AXI_awqos("M05_AXI_awqos"), M05_AXI_awuser("M05_AXI_awuser"), M05_AXI_awvalid("M05_AXI_awvalid"), M05_AXI_awready("M05_AXI_awready"), M05_AXI_wdata("M05_AXI_wdata"), M05_AXI_wstrb("M05_AXI_wstrb"), M05_AXI_wlast("M05_AXI_wlast"), M05_AXI_wvalid("M05_AXI_wvalid"), M05_AXI_wready("M05_AXI_wready"), M05_AXI_bresp("M05_AXI_bresp"), M05_AXI_bvalid("M05_AXI_bvalid"), M05_AXI_bready("M05_AXI_bready"), M05_AXI_araddr("M05_AXI_araddr"), M05_AXI_arlen("M05_AXI_arlen"), M05_AXI_arsize("M05_AXI_arsize"), M05_AXI_arburst("M05_AXI_arburst"), M05_AXI_arlock("M05_AXI_arlock"), M05_AXI_arcache("M05_AXI_arcache"), M05_AXI_arprot("M05_AXI_arprot"), M05_AXI_arqos("M05_AXI_arqos"), M05_AXI_aruser("M05_AXI_aruser"), M05_AXI_arvalid("M05_AXI_arvalid"), M05_AXI_arready("M05_AXI_arready"), M05_AXI_rdata("M05_AXI_rdata"), M05_AXI_rresp("M05_AXI_rresp"), M05_AXI_rlast("M05_AXI_rlast"), M05_AXI_rvalid("M05_AXI_rvalid"), M05_AXI_rready("M05_AXI_rready"), M06_AXI_awaddr("M06_AXI_awaddr"), M06_AXI_awlen("M06_AXI_awlen"), M06_AXI_awsize("M06_AXI_awsize"), M06_AXI_awburst("M06_AXI_awburst"), M06_AXI_awlock("M06_AXI_awlock"), M06_AXI_awcache("M06_AXI_awcache"), M06_AXI_awprot("M06_AXI_awprot"), M06_AXI_awqos("M06_AXI_awqos"), M06_AXI_awuser("M06_AXI_awuser"), M06_AXI_awvalid("M06_AXI_awvalid"), M06_AXI_awready("M06_AXI_awready"), M06_AXI_wdata("M06_AXI_wdata"), M06_AXI_wstrb("M06_AXI_wstrb"), M06_AXI_wlast("M06_AXI_wlast"), M06_AXI_wvalid("M06_AXI_wvalid"), M06_AXI_wready("M06_AXI_wready"), M06_AXI_bresp("M06_AXI_bresp"), M06_AXI_bvalid("M06_AXI_bvalid"), M06_AXI_bready("M06_AXI_bready"), M06_AXI_araddr("M06_AXI_araddr"), M06_AXI_arlen("M06_AXI_arlen"), M06_AXI_arsize("M06_AXI_arsize"), M06_AXI_arburst("M06_AXI_arburst"), M06_AXI_arlock("M06_AXI_arlock"), M06_AXI_arcache("M06_AXI_arcache"), M06_AXI_arprot("M06_AXI_arprot"), M06_AXI_arqos("M06_AXI_arqos"), M06_AXI_aruser("M06_AXI_aruser"), M06_AXI_arvalid("M06_AXI_arvalid"), M06_AXI_arready("M06_AXI_arready"), M06_AXI_rdata("M06_AXI_rdata"), M06_AXI_rresp("M06_AXI_rresp"), M06_AXI_rlast("M06_AXI_rlast"), M06_AXI_rvalid("M06_AXI_rvalid"), M06_AXI_rready("M06_AXI_rready"), M07_AXI_awaddr("M07_AXI_awaddr"), M07_AXI_awlen("M07_AXI_awlen"), M07_AXI_awsize("M07_AXI_awsize"), M07_AXI_awburst("M07_AXI_awburst"), M07_AXI_awlock("M07_AXI_awlock"), M07_AXI_awcache("M07_AXI_awcache"), M07_AXI_awprot("M07_AXI_awprot"), M07_AXI_awqos("M07_AXI_awqos"), M07_AXI_awuser("M07_AXI_awuser"), M07_AXI_awvalid("M07_AXI_awvalid"), M07_AXI_awready("M07_AXI_awready"), M07_AXI_wdata("M07_AXI_wdata"), M07_AXI_wstrb("M07_AXI_wstrb"), M07_AXI_wlast("M07_AXI_wlast"), M07_AXI_wvalid("M07_AXI_wvalid"), M07_AXI_wready("M07_AXI_wready"), M07_AXI_bresp("M07_AXI_bresp"), M07_AXI_bvalid("M07_AXI_bvalid"), M07_AXI_bready("M07_AXI_bready"), M07_AXI_araddr("M07_AXI_araddr"), M07_AXI_arlen("M07_AXI_arlen"), M07_AXI_arsize("M07_AXI_arsize"), M07_AXI_arburst("M07_AXI_arburst"), M07_AXI_arlock("M07_AXI_arlock"), M07_AXI_arcache("M07_AXI_arcache"), M07_AXI_arprot("M07_AXI_arprot"), M07_AXI_arqos("M07_AXI_arqos"), M07_AXI_aruser("M07_AXI_aruser"), M07_AXI_arvalid("M07_AXI_arvalid"), M07_AXI_arready("M07_AXI_arready"), M07_AXI_rdata("M07_AXI_rdata"), M07_AXI_rresp("M07_AXI_rresp"), M07_AXI_rlast("M07_AXI_rlast"), M07_AXI_rvalid("M07_AXI_rvalid"), M07_AXI_rready("M07_AXI_rready"), M08_AXI_awaddr("M08_AXI_awaddr"), M08_AXI_awlen("M08_AXI_awlen"), M08_AXI_awsize("M08_AXI_awsize"), M08_AXI_awburst("M08_AXI_awburst"), M08_AXI_awlock("M08_AXI_awlock"), M08_AXI_awcache("M08_AXI_awcache"), M08_AXI_awprot("M08_AXI_awprot"), M08_AXI_awqos("M08_AXI_awqos"), M08_AXI_awuser("M08_AXI_awuser"), M08_AXI_awvalid("M08_AXI_awvalid"), M08_AXI_awready("M08_AXI_awready"), M08_AXI_wdata("M08_AXI_wdata"), M08_AXI_wstrb("M08_AXI_wstrb"), M08_AXI_wlast("M08_AXI_wlast"), M08_AXI_wvalid("M08_AXI_wvalid"), M08_AXI_wready("M08_AXI_wready"), M08_AXI_bresp("M08_AXI_bresp"), M08_AXI_bvalid("M08_AXI_bvalid"), M08_AXI_bready("M08_AXI_bready"), M08_AXI_araddr("M08_AXI_araddr"), M08_AXI_arlen("M08_AXI_arlen"), M08_AXI_arsize("M08_AXI_arsize"), M08_AXI_arburst("M08_AXI_arburst"), M08_AXI_arlock("M08_AXI_arlock"), M08_AXI_arcache("M08_AXI_arcache"), M08_AXI_arprot("M08_AXI_arprot"), M08_AXI_arqos("M08_AXI_arqos"), M08_AXI_aruser("M08_AXI_aruser"), M08_AXI_arvalid("M08_AXI_arvalid"), M08_AXI_arready("M08_AXI_arready"), M08_AXI_rdata("M08_AXI_rdata"), M08_AXI_rresp("M08_AXI_rresp"), M08_AXI_rlast("M08_AXI_rlast"), M08_AXI_rvalid("M08_AXI_rvalid"), M08_AXI_rready("M08_AXI_rready"), M09_AXI_awaddr("M09_AXI_awaddr"), M09_AXI_awlen("M09_AXI_awlen"), M09_AXI_awsize("M09_AXI_awsize"), M09_AXI_awburst("M09_AXI_awburst"), M09_AXI_awlock("M09_AXI_awlock"), M09_AXI_awcache("M09_AXI_awcache"), M09_AXI_awprot("M09_AXI_awprot"), M09_AXI_awqos("M09_AXI_awqos"), M09_AXI_awuser("M09_AXI_awuser"), M09_AXI_awvalid("M09_AXI_awvalid"), M09_AXI_awready("M09_AXI_awready"), M09_AXI_wdata("M09_AXI_wdata"), M09_AXI_wstrb("M09_AXI_wstrb"), M09_AXI_wlast("M09_AXI_wlast"), M09_AXI_wvalid("M09_AXI_wvalid"), M09_AXI_wready("M09_AXI_wready"), M09_AXI_bresp("M09_AXI_bresp"), M09_AXI_bvalid("M09_AXI_bvalid"), M09_AXI_bready("M09_AXI_bready"), M09_AXI_araddr("M09_AXI_araddr"), M09_AXI_arlen("M09_AXI_arlen"), M09_AXI_arsize("M09_AXI_arsize"), M09_AXI_arburst("M09_AXI_arburst"), M09_AXI_arlock("M09_AXI_arlock"), M09_AXI_arcache("M09_AXI_arcache"), M09_AXI_arprot("M09_AXI_arprot"), M09_AXI_arqos("M09_AXI_arqos"), M09_AXI_aruser("M09_AXI_aruser"), M09_AXI_arvalid("M09_AXI_arvalid"), M09_AXI_arready("M09_AXI_arready"), M09_AXI_rdata("M09_AXI_rdata"), M09_AXI_rresp("M09_AXI_rresp"), M09_AXI_rlast("M09_AXI_rlast"), M09_AXI_rvalid("M09_AXI_rvalid"), M09_AXI_rready("M09_AXI_rready"), M10_AXI_awaddr("M10_AXI_awaddr"), M10_AXI_awlen("M10_AXI_awlen"), M10_AXI_awsize("M10_AXI_awsize"), M10_AXI_awburst("M10_AXI_awburst"), M10_AXI_awlock("M10_AXI_awlock"), M10_AXI_awcache("M10_AXI_awcache"), M10_AXI_awprot("M10_AXI_awprot"), M10_AXI_awqos("M10_AXI_awqos"), M10_AXI_awuser("M10_AXI_awuser"), M10_AXI_awvalid("M10_AXI_awvalid"), M10_AXI_awready("M10_AXI_awready"), M10_AXI_wdata("M10_AXI_wdata"), M10_AXI_wstrb("M10_AXI_wstrb"), M10_AXI_wlast("M10_AXI_wlast"), M10_AXI_wvalid("M10_AXI_wvalid"), M10_AXI_wready("M10_AXI_wready"), M10_AXI_bresp("M10_AXI_bresp"), M10_AXI_bvalid("M10_AXI_bvalid"), M10_AXI_bready("M10_AXI_bready"), M10_AXI_araddr("M10_AXI_araddr"), M10_AXI_arlen("M10_AXI_arlen"), M10_AXI_arsize("M10_AXI_arsize"), M10_AXI_arburst("M10_AXI_arburst"), M10_AXI_arlock("M10_AXI_arlock"), M10_AXI_arcache("M10_AXI_arcache"), M10_AXI_arprot("M10_AXI_arprot"), M10_AXI_arqos("M10_AXI_arqos"), M10_AXI_aruser("M10_AXI_aruser"), M10_AXI_arvalid("M10_AXI_arvalid"), M10_AXI_arready("M10_AXI_arready"), M10_AXI_rdata("M10_AXI_rdata"), M10_AXI_rresp("M10_AXI_rresp"), M10_AXI_rlast("M10_AXI_rlast"), M10_AXI_rvalid("M10_AXI_rvalid"), M10_AXI_rready("M10_AXI_rready"), M11_AXI_awaddr("M11_AXI_awaddr"), M11_AXI_awlen("M11_AXI_awlen"), M11_AXI_awsize("M11_AXI_awsize"), M11_AXI_awburst("M11_AXI_awburst"), M11_AXI_awlock("M11_AXI_awlock"), M11_AXI_awcache("M11_AXI_awcache"), M11_AXI_awprot("M11_AXI_awprot"), M11_AXI_awqos("M11_AXI_awqos"), M11_AXI_awuser("M11_AXI_awuser"), M11_AXI_awvalid("M11_AXI_awvalid"), M11_AXI_awready("M11_AXI_awready"), M11_AXI_wdata("M11_AXI_wdata"), M11_AXI_wstrb("M11_AXI_wstrb"), M11_AXI_wlast("M11_AXI_wlast"), M11_AXI_wvalid("M11_AXI_wvalid"), M11_AXI_wready("M11_AXI_wready"), M11_AXI_bresp("M11_AXI_bresp"), M11_AXI_bvalid("M11_AXI_bvalid"), M11_AXI_bready("M11_AXI_bready"), M11_AXI_araddr("M11_AXI_araddr"), M11_AXI_arlen("M11_AXI_arlen"), M11_AXI_arsize("M11_AXI_arsize"), M11_AXI_arburst("M11_AXI_arburst"), M11_AXI_arlock("M11_AXI_arlock"), M11_AXI_arcache("M11_AXI_arcache"), M11_AXI_arprot("M11_AXI_arprot"), M11_AXI_arqos("M11_AXI_arqos"), M11_AXI_aruser("M11_AXI_aruser"), M11_AXI_arvalid("M11_AXI_arvalid"), M11_AXI_arready("M11_AXI_arready"), M11_AXI_rdata("M11_AXI_rdata"), M11_AXI_rresp("M11_AXI_rresp"), M11_AXI_rlast("M11_AXI_rlast"), M11_AXI_rvalid("M11_AXI_rvalid"), M11_AXI_rready("M11_AXI_rready"), M12_AXI_awaddr("M12_AXI_awaddr"), M12_AXI_awprot("M12_AXI_awprot"), M12_AXI_awvalid("M12_AXI_awvalid"), M12_AXI_awready("M12_AXI_awready"), M12_AXI_wdata("M12_AXI_wdata"), M12_AXI_wstrb("M12_AXI_wstrb"), M12_AXI_wvalid("M12_AXI_wvalid"), M12_AXI_wready("M12_AXI_wready"), M12_AXI_bresp("M12_AXI_bresp"), M12_AXI_bvalid("M12_AXI_bvalid"), M12_AXI_bready("M12_AXI_bready"), M12_AXI_araddr("M12_AXI_araddr"), M12_AXI_arprot("M12_AXI_arprot"), M12_AXI_arvalid("M12_AXI_arvalid"), M12_AXI_arready("M12_AXI_arready"), M12_AXI_rdata("M12_AXI_rdata"), M12_AXI_rresp("M12_AXI_rresp"), M12_AXI_rvalid("M12_AXI_rvalid"), M12_AXI_rready("M12_AXI_rready"), M13_AXI_awaddr("M13_AXI_awaddr"), M13_AXI_awprot("M13_AXI_awprot"), M13_AXI_awvalid("M13_AXI_awvalid"), M13_AXI_awready("M13_AXI_awready"), M13_AXI_wdata("M13_AXI_wdata"), M13_AXI_wstrb("M13_AXI_wstrb"), M13_AXI_wvalid("M13_AXI_wvalid"), M13_AXI_wready("M13_AXI_wready"), M13_AXI_bresp("M13_AXI_bresp"), M13_AXI_bvalid("M13_AXI_bvalid"), M13_AXI_bready("M13_AXI_bready"), M13_AXI_araddr("M13_AXI_araddr"), M13_AXI_arprot("M13_AXI_arprot"), M13_AXI_arvalid("M13_AXI_arvalid"), M13_AXI_arready("M13_AXI_arready"), M13_AXI_rdata("M13_AXI_rdata"), M13_AXI_rresp("M13_AXI_rresp"), M13_AXI_rvalid("M13_AXI_rvalid"), M13_AXI_rready("M13_AXI_rready"), M14_AXI_awaddr("M14_AXI_awaddr"), M14_AXI_awprot("M14_AXI_awprot"), M14_AXI_awvalid("M14_AXI_awvalid"), M14_AXI_awready("M14_AXI_awready"), M14_AXI_wdata("M14_AXI_wdata"), M14_AXI_wstrb("M14_AXI_wstrb"), M14_AXI_wvalid("M14_AXI_wvalid"), M14_AXI_wready("M14_AXI_wready"), M14_AXI_bresp("M14_AXI_bresp"), M14_AXI_bvalid("M14_AXI_bvalid"), M14_AXI_bready("M14_AXI_bready"), M14_AXI_araddr("M14_AXI_araddr"), M14_AXI_arprot("M14_AXI_arprot"), M14_AXI_arvalid("M14_AXI_arvalid"), M14_AXI_arready("M14_AXI_arready"), M14_AXI_rdata("M14_AXI_rdata"), M14_AXI_rresp("M14_AXI_rresp"), M14_AXI_rvalid("M14_AXI_rvalid"), M14_AXI_rready("M14_AXI_rready"), M15_AXI_awaddr("M15_AXI_awaddr"), M15_AXI_awprot("M15_AXI_awprot"), M15_AXI_awvalid("M15_AXI_awvalid"), M15_AXI_awready("M15_AXI_awready"), M15_AXI_wdata("M15_AXI_wdata"), M15_AXI_wstrb("M15_AXI_wstrb"), M15_AXI_wvalid("M15_AXI_wvalid"), M15_AXI_wready("M15_AXI_wready"), M15_AXI_bresp("M15_AXI_bresp"), M15_AXI_bvalid("M15_AXI_bvalid"), M15_AXI_bready("M15_AXI_bready"), M15_AXI_araddr("M15_AXI_araddr"), M15_AXI_arprot("M15_AXI_arprot"), M15_AXI_arvalid("M15_AXI_arvalid"), M15_AXI_arready("M15_AXI_arready"), M15_AXI_rdata("M15_AXI_rdata"), M15_AXI_rresp("M15_AXI_rresp"), M15_AXI_rvalid("M15_AXI_rvalid"), M15_AXI_rready("M15_AXI_rready"), M16_AXI_awaddr("M16_AXI_awaddr"), M16_AXI_awprot("M16_AXI_awprot"), M16_AXI_awvalid("M16_AXI_awvalid"), M16_AXI_awready("M16_AXI_awready"), M16_AXI_wdata("M16_AXI_wdata"), M16_AXI_wstrb("M16_AXI_wstrb"), M16_AXI_wvalid("M16_AXI_wvalid"), M16_AXI_wready("M16_AXI_wready"), M16_AXI_bresp("M16_AXI_bresp"), M16_AXI_bvalid("M16_AXI_bvalid"), M16_AXI_bready("M16_AXI_bready"), M16_AXI_araddr("M16_AXI_araddr"), M16_AXI_arprot("M16_AXI_arprot"), M16_AXI_arvalid("M16_AXI_arvalid"), M16_AXI_arready("M16_AXI_arready"), M16_AXI_rdata("M16_AXI_rdata"), M16_AXI_rresp("M16_AXI_rresp"), M16_AXI_rvalid("M16_AXI_rvalid"), M16_AXI_rready("M16_AXI_rready"), M17_AXI_awaddr("M17_AXI_awaddr"), M17_AXI_awprot("M17_AXI_awprot"), M17_AXI_awvalid("M17_AXI_awvalid"), M17_AXI_awready("M17_AXI_awready"), M17_AXI_wdata("M17_AXI_wdata"), M17_AXI_wstrb("M17_AXI_wstrb"), M17_AXI_wvalid("M17_AXI_wvalid"), M17_AXI_wready("M17_AXI_wready"), M17_AXI_bresp("M17_AXI_bresp"), M17_AXI_bvalid("M17_AXI_bvalid"), M17_AXI_bready("M17_AXI_bready"), M17_AXI_araddr("M17_AXI_araddr"), M17_AXI_arprot("M17_AXI_arprot"), M17_AXI_arvalid("M17_AXI_arvalid"), M17_AXI_arready("M17_AXI_arready"), M17_AXI_rdata("M17_AXI_rdata"), M17_AXI_rresp("M17_AXI_rresp"), M17_AXI_rvalid("M17_AXI_rvalid"), M17_AXI_rready("M17_AXI_rready"), M18_AXI_awaddr("M18_AXI_awaddr"), M18_AXI_awprot("M18_AXI_awprot"), M18_AXI_awvalid("M18_AXI_awvalid"), M18_AXI_awready("M18_AXI_awready"), M18_AXI_wdata("M18_AXI_wdata"), M18_AXI_wstrb("M18_AXI_wstrb"), M18_AXI_wvalid("M18_AXI_wvalid"), M18_AXI_wready("M18_AXI_wready"), M18_AXI_bresp("M18_AXI_bresp"), M18_AXI_bvalid("M18_AXI_bvalid"), M18_AXI_bready("M18_AXI_bready"), M18_AXI_araddr("M18_AXI_araddr"), M18_AXI_arprot("M18_AXI_arprot"), M18_AXI_arvalid("M18_AXI_arvalid"), M18_AXI_arready("M18_AXI_arready"), M18_AXI_rdata("M18_AXI_rdata"), M18_AXI_rresp("M18_AXI_rresp"), M18_AXI_rvalid("M18_AXI_rvalid"), M18_AXI_rready("M18_AXI_rready"), M19_AXI_awaddr("M19_AXI_awaddr"), M19_AXI_awprot("M19_AXI_awprot"), M19_AXI_awvalid("M19_AXI_awvalid"), M19_AXI_awready("M19_AXI_awready"), M19_AXI_wdata("M19_AXI_wdata"), M19_AXI_wstrb("M19_AXI_wstrb"), M19_AXI_wvalid("M19_AXI_wvalid"), M19_AXI_wready("M19_AXI_wready"), M19_AXI_bresp("M19_AXI_bresp"), M19_AXI_bvalid("M19_AXI_bvalid"), M19_AXI_bready("M19_AXI_bready"), M19_AXI_araddr("M19_AXI_araddr"), M19_AXI_arprot("M19_AXI_arprot"), M19_AXI_arvalid("M19_AXI_arvalid"), M19_AXI_arready("M19_AXI_arready"), M19_AXI_rdata("M19_AXI_rdata"), M19_AXI_rresp("M19_AXI_rresp"), M19_AXI_rvalid("M19_AXI_rvalid"), M19_AXI_rready("M19_AXI_rready"), M20_AXI_awaddr("M20_AXI_awaddr"), M20_AXI_awprot("M20_AXI_awprot"), M20_AXI_awvalid("M20_AXI_awvalid"), M20_AXI_awready("M20_AXI_awready"), M20_AXI_wdata("M20_AXI_wdata"), M20_AXI_wstrb("M20_AXI_wstrb"), M20_AXI_wvalid("M20_AXI_wvalid"), M20_AXI_wready("M20_AXI_wready"), M20_AXI_bresp("M20_AXI_bresp"), M20_AXI_bvalid("M20_AXI_bvalid"), M20_AXI_bready("M20_AXI_bready"), M20_AXI_araddr("M20_AXI_araddr"), M20_AXI_arprot("M20_AXI_arprot"), M20_AXI_arvalid("M20_AXI_arvalid"), M20_AXI_arready("M20_AXI_arready"), M20_AXI_rdata("M20_AXI_rdata"), M20_AXI_rresp("M20_AXI_rresp"), M20_AXI_rvalid("M20_AXI_rvalid"), M20_AXI_rready("M20_AXI_rready"), M21_AXI_awaddr("M21_AXI_awaddr"), M21_AXI_awprot("M21_AXI_awprot"), M21_AXI_awvalid("M21_AXI_awvalid"), M21_AXI_awready("M21_AXI_awready"), M21_AXI_wdata("M21_AXI_wdata"), M21_AXI_wstrb("M21_AXI_wstrb"), M21_AXI_wvalid("M21_AXI_wvalid"), M21_AXI_wready("M21_AXI_wready"), M21_AXI_bresp("M21_AXI_bresp"), M21_AXI_bvalid("M21_AXI_bvalid"), M21_AXI_bready("M21_AXI_bready"), M21_AXI_araddr("M21_AXI_araddr"), M21_AXI_arprot("M21_AXI_arprot"), M21_AXI_arvalid("M21_AXI_arvalid"), M21_AXI_arready("M21_AXI_arready"), M21_AXI_rdata("M21_AXI_rdata"), M21_AXI_rresp("M21_AXI_rresp"), M21_AXI_rvalid("M21_AXI_rvalid"), M21_AXI_rready("M21_AXI_rready"), M22_AXI_awaddr("M22_AXI_awaddr"), M22_AXI_awprot("M22_AXI_awprot"), M22_AXI_awvalid("M22_AXI_awvalid"), M22_AXI_awready("M22_AXI_awready"), M22_AXI_wdata("M22_AXI_wdata"), M22_AXI_wstrb("M22_AXI_wstrb"), M22_AXI_wvalid("M22_AXI_wvalid"), M22_AXI_wready("M22_AXI_wready"), M22_AXI_bresp("M22_AXI_bresp"), M22_AXI_bvalid("M22_AXI_bvalid"), M22_AXI_bready("M22_AXI_bready"), M22_AXI_araddr("M22_AXI_araddr"), M22_AXI_arprot("M22_AXI_arprot"), M22_AXI_arvalid("M22_AXI_arvalid"), M22_AXI_arready("M22_AXI_arready"), M22_AXI_rdata("M22_AXI_rdata"), M22_AXI_rresp("M22_AXI_rresp"), M22_AXI_rvalid("M22_AXI_rvalid"), M22_AXI_rready("M22_AXI_rready"), M23_AXI_awaddr("M23_AXI_awaddr"), M23_AXI_awprot("M23_AXI_awprot"), M23_AXI_awvalid("M23_AXI_awvalid"), M23_AXI_awready("M23_AXI_awready"), M23_AXI_wdata("M23_AXI_wdata"), M23_AXI_wstrb("M23_AXI_wstrb"), M23_AXI_wvalid("M23_AXI_wvalid"), M23_AXI_wready("M23_AXI_wready"), M23_AXI_bresp("M23_AXI_bresp"), M23_AXI_bvalid("M23_AXI_bvalid"), M23_AXI_bready("M23_AXI_bready"), M23_AXI_araddr("M23_AXI_araddr"), M23_AXI_arprot("M23_AXI_arprot"), M23_AXI_arvalid("M23_AXI_arvalid"), M23_AXI_arready("M23_AXI_arready"), M23_AXI_rdata("M23_AXI_rdata"), M23_AXI_rresp("M23_AXI_rresp"), M23_AXI_rvalid("M23_AXI_rvalid"), M23_AXI_rready("M23_AXI_rready"), M24_AXI_awaddr("M24_AXI_awaddr"), M24_AXI_awprot("M24_AXI_awprot"), M24_AXI_awvalid("M24_AXI_awvalid"), M24_AXI_awready("M24_AXI_awready"), M24_AXI_wdata("M24_AXI_wdata"), M24_AXI_wstrb("M24_AXI_wstrb"), M24_AXI_wvalid("M24_AXI_wvalid"), M24_AXI_wready("M24_AXI_wready"), M24_AXI_bresp("M24_AXI_bresp"), M24_AXI_bvalid("M24_AXI_bvalid"), M24_AXI_bready("M24_AXI_bready"), M24_AXI_araddr("M24_AXI_araddr"), M24_AXI_arprot("M24_AXI_arprot"), M24_AXI_arvalid("M24_AXI_arvalid"), M24_AXI_arready("M24_AXI_arready"), M24_AXI_rdata("M24_AXI_rdata"), M24_AXI_rresp("M24_AXI_rresp"), M24_AXI_rvalid("M24_AXI_rvalid"), M24_AXI_rready("M24_AXI_rready"), M25_AXI_awaddr("M25_AXI_awaddr"), M25_AXI_awprot("M25_AXI_awprot"), M25_AXI_awvalid("M25_AXI_awvalid"), M25_AXI_awready("M25_AXI_awready"), M25_AXI_wdata("M25_AXI_wdata"), M25_AXI_wstrb("M25_AXI_wstrb"), M25_AXI_wvalid("M25_AXI_wvalid"), M25_AXI_wready("M25_AXI_wready"), M25_AXI_bresp("M25_AXI_bresp"), M25_AXI_bvalid("M25_AXI_bvalid"), M25_AXI_bready("M25_AXI_bready"), M25_AXI_araddr("M25_AXI_araddr"), M25_AXI_arprot("M25_AXI_arprot"), M25_AXI_arvalid("M25_AXI_arvalid"), M25_AXI_arready("M25_AXI_arready"), M25_AXI_rdata("M25_AXI_rdata"), M25_AXI_rresp("M25_AXI_rresp"), M25_AXI_rvalid("M25_AXI_rvalid"), M25_AXI_rready("M25_AXI_rready"), M26_AXI_awaddr("M26_AXI_awaddr"), M26_AXI_awprot("M26_AXI_awprot"), M26_AXI_awvalid("M26_AXI_awvalid"), M26_AXI_awready("M26_AXI_awready"), M26_AXI_wdata("M26_AXI_wdata"), M26_AXI_wstrb("M26_AXI_wstrb"), M26_AXI_wvalid("M26_AXI_wvalid"), M26_AXI_wready("M26_AXI_wready"), M26_AXI_bresp("M26_AXI_bresp"), M26_AXI_bvalid("M26_AXI_bvalid"), M26_AXI_bready("M26_AXI_bready"), M26_AXI_araddr("M26_AXI_araddr"), M26_AXI_arprot("M26_AXI_arprot"), M26_AXI_arvalid("M26_AXI_arvalid"), M26_AXI_arready("M26_AXI_arready"), M26_AXI_rdata("M26_AXI_rdata"), M26_AXI_rresp("M26_AXI_rresp"), M26_AXI_rvalid("M26_AXI_rvalid"), M26_AXI_rready("M26_AXI_rready"), M27_AXI_awaddr("M27_AXI_awaddr"), M27_AXI_awprot("M27_AXI_awprot"), M27_AXI_awvalid("M27_AXI_awvalid"), M27_AXI_awready("M27_AXI_awready"), M27_AXI_wdata("M27_AXI_wdata"), M27_AXI_wstrb("M27_AXI_wstrb"), M27_AXI_wvalid("M27_AXI_wvalid"), M27_AXI_wready("M27_AXI_wready"), M27_AXI_bresp("M27_AXI_bresp"), M27_AXI_bvalid("M27_AXI_bvalid"), M27_AXI_bready("M27_AXI_bready"), M27_AXI_araddr("M27_AXI_araddr"), M27_AXI_arprot("M27_AXI_arprot"), M27_AXI_arvalid("M27_AXI_arvalid"), M27_AXI_arready("M27_AXI_arready"), M27_AXI_rdata("M27_AXI_rdata"), M27_AXI_rresp("M27_AXI_rresp"), M27_AXI_rvalid("M27_AXI_rvalid"), M27_AXI_rready("M27_AXI_rready"), M28_AXI_awaddr("M28_AXI_awaddr"), M28_AXI_awprot("M28_AXI_awprot"), M28_AXI_awvalid("M28_AXI_awvalid"), M28_AXI_awready("M28_AXI_awready"), M28_AXI_wdata("M28_AXI_wdata"), M28_AXI_wstrb("M28_AXI_wstrb"), M28_AXI_wvalid("M28_AXI_wvalid"), M28_AXI_wready("M28_AXI_wready"), M28_AXI_bresp("M28_AXI_bresp"), M28_AXI_bvalid("M28_AXI_bvalid"), M28_AXI_bready("M28_AXI_bready"), M28_AXI_araddr("M28_AXI_araddr"), M28_AXI_arprot("M28_AXI_arprot"), M28_AXI_arvalid("M28_AXI_arvalid"), M28_AXI_arready("M28_AXI_arready"), M28_AXI_rdata("M28_AXI_rdata"), M28_AXI_rresp("M28_AXI_rresp"), M28_AXI_rvalid("M28_AXI_rvalid"), M28_AXI_rready("M28_AXI_rready"), M29_AXI_awaddr("M29_AXI_awaddr"), M29_AXI_awprot("M29_AXI_awprot"), M29_AXI_awvalid("M29_AXI_awvalid"), M29_AXI_awready("M29_AXI_awready"), M29_AXI_wdata("M29_AXI_wdata"), M29_AXI_wstrb("M29_AXI_wstrb"), M29_AXI_wvalid("M29_AXI_wvalid"), M29_AXI_wready("M29_AXI_wready"), M29_AXI_bresp("M29_AXI_bresp"), M29_AXI_bvalid("M29_AXI_bvalid"), M29_AXI_bready("M29_AXI_bready"), M29_AXI_araddr("M29_AXI_araddr"), M29_AXI_arprot("M29_AXI_arprot"), M29_AXI_arvalid("M29_AXI_arvalid"), M29_AXI_arready("M29_AXI_arready"), M29_AXI_rdata("M29_AXI_rdata"), M29_AXI_rresp("M29_AXI_rresp"), M29_AXI_rvalid("M29_AXI_rvalid"), M29_AXI_rready("M29_AXI_rready"), M30_AXI_awaddr("M30_AXI_awaddr"), M30_AXI_awprot("M30_AXI_awprot"), M30_AXI_awvalid("M30_AXI_awvalid"), M30_AXI_awready("M30_AXI_awready"), M30_AXI_wdata("M30_AXI_wdata"), M30_AXI_wstrb("M30_AXI_wstrb"), M30_AXI_wvalid("M30_AXI_wvalid"), M30_AXI_wready("M30_AXI_wready"), M30_AXI_bresp("M30_AXI_bresp"), M30_AXI_bvalid("M30_AXI_bvalid"), M30_AXI_bready("M30_AXI_bready"), M30_AXI_araddr("M30_AXI_araddr"), M30_AXI_arprot("M30_AXI_arprot"), M30_AXI_arvalid("M30_AXI_arvalid"), M30_AXI_arready("M30_AXI_arready"), M30_AXI_rdata("M30_AXI_rdata"), M30_AXI_rresp("M30_AXI_rresp"), M30_AXI_rvalid("M30_AXI_rvalid"), M30_AXI_rready("M30_AXI_rready"), M31_AXI_awaddr("M31_AXI_awaddr"), M31_AXI_awprot("M31_AXI_awprot"), M31_AXI_awvalid("M31_AXI_awvalid"), M31_AXI_awready("M31_AXI_awready"), M31_AXI_wdata("M31_AXI_wdata"), M31_AXI_wstrb("M31_AXI_wstrb"), M31_AXI_wvalid("M31_AXI_wvalid"), M31_AXI_wready("M31_AXI_wready"), M31_AXI_bresp("M31_AXI_bresp"), M31_AXI_bvalid("M31_AXI_bvalid"), M31_AXI_bready("M31_AXI_bready"), M31_AXI_araddr("M31_AXI_araddr"), M31_AXI_arprot("M31_AXI_arprot"), M31_AXI_arvalid("M31_AXI_arvalid"), M31_AXI_arready("M31_AXI_arready"), M31_AXI_rdata("M31_AXI_rdata"), M31_AXI_rresp("M31_AXI_rresp"), M31_AXI_rvalid("M31_AXI_rvalid"), M31_AXI_rready("M31_AXI_rready"), M32_AXI_awaddr("M32_AXI_awaddr"), M32_AXI_awprot("M32_AXI_awprot"), M32_AXI_awvalid("M32_AXI_awvalid"), M32_AXI_awready("M32_AXI_awready"), M32_AXI_wdata("M32_AXI_wdata"), M32_AXI_wstrb("M32_AXI_wstrb"), M32_AXI_wvalid("M32_AXI_wvalid"), M32_AXI_wready("M32_AXI_wready"), M32_AXI_bresp("M32_AXI_bresp"), M32_AXI_bvalid("M32_AXI_bvalid"), M32_AXI_bready("M32_AXI_bready"), M32_AXI_araddr("M32_AXI_araddr"), M32_AXI_arprot("M32_AXI_arprot"), M32_AXI_arvalid("M32_AXI_arvalid"), M32_AXI_arready("M32_AXI_arready"), M32_AXI_rdata("M32_AXI_rdata"), M32_AXI_rresp("M32_AXI_rresp"), M32_AXI_rvalid("M32_AXI_rvalid"), M32_AXI_rready("M32_AXI_rready"), M33_AXI_awaddr("M33_AXI_awaddr"), M33_AXI_awprot("M33_AXI_awprot"), M33_AXI_awvalid("M33_AXI_awvalid"), M33_AXI_awready("M33_AXI_awready"), M33_AXI_wdata("M33_AXI_wdata"), M33_AXI_wstrb("M33_AXI_wstrb"), M33_AXI_wvalid("M33_AXI_wvalid"), M33_AXI_wready("M33_AXI_wready"), M33_AXI_bresp("M33_AXI_bresp"), M33_AXI_bvalid("M33_AXI_bvalid"), M33_AXI_bready("M33_AXI_bready"), M33_AXI_araddr("M33_AXI_araddr"), M33_AXI_arprot("M33_AXI_arprot"), M33_AXI_arvalid("M33_AXI_arvalid"), M33_AXI_arready("M33_AXI_arready"), M33_AXI_rdata("M33_AXI_rdata"), M33_AXI_rresp("M33_AXI_rresp"), M33_AXI_rvalid("M33_AXI_rvalid"), M33_AXI_rready("M33_AXI_rready"), M34_AXI_awaddr("M34_AXI_awaddr"), M34_AXI_awprot("M34_AXI_awprot"), M34_AXI_awvalid("M34_AXI_awvalid"), M34_AXI_awready("M34_AXI_awready"), M34_AXI_wdata("M34_AXI_wdata"), M34_AXI_wstrb("M34_AXI_wstrb"), M34_AXI_wvalid("M34_AXI_wvalid"), M34_AXI_wready("M34_AXI_wready"), M34_AXI_bresp("M34_AXI_bresp"), M34_AXI_bvalid("M34_AXI_bvalid"), M34_AXI_bready("M34_AXI_bready"), M34_AXI_araddr("M34_AXI_araddr"), M34_AXI_arprot("M34_AXI_arprot"), M34_AXI_arvalid("M34_AXI_arvalid"), M34_AXI_arready("M34_AXI_arready"), M34_AXI_rdata("M34_AXI_rdata"), M34_AXI_rresp("M34_AXI_rresp"), M34_AXI_rvalid("M34_AXI_rvalid"), M34_AXI_rready("M34_AXI_rready"), M35_AXI_awaddr("M35_AXI_awaddr"), M35_AXI_awprot("M35_AXI_awprot"), M35_AXI_awvalid("M35_AXI_awvalid"), M35_AXI_awready("M35_AXI_awready"), M35_AXI_wdata("M35_AXI_wdata"), M35_AXI_wstrb("M35_AXI_wstrb"), M35_AXI_wvalid("M35_AXI_wvalid"), M35_AXI_wready("M35_AXI_wready"), M35_AXI_bresp("M35_AXI_bresp"), M35_AXI_bvalid("M35_AXI_bvalid"), M35_AXI_bready("M35_AXI_bready"), M35_AXI_araddr("M35_AXI_araddr"), M35_AXI_arprot("M35_AXI_arprot"), M35_AXI_arvalid("M35_AXI_arvalid"), M35_AXI_arready("M35_AXI_arready"), M35_AXI_rdata("M35_AXI_rdata"), M35_AXI_rresp("M35_AXI_rresp"), M35_AXI_rvalid("M35_AXI_rvalid"), M35_AXI_rready("M35_AXI_rready"), M36_AXI_awaddr("M36_AXI_awaddr"), M36_AXI_awprot("M36_AXI_awprot"), M36_AXI_awvalid("M36_AXI_awvalid"), M36_AXI_awready("M36_AXI_awready"), M36_AXI_wdata("M36_AXI_wdata"), M36_AXI_wstrb("M36_AXI_wstrb"), M36_AXI_wvalid("M36_AXI_wvalid"), M36_AXI_wready("M36_AXI_wready"), M36_AXI_bresp("M36_AXI_bresp"), M36_AXI_bvalid("M36_AXI_bvalid"), M36_AXI_bready("M36_AXI_bready"), M36_AXI_araddr("M36_AXI_araddr"), M36_AXI_arprot("M36_AXI_arprot"), M36_AXI_arvalid("M36_AXI_arvalid"), M36_AXI_arready("M36_AXI_arready"), M36_AXI_rdata("M36_AXI_rdata"), M36_AXI_rresp("M36_AXI_rresp"), M36_AXI_rvalid("M36_AXI_rvalid"), M36_AXI_rready("M36_AXI_rready"), M37_AXI_awaddr("M37_AXI_awaddr"), M37_AXI_awprot("M37_AXI_awprot"), M37_AXI_awvalid("M37_AXI_awvalid"), M37_AXI_awready("M37_AXI_awready"), M37_AXI_wdata("M37_AXI_wdata"), M37_AXI_wstrb("M37_AXI_wstrb"), M37_AXI_wvalid("M37_AXI_wvalid"), M37_AXI_wready("M37_AXI_wready"), M37_AXI_bresp("M37_AXI_bresp"), M37_AXI_bvalid("M37_AXI_bvalid"), M37_AXI_bready("M37_AXI_bready"), M37_AXI_araddr("M37_AXI_araddr"), M37_AXI_arprot("M37_AXI_arprot"), M37_AXI_arvalid("M37_AXI_arvalid"), M37_AXI_arready("M37_AXI_arready"), M37_AXI_rdata("M37_AXI_rdata"), M37_AXI_rresp("M37_AXI_rresp"), M37_AXI_rvalid("M37_AXI_rvalid"), M37_AXI_rready("M37_AXI_rready"), M38_AXI_awaddr("M38_AXI_awaddr"), M38_AXI_awprot("M38_AXI_awprot"), M38_AXI_awvalid("M38_AXI_awvalid"), M38_AXI_awready("M38_AXI_awready"), M38_AXI_wdata("M38_AXI_wdata"), M38_AXI_wstrb("M38_AXI_wstrb"), M38_AXI_wvalid("M38_AXI_wvalid"), M38_AXI_wready("M38_AXI_wready"), M38_AXI_bresp("M38_AXI_bresp"), M38_AXI_bvalid("M38_AXI_bvalid"), M38_AXI_bready("M38_AXI_bready"), M38_AXI_araddr("M38_AXI_araddr"), M38_AXI_arprot("M38_AXI_arprot"), M38_AXI_arvalid("M38_AXI_arvalid"), M38_AXI_arready("M38_AXI_arready"), M38_AXI_rdata("M38_AXI_rdata"), M38_AXI_rresp("M38_AXI_rresp"), M38_AXI_rvalid("M38_AXI_rvalid"), M38_AXI_rready("M38_AXI_rready"), M39_AXI_awaddr("M39_AXI_awaddr"), M39_AXI_awprot("M39_AXI_awprot"), M39_AXI_awvalid("M39_AXI_awvalid"), M39_AXI_awready("M39_AXI_awready"), M39_AXI_wdata("M39_AXI_wdata"), M39_AXI_wstrb("M39_AXI_wstrb"), M39_AXI_wvalid("M39_AXI_wvalid"), M39_AXI_wready("M39_AXI_wready"), M39_AXI_bresp("M39_AXI_bresp"), M39_AXI_bvalid("M39_AXI_bvalid"), M39_AXI_bready("M39_AXI_bready"), M39_AXI_araddr("M39_AXI_araddr"), M39_AXI_arprot("M39_AXI_arprot"), M39_AXI_arvalid("M39_AXI_arvalid"), M39_AXI_arready("M39_AXI_arready"), M39_AXI_rdata("M39_AXI_rdata"), M39_AXI_rresp("M39_AXI_rresp"), M39_AXI_rvalid("M39_AXI_rvalid"), M39_AXI_rready("M39_AXI_rready"), M40_AXI_awaddr("M40_AXI_awaddr"), M40_AXI_awprot("M40_AXI_awprot"), M40_AXI_awvalid("M40_AXI_awvalid"), M40_AXI_awready("M40_AXI_awready"), M40_AXI_wdata("M40_AXI_wdata"), M40_AXI_wstrb("M40_AXI_wstrb"), M40_AXI_wvalid("M40_AXI_wvalid"), M40_AXI_wready("M40_AXI_wready"), M40_AXI_bresp("M40_AXI_bresp"), M40_AXI_bvalid("M40_AXI_bvalid"), M40_AXI_bready("M40_AXI_bready"), M40_AXI_araddr("M40_AXI_araddr"), M40_AXI_arprot("M40_AXI_arprot"), M40_AXI_arvalid("M40_AXI_arvalid"), M40_AXI_arready("M40_AXI_arready"), M40_AXI_rdata("M40_AXI_rdata"), M40_AXI_rresp("M40_AXI_rresp"), M40_AXI_rvalid("M40_AXI_rvalid"), M40_AXI_rready("M40_AXI_rready"), M41_AXI_awaddr("M41_AXI_awaddr"), M41_AXI_awprot("M41_AXI_awprot"), M41_AXI_awvalid("M41_AXI_awvalid"), M41_AXI_awready("M41_AXI_awready"), M41_AXI_wdata("M41_AXI_wdata"), M41_AXI_wstrb("M41_AXI_wstrb"), M41_AXI_wvalid("M41_AXI_wvalid"), M41_AXI_wready("M41_AXI_wready"), M41_AXI_bresp("M41_AXI_bresp"), M41_AXI_bvalid("M41_AXI_bvalid"), M41_AXI_bready("M41_AXI_bready"), M41_AXI_araddr("M41_AXI_araddr"), M41_AXI_arprot("M41_AXI_arprot"), M41_AXI_arvalid("M41_AXI_arvalid"), M41_AXI_arready("M41_AXI_arready"), M41_AXI_rdata("M41_AXI_rdata"), M41_AXI_rresp("M41_AXI_rresp"), M41_AXI_rvalid("M41_AXI_rvalid"), M41_AXI_rready("M41_AXI_rready"), M42_AXI_awaddr("M42_AXI_awaddr"), M42_AXI_awprot("M42_AXI_awprot"), M42_AXI_awvalid("M42_AXI_awvalid"), M42_AXI_awready("M42_AXI_awready"), M42_AXI_wdata("M42_AXI_wdata"), M42_AXI_wstrb("M42_AXI_wstrb"), M42_AXI_wvalid("M42_AXI_wvalid"), M42_AXI_wready("M42_AXI_wready"), M42_AXI_bresp("M42_AXI_bresp"), M42_AXI_bvalid("M42_AXI_bvalid"), M42_AXI_bready("M42_AXI_bready"), M42_AXI_araddr("M42_AXI_araddr"), M42_AXI_arprot("M42_AXI_arprot"), M42_AXI_arvalid("M42_AXI_arvalid"), M42_AXI_arready("M42_AXI_arready"), M42_AXI_rdata("M42_AXI_rdata"), M42_AXI_rresp("M42_AXI_rresp"), M42_AXI_rvalid("M42_AXI_rvalid"), M42_AXI_rready("M42_AXI_rready"), M43_AXI_awaddr("M43_AXI_awaddr"), M43_AXI_awprot("M43_AXI_awprot"), M43_AXI_awvalid("M43_AXI_awvalid"), M43_AXI_awready("M43_AXI_awready"), M43_AXI_wdata("M43_AXI_wdata"), M43_AXI_wstrb("M43_AXI_wstrb"), M43_AXI_wvalid("M43_AXI_wvalid"), M43_AXI_wready("M43_AXI_wready"), M43_AXI_bresp("M43_AXI_bresp"), M43_AXI_bvalid("M43_AXI_bvalid"), M43_AXI_bready("M43_AXI_bready"), M43_AXI_araddr("M43_AXI_araddr"), M43_AXI_arprot("M43_AXI_arprot"), M43_AXI_arvalid("M43_AXI_arvalid"), M43_AXI_arready("M43_AXI_arready"), M43_AXI_rdata("M43_AXI_rdata"), M43_AXI_rresp("M43_AXI_rresp"), M43_AXI_rvalid("M43_AXI_rvalid"), M43_AXI_rready("M43_AXI_rready"), M44_AXI_awaddr("M44_AXI_awaddr"), M44_AXI_awprot("M44_AXI_awprot"), M44_AXI_awvalid("M44_AXI_awvalid"), M44_AXI_awready("M44_AXI_awready"), M44_AXI_wdata("M44_AXI_wdata"), M44_AXI_wstrb("M44_AXI_wstrb"), M44_AXI_wvalid("M44_AXI_wvalid"), M44_AXI_wready("M44_AXI_wready"), M44_AXI_bresp("M44_AXI_bresp"), M44_AXI_bvalid("M44_AXI_bvalid"), M44_AXI_bready("M44_AXI_bready"), M44_AXI_araddr("M44_AXI_araddr"), M44_AXI_arprot("M44_AXI_arprot"), M44_AXI_arvalid("M44_AXI_arvalid"), M44_AXI_arready("M44_AXI_arready"), M44_AXI_rdata("M44_AXI_rdata"), M44_AXI_rresp("M44_AXI_rresp"), M44_AXI_rvalid("M44_AXI_rvalid"), M44_AXI_rready("M44_AXI_rready"), M45_AXI_awaddr("M45_AXI_awaddr"), M45_AXI_awprot("M45_AXI_awprot"), M45_AXI_awvalid("M45_AXI_awvalid"), M45_AXI_awready("M45_AXI_awready"), M45_AXI_wdata("M45_AXI_wdata"), M45_AXI_wstrb("M45_AXI_wstrb"), M45_AXI_wvalid("M45_AXI_wvalid"), M45_AXI_wready("M45_AXI_wready"), M45_AXI_bresp("M45_AXI_bresp"), M45_AXI_bvalid("M45_AXI_bvalid"), M45_AXI_bready("M45_AXI_bready"), M45_AXI_araddr("M45_AXI_araddr"), M45_AXI_arprot("M45_AXI_arprot"), M45_AXI_arvalid("M45_AXI_arvalid"), M45_AXI_arready("M45_AXI_arready"), M45_AXI_rdata("M45_AXI_rdata"), M45_AXI_rresp("M45_AXI_rresp"), M45_AXI_rvalid("M45_AXI_rvalid"), M45_AXI_rready("M45_AXI_rready"), M46_AXI_awaddr("M46_AXI_awaddr"), M46_AXI_awprot("M46_AXI_awprot"), M46_AXI_awvalid("M46_AXI_awvalid"), M46_AXI_awready("M46_AXI_awready"), M46_AXI_wdata("M46_AXI_wdata"), M46_AXI_wstrb("M46_AXI_wstrb"), M46_AXI_wvalid("M46_AXI_wvalid"), M46_AXI_wready("M46_AXI_wready"), M46_AXI_bresp("M46_AXI_bresp"), M46_AXI_bvalid("M46_AXI_bvalid"), M46_AXI_bready("M46_AXI_bready"), M46_AXI_araddr("M46_AXI_araddr"), M46_AXI_arprot("M46_AXI_arprot"), M46_AXI_arvalid("M46_AXI_arvalid"), M46_AXI_arready("M46_AXI_arready"), M46_AXI_rdata("M46_AXI_rdata"), M46_AXI_rresp("M46_AXI_rresp"), M46_AXI_rvalid("M46_AXI_rvalid"), M46_AXI_rready("M46_AXI_rready"), M47_AXI_awaddr("M47_AXI_awaddr"), M47_AXI_awprot("M47_AXI_awprot"), M47_AXI_awvalid("M47_AXI_awvalid"), M47_AXI_awready("M47_AXI_awready"), M47_AXI_wdata("M47_AXI_wdata"), M47_AXI_wstrb("M47_AXI_wstrb"), M47_AXI_wvalid("M47_AXI_wvalid"), M47_AXI_wready("M47_AXI_wready"), M47_AXI_bresp("M47_AXI_bresp"), M47_AXI_bvalid("M47_AXI_bvalid"), M47_AXI_bready("M47_AXI_bready"), M47_AXI_araddr("M47_AXI_araddr"), M47_AXI_arprot("M47_AXI_arprot"), M47_AXI_arvalid("M47_AXI_arvalid"), M47_AXI_arready("M47_AXI_arready"), M47_AXI_rdata("M47_AXI_rdata"), M47_AXI_rresp("M47_AXI_rresp"), M47_AXI_rvalid("M47_AXI_rvalid"), M47_AXI_rready("M47_AXI_rready"), M48_AXI_awaddr("M48_AXI_awaddr"), M48_AXI_awprot("M48_AXI_awprot"), M48_AXI_awvalid("M48_AXI_awvalid"), M48_AXI_awready("M48_AXI_awready"), M48_AXI_wdata("M48_AXI_wdata"), M48_AXI_wstrb("M48_AXI_wstrb"), M48_AXI_wvalid("M48_AXI_wvalid"), M48_AXI_wready("M48_AXI_wready"), M48_AXI_bresp("M48_AXI_bresp"), M48_AXI_bvalid("M48_AXI_bvalid"), M48_AXI_bready("M48_AXI_bready"), M48_AXI_araddr("M48_AXI_araddr"), M48_AXI_arprot("M48_AXI_arprot"), M48_AXI_arvalid("M48_AXI_arvalid"), M48_AXI_arready("M48_AXI_arready"), M48_AXI_rdata("M48_AXI_rdata"), M48_AXI_rresp("M48_AXI_rresp"), M48_AXI_rvalid("M48_AXI_rvalid"), M48_AXI_rready("M48_AXI_rready"), M49_AXI_awaddr("M49_AXI_awaddr"), M49_AXI_awprot("M49_AXI_awprot"), M49_AXI_awvalid("M49_AXI_awvalid"), M49_AXI_awready("M49_AXI_awready"), M49_AXI_wdata("M49_AXI_wdata"), M49_AXI_wstrb("M49_AXI_wstrb"), M49_AXI_wvalid("M49_AXI_wvalid"), M49_AXI_wready("M49_AXI_wready"), M49_AXI_bresp("M49_AXI_bresp"), M49_AXI_bvalid("M49_AXI_bvalid"), M49_AXI_bready("M49_AXI_bready"), M49_AXI_araddr("M49_AXI_araddr"), M49_AXI_arprot("M49_AXI_arprot"), M49_AXI_arvalid("M49_AXI_arvalid"), M49_AXI_arready("M49_AXI_arready"), M49_AXI_rdata("M49_AXI_rdata"), M49_AXI_rresp("M49_AXI_rresp"), M49_AXI_rvalid("M49_AXI_rvalid"), M49_AXI_rready("M49_AXI_rready"), M50_AXI_awaddr("M50_AXI_awaddr"), M50_AXI_awprot("M50_AXI_awprot"), M50_AXI_awvalid("M50_AXI_awvalid"), M50_AXI_awready("M50_AXI_awready"), M50_AXI_wdata("M50_AXI_wdata"), M50_AXI_wstrb("M50_AXI_wstrb"), M50_AXI_wvalid("M50_AXI_wvalid"), M50_AXI_wready("M50_AXI_wready"), M50_AXI_bresp("M50_AXI_bresp"), M50_AXI_bvalid("M50_AXI_bvalid"), M50_AXI_bready("M50_AXI_bready"), M50_AXI_araddr("M50_AXI_araddr"), M50_AXI_arprot("M50_AXI_arprot"), M50_AXI_arvalid("M50_AXI_arvalid"), M50_AXI_arready("M50_AXI_arready"), M50_AXI_rdata("M50_AXI_rdata"), M50_AXI_rresp("M50_AXI_rresp"), M50_AXI_rvalid("M50_AXI_rvalid"), M50_AXI_rready("M50_AXI_rready")
{

  // initialize pins
  mp_impl->aclk(aclk);
  mp_impl->aresetn(aresetn);

  // initialize transactors
  mp_S00_AXI_transactor = NULL;
  mp_S00_AXI_awlock_converter = NULL;
  mp_S00_AXI_arlock_converter = NULL;
  mp_M00_AXI_transactor = NULL;
  mp_M00_AXI_awlock_converter = NULL;
  mp_M00_AXI_arlock_converter = NULL;
  mp_M01_AXI_transactor = NULL;
  mp_M01_AXI_awlock_converter = NULL;
  mp_M01_AXI_arlock_converter = NULL;
  mp_M02_AXI_transactor = NULL;
  mp_M02_AXI_awlock_converter = NULL;
  mp_M02_AXI_arlock_converter = NULL;
  mp_M03_AXI_transactor = NULL;
  mp_M03_AXI_awlock_converter = NULL;
  mp_M03_AXI_arlock_converter = NULL;
  mp_M04_AXI_transactor = NULL;
  mp_M04_AXI_awlock_converter = NULL;
  mp_M04_AXI_arlock_converter = NULL;
  mp_M05_AXI_transactor = NULL;
  mp_M05_AXI_awlock_converter = NULL;
  mp_M05_AXI_arlock_converter = NULL;
  mp_M06_AXI_transactor = NULL;
  mp_M06_AXI_awlock_converter = NULL;
  mp_M06_AXI_arlock_converter = NULL;
  mp_M07_AXI_transactor = NULL;
  mp_M07_AXI_awlock_converter = NULL;
  mp_M07_AXI_arlock_converter = NULL;
  mp_M08_AXI_transactor = NULL;
  mp_M08_AXI_awlock_converter = NULL;
  mp_M08_AXI_arlock_converter = NULL;
  mp_M09_AXI_transactor = NULL;
  mp_M09_AXI_awlock_converter = NULL;
  mp_M09_AXI_arlock_converter = NULL;
  mp_M10_AXI_transactor = NULL;
  mp_M10_AXI_awlock_converter = NULL;
  mp_M10_AXI_arlock_converter = NULL;
  mp_M11_AXI_transactor = NULL;
  mp_M11_AXI_awlock_converter = NULL;
  mp_M11_AXI_arlock_converter = NULL;
  mp_M12_AXI_transactor = NULL;
  mp_M13_AXI_transactor = NULL;
  mp_M14_AXI_transactor = NULL;
  mp_M15_AXI_transactor = NULL;
  mp_M16_AXI_transactor = NULL;
  mp_M17_AXI_transactor = NULL;
  mp_M18_AXI_transactor = NULL;
  mp_M19_AXI_transactor = NULL;
  mp_M20_AXI_transactor = NULL;
  mp_M21_AXI_transactor = NULL;
  mp_M22_AXI_transactor = NULL;
  mp_M23_AXI_transactor = NULL;
  mp_M24_AXI_transactor = NULL;
  mp_M25_AXI_transactor = NULL;
  mp_M26_AXI_transactor = NULL;
  mp_M27_AXI_transactor = NULL;
  mp_M28_AXI_transactor = NULL;
  mp_M29_AXI_transactor = NULL;
  mp_M30_AXI_transactor = NULL;
  mp_M31_AXI_transactor = NULL;
  mp_M32_AXI_transactor = NULL;
  mp_M33_AXI_transactor = NULL;
  mp_M34_AXI_transactor = NULL;
  mp_M35_AXI_transactor = NULL;
  mp_M36_AXI_transactor = NULL;
  mp_M37_AXI_transactor = NULL;
  mp_M38_AXI_transactor = NULL;
  mp_M39_AXI_transactor = NULL;
  mp_M40_AXI_transactor = NULL;
  mp_M41_AXI_transactor = NULL;
  mp_M42_AXI_transactor = NULL;
  mp_M43_AXI_transactor = NULL;
  mp_M44_AXI_transactor = NULL;
  mp_M45_AXI_transactor = NULL;
  mp_M46_AXI_transactor = NULL;
  mp_M47_AXI_transactor = NULL;
  mp_M48_AXI_transactor = NULL;
  mp_M49_AXI_transactor = NULL;
  mp_M50_AXI_transactor = NULL;

  // initialize socket stubs

}

void design_1_axi_smc_0::before_end_of_elaboration()
{
  // configure 'S00_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "S00_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'S00_AXI' transactor parameters
    xsc::common_cpp::properties S00_AXI_transactor_param_props;
    S00_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    S00_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    S00_AXI_transactor_param_props.addLong("ID_WIDTH", "16");
    S00_AXI_transactor_param_props.addLong("ADDR_WIDTH", "40");
    S00_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    S00_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    S00_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    S00_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    S00_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    S00_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    S00_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    S00_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    S00_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    S00_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    S00_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    S00_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    S00_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    S00_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    S00_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "1");
    S00_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    S00_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    S00_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    S00_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "4");
    S00_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "4");
    S00_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    S00_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    S00_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    S00_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    S00_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    S00_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    S00_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    S00_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_S00_AXI_transactor = new xtlm::xaximm_pin2xtlm_t<32,40,16,16,1,1,16,1>("S00_AXI_transactor", S00_AXI_transactor_param_props);

    // S00_AXI' transactor ports

    mp_S00_AXI_transactor->AWID(S00_AXI_awid);
    mp_S00_AXI_transactor->AWADDR(S00_AXI_awaddr);
    mp_S00_AXI_transactor->AWLEN(S00_AXI_awlen);
    mp_S00_AXI_transactor->AWSIZE(S00_AXI_awsize);
    mp_S00_AXI_transactor->AWBURST(S00_AXI_awburst);
    mp_S00_AXI_awlock_converter = new xsc::common::vectorN2scalar_converter<1>("S00_AXI_awlock_converter");
    mp_S00_AXI_awlock_converter->vector_in(S00_AXI_awlock);
    mp_S00_AXI_awlock_converter->scalar_out(m_S00_AXI_awlock_converter_signal);
    mp_S00_AXI_transactor->AWLOCK(m_S00_AXI_awlock_converter_signal);
    mp_S00_AXI_transactor->AWCACHE(S00_AXI_awcache);
    mp_S00_AXI_transactor->AWPROT(S00_AXI_awprot);
    mp_S00_AXI_transactor->AWQOS(S00_AXI_awqos);
    mp_S00_AXI_transactor->AWUSER(S00_AXI_awuser);
    mp_S00_AXI_transactor->AWVALID(S00_AXI_awvalid);
    mp_S00_AXI_transactor->AWREADY(S00_AXI_awready);
    mp_S00_AXI_transactor->WDATA(S00_AXI_wdata);
    mp_S00_AXI_transactor->WSTRB(S00_AXI_wstrb);
    mp_S00_AXI_transactor->WLAST(S00_AXI_wlast);
    mp_S00_AXI_transactor->WVALID(S00_AXI_wvalid);
    mp_S00_AXI_transactor->WREADY(S00_AXI_wready);
    mp_S00_AXI_transactor->BID(S00_AXI_bid);
    mp_S00_AXI_transactor->BRESP(S00_AXI_bresp);
    mp_S00_AXI_transactor->BVALID(S00_AXI_bvalid);
    mp_S00_AXI_transactor->BREADY(S00_AXI_bready);
    mp_S00_AXI_transactor->ARID(S00_AXI_arid);
    mp_S00_AXI_transactor->ARADDR(S00_AXI_araddr);
    mp_S00_AXI_transactor->ARLEN(S00_AXI_arlen);
    mp_S00_AXI_transactor->ARSIZE(S00_AXI_arsize);
    mp_S00_AXI_transactor->ARBURST(S00_AXI_arburst);
    mp_S00_AXI_arlock_converter = new xsc::common::vectorN2scalar_converter<1>("S00_AXI_arlock_converter");
    mp_S00_AXI_arlock_converter->vector_in(S00_AXI_arlock);
    mp_S00_AXI_arlock_converter->scalar_out(m_S00_AXI_arlock_converter_signal);
    mp_S00_AXI_transactor->ARLOCK(m_S00_AXI_arlock_converter_signal);
    mp_S00_AXI_transactor->ARCACHE(S00_AXI_arcache);
    mp_S00_AXI_transactor->ARPROT(S00_AXI_arprot);
    mp_S00_AXI_transactor->ARQOS(S00_AXI_arqos);
    mp_S00_AXI_transactor->ARUSER(S00_AXI_aruser);
    mp_S00_AXI_transactor->ARVALID(S00_AXI_arvalid);
    mp_S00_AXI_transactor->ARREADY(S00_AXI_arready);
    mp_S00_AXI_transactor->RID(S00_AXI_rid);
    mp_S00_AXI_transactor->RDATA(S00_AXI_rdata);
    mp_S00_AXI_transactor->RRESP(S00_AXI_rresp);
    mp_S00_AXI_transactor->RLAST(S00_AXI_rlast);
    mp_S00_AXI_transactor->RVALID(S00_AXI_rvalid);
    mp_S00_AXI_transactor->RREADY(S00_AXI_rready);
    mp_S00_AXI_transactor->CLK(aclk);
    mp_S00_AXI_transactor->RST(aresetn);

    // S00_AXI' transactor sockets

    mp_impl->S00_AXI_tlm_aximm_read_socket->bind(*(mp_S00_AXI_transactor->rd_socket));
    mp_impl->S00_AXI_tlm_aximm_write_socket->bind(*(mp_S00_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M00_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M00_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M00_AXI' transactor parameters
    xsc::common_cpp::properties M00_AXI_transactor_param_props;
    M00_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M00_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M00_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M00_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M00_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M00_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M00_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M00_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M00_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M00_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M00_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M00_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M00_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M00_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M00_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M00_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M00_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M00_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M00_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M00_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M00_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M00_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M00_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M00_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M00_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M00_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M00_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M00_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M00_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M00_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M00_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M00_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M00_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M00_AXI_transactor", M00_AXI_transactor_param_props);

    // M00_AXI' transactor ports

    mp_M00_AXI_transactor->AWADDR(M00_AXI_awaddr);
    mp_M00_AXI_transactor->AWLEN(M00_AXI_awlen);
    mp_M00_AXI_transactor->AWSIZE(M00_AXI_awsize);
    mp_M00_AXI_transactor->AWBURST(M00_AXI_awburst);
    mp_M00_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M00_AXI_awlock_converter");
    mp_M00_AXI_awlock_converter->scalar_in(m_M00_AXI_awlock_converter_signal);
    mp_M00_AXI_awlock_converter->vector_out(M00_AXI_awlock);
    mp_M00_AXI_transactor->AWLOCK(m_M00_AXI_awlock_converter_signal);
    mp_M00_AXI_transactor->AWCACHE(M00_AXI_awcache);
    mp_M00_AXI_transactor->AWPROT(M00_AXI_awprot);
    mp_M00_AXI_transactor->AWQOS(M00_AXI_awqos);
    mp_M00_AXI_transactor->AWUSER(M00_AXI_awuser);
    mp_M00_AXI_transactor->AWVALID(M00_AXI_awvalid);
    mp_M00_AXI_transactor->AWREADY(M00_AXI_awready);
    mp_M00_AXI_transactor->WDATA(M00_AXI_wdata);
    mp_M00_AXI_transactor->WSTRB(M00_AXI_wstrb);
    mp_M00_AXI_transactor->WLAST(M00_AXI_wlast);
    mp_M00_AXI_transactor->WVALID(M00_AXI_wvalid);
    mp_M00_AXI_transactor->WREADY(M00_AXI_wready);
    mp_M00_AXI_transactor->BRESP(M00_AXI_bresp);
    mp_M00_AXI_transactor->BVALID(M00_AXI_bvalid);
    mp_M00_AXI_transactor->BREADY(M00_AXI_bready);
    mp_M00_AXI_transactor->ARADDR(M00_AXI_araddr);
    mp_M00_AXI_transactor->ARLEN(M00_AXI_arlen);
    mp_M00_AXI_transactor->ARSIZE(M00_AXI_arsize);
    mp_M00_AXI_transactor->ARBURST(M00_AXI_arburst);
    mp_M00_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M00_AXI_arlock_converter");
    mp_M00_AXI_arlock_converter->scalar_in(m_M00_AXI_arlock_converter_signal);
    mp_M00_AXI_arlock_converter->vector_out(M00_AXI_arlock);
    mp_M00_AXI_transactor->ARLOCK(m_M00_AXI_arlock_converter_signal);
    mp_M00_AXI_transactor->ARCACHE(M00_AXI_arcache);
    mp_M00_AXI_transactor->ARPROT(M00_AXI_arprot);
    mp_M00_AXI_transactor->ARQOS(M00_AXI_arqos);
    mp_M00_AXI_transactor->ARUSER(M00_AXI_aruser);
    mp_M00_AXI_transactor->ARVALID(M00_AXI_arvalid);
    mp_M00_AXI_transactor->ARREADY(M00_AXI_arready);
    mp_M00_AXI_transactor->RDATA(M00_AXI_rdata);
    mp_M00_AXI_transactor->RRESP(M00_AXI_rresp);
    mp_M00_AXI_transactor->RLAST(M00_AXI_rlast);
    mp_M00_AXI_transactor->RVALID(M00_AXI_rvalid);
    mp_M00_AXI_transactor->RREADY(M00_AXI_rready);
    mp_M00_AXI_transactor->CLK(aclk);
    mp_M00_AXI_transactor->RST(aresetn);

    // M00_AXI' transactor sockets

    mp_impl->M00_AXI_tlm_aximm_read_socket->bind(*(mp_M00_AXI_transactor->rd_socket));
    mp_impl->M00_AXI_tlm_aximm_write_socket->bind(*(mp_M00_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M01_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M01_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M01_AXI' transactor parameters
    xsc::common_cpp::properties M01_AXI_transactor_param_props;
    M01_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M01_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M01_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M01_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M01_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M01_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M01_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M01_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M01_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M01_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M01_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M01_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M01_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M01_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M01_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M01_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M01_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M01_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M01_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M01_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M01_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M01_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M01_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M01_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M01_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M01_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M01_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M01_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M01_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M01_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M01_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M01_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M01_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M01_AXI_transactor", M01_AXI_transactor_param_props);

    // M01_AXI' transactor ports

    mp_M01_AXI_transactor->AWADDR(M01_AXI_awaddr);
    mp_M01_AXI_transactor->AWLEN(M01_AXI_awlen);
    mp_M01_AXI_transactor->AWSIZE(M01_AXI_awsize);
    mp_M01_AXI_transactor->AWBURST(M01_AXI_awburst);
    mp_M01_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M01_AXI_awlock_converter");
    mp_M01_AXI_awlock_converter->scalar_in(m_M01_AXI_awlock_converter_signal);
    mp_M01_AXI_awlock_converter->vector_out(M01_AXI_awlock);
    mp_M01_AXI_transactor->AWLOCK(m_M01_AXI_awlock_converter_signal);
    mp_M01_AXI_transactor->AWCACHE(M01_AXI_awcache);
    mp_M01_AXI_transactor->AWPROT(M01_AXI_awprot);
    mp_M01_AXI_transactor->AWQOS(M01_AXI_awqos);
    mp_M01_AXI_transactor->AWUSER(M01_AXI_awuser);
    mp_M01_AXI_transactor->AWVALID(M01_AXI_awvalid);
    mp_M01_AXI_transactor->AWREADY(M01_AXI_awready);
    mp_M01_AXI_transactor->WDATA(M01_AXI_wdata);
    mp_M01_AXI_transactor->WSTRB(M01_AXI_wstrb);
    mp_M01_AXI_transactor->WLAST(M01_AXI_wlast);
    mp_M01_AXI_transactor->WVALID(M01_AXI_wvalid);
    mp_M01_AXI_transactor->WREADY(M01_AXI_wready);
    mp_M01_AXI_transactor->BRESP(M01_AXI_bresp);
    mp_M01_AXI_transactor->BVALID(M01_AXI_bvalid);
    mp_M01_AXI_transactor->BREADY(M01_AXI_bready);
    mp_M01_AXI_transactor->ARADDR(M01_AXI_araddr);
    mp_M01_AXI_transactor->ARLEN(M01_AXI_arlen);
    mp_M01_AXI_transactor->ARSIZE(M01_AXI_arsize);
    mp_M01_AXI_transactor->ARBURST(M01_AXI_arburst);
    mp_M01_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M01_AXI_arlock_converter");
    mp_M01_AXI_arlock_converter->scalar_in(m_M01_AXI_arlock_converter_signal);
    mp_M01_AXI_arlock_converter->vector_out(M01_AXI_arlock);
    mp_M01_AXI_transactor->ARLOCK(m_M01_AXI_arlock_converter_signal);
    mp_M01_AXI_transactor->ARCACHE(M01_AXI_arcache);
    mp_M01_AXI_transactor->ARPROT(M01_AXI_arprot);
    mp_M01_AXI_transactor->ARQOS(M01_AXI_arqos);
    mp_M01_AXI_transactor->ARUSER(M01_AXI_aruser);
    mp_M01_AXI_transactor->ARVALID(M01_AXI_arvalid);
    mp_M01_AXI_transactor->ARREADY(M01_AXI_arready);
    mp_M01_AXI_transactor->RDATA(M01_AXI_rdata);
    mp_M01_AXI_transactor->RRESP(M01_AXI_rresp);
    mp_M01_AXI_transactor->RLAST(M01_AXI_rlast);
    mp_M01_AXI_transactor->RVALID(M01_AXI_rvalid);
    mp_M01_AXI_transactor->RREADY(M01_AXI_rready);
    mp_M01_AXI_transactor->CLK(aclk);
    mp_M01_AXI_transactor->RST(aresetn);

    // M01_AXI' transactor sockets

    mp_impl->M01_AXI_tlm_aximm_read_socket->bind(*(mp_M01_AXI_transactor->rd_socket));
    mp_impl->M01_AXI_tlm_aximm_write_socket->bind(*(mp_M01_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M02_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M02_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M02_AXI' transactor parameters
    xsc::common_cpp::properties M02_AXI_transactor_param_props;
    M02_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M02_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M02_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M02_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M02_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M02_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M02_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M02_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M02_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M02_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M02_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M02_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M02_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M02_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M02_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M02_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M02_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M02_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M02_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M02_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M02_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M02_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M02_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M02_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M02_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M02_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M02_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M02_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M02_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M02_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M02_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M02_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M02_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M02_AXI_transactor", M02_AXI_transactor_param_props);

    // M02_AXI' transactor ports

    mp_M02_AXI_transactor->AWADDR(M02_AXI_awaddr);
    mp_M02_AXI_transactor->AWLEN(M02_AXI_awlen);
    mp_M02_AXI_transactor->AWSIZE(M02_AXI_awsize);
    mp_M02_AXI_transactor->AWBURST(M02_AXI_awburst);
    mp_M02_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M02_AXI_awlock_converter");
    mp_M02_AXI_awlock_converter->scalar_in(m_M02_AXI_awlock_converter_signal);
    mp_M02_AXI_awlock_converter->vector_out(M02_AXI_awlock);
    mp_M02_AXI_transactor->AWLOCK(m_M02_AXI_awlock_converter_signal);
    mp_M02_AXI_transactor->AWCACHE(M02_AXI_awcache);
    mp_M02_AXI_transactor->AWPROT(M02_AXI_awprot);
    mp_M02_AXI_transactor->AWQOS(M02_AXI_awqos);
    mp_M02_AXI_transactor->AWUSER(M02_AXI_awuser);
    mp_M02_AXI_transactor->AWVALID(M02_AXI_awvalid);
    mp_M02_AXI_transactor->AWREADY(M02_AXI_awready);
    mp_M02_AXI_transactor->WDATA(M02_AXI_wdata);
    mp_M02_AXI_transactor->WSTRB(M02_AXI_wstrb);
    mp_M02_AXI_transactor->WLAST(M02_AXI_wlast);
    mp_M02_AXI_transactor->WVALID(M02_AXI_wvalid);
    mp_M02_AXI_transactor->WREADY(M02_AXI_wready);
    mp_M02_AXI_transactor->BRESP(M02_AXI_bresp);
    mp_M02_AXI_transactor->BVALID(M02_AXI_bvalid);
    mp_M02_AXI_transactor->BREADY(M02_AXI_bready);
    mp_M02_AXI_transactor->ARADDR(M02_AXI_araddr);
    mp_M02_AXI_transactor->ARLEN(M02_AXI_arlen);
    mp_M02_AXI_transactor->ARSIZE(M02_AXI_arsize);
    mp_M02_AXI_transactor->ARBURST(M02_AXI_arburst);
    mp_M02_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M02_AXI_arlock_converter");
    mp_M02_AXI_arlock_converter->scalar_in(m_M02_AXI_arlock_converter_signal);
    mp_M02_AXI_arlock_converter->vector_out(M02_AXI_arlock);
    mp_M02_AXI_transactor->ARLOCK(m_M02_AXI_arlock_converter_signal);
    mp_M02_AXI_transactor->ARCACHE(M02_AXI_arcache);
    mp_M02_AXI_transactor->ARPROT(M02_AXI_arprot);
    mp_M02_AXI_transactor->ARQOS(M02_AXI_arqos);
    mp_M02_AXI_transactor->ARUSER(M02_AXI_aruser);
    mp_M02_AXI_transactor->ARVALID(M02_AXI_arvalid);
    mp_M02_AXI_transactor->ARREADY(M02_AXI_arready);
    mp_M02_AXI_transactor->RDATA(M02_AXI_rdata);
    mp_M02_AXI_transactor->RRESP(M02_AXI_rresp);
    mp_M02_AXI_transactor->RLAST(M02_AXI_rlast);
    mp_M02_AXI_transactor->RVALID(M02_AXI_rvalid);
    mp_M02_AXI_transactor->RREADY(M02_AXI_rready);
    mp_M02_AXI_transactor->CLK(aclk);
    mp_M02_AXI_transactor->RST(aresetn);

    // M02_AXI' transactor sockets

    mp_impl->M02_AXI_tlm_aximm_read_socket->bind(*(mp_M02_AXI_transactor->rd_socket));
    mp_impl->M02_AXI_tlm_aximm_write_socket->bind(*(mp_M02_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M03_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M03_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M03_AXI' transactor parameters
    xsc::common_cpp::properties M03_AXI_transactor_param_props;
    M03_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M03_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M03_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M03_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M03_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M03_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M03_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M03_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M03_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M03_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M03_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M03_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M03_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M03_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M03_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M03_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M03_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M03_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M03_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M03_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M03_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M03_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M03_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M03_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M03_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M03_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M03_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M03_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M03_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M03_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M03_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M03_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M03_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M03_AXI_transactor", M03_AXI_transactor_param_props);

    // M03_AXI' transactor ports

    mp_M03_AXI_transactor->AWADDR(M03_AXI_awaddr);
    mp_M03_AXI_transactor->AWLEN(M03_AXI_awlen);
    mp_M03_AXI_transactor->AWSIZE(M03_AXI_awsize);
    mp_M03_AXI_transactor->AWBURST(M03_AXI_awburst);
    mp_M03_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M03_AXI_awlock_converter");
    mp_M03_AXI_awlock_converter->scalar_in(m_M03_AXI_awlock_converter_signal);
    mp_M03_AXI_awlock_converter->vector_out(M03_AXI_awlock);
    mp_M03_AXI_transactor->AWLOCK(m_M03_AXI_awlock_converter_signal);
    mp_M03_AXI_transactor->AWCACHE(M03_AXI_awcache);
    mp_M03_AXI_transactor->AWPROT(M03_AXI_awprot);
    mp_M03_AXI_transactor->AWQOS(M03_AXI_awqos);
    mp_M03_AXI_transactor->AWUSER(M03_AXI_awuser);
    mp_M03_AXI_transactor->AWVALID(M03_AXI_awvalid);
    mp_M03_AXI_transactor->AWREADY(M03_AXI_awready);
    mp_M03_AXI_transactor->WDATA(M03_AXI_wdata);
    mp_M03_AXI_transactor->WSTRB(M03_AXI_wstrb);
    mp_M03_AXI_transactor->WLAST(M03_AXI_wlast);
    mp_M03_AXI_transactor->WVALID(M03_AXI_wvalid);
    mp_M03_AXI_transactor->WREADY(M03_AXI_wready);
    mp_M03_AXI_transactor->BRESP(M03_AXI_bresp);
    mp_M03_AXI_transactor->BVALID(M03_AXI_bvalid);
    mp_M03_AXI_transactor->BREADY(M03_AXI_bready);
    mp_M03_AXI_transactor->ARADDR(M03_AXI_araddr);
    mp_M03_AXI_transactor->ARLEN(M03_AXI_arlen);
    mp_M03_AXI_transactor->ARSIZE(M03_AXI_arsize);
    mp_M03_AXI_transactor->ARBURST(M03_AXI_arburst);
    mp_M03_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M03_AXI_arlock_converter");
    mp_M03_AXI_arlock_converter->scalar_in(m_M03_AXI_arlock_converter_signal);
    mp_M03_AXI_arlock_converter->vector_out(M03_AXI_arlock);
    mp_M03_AXI_transactor->ARLOCK(m_M03_AXI_arlock_converter_signal);
    mp_M03_AXI_transactor->ARCACHE(M03_AXI_arcache);
    mp_M03_AXI_transactor->ARPROT(M03_AXI_arprot);
    mp_M03_AXI_transactor->ARQOS(M03_AXI_arqos);
    mp_M03_AXI_transactor->ARUSER(M03_AXI_aruser);
    mp_M03_AXI_transactor->ARVALID(M03_AXI_arvalid);
    mp_M03_AXI_transactor->ARREADY(M03_AXI_arready);
    mp_M03_AXI_transactor->RDATA(M03_AXI_rdata);
    mp_M03_AXI_transactor->RRESP(M03_AXI_rresp);
    mp_M03_AXI_transactor->RLAST(M03_AXI_rlast);
    mp_M03_AXI_transactor->RVALID(M03_AXI_rvalid);
    mp_M03_AXI_transactor->RREADY(M03_AXI_rready);
    mp_M03_AXI_transactor->CLK(aclk);
    mp_M03_AXI_transactor->RST(aresetn);

    // M03_AXI' transactor sockets

    mp_impl->M03_AXI_tlm_aximm_read_socket->bind(*(mp_M03_AXI_transactor->rd_socket));
    mp_impl->M03_AXI_tlm_aximm_write_socket->bind(*(mp_M03_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M04_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M04_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M04_AXI' transactor parameters
    xsc::common_cpp::properties M04_AXI_transactor_param_props;
    M04_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M04_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M04_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M04_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M04_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M04_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M04_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M04_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M04_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M04_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M04_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M04_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M04_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M04_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M04_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M04_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M04_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M04_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M04_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M04_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M04_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M04_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M04_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M04_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M04_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M04_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M04_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M04_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M04_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M04_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M04_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M04_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M04_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M04_AXI_transactor", M04_AXI_transactor_param_props);

    // M04_AXI' transactor ports

    mp_M04_AXI_transactor->AWADDR(M04_AXI_awaddr);
    mp_M04_AXI_transactor->AWLEN(M04_AXI_awlen);
    mp_M04_AXI_transactor->AWSIZE(M04_AXI_awsize);
    mp_M04_AXI_transactor->AWBURST(M04_AXI_awburst);
    mp_M04_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M04_AXI_awlock_converter");
    mp_M04_AXI_awlock_converter->scalar_in(m_M04_AXI_awlock_converter_signal);
    mp_M04_AXI_awlock_converter->vector_out(M04_AXI_awlock);
    mp_M04_AXI_transactor->AWLOCK(m_M04_AXI_awlock_converter_signal);
    mp_M04_AXI_transactor->AWCACHE(M04_AXI_awcache);
    mp_M04_AXI_transactor->AWPROT(M04_AXI_awprot);
    mp_M04_AXI_transactor->AWQOS(M04_AXI_awqos);
    mp_M04_AXI_transactor->AWUSER(M04_AXI_awuser);
    mp_M04_AXI_transactor->AWVALID(M04_AXI_awvalid);
    mp_M04_AXI_transactor->AWREADY(M04_AXI_awready);
    mp_M04_AXI_transactor->WDATA(M04_AXI_wdata);
    mp_M04_AXI_transactor->WSTRB(M04_AXI_wstrb);
    mp_M04_AXI_transactor->WLAST(M04_AXI_wlast);
    mp_M04_AXI_transactor->WVALID(M04_AXI_wvalid);
    mp_M04_AXI_transactor->WREADY(M04_AXI_wready);
    mp_M04_AXI_transactor->BRESP(M04_AXI_bresp);
    mp_M04_AXI_transactor->BVALID(M04_AXI_bvalid);
    mp_M04_AXI_transactor->BREADY(M04_AXI_bready);
    mp_M04_AXI_transactor->ARADDR(M04_AXI_araddr);
    mp_M04_AXI_transactor->ARLEN(M04_AXI_arlen);
    mp_M04_AXI_transactor->ARSIZE(M04_AXI_arsize);
    mp_M04_AXI_transactor->ARBURST(M04_AXI_arburst);
    mp_M04_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M04_AXI_arlock_converter");
    mp_M04_AXI_arlock_converter->scalar_in(m_M04_AXI_arlock_converter_signal);
    mp_M04_AXI_arlock_converter->vector_out(M04_AXI_arlock);
    mp_M04_AXI_transactor->ARLOCK(m_M04_AXI_arlock_converter_signal);
    mp_M04_AXI_transactor->ARCACHE(M04_AXI_arcache);
    mp_M04_AXI_transactor->ARPROT(M04_AXI_arprot);
    mp_M04_AXI_transactor->ARQOS(M04_AXI_arqos);
    mp_M04_AXI_transactor->ARUSER(M04_AXI_aruser);
    mp_M04_AXI_transactor->ARVALID(M04_AXI_arvalid);
    mp_M04_AXI_transactor->ARREADY(M04_AXI_arready);
    mp_M04_AXI_transactor->RDATA(M04_AXI_rdata);
    mp_M04_AXI_transactor->RRESP(M04_AXI_rresp);
    mp_M04_AXI_transactor->RLAST(M04_AXI_rlast);
    mp_M04_AXI_transactor->RVALID(M04_AXI_rvalid);
    mp_M04_AXI_transactor->RREADY(M04_AXI_rready);
    mp_M04_AXI_transactor->CLK(aclk);
    mp_M04_AXI_transactor->RST(aresetn);

    // M04_AXI' transactor sockets

    mp_impl->M04_AXI_tlm_aximm_read_socket->bind(*(mp_M04_AXI_transactor->rd_socket));
    mp_impl->M04_AXI_tlm_aximm_write_socket->bind(*(mp_M04_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M05_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M05_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M05_AXI' transactor parameters
    xsc::common_cpp::properties M05_AXI_transactor_param_props;
    M05_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M05_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M05_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M05_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M05_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M05_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M05_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M05_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M05_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M05_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M05_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M05_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M05_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M05_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M05_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M05_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M05_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M05_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M05_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M05_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M05_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M05_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M05_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M05_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M05_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M05_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M05_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M05_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M05_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M05_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M05_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M05_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M05_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M05_AXI_transactor", M05_AXI_transactor_param_props);

    // M05_AXI' transactor ports

    mp_M05_AXI_transactor->AWADDR(M05_AXI_awaddr);
    mp_M05_AXI_transactor->AWLEN(M05_AXI_awlen);
    mp_M05_AXI_transactor->AWSIZE(M05_AXI_awsize);
    mp_M05_AXI_transactor->AWBURST(M05_AXI_awburst);
    mp_M05_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M05_AXI_awlock_converter");
    mp_M05_AXI_awlock_converter->scalar_in(m_M05_AXI_awlock_converter_signal);
    mp_M05_AXI_awlock_converter->vector_out(M05_AXI_awlock);
    mp_M05_AXI_transactor->AWLOCK(m_M05_AXI_awlock_converter_signal);
    mp_M05_AXI_transactor->AWCACHE(M05_AXI_awcache);
    mp_M05_AXI_transactor->AWPROT(M05_AXI_awprot);
    mp_M05_AXI_transactor->AWQOS(M05_AXI_awqos);
    mp_M05_AXI_transactor->AWUSER(M05_AXI_awuser);
    mp_M05_AXI_transactor->AWVALID(M05_AXI_awvalid);
    mp_M05_AXI_transactor->AWREADY(M05_AXI_awready);
    mp_M05_AXI_transactor->WDATA(M05_AXI_wdata);
    mp_M05_AXI_transactor->WSTRB(M05_AXI_wstrb);
    mp_M05_AXI_transactor->WLAST(M05_AXI_wlast);
    mp_M05_AXI_transactor->WVALID(M05_AXI_wvalid);
    mp_M05_AXI_transactor->WREADY(M05_AXI_wready);
    mp_M05_AXI_transactor->BRESP(M05_AXI_bresp);
    mp_M05_AXI_transactor->BVALID(M05_AXI_bvalid);
    mp_M05_AXI_transactor->BREADY(M05_AXI_bready);
    mp_M05_AXI_transactor->ARADDR(M05_AXI_araddr);
    mp_M05_AXI_transactor->ARLEN(M05_AXI_arlen);
    mp_M05_AXI_transactor->ARSIZE(M05_AXI_arsize);
    mp_M05_AXI_transactor->ARBURST(M05_AXI_arburst);
    mp_M05_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M05_AXI_arlock_converter");
    mp_M05_AXI_arlock_converter->scalar_in(m_M05_AXI_arlock_converter_signal);
    mp_M05_AXI_arlock_converter->vector_out(M05_AXI_arlock);
    mp_M05_AXI_transactor->ARLOCK(m_M05_AXI_arlock_converter_signal);
    mp_M05_AXI_transactor->ARCACHE(M05_AXI_arcache);
    mp_M05_AXI_transactor->ARPROT(M05_AXI_arprot);
    mp_M05_AXI_transactor->ARQOS(M05_AXI_arqos);
    mp_M05_AXI_transactor->ARUSER(M05_AXI_aruser);
    mp_M05_AXI_transactor->ARVALID(M05_AXI_arvalid);
    mp_M05_AXI_transactor->ARREADY(M05_AXI_arready);
    mp_M05_AXI_transactor->RDATA(M05_AXI_rdata);
    mp_M05_AXI_transactor->RRESP(M05_AXI_rresp);
    mp_M05_AXI_transactor->RLAST(M05_AXI_rlast);
    mp_M05_AXI_transactor->RVALID(M05_AXI_rvalid);
    mp_M05_AXI_transactor->RREADY(M05_AXI_rready);
    mp_M05_AXI_transactor->CLK(aclk);
    mp_M05_AXI_transactor->RST(aresetn);

    // M05_AXI' transactor sockets

    mp_impl->M05_AXI_tlm_aximm_read_socket->bind(*(mp_M05_AXI_transactor->rd_socket));
    mp_impl->M05_AXI_tlm_aximm_write_socket->bind(*(mp_M05_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M06_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M06_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M06_AXI' transactor parameters
    xsc::common_cpp::properties M06_AXI_transactor_param_props;
    M06_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M06_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M06_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M06_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M06_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M06_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M06_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M06_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M06_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M06_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M06_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M06_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M06_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M06_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M06_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M06_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M06_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M06_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M06_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M06_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M06_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M06_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M06_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M06_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M06_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M06_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M06_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M06_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M06_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M06_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M06_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M06_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M06_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M06_AXI_transactor", M06_AXI_transactor_param_props);

    // M06_AXI' transactor ports

    mp_M06_AXI_transactor->AWADDR(M06_AXI_awaddr);
    mp_M06_AXI_transactor->AWLEN(M06_AXI_awlen);
    mp_M06_AXI_transactor->AWSIZE(M06_AXI_awsize);
    mp_M06_AXI_transactor->AWBURST(M06_AXI_awburst);
    mp_M06_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M06_AXI_awlock_converter");
    mp_M06_AXI_awlock_converter->scalar_in(m_M06_AXI_awlock_converter_signal);
    mp_M06_AXI_awlock_converter->vector_out(M06_AXI_awlock);
    mp_M06_AXI_transactor->AWLOCK(m_M06_AXI_awlock_converter_signal);
    mp_M06_AXI_transactor->AWCACHE(M06_AXI_awcache);
    mp_M06_AXI_transactor->AWPROT(M06_AXI_awprot);
    mp_M06_AXI_transactor->AWQOS(M06_AXI_awqos);
    mp_M06_AXI_transactor->AWUSER(M06_AXI_awuser);
    mp_M06_AXI_transactor->AWVALID(M06_AXI_awvalid);
    mp_M06_AXI_transactor->AWREADY(M06_AXI_awready);
    mp_M06_AXI_transactor->WDATA(M06_AXI_wdata);
    mp_M06_AXI_transactor->WSTRB(M06_AXI_wstrb);
    mp_M06_AXI_transactor->WLAST(M06_AXI_wlast);
    mp_M06_AXI_transactor->WVALID(M06_AXI_wvalid);
    mp_M06_AXI_transactor->WREADY(M06_AXI_wready);
    mp_M06_AXI_transactor->BRESP(M06_AXI_bresp);
    mp_M06_AXI_transactor->BVALID(M06_AXI_bvalid);
    mp_M06_AXI_transactor->BREADY(M06_AXI_bready);
    mp_M06_AXI_transactor->ARADDR(M06_AXI_araddr);
    mp_M06_AXI_transactor->ARLEN(M06_AXI_arlen);
    mp_M06_AXI_transactor->ARSIZE(M06_AXI_arsize);
    mp_M06_AXI_transactor->ARBURST(M06_AXI_arburst);
    mp_M06_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M06_AXI_arlock_converter");
    mp_M06_AXI_arlock_converter->scalar_in(m_M06_AXI_arlock_converter_signal);
    mp_M06_AXI_arlock_converter->vector_out(M06_AXI_arlock);
    mp_M06_AXI_transactor->ARLOCK(m_M06_AXI_arlock_converter_signal);
    mp_M06_AXI_transactor->ARCACHE(M06_AXI_arcache);
    mp_M06_AXI_transactor->ARPROT(M06_AXI_arprot);
    mp_M06_AXI_transactor->ARQOS(M06_AXI_arqos);
    mp_M06_AXI_transactor->ARUSER(M06_AXI_aruser);
    mp_M06_AXI_transactor->ARVALID(M06_AXI_arvalid);
    mp_M06_AXI_transactor->ARREADY(M06_AXI_arready);
    mp_M06_AXI_transactor->RDATA(M06_AXI_rdata);
    mp_M06_AXI_transactor->RRESP(M06_AXI_rresp);
    mp_M06_AXI_transactor->RLAST(M06_AXI_rlast);
    mp_M06_AXI_transactor->RVALID(M06_AXI_rvalid);
    mp_M06_AXI_transactor->RREADY(M06_AXI_rready);
    mp_M06_AXI_transactor->CLK(aclk);
    mp_M06_AXI_transactor->RST(aresetn);

    // M06_AXI' transactor sockets

    mp_impl->M06_AXI_tlm_aximm_read_socket->bind(*(mp_M06_AXI_transactor->rd_socket));
    mp_impl->M06_AXI_tlm_aximm_write_socket->bind(*(mp_M06_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M07_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M07_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M07_AXI' transactor parameters
    xsc::common_cpp::properties M07_AXI_transactor_param_props;
    M07_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M07_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M07_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M07_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M07_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M07_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M07_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M07_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M07_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M07_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M07_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M07_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M07_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M07_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M07_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M07_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M07_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M07_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M07_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M07_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M07_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M07_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M07_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M07_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M07_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M07_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M07_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M07_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M07_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M07_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M07_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M07_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M07_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M07_AXI_transactor", M07_AXI_transactor_param_props);

    // M07_AXI' transactor ports

    mp_M07_AXI_transactor->AWADDR(M07_AXI_awaddr);
    mp_M07_AXI_transactor->AWLEN(M07_AXI_awlen);
    mp_M07_AXI_transactor->AWSIZE(M07_AXI_awsize);
    mp_M07_AXI_transactor->AWBURST(M07_AXI_awburst);
    mp_M07_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M07_AXI_awlock_converter");
    mp_M07_AXI_awlock_converter->scalar_in(m_M07_AXI_awlock_converter_signal);
    mp_M07_AXI_awlock_converter->vector_out(M07_AXI_awlock);
    mp_M07_AXI_transactor->AWLOCK(m_M07_AXI_awlock_converter_signal);
    mp_M07_AXI_transactor->AWCACHE(M07_AXI_awcache);
    mp_M07_AXI_transactor->AWPROT(M07_AXI_awprot);
    mp_M07_AXI_transactor->AWQOS(M07_AXI_awqos);
    mp_M07_AXI_transactor->AWUSER(M07_AXI_awuser);
    mp_M07_AXI_transactor->AWVALID(M07_AXI_awvalid);
    mp_M07_AXI_transactor->AWREADY(M07_AXI_awready);
    mp_M07_AXI_transactor->WDATA(M07_AXI_wdata);
    mp_M07_AXI_transactor->WSTRB(M07_AXI_wstrb);
    mp_M07_AXI_transactor->WLAST(M07_AXI_wlast);
    mp_M07_AXI_transactor->WVALID(M07_AXI_wvalid);
    mp_M07_AXI_transactor->WREADY(M07_AXI_wready);
    mp_M07_AXI_transactor->BRESP(M07_AXI_bresp);
    mp_M07_AXI_transactor->BVALID(M07_AXI_bvalid);
    mp_M07_AXI_transactor->BREADY(M07_AXI_bready);
    mp_M07_AXI_transactor->ARADDR(M07_AXI_araddr);
    mp_M07_AXI_transactor->ARLEN(M07_AXI_arlen);
    mp_M07_AXI_transactor->ARSIZE(M07_AXI_arsize);
    mp_M07_AXI_transactor->ARBURST(M07_AXI_arburst);
    mp_M07_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M07_AXI_arlock_converter");
    mp_M07_AXI_arlock_converter->scalar_in(m_M07_AXI_arlock_converter_signal);
    mp_M07_AXI_arlock_converter->vector_out(M07_AXI_arlock);
    mp_M07_AXI_transactor->ARLOCK(m_M07_AXI_arlock_converter_signal);
    mp_M07_AXI_transactor->ARCACHE(M07_AXI_arcache);
    mp_M07_AXI_transactor->ARPROT(M07_AXI_arprot);
    mp_M07_AXI_transactor->ARQOS(M07_AXI_arqos);
    mp_M07_AXI_transactor->ARUSER(M07_AXI_aruser);
    mp_M07_AXI_transactor->ARVALID(M07_AXI_arvalid);
    mp_M07_AXI_transactor->ARREADY(M07_AXI_arready);
    mp_M07_AXI_transactor->RDATA(M07_AXI_rdata);
    mp_M07_AXI_transactor->RRESP(M07_AXI_rresp);
    mp_M07_AXI_transactor->RLAST(M07_AXI_rlast);
    mp_M07_AXI_transactor->RVALID(M07_AXI_rvalid);
    mp_M07_AXI_transactor->RREADY(M07_AXI_rready);
    mp_M07_AXI_transactor->CLK(aclk);
    mp_M07_AXI_transactor->RST(aresetn);

    // M07_AXI' transactor sockets

    mp_impl->M07_AXI_tlm_aximm_read_socket->bind(*(mp_M07_AXI_transactor->rd_socket));
    mp_impl->M07_AXI_tlm_aximm_write_socket->bind(*(mp_M07_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M08_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M08_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M08_AXI' transactor parameters
    xsc::common_cpp::properties M08_AXI_transactor_param_props;
    M08_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M08_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M08_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M08_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M08_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M08_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M08_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M08_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M08_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M08_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M08_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M08_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M08_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M08_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M08_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M08_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M08_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M08_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M08_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M08_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M08_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M08_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M08_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M08_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M08_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M08_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M08_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M08_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M08_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M08_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M08_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M08_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M08_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M08_AXI_transactor", M08_AXI_transactor_param_props);

    // M08_AXI' transactor ports

    mp_M08_AXI_transactor->AWADDR(M08_AXI_awaddr);
    mp_M08_AXI_transactor->AWLEN(M08_AXI_awlen);
    mp_M08_AXI_transactor->AWSIZE(M08_AXI_awsize);
    mp_M08_AXI_transactor->AWBURST(M08_AXI_awburst);
    mp_M08_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M08_AXI_awlock_converter");
    mp_M08_AXI_awlock_converter->scalar_in(m_M08_AXI_awlock_converter_signal);
    mp_M08_AXI_awlock_converter->vector_out(M08_AXI_awlock);
    mp_M08_AXI_transactor->AWLOCK(m_M08_AXI_awlock_converter_signal);
    mp_M08_AXI_transactor->AWCACHE(M08_AXI_awcache);
    mp_M08_AXI_transactor->AWPROT(M08_AXI_awprot);
    mp_M08_AXI_transactor->AWQOS(M08_AXI_awqos);
    mp_M08_AXI_transactor->AWUSER(M08_AXI_awuser);
    mp_M08_AXI_transactor->AWVALID(M08_AXI_awvalid);
    mp_M08_AXI_transactor->AWREADY(M08_AXI_awready);
    mp_M08_AXI_transactor->WDATA(M08_AXI_wdata);
    mp_M08_AXI_transactor->WSTRB(M08_AXI_wstrb);
    mp_M08_AXI_transactor->WLAST(M08_AXI_wlast);
    mp_M08_AXI_transactor->WVALID(M08_AXI_wvalid);
    mp_M08_AXI_transactor->WREADY(M08_AXI_wready);
    mp_M08_AXI_transactor->BRESP(M08_AXI_bresp);
    mp_M08_AXI_transactor->BVALID(M08_AXI_bvalid);
    mp_M08_AXI_transactor->BREADY(M08_AXI_bready);
    mp_M08_AXI_transactor->ARADDR(M08_AXI_araddr);
    mp_M08_AXI_transactor->ARLEN(M08_AXI_arlen);
    mp_M08_AXI_transactor->ARSIZE(M08_AXI_arsize);
    mp_M08_AXI_transactor->ARBURST(M08_AXI_arburst);
    mp_M08_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M08_AXI_arlock_converter");
    mp_M08_AXI_arlock_converter->scalar_in(m_M08_AXI_arlock_converter_signal);
    mp_M08_AXI_arlock_converter->vector_out(M08_AXI_arlock);
    mp_M08_AXI_transactor->ARLOCK(m_M08_AXI_arlock_converter_signal);
    mp_M08_AXI_transactor->ARCACHE(M08_AXI_arcache);
    mp_M08_AXI_transactor->ARPROT(M08_AXI_arprot);
    mp_M08_AXI_transactor->ARQOS(M08_AXI_arqos);
    mp_M08_AXI_transactor->ARUSER(M08_AXI_aruser);
    mp_M08_AXI_transactor->ARVALID(M08_AXI_arvalid);
    mp_M08_AXI_transactor->ARREADY(M08_AXI_arready);
    mp_M08_AXI_transactor->RDATA(M08_AXI_rdata);
    mp_M08_AXI_transactor->RRESP(M08_AXI_rresp);
    mp_M08_AXI_transactor->RLAST(M08_AXI_rlast);
    mp_M08_AXI_transactor->RVALID(M08_AXI_rvalid);
    mp_M08_AXI_transactor->RREADY(M08_AXI_rready);
    mp_M08_AXI_transactor->CLK(aclk);
    mp_M08_AXI_transactor->RST(aresetn);

    // M08_AXI' transactor sockets

    mp_impl->M08_AXI_tlm_aximm_read_socket->bind(*(mp_M08_AXI_transactor->rd_socket));
    mp_impl->M08_AXI_tlm_aximm_write_socket->bind(*(mp_M08_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M09_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M09_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M09_AXI' transactor parameters
    xsc::common_cpp::properties M09_AXI_transactor_param_props;
    M09_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M09_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M09_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M09_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M09_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M09_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M09_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M09_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M09_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M09_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M09_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M09_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M09_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M09_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M09_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M09_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M09_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M09_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M09_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M09_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M09_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M09_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M09_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M09_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M09_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M09_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M09_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M09_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M09_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M09_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M09_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M09_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M09_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M09_AXI_transactor", M09_AXI_transactor_param_props);

    // M09_AXI' transactor ports

    mp_M09_AXI_transactor->AWADDR(M09_AXI_awaddr);
    mp_M09_AXI_transactor->AWLEN(M09_AXI_awlen);
    mp_M09_AXI_transactor->AWSIZE(M09_AXI_awsize);
    mp_M09_AXI_transactor->AWBURST(M09_AXI_awburst);
    mp_M09_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M09_AXI_awlock_converter");
    mp_M09_AXI_awlock_converter->scalar_in(m_M09_AXI_awlock_converter_signal);
    mp_M09_AXI_awlock_converter->vector_out(M09_AXI_awlock);
    mp_M09_AXI_transactor->AWLOCK(m_M09_AXI_awlock_converter_signal);
    mp_M09_AXI_transactor->AWCACHE(M09_AXI_awcache);
    mp_M09_AXI_transactor->AWPROT(M09_AXI_awprot);
    mp_M09_AXI_transactor->AWQOS(M09_AXI_awqos);
    mp_M09_AXI_transactor->AWUSER(M09_AXI_awuser);
    mp_M09_AXI_transactor->AWVALID(M09_AXI_awvalid);
    mp_M09_AXI_transactor->AWREADY(M09_AXI_awready);
    mp_M09_AXI_transactor->WDATA(M09_AXI_wdata);
    mp_M09_AXI_transactor->WSTRB(M09_AXI_wstrb);
    mp_M09_AXI_transactor->WLAST(M09_AXI_wlast);
    mp_M09_AXI_transactor->WVALID(M09_AXI_wvalid);
    mp_M09_AXI_transactor->WREADY(M09_AXI_wready);
    mp_M09_AXI_transactor->BRESP(M09_AXI_bresp);
    mp_M09_AXI_transactor->BVALID(M09_AXI_bvalid);
    mp_M09_AXI_transactor->BREADY(M09_AXI_bready);
    mp_M09_AXI_transactor->ARADDR(M09_AXI_araddr);
    mp_M09_AXI_transactor->ARLEN(M09_AXI_arlen);
    mp_M09_AXI_transactor->ARSIZE(M09_AXI_arsize);
    mp_M09_AXI_transactor->ARBURST(M09_AXI_arburst);
    mp_M09_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M09_AXI_arlock_converter");
    mp_M09_AXI_arlock_converter->scalar_in(m_M09_AXI_arlock_converter_signal);
    mp_M09_AXI_arlock_converter->vector_out(M09_AXI_arlock);
    mp_M09_AXI_transactor->ARLOCK(m_M09_AXI_arlock_converter_signal);
    mp_M09_AXI_transactor->ARCACHE(M09_AXI_arcache);
    mp_M09_AXI_transactor->ARPROT(M09_AXI_arprot);
    mp_M09_AXI_transactor->ARQOS(M09_AXI_arqos);
    mp_M09_AXI_transactor->ARUSER(M09_AXI_aruser);
    mp_M09_AXI_transactor->ARVALID(M09_AXI_arvalid);
    mp_M09_AXI_transactor->ARREADY(M09_AXI_arready);
    mp_M09_AXI_transactor->RDATA(M09_AXI_rdata);
    mp_M09_AXI_transactor->RRESP(M09_AXI_rresp);
    mp_M09_AXI_transactor->RLAST(M09_AXI_rlast);
    mp_M09_AXI_transactor->RVALID(M09_AXI_rvalid);
    mp_M09_AXI_transactor->RREADY(M09_AXI_rready);
    mp_M09_AXI_transactor->CLK(aclk);
    mp_M09_AXI_transactor->RST(aresetn);

    // M09_AXI' transactor sockets

    mp_impl->M09_AXI_tlm_aximm_read_socket->bind(*(mp_M09_AXI_transactor->rd_socket));
    mp_impl->M09_AXI_tlm_aximm_write_socket->bind(*(mp_M09_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M10_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M10_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M10_AXI' transactor parameters
    xsc::common_cpp::properties M10_AXI_transactor_param_props;
    M10_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M10_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M10_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M10_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M10_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M10_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M10_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M10_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M10_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M10_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M10_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M10_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M10_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M10_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M10_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M10_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M10_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M10_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M10_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M10_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M10_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M10_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M10_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M10_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M10_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M10_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M10_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M10_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M10_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M10_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M10_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M10_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M10_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M10_AXI_transactor", M10_AXI_transactor_param_props);

    // M10_AXI' transactor ports

    mp_M10_AXI_transactor->AWADDR(M10_AXI_awaddr);
    mp_M10_AXI_transactor->AWLEN(M10_AXI_awlen);
    mp_M10_AXI_transactor->AWSIZE(M10_AXI_awsize);
    mp_M10_AXI_transactor->AWBURST(M10_AXI_awburst);
    mp_M10_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M10_AXI_awlock_converter");
    mp_M10_AXI_awlock_converter->scalar_in(m_M10_AXI_awlock_converter_signal);
    mp_M10_AXI_awlock_converter->vector_out(M10_AXI_awlock);
    mp_M10_AXI_transactor->AWLOCK(m_M10_AXI_awlock_converter_signal);
    mp_M10_AXI_transactor->AWCACHE(M10_AXI_awcache);
    mp_M10_AXI_transactor->AWPROT(M10_AXI_awprot);
    mp_M10_AXI_transactor->AWQOS(M10_AXI_awqos);
    mp_M10_AXI_transactor->AWUSER(M10_AXI_awuser);
    mp_M10_AXI_transactor->AWVALID(M10_AXI_awvalid);
    mp_M10_AXI_transactor->AWREADY(M10_AXI_awready);
    mp_M10_AXI_transactor->WDATA(M10_AXI_wdata);
    mp_M10_AXI_transactor->WSTRB(M10_AXI_wstrb);
    mp_M10_AXI_transactor->WLAST(M10_AXI_wlast);
    mp_M10_AXI_transactor->WVALID(M10_AXI_wvalid);
    mp_M10_AXI_transactor->WREADY(M10_AXI_wready);
    mp_M10_AXI_transactor->BRESP(M10_AXI_bresp);
    mp_M10_AXI_transactor->BVALID(M10_AXI_bvalid);
    mp_M10_AXI_transactor->BREADY(M10_AXI_bready);
    mp_M10_AXI_transactor->ARADDR(M10_AXI_araddr);
    mp_M10_AXI_transactor->ARLEN(M10_AXI_arlen);
    mp_M10_AXI_transactor->ARSIZE(M10_AXI_arsize);
    mp_M10_AXI_transactor->ARBURST(M10_AXI_arburst);
    mp_M10_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M10_AXI_arlock_converter");
    mp_M10_AXI_arlock_converter->scalar_in(m_M10_AXI_arlock_converter_signal);
    mp_M10_AXI_arlock_converter->vector_out(M10_AXI_arlock);
    mp_M10_AXI_transactor->ARLOCK(m_M10_AXI_arlock_converter_signal);
    mp_M10_AXI_transactor->ARCACHE(M10_AXI_arcache);
    mp_M10_AXI_transactor->ARPROT(M10_AXI_arprot);
    mp_M10_AXI_transactor->ARQOS(M10_AXI_arqos);
    mp_M10_AXI_transactor->ARUSER(M10_AXI_aruser);
    mp_M10_AXI_transactor->ARVALID(M10_AXI_arvalid);
    mp_M10_AXI_transactor->ARREADY(M10_AXI_arready);
    mp_M10_AXI_transactor->RDATA(M10_AXI_rdata);
    mp_M10_AXI_transactor->RRESP(M10_AXI_rresp);
    mp_M10_AXI_transactor->RLAST(M10_AXI_rlast);
    mp_M10_AXI_transactor->RVALID(M10_AXI_rvalid);
    mp_M10_AXI_transactor->RREADY(M10_AXI_rready);
    mp_M10_AXI_transactor->CLK(aclk);
    mp_M10_AXI_transactor->RST(aresetn);

    // M10_AXI' transactor sockets

    mp_impl->M10_AXI_tlm_aximm_read_socket->bind(*(mp_M10_AXI_transactor->rd_socket));
    mp_impl->M10_AXI_tlm_aximm_write_socket->bind(*(mp_M10_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M11_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M11_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M11_AXI' transactor parameters
    xsc::common_cpp::properties M11_AXI_transactor_param_props;
    M11_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M11_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M11_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M11_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M11_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M11_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M11_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M11_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M11_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M11_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M11_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M11_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M11_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M11_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M11_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M11_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M11_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M11_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M11_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M11_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M11_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M11_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M11_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M11_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M11_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M11_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M11_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M11_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M11_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M11_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M11_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M11_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M11_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M11_AXI_transactor", M11_AXI_transactor_param_props);

    // M11_AXI' transactor ports

    mp_M11_AXI_transactor->AWADDR(M11_AXI_awaddr);
    mp_M11_AXI_transactor->AWLEN(M11_AXI_awlen);
    mp_M11_AXI_transactor->AWSIZE(M11_AXI_awsize);
    mp_M11_AXI_transactor->AWBURST(M11_AXI_awburst);
    mp_M11_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M11_AXI_awlock_converter");
    mp_M11_AXI_awlock_converter->scalar_in(m_M11_AXI_awlock_converter_signal);
    mp_M11_AXI_awlock_converter->vector_out(M11_AXI_awlock);
    mp_M11_AXI_transactor->AWLOCK(m_M11_AXI_awlock_converter_signal);
    mp_M11_AXI_transactor->AWCACHE(M11_AXI_awcache);
    mp_M11_AXI_transactor->AWPROT(M11_AXI_awprot);
    mp_M11_AXI_transactor->AWQOS(M11_AXI_awqos);
    mp_M11_AXI_transactor->AWUSER(M11_AXI_awuser);
    mp_M11_AXI_transactor->AWVALID(M11_AXI_awvalid);
    mp_M11_AXI_transactor->AWREADY(M11_AXI_awready);
    mp_M11_AXI_transactor->WDATA(M11_AXI_wdata);
    mp_M11_AXI_transactor->WSTRB(M11_AXI_wstrb);
    mp_M11_AXI_transactor->WLAST(M11_AXI_wlast);
    mp_M11_AXI_transactor->WVALID(M11_AXI_wvalid);
    mp_M11_AXI_transactor->WREADY(M11_AXI_wready);
    mp_M11_AXI_transactor->BRESP(M11_AXI_bresp);
    mp_M11_AXI_transactor->BVALID(M11_AXI_bvalid);
    mp_M11_AXI_transactor->BREADY(M11_AXI_bready);
    mp_M11_AXI_transactor->ARADDR(M11_AXI_araddr);
    mp_M11_AXI_transactor->ARLEN(M11_AXI_arlen);
    mp_M11_AXI_transactor->ARSIZE(M11_AXI_arsize);
    mp_M11_AXI_transactor->ARBURST(M11_AXI_arburst);
    mp_M11_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M11_AXI_arlock_converter");
    mp_M11_AXI_arlock_converter->scalar_in(m_M11_AXI_arlock_converter_signal);
    mp_M11_AXI_arlock_converter->vector_out(M11_AXI_arlock);
    mp_M11_AXI_transactor->ARLOCK(m_M11_AXI_arlock_converter_signal);
    mp_M11_AXI_transactor->ARCACHE(M11_AXI_arcache);
    mp_M11_AXI_transactor->ARPROT(M11_AXI_arprot);
    mp_M11_AXI_transactor->ARQOS(M11_AXI_arqos);
    mp_M11_AXI_transactor->ARUSER(M11_AXI_aruser);
    mp_M11_AXI_transactor->ARVALID(M11_AXI_arvalid);
    mp_M11_AXI_transactor->ARREADY(M11_AXI_arready);
    mp_M11_AXI_transactor->RDATA(M11_AXI_rdata);
    mp_M11_AXI_transactor->RRESP(M11_AXI_rresp);
    mp_M11_AXI_transactor->RLAST(M11_AXI_rlast);
    mp_M11_AXI_transactor->RVALID(M11_AXI_rvalid);
    mp_M11_AXI_transactor->RREADY(M11_AXI_rready);
    mp_M11_AXI_transactor->CLK(aclk);
    mp_M11_AXI_transactor->RST(aresetn);

    // M11_AXI' transactor sockets

    mp_impl->M11_AXI_tlm_aximm_read_socket->bind(*(mp_M11_AXI_transactor->rd_socket));
    mp_impl->M11_AXI_tlm_aximm_write_socket->bind(*(mp_M11_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M12_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M12_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M12_AXI' transactor parameters
    xsc::common_cpp::properties M12_AXI_transactor_param_props;
    M12_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M12_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M12_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M12_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M12_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M12_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M12_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M12_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M12_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M12_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M12_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M12_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M12_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M12_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M12_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M12_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M12_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M12_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M12_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M12_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M12_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M12_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M12_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M12_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M12_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M12_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M12_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M12_AXI_transactor", M12_AXI_transactor_param_props);

    // M12_AXI' transactor ports

    mp_M12_AXI_transactor->AWADDR(M12_AXI_awaddr);
    mp_M12_AXI_transactor->AWPROT(M12_AXI_awprot);
    mp_M12_AXI_transactor->AWVALID(M12_AXI_awvalid);
    mp_M12_AXI_transactor->AWREADY(M12_AXI_awready);
    mp_M12_AXI_transactor->WDATA(M12_AXI_wdata);
    mp_M12_AXI_transactor->WSTRB(M12_AXI_wstrb);
    mp_M12_AXI_transactor->WVALID(M12_AXI_wvalid);
    mp_M12_AXI_transactor->WREADY(M12_AXI_wready);
    mp_M12_AXI_transactor->BRESP(M12_AXI_bresp);
    mp_M12_AXI_transactor->BVALID(M12_AXI_bvalid);
    mp_M12_AXI_transactor->BREADY(M12_AXI_bready);
    mp_M12_AXI_transactor->ARADDR(M12_AXI_araddr);
    mp_M12_AXI_transactor->ARPROT(M12_AXI_arprot);
    mp_M12_AXI_transactor->ARVALID(M12_AXI_arvalid);
    mp_M12_AXI_transactor->ARREADY(M12_AXI_arready);
    mp_M12_AXI_transactor->RDATA(M12_AXI_rdata);
    mp_M12_AXI_transactor->RRESP(M12_AXI_rresp);
    mp_M12_AXI_transactor->RVALID(M12_AXI_rvalid);
    mp_M12_AXI_transactor->RREADY(M12_AXI_rready);
    mp_M12_AXI_transactor->CLK(aclk);
    mp_M12_AXI_transactor->RST(aresetn);

    // M12_AXI' transactor sockets

    mp_impl->M12_AXI_tlm_aximm_read_socket->bind(*(mp_M12_AXI_transactor->rd_socket));
    mp_impl->M12_AXI_tlm_aximm_write_socket->bind(*(mp_M12_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M13_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M13_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M13_AXI' transactor parameters
    xsc::common_cpp::properties M13_AXI_transactor_param_props;
    M13_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M13_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M13_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M13_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M13_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M13_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M13_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M13_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M13_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M13_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M13_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M13_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M13_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M13_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M13_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M13_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M13_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M13_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M13_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M13_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M13_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M13_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M13_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M13_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M13_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M13_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M13_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M13_AXI_transactor", M13_AXI_transactor_param_props);

    // M13_AXI' transactor ports

    mp_M13_AXI_transactor->AWADDR(M13_AXI_awaddr);
    mp_M13_AXI_transactor->AWPROT(M13_AXI_awprot);
    mp_M13_AXI_transactor->AWVALID(M13_AXI_awvalid);
    mp_M13_AXI_transactor->AWREADY(M13_AXI_awready);
    mp_M13_AXI_transactor->WDATA(M13_AXI_wdata);
    mp_M13_AXI_transactor->WSTRB(M13_AXI_wstrb);
    mp_M13_AXI_transactor->WVALID(M13_AXI_wvalid);
    mp_M13_AXI_transactor->WREADY(M13_AXI_wready);
    mp_M13_AXI_transactor->BRESP(M13_AXI_bresp);
    mp_M13_AXI_transactor->BVALID(M13_AXI_bvalid);
    mp_M13_AXI_transactor->BREADY(M13_AXI_bready);
    mp_M13_AXI_transactor->ARADDR(M13_AXI_araddr);
    mp_M13_AXI_transactor->ARPROT(M13_AXI_arprot);
    mp_M13_AXI_transactor->ARVALID(M13_AXI_arvalid);
    mp_M13_AXI_transactor->ARREADY(M13_AXI_arready);
    mp_M13_AXI_transactor->RDATA(M13_AXI_rdata);
    mp_M13_AXI_transactor->RRESP(M13_AXI_rresp);
    mp_M13_AXI_transactor->RVALID(M13_AXI_rvalid);
    mp_M13_AXI_transactor->RREADY(M13_AXI_rready);
    mp_M13_AXI_transactor->CLK(aclk);
    mp_M13_AXI_transactor->RST(aresetn);

    // M13_AXI' transactor sockets

    mp_impl->M13_AXI_tlm_aximm_read_socket->bind(*(mp_M13_AXI_transactor->rd_socket));
    mp_impl->M13_AXI_tlm_aximm_write_socket->bind(*(mp_M13_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M14_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M14_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M14_AXI' transactor parameters
    xsc::common_cpp::properties M14_AXI_transactor_param_props;
    M14_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M14_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M14_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M14_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M14_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M14_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M14_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M14_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M14_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M14_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M14_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M14_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M14_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M14_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M14_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M14_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M14_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M14_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M14_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M14_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M14_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M14_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M14_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M14_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M14_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M14_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M14_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M14_AXI_transactor", M14_AXI_transactor_param_props);

    // M14_AXI' transactor ports

    mp_M14_AXI_transactor->AWADDR(M14_AXI_awaddr);
    mp_M14_AXI_transactor->AWPROT(M14_AXI_awprot);
    mp_M14_AXI_transactor->AWVALID(M14_AXI_awvalid);
    mp_M14_AXI_transactor->AWREADY(M14_AXI_awready);
    mp_M14_AXI_transactor->WDATA(M14_AXI_wdata);
    mp_M14_AXI_transactor->WSTRB(M14_AXI_wstrb);
    mp_M14_AXI_transactor->WVALID(M14_AXI_wvalid);
    mp_M14_AXI_transactor->WREADY(M14_AXI_wready);
    mp_M14_AXI_transactor->BRESP(M14_AXI_bresp);
    mp_M14_AXI_transactor->BVALID(M14_AXI_bvalid);
    mp_M14_AXI_transactor->BREADY(M14_AXI_bready);
    mp_M14_AXI_transactor->ARADDR(M14_AXI_araddr);
    mp_M14_AXI_transactor->ARPROT(M14_AXI_arprot);
    mp_M14_AXI_transactor->ARVALID(M14_AXI_arvalid);
    mp_M14_AXI_transactor->ARREADY(M14_AXI_arready);
    mp_M14_AXI_transactor->RDATA(M14_AXI_rdata);
    mp_M14_AXI_transactor->RRESP(M14_AXI_rresp);
    mp_M14_AXI_transactor->RVALID(M14_AXI_rvalid);
    mp_M14_AXI_transactor->RREADY(M14_AXI_rready);
    mp_M14_AXI_transactor->CLK(aclk);
    mp_M14_AXI_transactor->RST(aresetn);

    // M14_AXI' transactor sockets

    mp_impl->M14_AXI_tlm_aximm_read_socket->bind(*(mp_M14_AXI_transactor->rd_socket));
    mp_impl->M14_AXI_tlm_aximm_write_socket->bind(*(mp_M14_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M15_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M15_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M15_AXI' transactor parameters
    xsc::common_cpp::properties M15_AXI_transactor_param_props;
    M15_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M15_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M15_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M15_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M15_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M15_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M15_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M15_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M15_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M15_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M15_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M15_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M15_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M15_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M15_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M15_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M15_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M15_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M15_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M15_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M15_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M15_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M15_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M15_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M15_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M15_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M15_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M15_AXI_transactor", M15_AXI_transactor_param_props);

    // M15_AXI' transactor ports

    mp_M15_AXI_transactor->AWADDR(M15_AXI_awaddr);
    mp_M15_AXI_transactor->AWPROT(M15_AXI_awprot);
    mp_M15_AXI_transactor->AWVALID(M15_AXI_awvalid);
    mp_M15_AXI_transactor->AWREADY(M15_AXI_awready);
    mp_M15_AXI_transactor->WDATA(M15_AXI_wdata);
    mp_M15_AXI_transactor->WSTRB(M15_AXI_wstrb);
    mp_M15_AXI_transactor->WVALID(M15_AXI_wvalid);
    mp_M15_AXI_transactor->WREADY(M15_AXI_wready);
    mp_M15_AXI_transactor->BRESP(M15_AXI_bresp);
    mp_M15_AXI_transactor->BVALID(M15_AXI_bvalid);
    mp_M15_AXI_transactor->BREADY(M15_AXI_bready);
    mp_M15_AXI_transactor->ARADDR(M15_AXI_araddr);
    mp_M15_AXI_transactor->ARPROT(M15_AXI_arprot);
    mp_M15_AXI_transactor->ARVALID(M15_AXI_arvalid);
    mp_M15_AXI_transactor->ARREADY(M15_AXI_arready);
    mp_M15_AXI_transactor->RDATA(M15_AXI_rdata);
    mp_M15_AXI_transactor->RRESP(M15_AXI_rresp);
    mp_M15_AXI_transactor->RVALID(M15_AXI_rvalid);
    mp_M15_AXI_transactor->RREADY(M15_AXI_rready);
    mp_M15_AXI_transactor->CLK(aclk);
    mp_M15_AXI_transactor->RST(aresetn);

    // M15_AXI' transactor sockets

    mp_impl->M15_AXI_tlm_aximm_read_socket->bind(*(mp_M15_AXI_transactor->rd_socket));
    mp_impl->M15_AXI_tlm_aximm_write_socket->bind(*(mp_M15_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M16_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M16_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M16_AXI' transactor parameters
    xsc::common_cpp::properties M16_AXI_transactor_param_props;
    M16_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M16_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M16_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M16_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M16_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M16_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M16_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M16_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M16_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M16_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M16_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M16_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M16_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M16_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M16_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M16_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M16_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M16_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M16_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M16_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M16_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M16_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M16_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M16_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M16_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M16_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M16_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M16_AXI_transactor", M16_AXI_transactor_param_props);

    // M16_AXI' transactor ports

    mp_M16_AXI_transactor->AWADDR(M16_AXI_awaddr);
    mp_M16_AXI_transactor->AWPROT(M16_AXI_awprot);
    mp_M16_AXI_transactor->AWVALID(M16_AXI_awvalid);
    mp_M16_AXI_transactor->AWREADY(M16_AXI_awready);
    mp_M16_AXI_transactor->WDATA(M16_AXI_wdata);
    mp_M16_AXI_transactor->WSTRB(M16_AXI_wstrb);
    mp_M16_AXI_transactor->WVALID(M16_AXI_wvalid);
    mp_M16_AXI_transactor->WREADY(M16_AXI_wready);
    mp_M16_AXI_transactor->BRESP(M16_AXI_bresp);
    mp_M16_AXI_transactor->BVALID(M16_AXI_bvalid);
    mp_M16_AXI_transactor->BREADY(M16_AXI_bready);
    mp_M16_AXI_transactor->ARADDR(M16_AXI_araddr);
    mp_M16_AXI_transactor->ARPROT(M16_AXI_arprot);
    mp_M16_AXI_transactor->ARVALID(M16_AXI_arvalid);
    mp_M16_AXI_transactor->ARREADY(M16_AXI_arready);
    mp_M16_AXI_transactor->RDATA(M16_AXI_rdata);
    mp_M16_AXI_transactor->RRESP(M16_AXI_rresp);
    mp_M16_AXI_transactor->RVALID(M16_AXI_rvalid);
    mp_M16_AXI_transactor->RREADY(M16_AXI_rready);
    mp_M16_AXI_transactor->CLK(aclk);
    mp_M16_AXI_transactor->RST(aresetn);

    // M16_AXI' transactor sockets

    mp_impl->M16_AXI_tlm_aximm_read_socket->bind(*(mp_M16_AXI_transactor->rd_socket));
    mp_impl->M16_AXI_tlm_aximm_write_socket->bind(*(mp_M16_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M17_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M17_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M17_AXI' transactor parameters
    xsc::common_cpp::properties M17_AXI_transactor_param_props;
    M17_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M17_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M17_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M17_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M17_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M17_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M17_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M17_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M17_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M17_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M17_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M17_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M17_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M17_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M17_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M17_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M17_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M17_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M17_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M17_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M17_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M17_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M17_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M17_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M17_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M17_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M17_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M17_AXI_transactor", M17_AXI_transactor_param_props);

    // M17_AXI' transactor ports

    mp_M17_AXI_transactor->AWADDR(M17_AXI_awaddr);
    mp_M17_AXI_transactor->AWPROT(M17_AXI_awprot);
    mp_M17_AXI_transactor->AWVALID(M17_AXI_awvalid);
    mp_M17_AXI_transactor->AWREADY(M17_AXI_awready);
    mp_M17_AXI_transactor->WDATA(M17_AXI_wdata);
    mp_M17_AXI_transactor->WSTRB(M17_AXI_wstrb);
    mp_M17_AXI_transactor->WVALID(M17_AXI_wvalid);
    mp_M17_AXI_transactor->WREADY(M17_AXI_wready);
    mp_M17_AXI_transactor->BRESP(M17_AXI_bresp);
    mp_M17_AXI_transactor->BVALID(M17_AXI_bvalid);
    mp_M17_AXI_transactor->BREADY(M17_AXI_bready);
    mp_M17_AXI_transactor->ARADDR(M17_AXI_araddr);
    mp_M17_AXI_transactor->ARPROT(M17_AXI_arprot);
    mp_M17_AXI_transactor->ARVALID(M17_AXI_arvalid);
    mp_M17_AXI_transactor->ARREADY(M17_AXI_arready);
    mp_M17_AXI_transactor->RDATA(M17_AXI_rdata);
    mp_M17_AXI_transactor->RRESP(M17_AXI_rresp);
    mp_M17_AXI_transactor->RVALID(M17_AXI_rvalid);
    mp_M17_AXI_transactor->RREADY(M17_AXI_rready);
    mp_M17_AXI_transactor->CLK(aclk);
    mp_M17_AXI_transactor->RST(aresetn);

    // M17_AXI' transactor sockets

    mp_impl->M17_AXI_tlm_aximm_read_socket->bind(*(mp_M17_AXI_transactor->rd_socket));
    mp_impl->M17_AXI_tlm_aximm_write_socket->bind(*(mp_M17_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M18_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M18_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M18_AXI' transactor parameters
    xsc::common_cpp::properties M18_AXI_transactor_param_props;
    M18_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M18_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M18_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M18_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M18_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M18_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M18_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M18_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M18_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M18_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M18_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M18_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M18_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M18_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M18_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M18_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M18_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M18_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M18_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M18_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M18_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M18_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M18_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M18_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M18_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M18_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M18_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M18_AXI_transactor", M18_AXI_transactor_param_props);

    // M18_AXI' transactor ports

    mp_M18_AXI_transactor->AWADDR(M18_AXI_awaddr);
    mp_M18_AXI_transactor->AWPROT(M18_AXI_awprot);
    mp_M18_AXI_transactor->AWVALID(M18_AXI_awvalid);
    mp_M18_AXI_transactor->AWREADY(M18_AXI_awready);
    mp_M18_AXI_transactor->WDATA(M18_AXI_wdata);
    mp_M18_AXI_transactor->WSTRB(M18_AXI_wstrb);
    mp_M18_AXI_transactor->WVALID(M18_AXI_wvalid);
    mp_M18_AXI_transactor->WREADY(M18_AXI_wready);
    mp_M18_AXI_transactor->BRESP(M18_AXI_bresp);
    mp_M18_AXI_transactor->BVALID(M18_AXI_bvalid);
    mp_M18_AXI_transactor->BREADY(M18_AXI_bready);
    mp_M18_AXI_transactor->ARADDR(M18_AXI_araddr);
    mp_M18_AXI_transactor->ARPROT(M18_AXI_arprot);
    mp_M18_AXI_transactor->ARVALID(M18_AXI_arvalid);
    mp_M18_AXI_transactor->ARREADY(M18_AXI_arready);
    mp_M18_AXI_transactor->RDATA(M18_AXI_rdata);
    mp_M18_AXI_transactor->RRESP(M18_AXI_rresp);
    mp_M18_AXI_transactor->RVALID(M18_AXI_rvalid);
    mp_M18_AXI_transactor->RREADY(M18_AXI_rready);
    mp_M18_AXI_transactor->CLK(aclk);
    mp_M18_AXI_transactor->RST(aresetn);

    // M18_AXI' transactor sockets

    mp_impl->M18_AXI_tlm_aximm_read_socket->bind(*(mp_M18_AXI_transactor->rd_socket));
    mp_impl->M18_AXI_tlm_aximm_write_socket->bind(*(mp_M18_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M19_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M19_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M19_AXI' transactor parameters
    xsc::common_cpp::properties M19_AXI_transactor_param_props;
    M19_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M19_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M19_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M19_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M19_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M19_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M19_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M19_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M19_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M19_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M19_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M19_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M19_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M19_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M19_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M19_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M19_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M19_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M19_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M19_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M19_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M19_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M19_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M19_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M19_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M19_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M19_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M19_AXI_transactor", M19_AXI_transactor_param_props);

    // M19_AXI' transactor ports

    mp_M19_AXI_transactor->AWADDR(M19_AXI_awaddr);
    mp_M19_AXI_transactor->AWPROT(M19_AXI_awprot);
    mp_M19_AXI_transactor->AWVALID(M19_AXI_awvalid);
    mp_M19_AXI_transactor->AWREADY(M19_AXI_awready);
    mp_M19_AXI_transactor->WDATA(M19_AXI_wdata);
    mp_M19_AXI_transactor->WSTRB(M19_AXI_wstrb);
    mp_M19_AXI_transactor->WVALID(M19_AXI_wvalid);
    mp_M19_AXI_transactor->WREADY(M19_AXI_wready);
    mp_M19_AXI_transactor->BRESP(M19_AXI_bresp);
    mp_M19_AXI_transactor->BVALID(M19_AXI_bvalid);
    mp_M19_AXI_transactor->BREADY(M19_AXI_bready);
    mp_M19_AXI_transactor->ARADDR(M19_AXI_araddr);
    mp_M19_AXI_transactor->ARPROT(M19_AXI_arprot);
    mp_M19_AXI_transactor->ARVALID(M19_AXI_arvalid);
    mp_M19_AXI_transactor->ARREADY(M19_AXI_arready);
    mp_M19_AXI_transactor->RDATA(M19_AXI_rdata);
    mp_M19_AXI_transactor->RRESP(M19_AXI_rresp);
    mp_M19_AXI_transactor->RVALID(M19_AXI_rvalid);
    mp_M19_AXI_transactor->RREADY(M19_AXI_rready);
    mp_M19_AXI_transactor->CLK(aclk);
    mp_M19_AXI_transactor->RST(aresetn);

    // M19_AXI' transactor sockets

    mp_impl->M19_AXI_tlm_aximm_read_socket->bind(*(mp_M19_AXI_transactor->rd_socket));
    mp_impl->M19_AXI_tlm_aximm_write_socket->bind(*(mp_M19_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M20_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M20_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M20_AXI' transactor parameters
    xsc::common_cpp::properties M20_AXI_transactor_param_props;
    M20_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M20_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M20_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M20_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M20_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M20_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M20_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M20_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M20_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M20_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M20_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M20_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M20_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M20_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M20_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M20_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M20_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M20_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M20_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M20_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M20_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M20_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M20_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M20_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M20_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M20_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M20_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M20_AXI_transactor", M20_AXI_transactor_param_props);

    // M20_AXI' transactor ports

    mp_M20_AXI_transactor->AWADDR(M20_AXI_awaddr);
    mp_M20_AXI_transactor->AWPROT(M20_AXI_awprot);
    mp_M20_AXI_transactor->AWVALID(M20_AXI_awvalid);
    mp_M20_AXI_transactor->AWREADY(M20_AXI_awready);
    mp_M20_AXI_transactor->WDATA(M20_AXI_wdata);
    mp_M20_AXI_transactor->WSTRB(M20_AXI_wstrb);
    mp_M20_AXI_transactor->WVALID(M20_AXI_wvalid);
    mp_M20_AXI_transactor->WREADY(M20_AXI_wready);
    mp_M20_AXI_transactor->BRESP(M20_AXI_bresp);
    mp_M20_AXI_transactor->BVALID(M20_AXI_bvalid);
    mp_M20_AXI_transactor->BREADY(M20_AXI_bready);
    mp_M20_AXI_transactor->ARADDR(M20_AXI_araddr);
    mp_M20_AXI_transactor->ARPROT(M20_AXI_arprot);
    mp_M20_AXI_transactor->ARVALID(M20_AXI_arvalid);
    mp_M20_AXI_transactor->ARREADY(M20_AXI_arready);
    mp_M20_AXI_transactor->RDATA(M20_AXI_rdata);
    mp_M20_AXI_transactor->RRESP(M20_AXI_rresp);
    mp_M20_AXI_transactor->RVALID(M20_AXI_rvalid);
    mp_M20_AXI_transactor->RREADY(M20_AXI_rready);
    mp_M20_AXI_transactor->CLK(aclk);
    mp_M20_AXI_transactor->RST(aresetn);

    // M20_AXI' transactor sockets

    mp_impl->M20_AXI_tlm_aximm_read_socket->bind(*(mp_M20_AXI_transactor->rd_socket));
    mp_impl->M20_AXI_tlm_aximm_write_socket->bind(*(mp_M20_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M21_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M21_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M21_AXI' transactor parameters
    xsc::common_cpp::properties M21_AXI_transactor_param_props;
    M21_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M21_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M21_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M21_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M21_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M21_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M21_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M21_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M21_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M21_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M21_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M21_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M21_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M21_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M21_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M21_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M21_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M21_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M21_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M21_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M21_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M21_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M21_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M21_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M21_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M21_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M21_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M21_AXI_transactor", M21_AXI_transactor_param_props);

    // M21_AXI' transactor ports

    mp_M21_AXI_transactor->AWADDR(M21_AXI_awaddr);
    mp_M21_AXI_transactor->AWPROT(M21_AXI_awprot);
    mp_M21_AXI_transactor->AWVALID(M21_AXI_awvalid);
    mp_M21_AXI_transactor->AWREADY(M21_AXI_awready);
    mp_M21_AXI_transactor->WDATA(M21_AXI_wdata);
    mp_M21_AXI_transactor->WSTRB(M21_AXI_wstrb);
    mp_M21_AXI_transactor->WVALID(M21_AXI_wvalid);
    mp_M21_AXI_transactor->WREADY(M21_AXI_wready);
    mp_M21_AXI_transactor->BRESP(M21_AXI_bresp);
    mp_M21_AXI_transactor->BVALID(M21_AXI_bvalid);
    mp_M21_AXI_transactor->BREADY(M21_AXI_bready);
    mp_M21_AXI_transactor->ARADDR(M21_AXI_araddr);
    mp_M21_AXI_transactor->ARPROT(M21_AXI_arprot);
    mp_M21_AXI_transactor->ARVALID(M21_AXI_arvalid);
    mp_M21_AXI_transactor->ARREADY(M21_AXI_arready);
    mp_M21_AXI_transactor->RDATA(M21_AXI_rdata);
    mp_M21_AXI_transactor->RRESP(M21_AXI_rresp);
    mp_M21_AXI_transactor->RVALID(M21_AXI_rvalid);
    mp_M21_AXI_transactor->RREADY(M21_AXI_rready);
    mp_M21_AXI_transactor->CLK(aclk);
    mp_M21_AXI_transactor->RST(aresetn);

    // M21_AXI' transactor sockets

    mp_impl->M21_AXI_tlm_aximm_read_socket->bind(*(mp_M21_AXI_transactor->rd_socket));
    mp_impl->M21_AXI_tlm_aximm_write_socket->bind(*(mp_M21_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M22_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M22_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M22_AXI' transactor parameters
    xsc::common_cpp::properties M22_AXI_transactor_param_props;
    M22_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M22_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M22_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M22_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M22_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M22_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M22_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M22_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M22_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M22_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M22_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M22_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M22_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M22_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M22_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M22_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M22_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M22_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M22_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M22_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M22_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M22_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M22_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M22_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M22_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M22_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M22_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M22_AXI_transactor", M22_AXI_transactor_param_props);

    // M22_AXI' transactor ports

    mp_M22_AXI_transactor->AWADDR(M22_AXI_awaddr);
    mp_M22_AXI_transactor->AWPROT(M22_AXI_awprot);
    mp_M22_AXI_transactor->AWVALID(M22_AXI_awvalid);
    mp_M22_AXI_transactor->AWREADY(M22_AXI_awready);
    mp_M22_AXI_transactor->WDATA(M22_AXI_wdata);
    mp_M22_AXI_transactor->WSTRB(M22_AXI_wstrb);
    mp_M22_AXI_transactor->WVALID(M22_AXI_wvalid);
    mp_M22_AXI_transactor->WREADY(M22_AXI_wready);
    mp_M22_AXI_transactor->BRESP(M22_AXI_bresp);
    mp_M22_AXI_transactor->BVALID(M22_AXI_bvalid);
    mp_M22_AXI_transactor->BREADY(M22_AXI_bready);
    mp_M22_AXI_transactor->ARADDR(M22_AXI_araddr);
    mp_M22_AXI_transactor->ARPROT(M22_AXI_arprot);
    mp_M22_AXI_transactor->ARVALID(M22_AXI_arvalid);
    mp_M22_AXI_transactor->ARREADY(M22_AXI_arready);
    mp_M22_AXI_transactor->RDATA(M22_AXI_rdata);
    mp_M22_AXI_transactor->RRESP(M22_AXI_rresp);
    mp_M22_AXI_transactor->RVALID(M22_AXI_rvalid);
    mp_M22_AXI_transactor->RREADY(M22_AXI_rready);
    mp_M22_AXI_transactor->CLK(aclk);
    mp_M22_AXI_transactor->RST(aresetn);

    // M22_AXI' transactor sockets

    mp_impl->M22_AXI_tlm_aximm_read_socket->bind(*(mp_M22_AXI_transactor->rd_socket));
    mp_impl->M22_AXI_tlm_aximm_write_socket->bind(*(mp_M22_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M23_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M23_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M23_AXI' transactor parameters
    xsc::common_cpp::properties M23_AXI_transactor_param_props;
    M23_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M23_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M23_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M23_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M23_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M23_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M23_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M23_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M23_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M23_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M23_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M23_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M23_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M23_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M23_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M23_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M23_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M23_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M23_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M23_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M23_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M23_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M23_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M23_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M23_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M23_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M23_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M23_AXI_transactor", M23_AXI_transactor_param_props);

    // M23_AXI' transactor ports

    mp_M23_AXI_transactor->AWADDR(M23_AXI_awaddr);
    mp_M23_AXI_transactor->AWPROT(M23_AXI_awprot);
    mp_M23_AXI_transactor->AWVALID(M23_AXI_awvalid);
    mp_M23_AXI_transactor->AWREADY(M23_AXI_awready);
    mp_M23_AXI_transactor->WDATA(M23_AXI_wdata);
    mp_M23_AXI_transactor->WSTRB(M23_AXI_wstrb);
    mp_M23_AXI_transactor->WVALID(M23_AXI_wvalid);
    mp_M23_AXI_transactor->WREADY(M23_AXI_wready);
    mp_M23_AXI_transactor->BRESP(M23_AXI_bresp);
    mp_M23_AXI_transactor->BVALID(M23_AXI_bvalid);
    mp_M23_AXI_transactor->BREADY(M23_AXI_bready);
    mp_M23_AXI_transactor->ARADDR(M23_AXI_araddr);
    mp_M23_AXI_transactor->ARPROT(M23_AXI_arprot);
    mp_M23_AXI_transactor->ARVALID(M23_AXI_arvalid);
    mp_M23_AXI_transactor->ARREADY(M23_AXI_arready);
    mp_M23_AXI_transactor->RDATA(M23_AXI_rdata);
    mp_M23_AXI_transactor->RRESP(M23_AXI_rresp);
    mp_M23_AXI_transactor->RVALID(M23_AXI_rvalid);
    mp_M23_AXI_transactor->RREADY(M23_AXI_rready);
    mp_M23_AXI_transactor->CLK(aclk);
    mp_M23_AXI_transactor->RST(aresetn);

    // M23_AXI' transactor sockets

    mp_impl->M23_AXI_tlm_aximm_read_socket->bind(*(mp_M23_AXI_transactor->rd_socket));
    mp_impl->M23_AXI_tlm_aximm_write_socket->bind(*(mp_M23_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M24_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M24_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M24_AXI' transactor parameters
    xsc::common_cpp::properties M24_AXI_transactor_param_props;
    M24_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M24_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M24_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M24_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M24_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M24_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M24_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M24_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M24_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M24_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M24_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M24_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M24_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M24_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M24_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M24_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M24_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M24_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M24_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M24_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M24_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M24_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M24_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M24_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M24_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M24_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M24_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M24_AXI_transactor", M24_AXI_transactor_param_props);

    // M24_AXI' transactor ports

    mp_M24_AXI_transactor->AWADDR(M24_AXI_awaddr);
    mp_M24_AXI_transactor->AWPROT(M24_AXI_awprot);
    mp_M24_AXI_transactor->AWVALID(M24_AXI_awvalid);
    mp_M24_AXI_transactor->AWREADY(M24_AXI_awready);
    mp_M24_AXI_transactor->WDATA(M24_AXI_wdata);
    mp_M24_AXI_transactor->WSTRB(M24_AXI_wstrb);
    mp_M24_AXI_transactor->WVALID(M24_AXI_wvalid);
    mp_M24_AXI_transactor->WREADY(M24_AXI_wready);
    mp_M24_AXI_transactor->BRESP(M24_AXI_bresp);
    mp_M24_AXI_transactor->BVALID(M24_AXI_bvalid);
    mp_M24_AXI_transactor->BREADY(M24_AXI_bready);
    mp_M24_AXI_transactor->ARADDR(M24_AXI_araddr);
    mp_M24_AXI_transactor->ARPROT(M24_AXI_arprot);
    mp_M24_AXI_transactor->ARVALID(M24_AXI_arvalid);
    mp_M24_AXI_transactor->ARREADY(M24_AXI_arready);
    mp_M24_AXI_transactor->RDATA(M24_AXI_rdata);
    mp_M24_AXI_transactor->RRESP(M24_AXI_rresp);
    mp_M24_AXI_transactor->RVALID(M24_AXI_rvalid);
    mp_M24_AXI_transactor->RREADY(M24_AXI_rready);
    mp_M24_AXI_transactor->CLK(aclk);
    mp_M24_AXI_transactor->RST(aresetn);

    // M24_AXI' transactor sockets

    mp_impl->M24_AXI_tlm_aximm_read_socket->bind(*(mp_M24_AXI_transactor->rd_socket));
    mp_impl->M24_AXI_tlm_aximm_write_socket->bind(*(mp_M24_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M25_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M25_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M25_AXI' transactor parameters
    xsc::common_cpp::properties M25_AXI_transactor_param_props;
    M25_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M25_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M25_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M25_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M25_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M25_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M25_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M25_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M25_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M25_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M25_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M25_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M25_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M25_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M25_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M25_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M25_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M25_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M25_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M25_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M25_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M25_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M25_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M25_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M25_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M25_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M25_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M25_AXI_transactor", M25_AXI_transactor_param_props);

    // M25_AXI' transactor ports

    mp_M25_AXI_transactor->AWADDR(M25_AXI_awaddr);
    mp_M25_AXI_transactor->AWPROT(M25_AXI_awprot);
    mp_M25_AXI_transactor->AWVALID(M25_AXI_awvalid);
    mp_M25_AXI_transactor->AWREADY(M25_AXI_awready);
    mp_M25_AXI_transactor->WDATA(M25_AXI_wdata);
    mp_M25_AXI_transactor->WSTRB(M25_AXI_wstrb);
    mp_M25_AXI_transactor->WVALID(M25_AXI_wvalid);
    mp_M25_AXI_transactor->WREADY(M25_AXI_wready);
    mp_M25_AXI_transactor->BRESP(M25_AXI_bresp);
    mp_M25_AXI_transactor->BVALID(M25_AXI_bvalid);
    mp_M25_AXI_transactor->BREADY(M25_AXI_bready);
    mp_M25_AXI_transactor->ARADDR(M25_AXI_araddr);
    mp_M25_AXI_transactor->ARPROT(M25_AXI_arprot);
    mp_M25_AXI_transactor->ARVALID(M25_AXI_arvalid);
    mp_M25_AXI_transactor->ARREADY(M25_AXI_arready);
    mp_M25_AXI_transactor->RDATA(M25_AXI_rdata);
    mp_M25_AXI_transactor->RRESP(M25_AXI_rresp);
    mp_M25_AXI_transactor->RVALID(M25_AXI_rvalid);
    mp_M25_AXI_transactor->RREADY(M25_AXI_rready);
    mp_M25_AXI_transactor->CLK(aclk);
    mp_M25_AXI_transactor->RST(aresetn);

    // M25_AXI' transactor sockets

    mp_impl->M25_AXI_tlm_aximm_read_socket->bind(*(mp_M25_AXI_transactor->rd_socket));
    mp_impl->M25_AXI_tlm_aximm_write_socket->bind(*(mp_M25_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M26_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M26_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M26_AXI' transactor parameters
    xsc::common_cpp::properties M26_AXI_transactor_param_props;
    M26_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M26_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M26_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M26_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M26_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M26_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M26_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M26_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M26_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M26_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M26_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M26_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M26_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M26_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M26_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M26_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M26_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M26_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M26_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M26_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M26_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M26_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M26_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M26_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M26_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M26_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M26_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M26_AXI_transactor", M26_AXI_transactor_param_props);

    // M26_AXI' transactor ports

    mp_M26_AXI_transactor->AWADDR(M26_AXI_awaddr);
    mp_M26_AXI_transactor->AWPROT(M26_AXI_awprot);
    mp_M26_AXI_transactor->AWVALID(M26_AXI_awvalid);
    mp_M26_AXI_transactor->AWREADY(M26_AXI_awready);
    mp_M26_AXI_transactor->WDATA(M26_AXI_wdata);
    mp_M26_AXI_transactor->WSTRB(M26_AXI_wstrb);
    mp_M26_AXI_transactor->WVALID(M26_AXI_wvalid);
    mp_M26_AXI_transactor->WREADY(M26_AXI_wready);
    mp_M26_AXI_transactor->BRESP(M26_AXI_bresp);
    mp_M26_AXI_transactor->BVALID(M26_AXI_bvalid);
    mp_M26_AXI_transactor->BREADY(M26_AXI_bready);
    mp_M26_AXI_transactor->ARADDR(M26_AXI_araddr);
    mp_M26_AXI_transactor->ARPROT(M26_AXI_arprot);
    mp_M26_AXI_transactor->ARVALID(M26_AXI_arvalid);
    mp_M26_AXI_transactor->ARREADY(M26_AXI_arready);
    mp_M26_AXI_transactor->RDATA(M26_AXI_rdata);
    mp_M26_AXI_transactor->RRESP(M26_AXI_rresp);
    mp_M26_AXI_transactor->RVALID(M26_AXI_rvalid);
    mp_M26_AXI_transactor->RREADY(M26_AXI_rready);
    mp_M26_AXI_transactor->CLK(aclk);
    mp_M26_AXI_transactor->RST(aresetn);

    // M26_AXI' transactor sockets

    mp_impl->M26_AXI_tlm_aximm_read_socket->bind(*(mp_M26_AXI_transactor->rd_socket));
    mp_impl->M26_AXI_tlm_aximm_write_socket->bind(*(mp_M26_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M27_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M27_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M27_AXI' transactor parameters
    xsc::common_cpp::properties M27_AXI_transactor_param_props;
    M27_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M27_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M27_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M27_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M27_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M27_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M27_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M27_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M27_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M27_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M27_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M27_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M27_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M27_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M27_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M27_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M27_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M27_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M27_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M27_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M27_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M27_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M27_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M27_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M27_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M27_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M27_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M27_AXI_transactor", M27_AXI_transactor_param_props);

    // M27_AXI' transactor ports

    mp_M27_AXI_transactor->AWADDR(M27_AXI_awaddr);
    mp_M27_AXI_transactor->AWPROT(M27_AXI_awprot);
    mp_M27_AXI_transactor->AWVALID(M27_AXI_awvalid);
    mp_M27_AXI_transactor->AWREADY(M27_AXI_awready);
    mp_M27_AXI_transactor->WDATA(M27_AXI_wdata);
    mp_M27_AXI_transactor->WSTRB(M27_AXI_wstrb);
    mp_M27_AXI_transactor->WVALID(M27_AXI_wvalid);
    mp_M27_AXI_transactor->WREADY(M27_AXI_wready);
    mp_M27_AXI_transactor->BRESP(M27_AXI_bresp);
    mp_M27_AXI_transactor->BVALID(M27_AXI_bvalid);
    mp_M27_AXI_transactor->BREADY(M27_AXI_bready);
    mp_M27_AXI_transactor->ARADDR(M27_AXI_araddr);
    mp_M27_AXI_transactor->ARPROT(M27_AXI_arprot);
    mp_M27_AXI_transactor->ARVALID(M27_AXI_arvalid);
    mp_M27_AXI_transactor->ARREADY(M27_AXI_arready);
    mp_M27_AXI_transactor->RDATA(M27_AXI_rdata);
    mp_M27_AXI_transactor->RRESP(M27_AXI_rresp);
    mp_M27_AXI_transactor->RVALID(M27_AXI_rvalid);
    mp_M27_AXI_transactor->RREADY(M27_AXI_rready);
    mp_M27_AXI_transactor->CLK(aclk);
    mp_M27_AXI_transactor->RST(aresetn);

    // M27_AXI' transactor sockets

    mp_impl->M27_AXI_tlm_aximm_read_socket->bind(*(mp_M27_AXI_transactor->rd_socket));
    mp_impl->M27_AXI_tlm_aximm_write_socket->bind(*(mp_M27_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M28_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M28_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M28_AXI' transactor parameters
    xsc::common_cpp::properties M28_AXI_transactor_param_props;
    M28_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M28_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M28_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M28_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M28_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M28_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M28_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M28_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M28_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M28_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M28_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M28_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M28_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M28_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M28_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M28_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M28_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M28_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M28_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M28_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M28_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M28_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M28_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M28_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M28_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M28_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M28_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M28_AXI_transactor", M28_AXI_transactor_param_props);

    // M28_AXI' transactor ports

    mp_M28_AXI_transactor->AWADDR(M28_AXI_awaddr);
    mp_M28_AXI_transactor->AWPROT(M28_AXI_awprot);
    mp_M28_AXI_transactor->AWVALID(M28_AXI_awvalid);
    mp_M28_AXI_transactor->AWREADY(M28_AXI_awready);
    mp_M28_AXI_transactor->WDATA(M28_AXI_wdata);
    mp_M28_AXI_transactor->WSTRB(M28_AXI_wstrb);
    mp_M28_AXI_transactor->WVALID(M28_AXI_wvalid);
    mp_M28_AXI_transactor->WREADY(M28_AXI_wready);
    mp_M28_AXI_transactor->BRESP(M28_AXI_bresp);
    mp_M28_AXI_transactor->BVALID(M28_AXI_bvalid);
    mp_M28_AXI_transactor->BREADY(M28_AXI_bready);
    mp_M28_AXI_transactor->ARADDR(M28_AXI_araddr);
    mp_M28_AXI_transactor->ARPROT(M28_AXI_arprot);
    mp_M28_AXI_transactor->ARVALID(M28_AXI_arvalid);
    mp_M28_AXI_transactor->ARREADY(M28_AXI_arready);
    mp_M28_AXI_transactor->RDATA(M28_AXI_rdata);
    mp_M28_AXI_transactor->RRESP(M28_AXI_rresp);
    mp_M28_AXI_transactor->RVALID(M28_AXI_rvalid);
    mp_M28_AXI_transactor->RREADY(M28_AXI_rready);
    mp_M28_AXI_transactor->CLK(aclk);
    mp_M28_AXI_transactor->RST(aresetn);

    // M28_AXI' transactor sockets

    mp_impl->M28_AXI_tlm_aximm_read_socket->bind(*(mp_M28_AXI_transactor->rd_socket));
    mp_impl->M28_AXI_tlm_aximm_write_socket->bind(*(mp_M28_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M29_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M29_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M29_AXI' transactor parameters
    xsc::common_cpp::properties M29_AXI_transactor_param_props;
    M29_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M29_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M29_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M29_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M29_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M29_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M29_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M29_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M29_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M29_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M29_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M29_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M29_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M29_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M29_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M29_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M29_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M29_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M29_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M29_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M29_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M29_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M29_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M29_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M29_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M29_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M29_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M29_AXI_transactor", M29_AXI_transactor_param_props);

    // M29_AXI' transactor ports

    mp_M29_AXI_transactor->AWADDR(M29_AXI_awaddr);
    mp_M29_AXI_transactor->AWPROT(M29_AXI_awprot);
    mp_M29_AXI_transactor->AWVALID(M29_AXI_awvalid);
    mp_M29_AXI_transactor->AWREADY(M29_AXI_awready);
    mp_M29_AXI_transactor->WDATA(M29_AXI_wdata);
    mp_M29_AXI_transactor->WSTRB(M29_AXI_wstrb);
    mp_M29_AXI_transactor->WVALID(M29_AXI_wvalid);
    mp_M29_AXI_transactor->WREADY(M29_AXI_wready);
    mp_M29_AXI_transactor->BRESP(M29_AXI_bresp);
    mp_M29_AXI_transactor->BVALID(M29_AXI_bvalid);
    mp_M29_AXI_transactor->BREADY(M29_AXI_bready);
    mp_M29_AXI_transactor->ARADDR(M29_AXI_araddr);
    mp_M29_AXI_transactor->ARPROT(M29_AXI_arprot);
    mp_M29_AXI_transactor->ARVALID(M29_AXI_arvalid);
    mp_M29_AXI_transactor->ARREADY(M29_AXI_arready);
    mp_M29_AXI_transactor->RDATA(M29_AXI_rdata);
    mp_M29_AXI_transactor->RRESP(M29_AXI_rresp);
    mp_M29_AXI_transactor->RVALID(M29_AXI_rvalid);
    mp_M29_AXI_transactor->RREADY(M29_AXI_rready);
    mp_M29_AXI_transactor->CLK(aclk);
    mp_M29_AXI_transactor->RST(aresetn);

    // M29_AXI' transactor sockets

    mp_impl->M29_AXI_tlm_aximm_read_socket->bind(*(mp_M29_AXI_transactor->rd_socket));
    mp_impl->M29_AXI_tlm_aximm_write_socket->bind(*(mp_M29_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M30_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M30_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M30_AXI' transactor parameters
    xsc::common_cpp::properties M30_AXI_transactor_param_props;
    M30_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M30_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M30_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M30_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M30_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M30_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M30_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M30_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M30_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M30_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M30_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M30_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M30_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M30_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M30_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M30_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M30_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M30_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M30_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M30_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M30_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M30_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M30_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M30_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M30_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M30_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M30_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M30_AXI_transactor", M30_AXI_transactor_param_props);

    // M30_AXI' transactor ports

    mp_M30_AXI_transactor->AWADDR(M30_AXI_awaddr);
    mp_M30_AXI_transactor->AWPROT(M30_AXI_awprot);
    mp_M30_AXI_transactor->AWVALID(M30_AXI_awvalid);
    mp_M30_AXI_transactor->AWREADY(M30_AXI_awready);
    mp_M30_AXI_transactor->WDATA(M30_AXI_wdata);
    mp_M30_AXI_transactor->WSTRB(M30_AXI_wstrb);
    mp_M30_AXI_transactor->WVALID(M30_AXI_wvalid);
    mp_M30_AXI_transactor->WREADY(M30_AXI_wready);
    mp_M30_AXI_transactor->BRESP(M30_AXI_bresp);
    mp_M30_AXI_transactor->BVALID(M30_AXI_bvalid);
    mp_M30_AXI_transactor->BREADY(M30_AXI_bready);
    mp_M30_AXI_transactor->ARADDR(M30_AXI_araddr);
    mp_M30_AXI_transactor->ARPROT(M30_AXI_arprot);
    mp_M30_AXI_transactor->ARVALID(M30_AXI_arvalid);
    mp_M30_AXI_transactor->ARREADY(M30_AXI_arready);
    mp_M30_AXI_transactor->RDATA(M30_AXI_rdata);
    mp_M30_AXI_transactor->RRESP(M30_AXI_rresp);
    mp_M30_AXI_transactor->RVALID(M30_AXI_rvalid);
    mp_M30_AXI_transactor->RREADY(M30_AXI_rready);
    mp_M30_AXI_transactor->CLK(aclk);
    mp_M30_AXI_transactor->RST(aresetn);

    // M30_AXI' transactor sockets

    mp_impl->M30_AXI_tlm_aximm_read_socket->bind(*(mp_M30_AXI_transactor->rd_socket));
    mp_impl->M30_AXI_tlm_aximm_write_socket->bind(*(mp_M30_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M31_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M31_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M31_AXI' transactor parameters
    xsc::common_cpp::properties M31_AXI_transactor_param_props;
    M31_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M31_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M31_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M31_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M31_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M31_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M31_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M31_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M31_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M31_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M31_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M31_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M31_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M31_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M31_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M31_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M31_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M31_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M31_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M31_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M31_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M31_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M31_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M31_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M31_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M31_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M31_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M31_AXI_transactor", M31_AXI_transactor_param_props);

    // M31_AXI' transactor ports

    mp_M31_AXI_transactor->AWADDR(M31_AXI_awaddr);
    mp_M31_AXI_transactor->AWPROT(M31_AXI_awprot);
    mp_M31_AXI_transactor->AWVALID(M31_AXI_awvalid);
    mp_M31_AXI_transactor->AWREADY(M31_AXI_awready);
    mp_M31_AXI_transactor->WDATA(M31_AXI_wdata);
    mp_M31_AXI_transactor->WSTRB(M31_AXI_wstrb);
    mp_M31_AXI_transactor->WVALID(M31_AXI_wvalid);
    mp_M31_AXI_transactor->WREADY(M31_AXI_wready);
    mp_M31_AXI_transactor->BRESP(M31_AXI_bresp);
    mp_M31_AXI_transactor->BVALID(M31_AXI_bvalid);
    mp_M31_AXI_transactor->BREADY(M31_AXI_bready);
    mp_M31_AXI_transactor->ARADDR(M31_AXI_araddr);
    mp_M31_AXI_transactor->ARPROT(M31_AXI_arprot);
    mp_M31_AXI_transactor->ARVALID(M31_AXI_arvalid);
    mp_M31_AXI_transactor->ARREADY(M31_AXI_arready);
    mp_M31_AXI_transactor->RDATA(M31_AXI_rdata);
    mp_M31_AXI_transactor->RRESP(M31_AXI_rresp);
    mp_M31_AXI_transactor->RVALID(M31_AXI_rvalid);
    mp_M31_AXI_transactor->RREADY(M31_AXI_rready);
    mp_M31_AXI_transactor->CLK(aclk);
    mp_M31_AXI_transactor->RST(aresetn);

    // M31_AXI' transactor sockets

    mp_impl->M31_AXI_tlm_aximm_read_socket->bind(*(mp_M31_AXI_transactor->rd_socket));
    mp_impl->M31_AXI_tlm_aximm_write_socket->bind(*(mp_M31_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M32_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M32_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M32_AXI' transactor parameters
    xsc::common_cpp::properties M32_AXI_transactor_param_props;
    M32_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M32_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M32_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M32_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M32_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M32_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M32_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M32_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M32_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M32_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M32_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M32_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M32_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M32_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M32_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M32_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M32_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M32_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M32_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M32_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M32_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M32_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M32_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M32_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M32_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M32_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M32_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M32_AXI_transactor", M32_AXI_transactor_param_props);

    // M32_AXI' transactor ports

    mp_M32_AXI_transactor->AWADDR(M32_AXI_awaddr);
    mp_M32_AXI_transactor->AWPROT(M32_AXI_awprot);
    mp_M32_AXI_transactor->AWVALID(M32_AXI_awvalid);
    mp_M32_AXI_transactor->AWREADY(M32_AXI_awready);
    mp_M32_AXI_transactor->WDATA(M32_AXI_wdata);
    mp_M32_AXI_transactor->WSTRB(M32_AXI_wstrb);
    mp_M32_AXI_transactor->WVALID(M32_AXI_wvalid);
    mp_M32_AXI_transactor->WREADY(M32_AXI_wready);
    mp_M32_AXI_transactor->BRESP(M32_AXI_bresp);
    mp_M32_AXI_transactor->BVALID(M32_AXI_bvalid);
    mp_M32_AXI_transactor->BREADY(M32_AXI_bready);
    mp_M32_AXI_transactor->ARADDR(M32_AXI_araddr);
    mp_M32_AXI_transactor->ARPROT(M32_AXI_arprot);
    mp_M32_AXI_transactor->ARVALID(M32_AXI_arvalid);
    mp_M32_AXI_transactor->ARREADY(M32_AXI_arready);
    mp_M32_AXI_transactor->RDATA(M32_AXI_rdata);
    mp_M32_AXI_transactor->RRESP(M32_AXI_rresp);
    mp_M32_AXI_transactor->RVALID(M32_AXI_rvalid);
    mp_M32_AXI_transactor->RREADY(M32_AXI_rready);
    mp_M32_AXI_transactor->CLK(aclk);
    mp_M32_AXI_transactor->RST(aresetn);

    // M32_AXI' transactor sockets

    mp_impl->M32_AXI_tlm_aximm_read_socket->bind(*(mp_M32_AXI_transactor->rd_socket));
    mp_impl->M32_AXI_tlm_aximm_write_socket->bind(*(mp_M32_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M33_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M33_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M33_AXI' transactor parameters
    xsc::common_cpp::properties M33_AXI_transactor_param_props;
    M33_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M33_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M33_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M33_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M33_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M33_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M33_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M33_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M33_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M33_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M33_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M33_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M33_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M33_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M33_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M33_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M33_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M33_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M33_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M33_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M33_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M33_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M33_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M33_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M33_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M33_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M33_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M33_AXI_transactor", M33_AXI_transactor_param_props);

    // M33_AXI' transactor ports

    mp_M33_AXI_transactor->AWADDR(M33_AXI_awaddr);
    mp_M33_AXI_transactor->AWPROT(M33_AXI_awprot);
    mp_M33_AXI_transactor->AWVALID(M33_AXI_awvalid);
    mp_M33_AXI_transactor->AWREADY(M33_AXI_awready);
    mp_M33_AXI_transactor->WDATA(M33_AXI_wdata);
    mp_M33_AXI_transactor->WSTRB(M33_AXI_wstrb);
    mp_M33_AXI_transactor->WVALID(M33_AXI_wvalid);
    mp_M33_AXI_transactor->WREADY(M33_AXI_wready);
    mp_M33_AXI_transactor->BRESP(M33_AXI_bresp);
    mp_M33_AXI_transactor->BVALID(M33_AXI_bvalid);
    mp_M33_AXI_transactor->BREADY(M33_AXI_bready);
    mp_M33_AXI_transactor->ARADDR(M33_AXI_araddr);
    mp_M33_AXI_transactor->ARPROT(M33_AXI_arprot);
    mp_M33_AXI_transactor->ARVALID(M33_AXI_arvalid);
    mp_M33_AXI_transactor->ARREADY(M33_AXI_arready);
    mp_M33_AXI_transactor->RDATA(M33_AXI_rdata);
    mp_M33_AXI_transactor->RRESP(M33_AXI_rresp);
    mp_M33_AXI_transactor->RVALID(M33_AXI_rvalid);
    mp_M33_AXI_transactor->RREADY(M33_AXI_rready);
    mp_M33_AXI_transactor->CLK(aclk);
    mp_M33_AXI_transactor->RST(aresetn);

    // M33_AXI' transactor sockets

    mp_impl->M33_AXI_tlm_aximm_read_socket->bind(*(mp_M33_AXI_transactor->rd_socket));
    mp_impl->M33_AXI_tlm_aximm_write_socket->bind(*(mp_M33_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M34_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M34_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M34_AXI' transactor parameters
    xsc::common_cpp::properties M34_AXI_transactor_param_props;
    M34_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M34_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M34_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M34_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M34_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M34_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M34_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M34_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M34_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M34_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M34_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M34_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M34_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M34_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M34_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M34_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M34_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M34_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M34_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M34_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M34_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M34_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M34_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M34_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M34_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M34_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M34_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M34_AXI_transactor", M34_AXI_transactor_param_props);

    // M34_AXI' transactor ports

    mp_M34_AXI_transactor->AWADDR(M34_AXI_awaddr);
    mp_M34_AXI_transactor->AWPROT(M34_AXI_awprot);
    mp_M34_AXI_transactor->AWVALID(M34_AXI_awvalid);
    mp_M34_AXI_transactor->AWREADY(M34_AXI_awready);
    mp_M34_AXI_transactor->WDATA(M34_AXI_wdata);
    mp_M34_AXI_transactor->WSTRB(M34_AXI_wstrb);
    mp_M34_AXI_transactor->WVALID(M34_AXI_wvalid);
    mp_M34_AXI_transactor->WREADY(M34_AXI_wready);
    mp_M34_AXI_transactor->BRESP(M34_AXI_bresp);
    mp_M34_AXI_transactor->BVALID(M34_AXI_bvalid);
    mp_M34_AXI_transactor->BREADY(M34_AXI_bready);
    mp_M34_AXI_transactor->ARADDR(M34_AXI_araddr);
    mp_M34_AXI_transactor->ARPROT(M34_AXI_arprot);
    mp_M34_AXI_transactor->ARVALID(M34_AXI_arvalid);
    mp_M34_AXI_transactor->ARREADY(M34_AXI_arready);
    mp_M34_AXI_transactor->RDATA(M34_AXI_rdata);
    mp_M34_AXI_transactor->RRESP(M34_AXI_rresp);
    mp_M34_AXI_transactor->RVALID(M34_AXI_rvalid);
    mp_M34_AXI_transactor->RREADY(M34_AXI_rready);
    mp_M34_AXI_transactor->CLK(aclk);
    mp_M34_AXI_transactor->RST(aresetn);

    // M34_AXI' transactor sockets

    mp_impl->M34_AXI_tlm_aximm_read_socket->bind(*(mp_M34_AXI_transactor->rd_socket));
    mp_impl->M34_AXI_tlm_aximm_write_socket->bind(*(mp_M34_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M35_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M35_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M35_AXI' transactor parameters
    xsc::common_cpp::properties M35_AXI_transactor_param_props;
    M35_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M35_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M35_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M35_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M35_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M35_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M35_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M35_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M35_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M35_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M35_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M35_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M35_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M35_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M35_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M35_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M35_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M35_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M35_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M35_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M35_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M35_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M35_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M35_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M35_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M35_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M35_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M35_AXI_transactor", M35_AXI_transactor_param_props);

    // M35_AXI' transactor ports

    mp_M35_AXI_transactor->AWADDR(M35_AXI_awaddr);
    mp_M35_AXI_transactor->AWPROT(M35_AXI_awprot);
    mp_M35_AXI_transactor->AWVALID(M35_AXI_awvalid);
    mp_M35_AXI_transactor->AWREADY(M35_AXI_awready);
    mp_M35_AXI_transactor->WDATA(M35_AXI_wdata);
    mp_M35_AXI_transactor->WSTRB(M35_AXI_wstrb);
    mp_M35_AXI_transactor->WVALID(M35_AXI_wvalid);
    mp_M35_AXI_transactor->WREADY(M35_AXI_wready);
    mp_M35_AXI_transactor->BRESP(M35_AXI_bresp);
    mp_M35_AXI_transactor->BVALID(M35_AXI_bvalid);
    mp_M35_AXI_transactor->BREADY(M35_AXI_bready);
    mp_M35_AXI_transactor->ARADDR(M35_AXI_araddr);
    mp_M35_AXI_transactor->ARPROT(M35_AXI_arprot);
    mp_M35_AXI_transactor->ARVALID(M35_AXI_arvalid);
    mp_M35_AXI_transactor->ARREADY(M35_AXI_arready);
    mp_M35_AXI_transactor->RDATA(M35_AXI_rdata);
    mp_M35_AXI_transactor->RRESP(M35_AXI_rresp);
    mp_M35_AXI_transactor->RVALID(M35_AXI_rvalid);
    mp_M35_AXI_transactor->RREADY(M35_AXI_rready);
    mp_M35_AXI_transactor->CLK(aclk);
    mp_M35_AXI_transactor->RST(aresetn);

    // M35_AXI' transactor sockets

    mp_impl->M35_AXI_tlm_aximm_read_socket->bind(*(mp_M35_AXI_transactor->rd_socket));
    mp_impl->M35_AXI_tlm_aximm_write_socket->bind(*(mp_M35_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M36_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M36_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M36_AXI' transactor parameters
    xsc::common_cpp::properties M36_AXI_transactor_param_props;
    M36_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M36_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M36_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M36_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M36_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M36_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M36_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M36_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M36_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M36_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M36_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M36_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M36_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M36_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M36_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M36_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M36_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M36_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M36_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M36_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M36_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M36_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M36_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M36_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M36_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M36_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M36_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M36_AXI_transactor", M36_AXI_transactor_param_props);

    // M36_AXI' transactor ports

    mp_M36_AXI_transactor->AWADDR(M36_AXI_awaddr);
    mp_M36_AXI_transactor->AWPROT(M36_AXI_awprot);
    mp_M36_AXI_transactor->AWVALID(M36_AXI_awvalid);
    mp_M36_AXI_transactor->AWREADY(M36_AXI_awready);
    mp_M36_AXI_transactor->WDATA(M36_AXI_wdata);
    mp_M36_AXI_transactor->WSTRB(M36_AXI_wstrb);
    mp_M36_AXI_transactor->WVALID(M36_AXI_wvalid);
    mp_M36_AXI_transactor->WREADY(M36_AXI_wready);
    mp_M36_AXI_transactor->BRESP(M36_AXI_bresp);
    mp_M36_AXI_transactor->BVALID(M36_AXI_bvalid);
    mp_M36_AXI_transactor->BREADY(M36_AXI_bready);
    mp_M36_AXI_transactor->ARADDR(M36_AXI_araddr);
    mp_M36_AXI_transactor->ARPROT(M36_AXI_arprot);
    mp_M36_AXI_transactor->ARVALID(M36_AXI_arvalid);
    mp_M36_AXI_transactor->ARREADY(M36_AXI_arready);
    mp_M36_AXI_transactor->RDATA(M36_AXI_rdata);
    mp_M36_AXI_transactor->RRESP(M36_AXI_rresp);
    mp_M36_AXI_transactor->RVALID(M36_AXI_rvalid);
    mp_M36_AXI_transactor->RREADY(M36_AXI_rready);
    mp_M36_AXI_transactor->CLK(aclk);
    mp_M36_AXI_transactor->RST(aresetn);

    // M36_AXI' transactor sockets

    mp_impl->M36_AXI_tlm_aximm_read_socket->bind(*(mp_M36_AXI_transactor->rd_socket));
    mp_impl->M36_AXI_tlm_aximm_write_socket->bind(*(mp_M36_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M37_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M37_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M37_AXI' transactor parameters
    xsc::common_cpp::properties M37_AXI_transactor_param_props;
    M37_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M37_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M37_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M37_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M37_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M37_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M37_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M37_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M37_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M37_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M37_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M37_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M37_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M37_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M37_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M37_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M37_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M37_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M37_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M37_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M37_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M37_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M37_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M37_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M37_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M37_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M37_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M37_AXI_transactor", M37_AXI_transactor_param_props);

    // M37_AXI' transactor ports

    mp_M37_AXI_transactor->AWADDR(M37_AXI_awaddr);
    mp_M37_AXI_transactor->AWPROT(M37_AXI_awprot);
    mp_M37_AXI_transactor->AWVALID(M37_AXI_awvalid);
    mp_M37_AXI_transactor->AWREADY(M37_AXI_awready);
    mp_M37_AXI_transactor->WDATA(M37_AXI_wdata);
    mp_M37_AXI_transactor->WSTRB(M37_AXI_wstrb);
    mp_M37_AXI_transactor->WVALID(M37_AXI_wvalid);
    mp_M37_AXI_transactor->WREADY(M37_AXI_wready);
    mp_M37_AXI_transactor->BRESP(M37_AXI_bresp);
    mp_M37_AXI_transactor->BVALID(M37_AXI_bvalid);
    mp_M37_AXI_transactor->BREADY(M37_AXI_bready);
    mp_M37_AXI_transactor->ARADDR(M37_AXI_araddr);
    mp_M37_AXI_transactor->ARPROT(M37_AXI_arprot);
    mp_M37_AXI_transactor->ARVALID(M37_AXI_arvalid);
    mp_M37_AXI_transactor->ARREADY(M37_AXI_arready);
    mp_M37_AXI_transactor->RDATA(M37_AXI_rdata);
    mp_M37_AXI_transactor->RRESP(M37_AXI_rresp);
    mp_M37_AXI_transactor->RVALID(M37_AXI_rvalid);
    mp_M37_AXI_transactor->RREADY(M37_AXI_rready);
    mp_M37_AXI_transactor->CLK(aclk);
    mp_M37_AXI_transactor->RST(aresetn);

    // M37_AXI' transactor sockets

    mp_impl->M37_AXI_tlm_aximm_read_socket->bind(*(mp_M37_AXI_transactor->rd_socket));
    mp_impl->M37_AXI_tlm_aximm_write_socket->bind(*(mp_M37_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M38_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M38_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M38_AXI' transactor parameters
    xsc::common_cpp::properties M38_AXI_transactor_param_props;
    M38_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M38_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M38_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M38_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M38_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M38_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M38_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M38_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M38_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M38_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M38_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M38_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M38_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M38_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M38_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M38_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M38_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M38_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M38_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M38_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M38_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M38_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M38_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M38_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M38_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M38_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M38_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M38_AXI_transactor", M38_AXI_transactor_param_props);

    // M38_AXI' transactor ports

    mp_M38_AXI_transactor->AWADDR(M38_AXI_awaddr);
    mp_M38_AXI_transactor->AWPROT(M38_AXI_awprot);
    mp_M38_AXI_transactor->AWVALID(M38_AXI_awvalid);
    mp_M38_AXI_transactor->AWREADY(M38_AXI_awready);
    mp_M38_AXI_transactor->WDATA(M38_AXI_wdata);
    mp_M38_AXI_transactor->WSTRB(M38_AXI_wstrb);
    mp_M38_AXI_transactor->WVALID(M38_AXI_wvalid);
    mp_M38_AXI_transactor->WREADY(M38_AXI_wready);
    mp_M38_AXI_transactor->BRESP(M38_AXI_bresp);
    mp_M38_AXI_transactor->BVALID(M38_AXI_bvalid);
    mp_M38_AXI_transactor->BREADY(M38_AXI_bready);
    mp_M38_AXI_transactor->ARADDR(M38_AXI_araddr);
    mp_M38_AXI_transactor->ARPROT(M38_AXI_arprot);
    mp_M38_AXI_transactor->ARVALID(M38_AXI_arvalid);
    mp_M38_AXI_transactor->ARREADY(M38_AXI_arready);
    mp_M38_AXI_transactor->RDATA(M38_AXI_rdata);
    mp_M38_AXI_transactor->RRESP(M38_AXI_rresp);
    mp_M38_AXI_transactor->RVALID(M38_AXI_rvalid);
    mp_M38_AXI_transactor->RREADY(M38_AXI_rready);
    mp_M38_AXI_transactor->CLK(aclk);
    mp_M38_AXI_transactor->RST(aresetn);

    // M38_AXI' transactor sockets

    mp_impl->M38_AXI_tlm_aximm_read_socket->bind(*(mp_M38_AXI_transactor->rd_socket));
    mp_impl->M38_AXI_tlm_aximm_write_socket->bind(*(mp_M38_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M39_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M39_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M39_AXI' transactor parameters
    xsc::common_cpp::properties M39_AXI_transactor_param_props;
    M39_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M39_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M39_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M39_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M39_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M39_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M39_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M39_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M39_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M39_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M39_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M39_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M39_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M39_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M39_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M39_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M39_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M39_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M39_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M39_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M39_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M39_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M39_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M39_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M39_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M39_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M39_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M39_AXI_transactor", M39_AXI_transactor_param_props);

    // M39_AXI' transactor ports

    mp_M39_AXI_transactor->AWADDR(M39_AXI_awaddr);
    mp_M39_AXI_transactor->AWPROT(M39_AXI_awprot);
    mp_M39_AXI_transactor->AWVALID(M39_AXI_awvalid);
    mp_M39_AXI_transactor->AWREADY(M39_AXI_awready);
    mp_M39_AXI_transactor->WDATA(M39_AXI_wdata);
    mp_M39_AXI_transactor->WSTRB(M39_AXI_wstrb);
    mp_M39_AXI_transactor->WVALID(M39_AXI_wvalid);
    mp_M39_AXI_transactor->WREADY(M39_AXI_wready);
    mp_M39_AXI_transactor->BRESP(M39_AXI_bresp);
    mp_M39_AXI_transactor->BVALID(M39_AXI_bvalid);
    mp_M39_AXI_transactor->BREADY(M39_AXI_bready);
    mp_M39_AXI_transactor->ARADDR(M39_AXI_araddr);
    mp_M39_AXI_transactor->ARPROT(M39_AXI_arprot);
    mp_M39_AXI_transactor->ARVALID(M39_AXI_arvalid);
    mp_M39_AXI_transactor->ARREADY(M39_AXI_arready);
    mp_M39_AXI_transactor->RDATA(M39_AXI_rdata);
    mp_M39_AXI_transactor->RRESP(M39_AXI_rresp);
    mp_M39_AXI_transactor->RVALID(M39_AXI_rvalid);
    mp_M39_AXI_transactor->RREADY(M39_AXI_rready);
    mp_M39_AXI_transactor->CLK(aclk);
    mp_M39_AXI_transactor->RST(aresetn);

    // M39_AXI' transactor sockets

    mp_impl->M39_AXI_tlm_aximm_read_socket->bind(*(mp_M39_AXI_transactor->rd_socket));
    mp_impl->M39_AXI_tlm_aximm_write_socket->bind(*(mp_M39_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M40_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M40_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M40_AXI' transactor parameters
    xsc::common_cpp::properties M40_AXI_transactor_param_props;
    M40_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M40_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M40_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M40_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M40_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M40_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M40_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M40_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M40_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M40_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M40_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M40_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M40_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M40_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M40_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M40_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M40_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M40_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M40_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M40_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M40_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M40_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M40_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M40_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M40_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M40_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M40_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M40_AXI_transactor", M40_AXI_transactor_param_props);

    // M40_AXI' transactor ports

    mp_M40_AXI_transactor->AWADDR(M40_AXI_awaddr);
    mp_M40_AXI_transactor->AWPROT(M40_AXI_awprot);
    mp_M40_AXI_transactor->AWVALID(M40_AXI_awvalid);
    mp_M40_AXI_transactor->AWREADY(M40_AXI_awready);
    mp_M40_AXI_transactor->WDATA(M40_AXI_wdata);
    mp_M40_AXI_transactor->WSTRB(M40_AXI_wstrb);
    mp_M40_AXI_transactor->WVALID(M40_AXI_wvalid);
    mp_M40_AXI_transactor->WREADY(M40_AXI_wready);
    mp_M40_AXI_transactor->BRESP(M40_AXI_bresp);
    mp_M40_AXI_transactor->BVALID(M40_AXI_bvalid);
    mp_M40_AXI_transactor->BREADY(M40_AXI_bready);
    mp_M40_AXI_transactor->ARADDR(M40_AXI_araddr);
    mp_M40_AXI_transactor->ARPROT(M40_AXI_arprot);
    mp_M40_AXI_transactor->ARVALID(M40_AXI_arvalid);
    mp_M40_AXI_transactor->ARREADY(M40_AXI_arready);
    mp_M40_AXI_transactor->RDATA(M40_AXI_rdata);
    mp_M40_AXI_transactor->RRESP(M40_AXI_rresp);
    mp_M40_AXI_transactor->RVALID(M40_AXI_rvalid);
    mp_M40_AXI_transactor->RREADY(M40_AXI_rready);
    mp_M40_AXI_transactor->CLK(aclk);
    mp_M40_AXI_transactor->RST(aresetn);

    // M40_AXI' transactor sockets

    mp_impl->M40_AXI_tlm_aximm_read_socket->bind(*(mp_M40_AXI_transactor->rd_socket));
    mp_impl->M40_AXI_tlm_aximm_write_socket->bind(*(mp_M40_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M41_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M41_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M41_AXI' transactor parameters
    xsc::common_cpp::properties M41_AXI_transactor_param_props;
    M41_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M41_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M41_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M41_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M41_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M41_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M41_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M41_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M41_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M41_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M41_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M41_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M41_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M41_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M41_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M41_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M41_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M41_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M41_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M41_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M41_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M41_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M41_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M41_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M41_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M41_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M41_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M41_AXI_transactor", M41_AXI_transactor_param_props);

    // M41_AXI' transactor ports

    mp_M41_AXI_transactor->AWADDR(M41_AXI_awaddr);
    mp_M41_AXI_transactor->AWPROT(M41_AXI_awprot);
    mp_M41_AXI_transactor->AWVALID(M41_AXI_awvalid);
    mp_M41_AXI_transactor->AWREADY(M41_AXI_awready);
    mp_M41_AXI_transactor->WDATA(M41_AXI_wdata);
    mp_M41_AXI_transactor->WSTRB(M41_AXI_wstrb);
    mp_M41_AXI_transactor->WVALID(M41_AXI_wvalid);
    mp_M41_AXI_transactor->WREADY(M41_AXI_wready);
    mp_M41_AXI_transactor->BRESP(M41_AXI_bresp);
    mp_M41_AXI_transactor->BVALID(M41_AXI_bvalid);
    mp_M41_AXI_transactor->BREADY(M41_AXI_bready);
    mp_M41_AXI_transactor->ARADDR(M41_AXI_araddr);
    mp_M41_AXI_transactor->ARPROT(M41_AXI_arprot);
    mp_M41_AXI_transactor->ARVALID(M41_AXI_arvalid);
    mp_M41_AXI_transactor->ARREADY(M41_AXI_arready);
    mp_M41_AXI_transactor->RDATA(M41_AXI_rdata);
    mp_M41_AXI_transactor->RRESP(M41_AXI_rresp);
    mp_M41_AXI_transactor->RVALID(M41_AXI_rvalid);
    mp_M41_AXI_transactor->RREADY(M41_AXI_rready);
    mp_M41_AXI_transactor->CLK(aclk);
    mp_M41_AXI_transactor->RST(aresetn);

    // M41_AXI' transactor sockets

    mp_impl->M41_AXI_tlm_aximm_read_socket->bind(*(mp_M41_AXI_transactor->rd_socket));
    mp_impl->M41_AXI_tlm_aximm_write_socket->bind(*(mp_M41_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M42_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M42_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M42_AXI' transactor parameters
    xsc::common_cpp::properties M42_AXI_transactor_param_props;
    M42_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M42_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M42_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M42_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M42_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M42_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M42_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M42_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M42_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M42_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M42_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M42_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M42_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M42_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M42_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M42_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M42_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M42_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M42_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M42_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M42_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M42_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M42_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M42_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M42_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M42_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M42_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M42_AXI_transactor", M42_AXI_transactor_param_props);

    // M42_AXI' transactor ports

    mp_M42_AXI_transactor->AWADDR(M42_AXI_awaddr);
    mp_M42_AXI_transactor->AWPROT(M42_AXI_awprot);
    mp_M42_AXI_transactor->AWVALID(M42_AXI_awvalid);
    mp_M42_AXI_transactor->AWREADY(M42_AXI_awready);
    mp_M42_AXI_transactor->WDATA(M42_AXI_wdata);
    mp_M42_AXI_transactor->WSTRB(M42_AXI_wstrb);
    mp_M42_AXI_transactor->WVALID(M42_AXI_wvalid);
    mp_M42_AXI_transactor->WREADY(M42_AXI_wready);
    mp_M42_AXI_transactor->BRESP(M42_AXI_bresp);
    mp_M42_AXI_transactor->BVALID(M42_AXI_bvalid);
    mp_M42_AXI_transactor->BREADY(M42_AXI_bready);
    mp_M42_AXI_transactor->ARADDR(M42_AXI_araddr);
    mp_M42_AXI_transactor->ARPROT(M42_AXI_arprot);
    mp_M42_AXI_transactor->ARVALID(M42_AXI_arvalid);
    mp_M42_AXI_transactor->ARREADY(M42_AXI_arready);
    mp_M42_AXI_transactor->RDATA(M42_AXI_rdata);
    mp_M42_AXI_transactor->RRESP(M42_AXI_rresp);
    mp_M42_AXI_transactor->RVALID(M42_AXI_rvalid);
    mp_M42_AXI_transactor->RREADY(M42_AXI_rready);
    mp_M42_AXI_transactor->CLK(aclk);
    mp_M42_AXI_transactor->RST(aresetn);

    // M42_AXI' transactor sockets

    mp_impl->M42_AXI_tlm_aximm_read_socket->bind(*(mp_M42_AXI_transactor->rd_socket));
    mp_impl->M42_AXI_tlm_aximm_write_socket->bind(*(mp_M42_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M43_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M43_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M43_AXI' transactor parameters
    xsc::common_cpp::properties M43_AXI_transactor_param_props;
    M43_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M43_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M43_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M43_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M43_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M43_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M43_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M43_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M43_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M43_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M43_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M43_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M43_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M43_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M43_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M43_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M43_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M43_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M43_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M43_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M43_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M43_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M43_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M43_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M43_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M43_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M43_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M43_AXI_transactor", M43_AXI_transactor_param_props);

    // M43_AXI' transactor ports

    mp_M43_AXI_transactor->AWADDR(M43_AXI_awaddr);
    mp_M43_AXI_transactor->AWPROT(M43_AXI_awprot);
    mp_M43_AXI_transactor->AWVALID(M43_AXI_awvalid);
    mp_M43_AXI_transactor->AWREADY(M43_AXI_awready);
    mp_M43_AXI_transactor->WDATA(M43_AXI_wdata);
    mp_M43_AXI_transactor->WSTRB(M43_AXI_wstrb);
    mp_M43_AXI_transactor->WVALID(M43_AXI_wvalid);
    mp_M43_AXI_transactor->WREADY(M43_AXI_wready);
    mp_M43_AXI_transactor->BRESP(M43_AXI_bresp);
    mp_M43_AXI_transactor->BVALID(M43_AXI_bvalid);
    mp_M43_AXI_transactor->BREADY(M43_AXI_bready);
    mp_M43_AXI_transactor->ARADDR(M43_AXI_araddr);
    mp_M43_AXI_transactor->ARPROT(M43_AXI_arprot);
    mp_M43_AXI_transactor->ARVALID(M43_AXI_arvalid);
    mp_M43_AXI_transactor->ARREADY(M43_AXI_arready);
    mp_M43_AXI_transactor->RDATA(M43_AXI_rdata);
    mp_M43_AXI_transactor->RRESP(M43_AXI_rresp);
    mp_M43_AXI_transactor->RVALID(M43_AXI_rvalid);
    mp_M43_AXI_transactor->RREADY(M43_AXI_rready);
    mp_M43_AXI_transactor->CLK(aclk);
    mp_M43_AXI_transactor->RST(aresetn);

    // M43_AXI' transactor sockets

    mp_impl->M43_AXI_tlm_aximm_read_socket->bind(*(mp_M43_AXI_transactor->rd_socket));
    mp_impl->M43_AXI_tlm_aximm_write_socket->bind(*(mp_M43_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M44_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M44_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M44_AXI' transactor parameters
    xsc::common_cpp::properties M44_AXI_transactor_param_props;
    M44_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M44_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M44_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M44_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M44_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M44_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M44_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M44_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M44_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M44_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M44_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M44_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M44_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M44_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M44_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M44_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M44_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M44_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M44_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M44_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M44_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M44_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M44_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M44_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M44_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M44_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M44_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M44_AXI_transactor", M44_AXI_transactor_param_props);

    // M44_AXI' transactor ports

    mp_M44_AXI_transactor->AWADDR(M44_AXI_awaddr);
    mp_M44_AXI_transactor->AWPROT(M44_AXI_awprot);
    mp_M44_AXI_transactor->AWVALID(M44_AXI_awvalid);
    mp_M44_AXI_transactor->AWREADY(M44_AXI_awready);
    mp_M44_AXI_transactor->WDATA(M44_AXI_wdata);
    mp_M44_AXI_transactor->WSTRB(M44_AXI_wstrb);
    mp_M44_AXI_transactor->WVALID(M44_AXI_wvalid);
    mp_M44_AXI_transactor->WREADY(M44_AXI_wready);
    mp_M44_AXI_transactor->BRESP(M44_AXI_bresp);
    mp_M44_AXI_transactor->BVALID(M44_AXI_bvalid);
    mp_M44_AXI_transactor->BREADY(M44_AXI_bready);
    mp_M44_AXI_transactor->ARADDR(M44_AXI_araddr);
    mp_M44_AXI_transactor->ARPROT(M44_AXI_arprot);
    mp_M44_AXI_transactor->ARVALID(M44_AXI_arvalid);
    mp_M44_AXI_transactor->ARREADY(M44_AXI_arready);
    mp_M44_AXI_transactor->RDATA(M44_AXI_rdata);
    mp_M44_AXI_transactor->RRESP(M44_AXI_rresp);
    mp_M44_AXI_transactor->RVALID(M44_AXI_rvalid);
    mp_M44_AXI_transactor->RREADY(M44_AXI_rready);
    mp_M44_AXI_transactor->CLK(aclk);
    mp_M44_AXI_transactor->RST(aresetn);

    // M44_AXI' transactor sockets

    mp_impl->M44_AXI_tlm_aximm_read_socket->bind(*(mp_M44_AXI_transactor->rd_socket));
    mp_impl->M44_AXI_tlm_aximm_write_socket->bind(*(mp_M44_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M45_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M45_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M45_AXI' transactor parameters
    xsc::common_cpp::properties M45_AXI_transactor_param_props;
    M45_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M45_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M45_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M45_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M45_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M45_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M45_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M45_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M45_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M45_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M45_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M45_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M45_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M45_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M45_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M45_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M45_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M45_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M45_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M45_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M45_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M45_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M45_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M45_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M45_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M45_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M45_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M45_AXI_transactor", M45_AXI_transactor_param_props);

    // M45_AXI' transactor ports

    mp_M45_AXI_transactor->AWADDR(M45_AXI_awaddr);
    mp_M45_AXI_transactor->AWPROT(M45_AXI_awprot);
    mp_M45_AXI_transactor->AWVALID(M45_AXI_awvalid);
    mp_M45_AXI_transactor->AWREADY(M45_AXI_awready);
    mp_M45_AXI_transactor->WDATA(M45_AXI_wdata);
    mp_M45_AXI_transactor->WSTRB(M45_AXI_wstrb);
    mp_M45_AXI_transactor->WVALID(M45_AXI_wvalid);
    mp_M45_AXI_transactor->WREADY(M45_AXI_wready);
    mp_M45_AXI_transactor->BRESP(M45_AXI_bresp);
    mp_M45_AXI_transactor->BVALID(M45_AXI_bvalid);
    mp_M45_AXI_transactor->BREADY(M45_AXI_bready);
    mp_M45_AXI_transactor->ARADDR(M45_AXI_araddr);
    mp_M45_AXI_transactor->ARPROT(M45_AXI_arprot);
    mp_M45_AXI_transactor->ARVALID(M45_AXI_arvalid);
    mp_M45_AXI_transactor->ARREADY(M45_AXI_arready);
    mp_M45_AXI_transactor->RDATA(M45_AXI_rdata);
    mp_M45_AXI_transactor->RRESP(M45_AXI_rresp);
    mp_M45_AXI_transactor->RVALID(M45_AXI_rvalid);
    mp_M45_AXI_transactor->RREADY(M45_AXI_rready);
    mp_M45_AXI_transactor->CLK(aclk);
    mp_M45_AXI_transactor->RST(aresetn);

    // M45_AXI' transactor sockets

    mp_impl->M45_AXI_tlm_aximm_read_socket->bind(*(mp_M45_AXI_transactor->rd_socket));
    mp_impl->M45_AXI_tlm_aximm_write_socket->bind(*(mp_M45_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M46_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M46_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M46_AXI' transactor parameters
    xsc::common_cpp::properties M46_AXI_transactor_param_props;
    M46_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M46_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M46_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M46_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M46_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M46_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M46_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M46_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M46_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M46_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M46_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M46_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M46_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M46_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M46_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M46_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M46_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M46_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M46_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M46_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M46_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M46_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M46_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M46_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M46_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M46_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M46_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M46_AXI_transactor", M46_AXI_transactor_param_props);

    // M46_AXI' transactor ports

    mp_M46_AXI_transactor->AWADDR(M46_AXI_awaddr);
    mp_M46_AXI_transactor->AWPROT(M46_AXI_awprot);
    mp_M46_AXI_transactor->AWVALID(M46_AXI_awvalid);
    mp_M46_AXI_transactor->AWREADY(M46_AXI_awready);
    mp_M46_AXI_transactor->WDATA(M46_AXI_wdata);
    mp_M46_AXI_transactor->WSTRB(M46_AXI_wstrb);
    mp_M46_AXI_transactor->WVALID(M46_AXI_wvalid);
    mp_M46_AXI_transactor->WREADY(M46_AXI_wready);
    mp_M46_AXI_transactor->BRESP(M46_AXI_bresp);
    mp_M46_AXI_transactor->BVALID(M46_AXI_bvalid);
    mp_M46_AXI_transactor->BREADY(M46_AXI_bready);
    mp_M46_AXI_transactor->ARADDR(M46_AXI_araddr);
    mp_M46_AXI_transactor->ARPROT(M46_AXI_arprot);
    mp_M46_AXI_transactor->ARVALID(M46_AXI_arvalid);
    mp_M46_AXI_transactor->ARREADY(M46_AXI_arready);
    mp_M46_AXI_transactor->RDATA(M46_AXI_rdata);
    mp_M46_AXI_transactor->RRESP(M46_AXI_rresp);
    mp_M46_AXI_transactor->RVALID(M46_AXI_rvalid);
    mp_M46_AXI_transactor->RREADY(M46_AXI_rready);
    mp_M46_AXI_transactor->CLK(aclk);
    mp_M46_AXI_transactor->RST(aresetn);

    // M46_AXI' transactor sockets

    mp_impl->M46_AXI_tlm_aximm_read_socket->bind(*(mp_M46_AXI_transactor->rd_socket));
    mp_impl->M46_AXI_tlm_aximm_write_socket->bind(*(mp_M46_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M47_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M47_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M47_AXI' transactor parameters
    xsc::common_cpp::properties M47_AXI_transactor_param_props;
    M47_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M47_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M47_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M47_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M47_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M47_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M47_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M47_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M47_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M47_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M47_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M47_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M47_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M47_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M47_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M47_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M47_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M47_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M47_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M47_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M47_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M47_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M47_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M47_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M47_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M47_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M47_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M47_AXI_transactor", M47_AXI_transactor_param_props);

    // M47_AXI' transactor ports

    mp_M47_AXI_transactor->AWADDR(M47_AXI_awaddr);
    mp_M47_AXI_transactor->AWPROT(M47_AXI_awprot);
    mp_M47_AXI_transactor->AWVALID(M47_AXI_awvalid);
    mp_M47_AXI_transactor->AWREADY(M47_AXI_awready);
    mp_M47_AXI_transactor->WDATA(M47_AXI_wdata);
    mp_M47_AXI_transactor->WSTRB(M47_AXI_wstrb);
    mp_M47_AXI_transactor->WVALID(M47_AXI_wvalid);
    mp_M47_AXI_transactor->WREADY(M47_AXI_wready);
    mp_M47_AXI_transactor->BRESP(M47_AXI_bresp);
    mp_M47_AXI_transactor->BVALID(M47_AXI_bvalid);
    mp_M47_AXI_transactor->BREADY(M47_AXI_bready);
    mp_M47_AXI_transactor->ARADDR(M47_AXI_araddr);
    mp_M47_AXI_transactor->ARPROT(M47_AXI_arprot);
    mp_M47_AXI_transactor->ARVALID(M47_AXI_arvalid);
    mp_M47_AXI_transactor->ARREADY(M47_AXI_arready);
    mp_M47_AXI_transactor->RDATA(M47_AXI_rdata);
    mp_M47_AXI_transactor->RRESP(M47_AXI_rresp);
    mp_M47_AXI_transactor->RVALID(M47_AXI_rvalid);
    mp_M47_AXI_transactor->RREADY(M47_AXI_rready);
    mp_M47_AXI_transactor->CLK(aclk);
    mp_M47_AXI_transactor->RST(aresetn);

    // M47_AXI' transactor sockets

    mp_impl->M47_AXI_tlm_aximm_read_socket->bind(*(mp_M47_AXI_transactor->rd_socket));
    mp_impl->M47_AXI_tlm_aximm_write_socket->bind(*(mp_M47_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M48_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M48_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M48_AXI' transactor parameters
    xsc::common_cpp::properties M48_AXI_transactor_param_props;
    M48_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M48_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M48_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M48_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M48_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M48_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M48_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M48_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M48_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M48_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M48_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M48_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M48_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M48_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M48_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M48_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M48_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M48_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M48_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M48_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M48_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M48_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M48_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M48_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M48_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M48_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M48_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M48_AXI_transactor", M48_AXI_transactor_param_props);

    // M48_AXI' transactor ports

    mp_M48_AXI_transactor->AWADDR(M48_AXI_awaddr);
    mp_M48_AXI_transactor->AWPROT(M48_AXI_awprot);
    mp_M48_AXI_transactor->AWVALID(M48_AXI_awvalid);
    mp_M48_AXI_transactor->AWREADY(M48_AXI_awready);
    mp_M48_AXI_transactor->WDATA(M48_AXI_wdata);
    mp_M48_AXI_transactor->WSTRB(M48_AXI_wstrb);
    mp_M48_AXI_transactor->WVALID(M48_AXI_wvalid);
    mp_M48_AXI_transactor->WREADY(M48_AXI_wready);
    mp_M48_AXI_transactor->BRESP(M48_AXI_bresp);
    mp_M48_AXI_transactor->BVALID(M48_AXI_bvalid);
    mp_M48_AXI_transactor->BREADY(M48_AXI_bready);
    mp_M48_AXI_transactor->ARADDR(M48_AXI_araddr);
    mp_M48_AXI_transactor->ARPROT(M48_AXI_arprot);
    mp_M48_AXI_transactor->ARVALID(M48_AXI_arvalid);
    mp_M48_AXI_transactor->ARREADY(M48_AXI_arready);
    mp_M48_AXI_transactor->RDATA(M48_AXI_rdata);
    mp_M48_AXI_transactor->RRESP(M48_AXI_rresp);
    mp_M48_AXI_transactor->RVALID(M48_AXI_rvalid);
    mp_M48_AXI_transactor->RREADY(M48_AXI_rready);
    mp_M48_AXI_transactor->CLK(aclk);
    mp_M48_AXI_transactor->RST(aresetn);

    // M48_AXI' transactor sockets

    mp_impl->M48_AXI_tlm_aximm_read_socket->bind(*(mp_M48_AXI_transactor->rd_socket));
    mp_impl->M48_AXI_tlm_aximm_write_socket->bind(*(mp_M48_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M49_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M49_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M49_AXI' transactor parameters
    xsc::common_cpp::properties M49_AXI_transactor_param_props;
    M49_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M49_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M49_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M49_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M49_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M49_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M49_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M49_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M49_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M49_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M49_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M49_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M49_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M49_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M49_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M49_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M49_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M49_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M49_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M49_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M49_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M49_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M49_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M49_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M49_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M49_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M49_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M49_AXI_transactor", M49_AXI_transactor_param_props);

    // M49_AXI' transactor ports

    mp_M49_AXI_transactor->AWADDR(M49_AXI_awaddr);
    mp_M49_AXI_transactor->AWPROT(M49_AXI_awprot);
    mp_M49_AXI_transactor->AWVALID(M49_AXI_awvalid);
    mp_M49_AXI_transactor->AWREADY(M49_AXI_awready);
    mp_M49_AXI_transactor->WDATA(M49_AXI_wdata);
    mp_M49_AXI_transactor->WSTRB(M49_AXI_wstrb);
    mp_M49_AXI_transactor->WVALID(M49_AXI_wvalid);
    mp_M49_AXI_transactor->WREADY(M49_AXI_wready);
    mp_M49_AXI_transactor->BRESP(M49_AXI_bresp);
    mp_M49_AXI_transactor->BVALID(M49_AXI_bvalid);
    mp_M49_AXI_transactor->BREADY(M49_AXI_bready);
    mp_M49_AXI_transactor->ARADDR(M49_AXI_araddr);
    mp_M49_AXI_transactor->ARPROT(M49_AXI_arprot);
    mp_M49_AXI_transactor->ARVALID(M49_AXI_arvalid);
    mp_M49_AXI_transactor->ARREADY(M49_AXI_arready);
    mp_M49_AXI_transactor->RDATA(M49_AXI_rdata);
    mp_M49_AXI_transactor->RRESP(M49_AXI_rresp);
    mp_M49_AXI_transactor->RVALID(M49_AXI_rvalid);
    mp_M49_AXI_transactor->RREADY(M49_AXI_rready);
    mp_M49_AXI_transactor->CLK(aclk);
    mp_M49_AXI_transactor->RST(aresetn);

    // M49_AXI' transactor sockets

    mp_impl->M49_AXI_tlm_aximm_read_socket->bind(*(mp_M49_AXI_transactor->rd_socket));
    mp_impl->M49_AXI_tlm_aximm_write_socket->bind(*(mp_M49_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M50_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M50_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M50_AXI' transactor parameters
    xsc::common_cpp::properties M50_AXI_transactor_param_props;
    M50_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M50_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M50_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M50_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M50_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M50_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M50_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M50_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M50_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M50_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M50_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M50_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M50_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M50_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M50_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M50_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M50_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M50_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M50_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M50_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M50_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M50_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M50_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M50_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M50_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M50_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M50_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M50_AXI_transactor", M50_AXI_transactor_param_props);

    // M50_AXI' transactor ports

    mp_M50_AXI_transactor->AWADDR(M50_AXI_awaddr);
    mp_M50_AXI_transactor->AWPROT(M50_AXI_awprot);
    mp_M50_AXI_transactor->AWVALID(M50_AXI_awvalid);
    mp_M50_AXI_transactor->AWREADY(M50_AXI_awready);
    mp_M50_AXI_transactor->WDATA(M50_AXI_wdata);
    mp_M50_AXI_transactor->WSTRB(M50_AXI_wstrb);
    mp_M50_AXI_transactor->WVALID(M50_AXI_wvalid);
    mp_M50_AXI_transactor->WREADY(M50_AXI_wready);
    mp_M50_AXI_transactor->BRESP(M50_AXI_bresp);
    mp_M50_AXI_transactor->BVALID(M50_AXI_bvalid);
    mp_M50_AXI_transactor->BREADY(M50_AXI_bready);
    mp_M50_AXI_transactor->ARADDR(M50_AXI_araddr);
    mp_M50_AXI_transactor->ARPROT(M50_AXI_arprot);
    mp_M50_AXI_transactor->ARVALID(M50_AXI_arvalid);
    mp_M50_AXI_transactor->ARREADY(M50_AXI_arready);
    mp_M50_AXI_transactor->RDATA(M50_AXI_rdata);
    mp_M50_AXI_transactor->RRESP(M50_AXI_rresp);
    mp_M50_AXI_transactor->RVALID(M50_AXI_rvalid);
    mp_M50_AXI_transactor->RREADY(M50_AXI_rready);
    mp_M50_AXI_transactor->CLK(aclk);
    mp_M50_AXI_transactor->RST(aresetn);

    // M50_AXI' transactor sockets

    mp_impl->M50_AXI_tlm_aximm_read_socket->bind(*(mp_M50_AXI_transactor->rd_socket));
    mp_impl->M50_AXI_tlm_aximm_write_socket->bind(*(mp_M50_AXI_transactor->wr_socket));
  }
  else
  {
  }

}

#endif // XILINX_SIMULATOR




#ifdef XM_SYSTEMC
design_1_axi_smc_0::design_1_axi_smc_0(const sc_core::sc_module_name& nm) : design_1_axi_smc_0_sc(nm), aclk("aclk"), aresetn("aresetn"), S00_AXI_awid("S00_AXI_awid"), S00_AXI_awaddr("S00_AXI_awaddr"), S00_AXI_awlen("S00_AXI_awlen"), S00_AXI_awsize("S00_AXI_awsize"), S00_AXI_awburst("S00_AXI_awburst"), S00_AXI_awlock("S00_AXI_awlock"), S00_AXI_awcache("S00_AXI_awcache"), S00_AXI_awprot("S00_AXI_awprot"), S00_AXI_awqos("S00_AXI_awqos"), S00_AXI_awuser("S00_AXI_awuser"), S00_AXI_awvalid("S00_AXI_awvalid"), S00_AXI_awready("S00_AXI_awready"), S00_AXI_wdata("S00_AXI_wdata"), S00_AXI_wstrb("S00_AXI_wstrb"), S00_AXI_wlast("S00_AXI_wlast"), S00_AXI_wvalid("S00_AXI_wvalid"), S00_AXI_wready("S00_AXI_wready"), S00_AXI_bid("S00_AXI_bid"), S00_AXI_bresp("S00_AXI_bresp"), S00_AXI_bvalid("S00_AXI_bvalid"), S00_AXI_bready("S00_AXI_bready"), S00_AXI_arid("S00_AXI_arid"), S00_AXI_araddr("S00_AXI_araddr"), S00_AXI_arlen("S00_AXI_arlen"), S00_AXI_arsize("S00_AXI_arsize"), S00_AXI_arburst("S00_AXI_arburst"), S00_AXI_arlock("S00_AXI_arlock"), S00_AXI_arcache("S00_AXI_arcache"), S00_AXI_arprot("S00_AXI_arprot"), S00_AXI_arqos("S00_AXI_arqos"), S00_AXI_aruser("S00_AXI_aruser"), S00_AXI_arvalid("S00_AXI_arvalid"), S00_AXI_arready("S00_AXI_arready"), S00_AXI_rid("S00_AXI_rid"), S00_AXI_rdata("S00_AXI_rdata"), S00_AXI_rresp("S00_AXI_rresp"), S00_AXI_rlast("S00_AXI_rlast"), S00_AXI_rvalid("S00_AXI_rvalid"), S00_AXI_rready("S00_AXI_rready"), M00_AXI_awaddr("M00_AXI_awaddr"), M00_AXI_awlen("M00_AXI_awlen"), M00_AXI_awsize("M00_AXI_awsize"), M00_AXI_awburst("M00_AXI_awburst"), M00_AXI_awlock("M00_AXI_awlock"), M00_AXI_awcache("M00_AXI_awcache"), M00_AXI_awprot("M00_AXI_awprot"), M00_AXI_awqos("M00_AXI_awqos"), M00_AXI_awuser("M00_AXI_awuser"), M00_AXI_awvalid("M00_AXI_awvalid"), M00_AXI_awready("M00_AXI_awready"), M00_AXI_wdata("M00_AXI_wdata"), M00_AXI_wstrb("M00_AXI_wstrb"), M00_AXI_wlast("M00_AXI_wlast"), M00_AXI_wvalid("M00_AXI_wvalid"), M00_AXI_wready("M00_AXI_wready"), M00_AXI_bresp("M00_AXI_bresp"), M00_AXI_bvalid("M00_AXI_bvalid"), M00_AXI_bready("M00_AXI_bready"), M00_AXI_araddr("M00_AXI_araddr"), M00_AXI_arlen("M00_AXI_arlen"), M00_AXI_arsize("M00_AXI_arsize"), M00_AXI_arburst("M00_AXI_arburst"), M00_AXI_arlock("M00_AXI_arlock"), M00_AXI_arcache("M00_AXI_arcache"), M00_AXI_arprot("M00_AXI_arprot"), M00_AXI_arqos("M00_AXI_arqos"), M00_AXI_aruser("M00_AXI_aruser"), M00_AXI_arvalid("M00_AXI_arvalid"), M00_AXI_arready("M00_AXI_arready"), M00_AXI_rdata("M00_AXI_rdata"), M00_AXI_rresp("M00_AXI_rresp"), M00_AXI_rlast("M00_AXI_rlast"), M00_AXI_rvalid("M00_AXI_rvalid"), M00_AXI_rready("M00_AXI_rready"), M01_AXI_awaddr("M01_AXI_awaddr"), M01_AXI_awlen("M01_AXI_awlen"), M01_AXI_awsize("M01_AXI_awsize"), M01_AXI_awburst("M01_AXI_awburst"), M01_AXI_awlock("M01_AXI_awlock"), M01_AXI_awcache("M01_AXI_awcache"), M01_AXI_awprot("M01_AXI_awprot"), M01_AXI_awqos("M01_AXI_awqos"), M01_AXI_awuser("M01_AXI_awuser"), M01_AXI_awvalid("M01_AXI_awvalid"), M01_AXI_awready("M01_AXI_awready"), M01_AXI_wdata("M01_AXI_wdata"), M01_AXI_wstrb("M01_AXI_wstrb"), M01_AXI_wlast("M01_AXI_wlast"), M01_AXI_wvalid("M01_AXI_wvalid"), M01_AXI_wready("M01_AXI_wready"), M01_AXI_bresp("M01_AXI_bresp"), M01_AXI_bvalid("M01_AXI_bvalid"), M01_AXI_bready("M01_AXI_bready"), M01_AXI_araddr("M01_AXI_araddr"), M01_AXI_arlen("M01_AXI_arlen"), M01_AXI_arsize("M01_AXI_arsize"), M01_AXI_arburst("M01_AXI_arburst"), M01_AXI_arlock("M01_AXI_arlock"), M01_AXI_arcache("M01_AXI_arcache"), M01_AXI_arprot("M01_AXI_arprot"), M01_AXI_arqos("M01_AXI_arqos"), M01_AXI_aruser("M01_AXI_aruser"), M01_AXI_arvalid("M01_AXI_arvalid"), M01_AXI_arready("M01_AXI_arready"), M01_AXI_rdata("M01_AXI_rdata"), M01_AXI_rresp("M01_AXI_rresp"), M01_AXI_rlast("M01_AXI_rlast"), M01_AXI_rvalid("M01_AXI_rvalid"), M01_AXI_rready("M01_AXI_rready"), M02_AXI_awaddr("M02_AXI_awaddr"), M02_AXI_awlen("M02_AXI_awlen"), M02_AXI_awsize("M02_AXI_awsize"), M02_AXI_awburst("M02_AXI_awburst"), M02_AXI_awlock("M02_AXI_awlock"), M02_AXI_awcache("M02_AXI_awcache"), M02_AXI_awprot("M02_AXI_awprot"), M02_AXI_awqos("M02_AXI_awqos"), M02_AXI_awuser("M02_AXI_awuser"), M02_AXI_awvalid("M02_AXI_awvalid"), M02_AXI_awready("M02_AXI_awready"), M02_AXI_wdata("M02_AXI_wdata"), M02_AXI_wstrb("M02_AXI_wstrb"), M02_AXI_wlast("M02_AXI_wlast"), M02_AXI_wvalid("M02_AXI_wvalid"), M02_AXI_wready("M02_AXI_wready"), M02_AXI_bresp("M02_AXI_bresp"), M02_AXI_bvalid("M02_AXI_bvalid"), M02_AXI_bready("M02_AXI_bready"), M02_AXI_araddr("M02_AXI_araddr"), M02_AXI_arlen("M02_AXI_arlen"), M02_AXI_arsize("M02_AXI_arsize"), M02_AXI_arburst("M02_AXI_arburst"), M02_AXI_arlock("M02_AXI_arlock"), M02_AXI_arcache("M02_AXI_arcache"), M02_AXI_arprot("M02_AXI_arprot"), M02_AXI_arqos("M02_AXI_arqos"), M02_AXI_aruser("M02_AXI_aruser"), M02_AXI_arvalid("M02_AXI_arvalid"), M02_AXI_arready("M02_AXI_arready"), M02_AXI_rdata("M02_AXI_rdata"), M02_AXI_rresp("M02_AXI_rresp"), M02_AXI_rlast("M02_AXI_rlast"), M02_AXI_rvalid("M02_AXI_rvalid"), M02_AXI_rready("M02_AXI_rready"), M03_AXI_awaddr("M03_AXI_awaddr"), M03_AXI_awlen("M03_AXI_awlen"), M03_AXI_awsize("M03_AXI_awsize"), M03_AXI_awburst("M03_AXI_awburst"), M03_AXI_awlock("M03_AXI_awlock"), M03_AXI_awcache("M03_AXI_awcache"), M03_AXI_awprot("M03_AXI_awprot"), M03_AXI_awqos("M03_AXI_awqos"), M03_AXI_awuser("M03_AXI_awuser"), M03_AXI_awvalid("M03_AXI_awvalid"), M03_AXI_awready("M03_AXI_awready"), M03_AXI_wdata("M03_AXI_wdata"), M03_AXI_wstrb("M03_AXI_wstrb"), M03_AXI_wlast("M03_AXI_wlast"), M03_AXI_wvalid("M03_AXI_wvalid"), M03_AXI_wready("M03_AXI_wready"), M03_AXI_bresp("M03_AXI_bresp"), M03_AXI_bvalid("M03_AXI_bvalid"), M03_AXI_bready("M03_AXI_bready"), M03_AXI_araddr("M03_AXI_araddr"), M03_AXI_arlen("M03_AXI_arlen"), M03_AXI_arsize("M03_AXI_arsize"), M03_AXI_arburst("M03_AXI_arburst"), M03_AXI_arlock("M03_AXI_arlock"), M03_AXI_arcache("M03_AXI_arcache"), M03_AXI_arprot("M03_AXI_arprot"), M03_AXI_arqos("M03_AXI_arqos"), M03_AXI_aruser("M03_AXI_aruser"), M03_AXI_arvalid("M03_AXI_arvalid"), M03_AXI_arready("M03_AXI_arready"), M03_AXI_rdata("M03_AXI_rdata"), M03_AXI_rresp("M03_AXI_rresp"), M03_AXI_rlast("M03_AXI_rlast"), M03_AXI_rvalid("M03_AXI_rvalid"), M03_AXI_rready("M03_AXI_rready"), M04_AXI_awaddr("M04_AXI_awaddr"), M04_AXI_awlen("M04_AXI_awlen"), M04_AXI_awsize("M04_AXI_awsize"), M04_AXI_awburst("M04_AXI_awburst"), M04_AXI_awlock("M04_AXI_awlock"), M04_AXI_awcache("M04_AXI_awcache"), M04_AXI_awprot("M04_AXI_awprot"), M04_AXI_awqos("M04_AXI_awqos"), M04_AXI_awuser("M04_AXI_awuser"), M04_AXI_awvalid("M04_AXI_awvalid"), M04_AXI_awready("M04_AXI_awready"), M04_AXI_wdata("M04_AXI_wdata"), M04_AXI_wstrb("M04_AXI_wstrb"), M04_AXI_wlast("M04_AXI_wlast"), M04_AXI_wvalid("M04_AXI_wvalid"), M04_AXI_wready("M04_AXI_wready"), M04_AXI_bresp("M04_AXI_bresp"), M04_AXI_bvalid("M04_AXI_bvalid"), M04_AXI_bready("M04_AXI_bready"), M04_AXI_araddr("M04_AXI_araddr"), M04_AXI_arlen("M04_AXI_arlen"), M04_AXI_arsize("M04_AXI_arsize"), M04_AXI_arburst("M04_AXI_arburst"), M04_AXI_arlock("M04_AXI_arlock"), M04_AXI_arcache("M04_AXI_arcache"), M04_AXI_arprot("M04_AXI_arprot"), M04_AXI_arqos("M04_AXI_arqos"), M04_AXI_aruser("M04_AXI_aruser"), M04_AXI_arvalid("M04_AXI_arvalid"), M04_AXI_arready("M04_AXI_arready"), M04_AXI_rdata("M04_AXI_rdata"), M04_AXI_rresp("M04_AXI_rresp"), M04_AXI_rlast("M04_AXI_rlast"), M04_AXI_rvalid("M04_AXI_rvalid"), M04_AXI_rready("M04_AXI_rready"), M05_AXI_awaddr("M05_AXI_awaddr"), M05_AXI_awlen("M05_AXI_awlen"), M05_AXI_awsize("M05_AXI_awsize"), M05_AXI_awburst("M05_AXI_awburst"), M05_AXI_awlock("M05_AXI_awlock"), M05_AXI_awcache("M05_AXI_awcache"), M05_AXI_awprot("M05_AXI_awprot"), M05_AXI_awqos("M05_AXI_awqos"), M05_AXI_awuser("M05_AXI_awuser"), M05_AXI_awvalid("M05_AXI_awvalid"), M05_AXI_awready("M05_AXI_awready"), M05_AXI_wdata("M05_AXI_wdata"), M05_AXI_wstrb("M05_AXI_wstrb"), M05_AXI_wlast("M05_AXI_wlast"), M05_AXI_wvalid("M05_AXI_wvalid"), M05_AXI_wready("M05_AXI_wready"), M05_AXI_bresp("M05_AXI_bresp"), M05_AXI_bvalid("M05_AXI_bvalid"), M05_AXI_bready("M05_AXI_bready"), M05_AXI_araddr("M05_AXI_araddr"), M05_AXI_arlen("M05_AXI_arlen"), M05_AXI_arsize("M05_AXI_arsize"), M05_AXI_arburst("M05_AXI_arburst"), M05_AXI_arlock("M05_AXI_arlock"), M05_AXI_arcache("M05_AXI_arcache"), M05_AXI_arprot("M05_AXI_arprot"), M05_AXI_arqos("M05_AXI_arqos"), M05_AXI_aruser("M05_AXI_aruser"), M05_AXI_arvalid("M05_AXI_arvalid"), M05_AXI_arready("M05_AXI_arready"), M05_AXI_rdata("M05_AXI_rdata"), M05_AXI_rresp("M05_AXI_rresp"), M05_AXI_rlast("M05_AXI_rlast"), M05_AXI_rvalid("M05_AXI_rvalid"), M05_AXI_rready("M05_AXI_rready"), M06_AXI_awaddr("M06_AXI_awaddr"), M06_AXI_awlen("M06_AXI_awlen"), M06_AXI_awsize("M06_AXI_awsize"), M06_AXI_awburst("M06_AXI_awburst"), M06_AXI_awlock("M06_AXI_awlock"), M06_AXI_awcache("M06_AXI_awcache"), M06_AXI_awprot("M06_AXI_awprot"), M06_AXI_awqos("M06_AXI_awqos"), M06_AXI_awuser("M06_AXI_awuser"), M06_AXI_awvalid("M06_AXI_awvalid"), M06_AXI_awready("M06_AXI_awready"), M06_AXI_wdata("M06_AXI_wdata"), M06_AXI_wstrb("M06_AXI_wstrb"), M06_AXI_wlast("M06_AXI_wlast"), M06_AXI_wvalid("M06_AXI_wvalid"), M06_AXI_wready("M06_AXI_wready"), M06_AXI_bresp("M06_AXI_bresp"), M06_AXI_bvalid("M06_AXI_bvalid"), M06_AXI_bready("M06_AXI_bready"), M06_AXI_araddr("M06_AXI_araddr"), M06_AXI_arlen("M06_AXI_arlen"), M06_AXI_arsize("M06_AXI_arsize"), M06_AXI_arburst("M06_AXI_arburst"), M06_AXI_arlock("M06_AXI_arlock"), M06_AXI_arcache("M06_AXI_arcache"), M06_AXI_arprot("M06_AXI_arprot"), M06_AXI_arqos("M06_AXI_arqos"), M06_AXI_aruser("M06_AXI_aruser"), M06_AXI_arvalid("M06_AXI_arvalid"), M06_AXI_arready("M06_AXI_arready"), M06_AXI_rdata("M06_AXI_rdata"), M06_AXI_rresp("M06_AXI_rresp"), M06_AXI_rlast("M06_AXI_rlast"), M06_AXI_rvalid("M06_AXI_rvalid"), M06_AXI_rready("M06_AXI_rready"), M07_AXI_awaddr("M07_AXI_awaddr"), M07_AXI_awlen("M07_AXI_awlen"), M07_AXI_awsize("M07_AXI_awsize"), M07_AXI_awburst("M07_AXI_awburst"), M07_AXI_awlock("M07_AXI_awlock"), M07_AXI_awcache("M07_AXI_awcache"), M07_AXI_awprot("M07_AXI_awprot"), M07_AXI_awqos("M07_AXI_awqos"), M07_AXI_awuser("M07_AXI_awuser"), M07_AXI_awvalid("M07_AXI_awvalid"), M07_AXI_awready("M07_AXI_awready"), M07_AXI_wdata("M07_AXI_wdata"), M07_AXI_wstrb("M07_AXI_wstrb"), M07_AXI_wlast("M07_AXI_wlast"), M07_AXI_wvalid("M07_AXI_wvalid"), M07_AXI_wready("M07_AXI_wready"), M07_AXI_bresp("M07_AXI_bresp"), M07_AXI_bvalid("M07_AXI_bvalid"), M07_AXI_bready("M07_AXI_bready"), M07_AXI_araddr("M07_AXI_araddr"), M07_AXI_arlen("M07_AXI_arlen"), M07_AXI_arsize("M07_AXI_arsize"), M07_AXI_arburst("M07_AXI_arburst"), M07_AXI_arlock("M07_AXI_arlock"), M07_AXI_arcache("M07_AXI_arcache"), M07_AXI_arprot("M07_AXI_arprot"), M07_AXI_arqos("M07_AXI_arqos"), M07_AXI_aruser("M07_AXI_aruser"), M07_AXI_arvalid("M07_AXI_arvalid"), M07_AXI_arready("M07_AXI_arready"), M07_AXI_rdata("M07_AXI_rdata"), M07_AXI_rresp("M07_AXI_rresp"), M07_AXI_rlast("M07_AXI_rlast"), M07_AXI_rvalid("M07_AXI_rvalid"), M07_AXI_rready("M07_AXI_rready"), M08_AXI_awaddr("M08_AXI_awaddr"), M08_AXI_awlen("M08_AXI_awlen"), M08_AXI_awsize("M08_AXI_awsize"), M08_AXI_awburst("M08_AXI_awburst"), M08_AXI_awlock("M08_AXI_awlock"), M08_AXI_awcache("M08_AXI_awcache"), M08_AXI_awprot("M08_AXI_awprot"), M08_AXI_awqos("M08_AXI_awqos"), M08_AXI_awuser("M08_AXI_awuser"), M08_AXI_awvalid("M08_AXI_awvalid"), M08_AXI_awready("M08_AXI_awready"), M08_AXI_wdata("M08_AXI_wdata"), M08_AXI_wstrb("M08_AXI_wstrb"), M08_AXI_wlast("M08_AXI_wlast"), M08_AXI_wvalid("M08_AXI_wvalid"), M08_AXI_wready("M08_AXI_wready"), M08_AXI_bresp("M08_AXI_bresp"), M08_AXI_bvalid("M08_AXI_bvalid"), M08_AXI_bready("M08_AXI_bready"), M08_AXI_araddr("M08_AXI_araddr"), M08_AXI_arlen("M08_AXI_arlen"), M08_AXI_arsize("M08_AXI_arsize"), M08_AXI_arburst("M08_AXI_arburst"), M08_AXI_arlock("M08_AXI_arlock"), M08_AXI_arcache("M08_AXI_arcache"), M08_AXI_arprot("M08_AXI_arprot"), M08_AXI_arqos("M08_AXI_arqos"), M08_AXI_aruser("M08_AXI_aruser"), M08_AXI_arvalid("M08_AXI_arvalid"), M08_AXI_arready("M08_AXI_arready"), M08_AXI_rdata("M08_AXI_rdata"), M08_AXI_rresp("M08_AXI_rresp"), M08_AXI_rlast("M08_AXI_rlast"), M08_AXI_rvalid("M08_AXI_rvalid"), M08_AXI_rready("M08_AXI_rready"), M09_AXI_awaddr("M09_AXI_awaddr"), M09_AXI_awlen("M09_AXI_awlen"), M09_AXI_awsize("M09_AXI_awsize"), M09_AXI_awburst("M09_AXI_awburst"), M09_AXI_awlock("M09_AXI_awlock"), M09_AXI_awcache("M09_AXI_awcache"), M09_AXI_awprot("M09_AXI_awprot"), M09_AXI_awqos("M09_AXI_awqos"), M09_AXI_awuser("M09_AXI_awuser"), M09_AXI_awvalid("M09_AXI_awvalid"), M09_AXI_awready("M09_AXI_awready"), M09_AXI_wdata("M09_AXI_wdata"), M09_AXI_wstrb("M09_AXI_wstrb"), M09_AXI_wlast("M09_AXI_wlast"), M09_AXI_wvalid("M09_AXI_wvalid"), M09_AXI_wready("M09_AXI_wready"), M09_AXI_bresp("M09_AXI_bresp"), M09_AXI_bvalid("M09_AXI_bvalid"), M09_AXI_bready("M09_AXI_bready"), M09_AXI_araddr("M09_AXI_araddr"), M09_AXI_arlen("M09_AXI_arlen"), M09_AXI_arsize("M09_AXI_arsize"), M09_AXI_arburst("M09_AXI_arburst"), M09_AXI_arlock("M09_AXI_arlock"), M09_AXI_arcache("M09_AXI_arcache"), M09_AXI_arprot("M09_AXI_arprot"), M09_AXI_arqos("M09_AXI_arqos"), M09_AXI_aruser("M09_AXI_aruser"), M09_AXI_arvalid("M09_AXI_arvalid"), M09_AXI_arready("M09_AXI_arready"), M09_AXI_rdata("M09_AXI_rdata"), M09_AXI_rresp("M09_AXI_rresp"), M09_AXI_rlast("M09_AXI_rlast"), M09_AXI_rvalid("M09_AXI_rvalid"), M09_AXI_rready("M09_AXI_rready"), M10_AXI_awaddr("M10_AXI_awaddr"), M10_AXI_awlen("M10_AXI_awlen"), M10_AXI_awsize("M10_AXI_awsize"), M10_AXI_awburst("M10_AXI_awburst"), M10_AXI_awlock("M10_AXI_awlock"), M10_AXI_awcache("M10_AXI_awcache"), M10_AXI_awprot("M10_AXI_awprot"), M10_AXI_awqos("M10_AXI_awqos"), M10_AXI_awuser("M10_AXI_awuser"), M10_AXI_awvalid("M10_AXI_awvalid"), M10_AXI_awready("M10_AXI_awready"), M10_AXI_wdata("M10_AXI_wdata"), M10_AXI_wstrb("M10_AXI_wstrb"), M10_AXI_wlast("M10_AXI_wlast"), M10_AXI_wvalid("M10_AXI_wvalid"), M10_AXI_wready("M10_AXI_wready"), M10_AXI_bresp("M10_AXI_bresp"), M10_AXI_bvalid("M10_AXI_bvalid"), M10_AXI_bready("M10_AXI_bready"), M10_AXI_araddr("M10_AXI_araddr"), M10_AXI_arlen("M10_AXI_arlen"), M10_AXI_arsize("M10_AXI_arsize"), M10_AXI_arburst("M10_AXI_arburst"), M10_AXI_arlock("M10_AXI_arlock"), M10_AXI_arcache("M10_AXI_arcache"), M10_AXI_arprot("M10_AXI_arprot"), M10_AXI_arqos("M10_AXI_arqos"), M10_AXI_aruser("M10_AXI_aruser"), M10_AXI_arvalid("M10_AXI_arvalid"), M10_AXI_arready("M10_AXI_arready"), M10_AXI_rdata("M10_AXI_rdata"), M10_AXI_rresp("M10_AXI_rresp"), M10_AXI_rlast("M10_AXI_rlast"), M10_AXI_rvalid("M10_AXI_rvalid"), M10_AXI_rready("M10_AXI_rready"), M11_AXI_awaddr("M11_AXI_awaddr"), M11_AXI_awlen("M11_AXI_awlen"), M11_AXI_awsize("M11_AXI_awsize"), M11_AXI_awburst("M11_AXI_awburst"), M11_AXI_awlock("M11_AXI_awlock"), M11_AXI_awcache("M11_AXI_awcache"), M11_AXI_awprot("M11_AXI_awprot"), M11_AXI_awqos("M11_AXI_awqos"), M11_AXI_awuser("M11_AXI_awuser"), M11_AXI_awvalid("M11_AXI_awvalid"), M11_AXI_awready("M11_AXI_awready"), M11_AXI_wdata("M11_AXI_wdata"), M11_AXI_wstrb("M11_AXI_wstrb"), M11_AXI_wlast("M11_AXI_wlast"), M11_AXI_wvalid("M11_AXI_wvalid"), M11_AXI_wready("M11_AXI_wready"), M11_AXI_bresp("M11_AXI_bresp"), M11_AXI_bvalid("M11_AXI_bvalid"), M11_AXI_bready("M11_AXI_bready"), M11_AXI_araddr("M11_AXI_araddr"), M11_AXI_arlen("M11_AXI_arlen"), M11_AXI_arsize("M11_AXI_arsize"), M11_AXI_arburst("M11_AXI_arburst"), M11_AXI_arlock("M11_AXI_arlock"), M11_AXI_arcache("M11_AXI_arcache"), M11_AXI_arprot("M11_AXI_arprot"), M11_AXI_arqos("M11_AXI_arqos"), M11_AXI_aruser("M11_AXI_aruser"), M11_AXI_arvalid("M11_AXI_arvalid"), M11_AXI_arready("M11_AXI_arready"), M11_AXI_rdata("M11_AXI_rdata"), M11_AXI_rresp("M11_AXI_rresp"), M11_AXI_rlast("M11_AXI_rlast"), M11_AXI_rvalid("M11_AXI_rvalid"), M11_AXI_rready("M11_AXI_rready"), M12_AXI_awaddr("M12_AXI_awaddr"), M12_AXI_awprot("M12_AXI_awprot"), M12_AXI_awvalid("M12_AXI_awvalid"), M12_AXI_awready("M12_AXI_awready"), M12_AXI_wdata("M12_AXI_wdata"), M12_AXI_wstrb("M12_AXI_wstrb"), M12_AXI_wvalid("M12_AXI_wvalid"), M12_AXI_wready("M12_AXI_wready"), M12_AXI_bresp("M12_AXI_bresp"), M12_AXI_bvalid("M12_AXI_bvalid"), M12_AXI_bready("M12_AXI_bready"), M12_AXI_araddr("M12_AXI_araddr"), M12_AXI_arprot("M12_AXI_arprot"), M12_AXI_arvalid("M12_AXI_arvalid"), M12_AXI_arready("M12_AXI_arready"), M12_AXI_rdata("M12_AXI_rdata"), M12_AXI_rresp("M12_AXI_rresp"), M12_AXI_rvalid("M12_AXI_rvalid"), M12_AXI_rready("M12_AXI_rready"), M13_AXI_awaddr("M13_AXI_awaddr"), M13_AXI_awprot("M13_AXI_awprot"), M13_AXI_awvalid("M13_AXI_awvalid"), M13_AXI_awready("M13_AXI_awready"), M13_AXI_wdata("M13_AXI_wdata"), M13_AXI_wstrb("M13_AXI_wstrb"), M13_AXI_wvalid("M13_AXI_wvalid"), M13_AXI_wready("M13_AXI_wready"), M13_AXI_bresp("M13_AXI_bresp"), M13_AXI_bvalid("M13_AXI_bvalid"), M13_AXI_bready("M13_AXI_bready"), M13_AXI_araddr("M13_AXI_araddr"), M13_AXI_arprot("M13_AXI_arprot"), M13_AXI_arvalid("M13_AXI_arvalid"), M13_AXI_arready("M13_AXI_arready"), M13_AXI_rdata("M13_AXI_rdata"), M13_AXI_rresp("M13_AXI_rresp"), M13_AXI_rvalid("M13_AXI_rvalid"), M13_AXI_rready("M13_AXI_rready"), M14_AXI_awaddr("M14_AXI_awaddr"), M14_AXI_awprot("M14_AXI_awprot"), M14_AXI_awvalid("M14_AXI_awvalid"), M14_AXI_awready("M14_AXI_awready"), M14_AXI_wdata("M14_AXI_wdata"), M14_AXI_wstrb("M14_AXI_wstrb"), M14_AXI_wvalid("M14_AXI_wvalid"), M14_AXI_wready("M14_AXI_wready"), M14_AXI_bresp("M14_AXI_bresp"), M14_AXI_bvalid("M14_AXI_bvalid"), M14_AXI_bready("M14_AXI_bready"), M14_AXI_araddr("M14_AXI_araddr"), M14_AXI_arprot("M14_AXI_arprot"), M14_AXI_arvalid("M14_AXI_arvalid"), M14_AXI_arready("M14_AXI_arready"), M14_AXI_rdata("M14_AXI_rdata"), M14_AXI_rresp("M14_AXI_rresp"), M14_AXI_rvalid("M14_AXI_rvalid"), M14_AXI_rready("M14_AXI_rready"), M15_AXI_awaddr("M15_AXI_awaddr"), M15_AXI_awprot("M15_AXI_awprot"), M15_AXI_awvalid("M15_AXI_awvalid"), M15_AXI_awready("M15_AXI_awready"), M15_AXI_wdata("M15_AXI_wdata"), M15_AXI_wstrb("M15_AXI_wstrb"), M15_AXI_wvalid("M15_AXI_wvalid"), M15_AXI_wready("M15_AXI_wready"), M15_AXI_bresp("M15_AXI_bresp"), M15_AXI_bvalid("M15_AXI_bvalid"), M15_AXI_bready("M15_AXI_bready"), M15_AXI_araddr("M15_AXI_araddr"), M15_AXI_arprot("M15_AXI_arprot"), M15_AXI_arvalid("M15_AXI_arvalid"), M15_AXI_arready("M15_AXI_arready"), M15_AXI_rdata("M15_AXI_rdata"), M15_AXI_rresp("M15_AXI_rresp"), M15_AXI_rvalid("M15_AXI_rvalid"), M15_AXI_rready("M15_AXI_rready"), M16_AXI_awaddr("M16_AXI_awaddr"), M16_AXI_awprot("M16_AXI_awprot"), M16_AXI_awvalid("M16_AXI_awvalid"), M16_AXI_awready("M16_AXI_awready"), M16_AXI_wdata("M16_AXI_wdata"), M16_AXI_wstrb("M16_AXI_wstrb"), M16_AXI_wvalid("M16_AXI_wvalid"), M16_AXI_wready("M16_AXI_wready"), M16_AXI_bresp("M16_AXI_bresp"), M16_AXI_bvalid("M16_AXI_bvalid"), M16_AXI_bready("M16_AXI_bready"), M16_AXI_araddr("M16_AXI_araddr"), M16_AXI_arprot("M16_AXI_arprot"), M16_AXI_arvalid("M16_AXI_arvalid"), M16_AXI_arready("M16_AXI_arready"), M16_AXI_rdata("M16_AXI_rdata"), M16_AXI_rresp("M16_AXI_rresp"), M16_AXI_rvalid("M16_AXI_rvalid"), M16_AXI_rready("M16_AXI_rready"), M17_AXI_awaddr("M17_AXI_awaddr"), M17_AXI_awprot("M17_AXI_awprot"), M17_AXI_awvalid("M17_AXI_awvalid"), M17_AXI_awready("M17_AXI_awready"), M17_AXI_wdata("M17_AXI_wdata"), M17_AXI_wstrb("M17_AXI_wstrb"), M17_AXI_wvalid("M17_AXI_wvalid"), M17_AXI_wready("M17_AXI_wready"), M17_AXI_bresp("M17_AXI_bresp"), M17_AXI_bvalid("M17_AXI_bvalid"), M17_AXI_bready("M17_AXI_bready"), M17_AXI_araddr("M17_AXI_araddr"), M17_AXI_arprot("M17_AXI_arprot"), M17_AXI_arvalid("M17_AXI_arvalid"), M17_AXI_arready("M17_AXI_arready"), M17_AXI_rdata("M17_AXI_rdata"), M17_AXI_rresp("M17_AXI_rresp"), M17_AXI_rvalid("M17_AXI_rvalid"), M17_AXI_rready("M17_AXI_rready"), M18_AXI_awaddr("M18_AXI_awaddr"), M18_AXI_awprot("M18_AXI_awprot"), M18_AXI_awvalid("M18_AXI_awvalid"), M18_AXI_awready("M18_AXI_awready"), M18_AXI_wdata("M18_AXI_wdata"), M18_AXI_wstrb("M18_AXI_wstrb"), M18_AXI_wvalid("M18_AXI_wvalid"), M18_AXI_wready("M18_AXI_wready"), M18_AXI_bresp("M18_AXI_bresp"), M18_AXI_bvalid("M18_AXI_bvalid"), M18_AXI_bready("M18_AXI_bready"), M18_AXI_araddr("M18_AXI_araddr"), M18_AXI_arprot("M18_AXI_arprot"), M18_AXI_arvalid("M18_AXI_arvalid"), M18_AXI_arready("M18_AXI_arready"), M18_AXI_rdata("M18_AXI_rdata"), M18_AXI_rresp("M18_AXI_rresp"), M18_AXI_rvalid("M18_AXI_rvalid"), M18_AXI_rready("M18_AXI_rready"), M19_AXI_awaddr("M19_AXI_awaddr"), M19_AXI_awprot("M19_AXI_awprot"), M19_AXI_awvalid("M19_AXI_awvalid"), M19_AXI_awready("M19_AXI_awready"), M19_AXI_wdata("M19_AXI_wdata"), M19_AXI_wstrb("M19_AXI_wstrb"), M19_AXI_wvalid("M19_AXI_wvalid"), M19_AXI_wready("M19_AXI_wready"), M19_AXI_bresp("M19_AXI_bresp"), M19_AXI_bvalid("M19_AXI_bvalid"), M19_AXI_bready("M19_AXI_bready"), M19_AXI_araddr("M19_AXI_araddr"), M19_AXI_arprot("M19_AXI_arprot"), M19_AXI_arvalid("M19_AXI_arvalid"), M19_AXI_arready("M19_AXI_arready"), M19_AXI_rdata("M19_AXI_rdata"), M19_AXI_rresp("M19_AXI_rresp"), M19_AXI_rvalid("M19_AXI_rvalid"), M19_AXI_rready("M19_AXI_rready"), M20_AXI_awaddr("M20_AXI_awaddr"), M20_AXI_awprot("M20_AXI_awprot"), M20_AXI_awvalid("M20_AXI_awvalid"), M20_AXI_awready("M20_AXI_awready"), M20_AXI_wdata("M20_AXI_wdata"), M20_AXI_wstrb("M20_AXI_wstrb"), M20_AXI_wvalid("M20_AXI_wvalid"), M20_AXI_wready("M20_AXI_wready"), M20_AXI_bresp("M20_AXI_bresp"), M20_AXI_bvalid("M20_AXI_bvalid"), M20_AXI_bready("M20_AXI_bready"), M20_AXI_araddr("M20_AXI_araddr"), M20_AXI_arprot("M20_AXI_arprot"), M20_AXI_arvalid("M20_AXI_arvalid"), M20_AXI_arready("M20_AXI_arready"), M20_AXI_rdata("M20_AXI_rdata"), M20_AXI_rresp("M20_AXI_rresp"), M20_AXI_rvalid("M20_AXI_rvalid"), M20_AXI_rready("M20_AXI_rready"), M21_AXI_awaddr("M21_AXI_awaddr"), M21_AXI_awprot("M21_AXI_awprot"), M21_AXI_awvalid("M21_AXI_awvalid"), M21_AXI_awready("M21_AXI_awready"), M21_AXI_wdata("M21_AXI_wdata"), M21_AXI_wstrb("M21_AXI_wstrb"), M21_AXI_wvalid("M21_AXI_wvalid"), M21_AXI_wready("M21_AXI_wready"), M21_AXI_bresp("M21_AXI_bresp"), M21_AXI_bvalid("M21_AXI_bvalid"), M21_AXI_bready("M21_AXI_bready"), M21_AXI_araddr("M21_AXI_araddr"), M21_AXI_arprot("M21_AXI_arprot"), M21_AXI_arvalid("M21_AXI_arvalid"), M21_AXI_arready("M21_AXI_arready"), M21_AXI_rdata("M21_AXI_rdata"), M21_AXI_rresp("M21_AXI_rresp"), M21_AXI_rvalid("M21_AXI_rvalid"), M21_AXI_rready("M21_AXI_rready"), M22_AXI_awaddr("M22_AXI_awaddr"), M22_AXI_awprot("M22_AXI_awprot"), M22_AXI_awvalid("M22_AXI_awvalid"), M22_AXI_awready("M22_AXI_awready"), M22_AXI_wdata("M22_AXI_wdata"), M22_AXI_wstrb("M22_AXI_wstrb"), M22_AXI_wvalid("M22_AXI_wvalid"), M22_AXI_wready("M22_AXI_wready"), M22_AXI_bresp("M22_AXI_bresp"), M22_AXI_bvalid("M22_AXI_bvalid"), M22_AXI_bready("M22_AXI_bready"), M22_AXI_araddr("M22_AXI_araddr"), M22_AXI_arprot("M22_AXI_arprot"), M22_AXI_arvalid("M22_AXI_arvalid"), M22_AXI_arready("M22_AXI_arready"), M22_AXI_rdata("M22_AXI_rdata"), M22_AXI_rresp("M22_AXI_rresp"), M22_AXI_rvalid("M22_AXI_rvalid"), M22_AXI_rready("M22_AXI_rready"), M23_AXI_awaddr("M23_AXI_awaddr"), M23_AXI_awprot("M23_AXI_awprot"), M23_AXI_awvalid("M23_AXI_awvalid"), M23_AXI_awready("M23_AXI_awready"), M23_AXI_wdata("M23_AXI_wdata"), M23_AXI_wstrb("M23_AXI_wstrb"), M23_AXI_wvalid("M23_AXI_wvalid"), M23_AXI_wready("M23_AXI_wready"), M23_AXI_bresp("M23_AXI_bresp"), M23_AXI_bvalid("M23_AXI_bvalid"), M23_AXI_bready("M23_AXI_bready"), M23_AXI_araddr("M23_AXI_araddr"), M23_AXI_arprot("M23_AXI_arprot"), M23_AXI_arvalid("M23_AXI_arvalid"), M23_AXI_arready("M23_AXI_arready"), M23_AXI_rdata("M23_AXI_rdata"), M23_AXI_rresp("M23_AXI_rresp"), M23_AXI_rvalid("M23_AXI_rvalid"), M23_AXI_rready("M23_AXI_rready"), M24_AXI_awaddr("M24_AXI_awaddr"), M24_AXI_awprot("M24_AXI_awprot"), M24_AXI_awvalid("M24_AXI_awvalid"), M24_AXI_awready("M24_AXI_awready"), M24_AXI_wdata("M24_AXI_wdata"), M24_AXI_wstrb("M24_AXI_wstrb"), M24_AXI_wvalid("M24_AXI_wvalid"), M24_AXI_wready("M24_AXI_wready"), M24_AXI_bresp("M24_AXI_bresp"), M24_AXI_bvalid("M24_AXI_bvalid"), M24_AXI_bready("M24_AXI_bready"), M24_AXI_araddr("M24_AXI_araddr"), M24_AXI_arprot("M24_AXI_arprot"), M24_AXI_arvalid("M24_AXI_arvalid"), M24_AXI_arready("M24_AXI_arready"), M24_AXI_rdata("M24_AXI_rdata"), M24_AXI_rresp("M24_AXI_rresp"), M24_AXI_rvalid("M24_AXI_rvalid"), M24_AXI_rready("M24_AXI_rready"), M25_AXI_awaddr("M25_AXI_awaddr"), M25_AXI_awprot("M25_AXI_awprot"), M25_AXI_awvalid("M25_AXI_awvalid"), M25_AXI_awready("M25_AXI_awready"), M25_AXI_wdata("M25_AXI_wdata"), M25_AXI_wstrb("M25_AXI_wstrb"), M25_AXI_wvalid("M25_AXI_wvalid"), M25_AXI_wready("M25_AXI_wready"), M25_AXI_bresp("M25_AXI_bresp"), M25_AXI_bvalid("M25_AXI_bvalid"), M25_AXI_bready("M25_AXI_bready"), M25_AXI_araddr("M25_AXI_araddr"), M25_AXI_arprot("M25_AXI_arprot"), M25_AXI_arvalid("M25_AXI_arvalid"), M25_AXI_arready("M25_AXI_arready"), M25_AXI_rdata("M25_AXI_rdata"), M25_AXI_rresp("M25_AXI_rresp"), M25_AXI_rvalid("M25_AXI_rvalid"), M25_AXI_rready("M25_AXI_rready"), M26_AXI_awaddr("M26_AXI_awaddr"), M26_AXI_awprot("M26_AXI_awprot"), M26_AXI_awvalid("M26_AXI_awvalid"), M26_AXI_awready("M26_AXI_awready"), M26_AXI_wdata("M26_AXI_wdata"), M26_AXI_wstrb("M26_AXI_wstrb"), M26_AXI_wvalid("M26_AXI_wvalid"), M26_AXI_wready("M26_AXI_wready"), M26_AXI_bresp("M26_AXI_bresp"), M26_AXI_bvalid("M26_AXI_bvalid"), M26_AXI_bready("M26_AXI_bready"), M26_AXI_araddr("M26_AXI_araddr"), M26_AXI_arprot("M26_AXI_arprot"), M26_AXI_arvalid("M26_AXI_arvalid"), M26_AXI_arready("M26_AXI_arready"), M26_AXI_rdata("M26_AXI_rdata"), M26_AXI_rresp("M26_AXI_rresp"), M26_AXI_rvalid("M26_AXI_rvalid"), M26_AXI_rready("M26_AXI_rready"), M27_AXI_awaddr("M27_AXI_awaddr"), M27_AXI_awprot("M27_AXI_awprot"), M27_AXI_awvalid("M27_AXI_awvalid"), M27_AXI_awready("M27_AXI_awready"), M27_AXI_wdata("M27_AXI_wdata"), M27_AXI_wstrb("M27_AXI_wstrb"), M27_AXI_wvalid("M27_AXI_wvalid"), M27_AXI_wready("M27_AXI_wready"), M27_AXI_bresp("M27_AXI_bresp"), M27_AXI_bvalid("M27_AXI_bvalid"), M27_AXI_bready("M27_AXI_bready"), M27_AXI_araddr("M27_AXI_araddr"), M27_AXI_arprot("M27_AXI_arprot"), M27_AXI_arvalid("M27_AXI_arvalid"), M27_AXI_arready("M27_AXI_arready"), M27_AXI_rdata("M27_AXI_rdata"), M27_AXI_rresp("M27_AXI_rresp"), M27_AXI_rvalid("M27_AXI_rvalid"), M27_AXI_rready("M27_AXI_rready"), M28_AXI_awaddr("M28_AXI_awaddr"), M28_AXI_awprot("M28_AXI_awprot"), M28_AXI_awvalid("M28_AXI_awvalid"), M28_AXI_awready("M28_AXI_awready"), M28_AXI_wdata("M28_AXI_wdata"), M28_AXI_wstrb("M28_AXI_wstrb"), M28_AXI_wvalid("M28_AXI_wvalid"), M28_AXI_wready("M28_AXI_wready"), M28_AXI_bresp("M28_AXI_bresp"), M28_AXI_bvalid("M28_AXI_bvalid"), M28_AXI_bready("M28_AXI_bready"), M28_AXI_araddr("M28_AXI_araddr"), M28_AXI_arprot("M28_AXI_arprot"), M28_AXI_arvalid("M28_AXI_arvalid"), M28_AXI_arready("M28_AXI_arready"), M28_AXI_rdata("M28_AXI_rdata"), M28_AXI_rresp("M28_AXI_rresp"), M28_AXI_rvalid("M28_AXI_rvalid"), M28_AXI_rready("M28_AXI_rready"), M29_AXI_awaddr("M29_AXI_awaddr"), M29_AXI_awprot("M29_AXI_awprot"), M29_AXI_awvalid("M29_AXI_awvalid"), M29_AXI_awready("M29_AXI_awready"), M29_AXI_wdata("M29_AXI_wdata"), M29_AXI_wstrb("M29_AXI_wstrb"), M29_AXI_wvalid("M29_AXI_wvalid"), M29_AXI_wready("M29_AXI_wready"), M29_AXI_bresp("M29_AXI_bresp"), M29_AXI_bvalid("M29_AXI_bvalid"), M29_AXI_bready("M29_AXI_bready"), M29_AXI_araddr("M29_AXI_araddr"), M29_AXI_arprot("M29_AXI_arprot"), M29_AXI_arvalid("M29_AXI_arvalid"), M29_AXI_arready("M29_AXI_arready"), M29_AXI_rdata("M29_AXI_rdata"), M29_AXI_rresp("M29_AXI_rresp"), M29_AXI_rvalid("M29_AXI_rvalid"), M29_AXI_rready("M29_AXI_rready"), M30_AXI_awaddr("M30_AXI_awaddr"), M30_AXI_awprot("M30_AXI_awprot"), M30_AXI_awvalid("M30_AXI_awvalid"), M30_AXI_awready("M30_AXI_awready"), M30_AXI_wdata("M30_AXI_wdata"), M30_AXI_wstrb("M30_AXI_wstrb"), M30_AXI_wvalid("M30_AXI_wvalid"), M30_AXI_wready("M30_AXI_wready"), M30_AXI_bresp("M30_AXI_bresp"), M30_AXI_bvalid("M30_AXI_bvalid"), M30_AXI_bready("M30_AXI_bready"), M30_AXI_araddr("M30_AXI_araddr"), M30_AXI_arprot("M30_AXI_arprot"), M30_AXI_arvalid("M30_AXI_arvalid"), M30_AXI_arready("M30_AXI_arready"), M30_AXI_rdata("M30_AXI_rdata"), M30_AXI_rresp("M30_AXI_rresp"), M30_AXI_rvalid("M30_AXI_rvalid"), M30_AXI_rready("M30_AXI_rready"), M31_AXI_awaddr("M31_AXI_awaddr"), M31_AXI_awprot("M31_AXI_awprot"), M31_AXI_awvalid("M31_AXI_awvalid"), M31_AXI_awready("M31_AXI_awready"), M31_AXI_wdata("M31_AXI_wdata"), M31_AXI_wstrb("M31_AXI_wstrb"), M31_AXI_wvalid("M31_AXI_wvalid"), M31_AXI_wready("M31_AXI_wready"), M31_AXI_bresp("M31_AXI_bresp"), M31_AXI_bvalid("M31_AXI_bvalid"), M31_AXI_bready("M31_AXI_bready"), M31_AXI_araddr("M31_AXI_araddr"), M31_AXI_arprot("M31_AXI_arprot"), M31_AXI_arvalid("M31_AXI_arvalid"), M31_AXI_arready("M31_AXI_arready"), M31_AXI_rdata("M31_AXI_rdata"), M31_AXI_rresp("M31_AXI_rresp"), M31_AXI_rvalid("M31_AXI_rvalid"), M31_AXI_rready("M31_AXI_rready"), M32_AXI_awaddr("M32_AXI_awaddr"), M32_AXI_awprot("M32_AXI_awprot"), M32_AXI_awvalid("M32_AXI_awvalid"), M32_AXI_awready("M32_AXI_awready"), M32_AXI_wdata("M32_AXI_wdata"), M32_AXI_wstrb("M32_AXI_wstrb"), M32_AXI_wvalid("M32_AXI_wvalid"), M32_AXI_wready("M32_AXI_wready"), M32_AXI_bresp("M32_AXI_bresp"), M32_AXI_bvalid("M32_AXI_bvalid"), M32_AXI_bready("M32_AXI_bready"), M32_AXI_araddr("M32_AXI_araddr"), M32_AXI_arprot("M32_AXI_arprot"), M32_AXI_arvalid("M32_AXI_arvalid"), M32_AXI_arready("M32_AXI_arready"), M32_AXI_rdata("M32_AXI_rdata"), M32_AXI_rresp("M32_AXI_rresp"), M32_AXI_rvalid("M32_AXI_rvalid"), M32_AXI_rready("M32_AXI_rready"), M33_AXI_awaddr("M33_AXI_awaddr"), M33_AXI_awprot("M33_AXI_awprot"), M33_AXI_awvalid("M33_AXI_awvalid"), M33_AXI_awready("M33_AXI_awready"), M33_AXI_wdata("M33_AXI_wdata"), M33_AXI_wstrb("M33_AXI_wstrb"), M33_AXI_wvalid("M33_AXI_wvalid"), M33_AXI_wready("M33_AXI_wready"), M33_AXI_bresp("M33_AXI_bresp"), M33_AXI_bvalid("M33_AXI_bvalid"), M33_AXI_bready("M33_AXI_bready"), M33_AXI_araddr("M33_AXI_araddr"), M33_AXI_arprot("M33_AXI_arprot"), M33_AXI_arvalid("M33_AXI_arvalid"), M33_AXI_arready("M33_AXI_arready"), M33_AXI_rdata("M33_AXI_rdata"), M33_AXI_rresp("M33_AXI_rresp"), M33_AXI_rvalid("M33_AXI_rvalid"), M33_AXI_rready("M33_AXI_rready"), M34_AXI_awaddr("M34_AXI_awaddr"), M34_AXI_awprot("M34_AXI_awprot"), M34_AXI_awvalid("M34_AXI_awvalid"), M34_AXI_awready("M34_AXI_awready"), M34_AXI_wdata("M34_AXI_wdata"), M34_AXI_wstrb("M34_AXI_wstrb"), M34_AXI_wvalid("M34_AXI_wvalid"), M34_AXI_wready("M34_AXI_wready"), M34_AXI_bresp("M34_AXI_bresp"), M34_AXI_bvalid("M34_AXI_bvalid"), M34_AXI_bready("M34_AXI_bready"), M34_AXI_araddr("M34_AXI_araddr"), M34_AXI_arprot("M34_AXI_arprot"), M34_AXI_arvalid("M34_AXI_arvalid"), M34_AXI_arready("M34_AXI_arready"), M34_AXI_rdata("M34_AXI_rdata"), M34_AXI_rresp("M34_AXI_rresp"), M34_AXI_rvalid("M34_AXI_rvalid"), M34_AXI_rready("M34_AXI_rready"), M35_AXI_awaddr("M35_AXI_awaddr"), M35_AXI_awprot("M35_AXI_awprot"), M35_AXI_awvalid("M35_AXI_awvalid"), M35_AXI_awready("M35_AXI_awready"), M35_AXI_wdata("M35_AXI_wdata"), M35_AXI_wstrb("M35_AXI_wstrb"), M35_AXI_wvalid("M35_AXI_wvalid"), M35_AXI_wready("M35_AXI_wready"), M35_AXI_bresp("M35_AXI_bresp"), M35_AXI_bvalid("M35_AXI_bvalid"), M35_AXI_bready("M35_AXI_bready"), M35_AXI_araddr("M35_AXI_araddr"), M35_AXI_arprot("M35_AXI_arprot"), M35_AXI_arvalid("M35_AXI_arvalid"), M35_AXI_arready("M35_AXI_arready"), M35_AXI_rdata("M35_AXI_rdata"), M35_AXI_rresp("M35_AXI_rresp"), M35_AXI_rvalid("M35_AXI_rvalid"), M35_AXI_rready("M35_AXI_rready"), M36_AXI_awaddr("M36_AXI_awaddr"), M36_AXI_awprot("M36_AXI_awprot"), M36_AXI_awvalid("M36_AXI_awvalid"), M36_AXI_awready("M36_AXI_awready"), M36_AXI_wdata("M36_AXI_wdata"), M36_AXI_wstrb("M36_AXI_wstrb"), M36_AXI_wvalid("M36_AXI_wvalid"), M36_AXI_wready("M36_AXI_wready"), M36_AXI_bresp("M36_AXI_bresp"), M36_AXI_bvalid("M36_AXI_bvalid"), M36_AXI_bready("M36_AXI_bready"), M36_AXI_araddr("M36_AXI_araddr"), M36_AXI_arprot("M36_AXI_arprot"), M36_AXI_arvalid("M36_AXI_arvalid"), M36_AXI_arready("M36_AXI_arready"), M36_AXI_rdata("M36_AXI_rdata"), M36_AXI_rresp("M36_AXI_rresp"), M36_AXI_rvalid("M36_AXI_rvalid"), M36_AXI_rready("M36_AXI_rready"), M37_AXI_awaddr("M37_AXI_awaddr"), M37_AXI_awprot("M37_AXI_awprot"), M37_AXI_awvalid("M37_AXI_awvalid"), M37_AXI_awready("M37_AXI_awready"), M37_AXI_wdata("M37_AXI_wdata"), M37_AXI_wstrb("M37_AXI_wstrb"), M37_AXI_wvalid("M37_AXI_wvalid"), M37_AXI_wready("M37_AXI_wready"), M37_AXI_bresp("M37_AXI_bresp"), M37_AXI_bvalid("M37_AXI_bvalid"), M37_AXI_bready("M37_AXI_bready"), M37_AXI_araddr("M37_AXI_araddr"), M37_AXI_arprot("M37_AXI_arprot"), M37_AXI_arvalid("M37_AXI_arvalid"), M37_AXI_arready("M37_AXI_arready"), M37_AXI_rdata("M37_AXI_rdata"), M37_AXI_rresp("M37_AXI_rresp"), M37_AXI_rvalid("M37_AXI_rvalid"), M37_AXI_rready("M37_AXI_rready"), M38_AXI_awaddr("M38_AXI_awaddr"), M38_AXI_awprot("M38_AXI_awprot"), M38_AXI_awvalid("M38_AXI_awvalid"), M38_AXI_awready("M38_AXI_awready"), M38_AXI_wdata("M38_AXI_wdata"), M38_AXI_wstrb("M38_AXI_wstrb"), M38_AXI_wvalid("M38_AXI_wvalid"), M38_AXI_wready("M38_AXI_wready"), M38_AXI_bresp("M38_AXI_bresp"), M38_AXI_bvalid("M38_AXI_bvalid"), M38_AXI_bready("M38_AXI_bready"), M38_AXI_araddr("M38_AXI_araddr"), M38_AXI_arprot("M38_AXI_arprot"), M38_AXI_arvalid("M38_AXI_arvalid"), M38_AXI_arready("M38_AXI_arready"), M38_AXI_rdata("M38_AXI_rdata"), M38_AXI_rresp("M38_AXI_rresp"), M38_AXI_rvalid("M38_AXI_rvalid"), M38_AXI_rready("M38_AXI_rready"), M39_AXI_awaddr("M39_AXI_awaddr"), M39_AXI_awprot("M39_AXI_awprot"), M39_AXI_awvalid("M39_AXI_awvalid"), M39_AXI_awready("M39_AXI_awready"), M39_AXI_wdata("M39_AXI_wdata"), M39_AXI_wstrb("M39_AXI_wstrb"), M39_AXI_wvalid("M39_AXI_wvalid"), M39_AXI_wready("M39_AXI_wready"), M39_AXI_bresp("M39_AXI_bresp"), M39_AXI_bvalid("M39_AXI_bvalid"), M39_AXI_bready("M39_AXI_bready"), M39_AXI_araddr("M39_AXI_araddr"), M39_AXI_arprot("M39_AXI_arprot"), M39_AXI_arvalid("M39_AXI_arvalid"), M39_AXI_arready("M39_AXI_arready"), M39_AXI_rdata("M39_AXI_rdata"), M39_AXI_rresp("M39_AXI_rresp"), M39_AXI_rvalid("M39_AXI_rvalid"), M39_AXI_rready("M39_AXI_rready"), M40_AXI_awaddr("M40_AXI_awaddr"), M40_AXI_awprot("M40_AXI_awprot"), M40_AXI_awvalid("M40_AXI_awvalid"), M40_AXI_awready("M40_AXI_awready"), M40_AXI_wdata("M40_AXI_wdata"), M40_AXI_wstrb("M40_AXI_wstrb"), M40_AXI_wvalid("M40_AXI_wvalid"), M40_AXI_wready("M40_AXI_wready"), M40_AXI_bresp("M40_AXI_bresp"), M40_AXI_bvalid("M40_AXI_bvalid"), M40_AXI_bready("M40_AXI_bready"), M40_AXI_araddr("M40_AXI_araddr"), M40_AXI_arprot("M40_AXI_arprot"), M40_AXI_arvalid("M40_AXI_arvalid"), M40_AXI_arready("M40_AXI_arready"), M40_AXI_rdata("M40_AXI_rdata"), M40_AXI_rresp("M40_AXI_rresp"), M40_AXI_rvalid("M40_AXI_rvalid"), M40_AXI_rready("M40_AXI_rready"), M41_AXI_awaddr("M41_AXI_awaddr"), M41_AXI_awprot("M41_AXI_awprot"), M41_AXI_awvalid("M41_AXI_awvalid"), M41_AXI_awready("M41_AXI_awready"), M41_AXI_wdata("M41_AXI_wdata"), M41_AXI_wstrb("M41_AXI_wstrb"), M41_AXI_wvalid("M41_AXI_wvalid"), M41_AXI_wready("M41_AXI_wready"), M41_AXI_bresp("M41_AXI_bresp"), M41_AXI_bvalid("M41_AXI_bvalid"), M41_AXI_bready("M41_AXI_bready"), M41_AXI_araddr("M41_AXI_araddr"), M41_AXI_arprot("M41_AXI_arprot"), M41_AXI_arvalid("M41_AXI_arvalid"), M41_AXI_arready("M41_AXI_arready"), M41_AXI_rdata("M41_AXI_rdata"), M41_AXI_rresp("M41_AXI_rresp"), M41_AXI_rvalid("M41_AXI_rvalid"), M41_AXI_rready("M41_AXI_rready"), M42_AXI_awaddr("M42_AXI_awaddr"), M42_AXI_awprot("M42_AXI_awprot"), M42_AXI_awvalid("M42_AXI_awvalid"), M42_AXI_awready("M42_AXI_awready"), M42_AXI_wdata("M42_AXI_wdata"), M42_AXI_wstrb("M42_AXI_wstrb"), M42_AXI_wvalid("M42_AXI_wvalid"), M42_AXI_wready("M42_AXI_wready"), M42_AXI_bresp("M42_AXI_bresp"), M42_AXI_bvalid("M42_AXI_bvalid"), M42_AXI_bready("M42_AXI_bready"), M42_AXI_araddr("M42_AXI_araddr"), M42_AXI_arprot("M42_AXI_arprot"), M42_AXI_arvalid("M42_AXI_arvalid"), M42_AXI_arready("M42_AXI_arready"), M42_AXI_rdata("M42_AXI_rdata"), M42_AXI_rresp("M42_AXI_rresp"), M42_AXI_rvalid("M42_AXI_rvalid"), M42_AXI_rready("M42_AXI_rready"), M43_AXI_awaddr("M43_AXI_awaddr"), M43_AXI_awprot("M43_AXI_awprot"), M43_AXI_awvalid("M43_AXI_awvalid"), M43_AXI_awready("M43_AXI_awready"), M43_AXI_wdata("M43_AXI_wdata"), M43_AXI_wstrb("M43_AXI_wstrb"), M43_AXI_wvalid("M43_AXI_wvalid"), M43_AXI_wready("M43_AXI_wready"), M43_AXI_bresp("M43_AXI_bresp"), M43_AXI_bvalid("M43_AXI_bvalid"), M43_AXI_bready("M43_AXI_bready"), M43_AXI_araddr("M43_AXI_araddr"), M43_AXI_arprot("M43_AXI_arprot"), M43_AXI_arvalid("M43_AXI_arvalid"), M43_AXI_arready("M43_AXI_arready"), M43_AXI_rdata("M43_AXI_rdata"), M43_AXI_rresp("M43_AXI_rresp"), M43_AXI_rvalid("M43_AXI_rvalid"), M43_AXI_rready("M43_AXI_rready"), M44_AXI_awaddr("M44_AXI_awaddr"), M44_AXI_awprot("M44_AXI_awprot"), M44_AXI_awvalid("M44_AXI_awvalid"), M44_AXI_awready("M44_AXI_awready"), M44_AXI_wdata("M44_AXI_wdata"), M44_AXI_wstrb("M44_AXI_wstrb"), M44_AXI_wvalid("M44_AXI_wvalid"), M44_AXI_wready("M44_AXI_wready"), M44_AXI_bresp("M44_AXI_bresp"), M44_AXI_bvalid("M44_AXI_bvalid"), M44_AXI_bready("M44_AXI_bready"), M44_AXI_araddr("M44_AXI_araddr"), M44_AXI_arprot("M44_AXI_arprot"), M44_AXI_arvalid("M44_AXI_arvalid"), M44_AXI_arready("M44_AXI_arready"), M44_AXI_rdata("M44_AXI_rdata"), M44_AXI_rresp("M44_AXI_rresp"), M44_AXI_rvalid("M44_AXI_rvalid"), M44_AXI_rready("M44_AXI_rready"), M45_AXI_awaddr("M45_AXI_awaddr"), M45_AXI_awprot("M45_AXI_awprot"), M45_AXI_awvalid("M45_AXI_awvalid"), M45_AXI_awready("M45_AXI_awready"), M45_AXI_wdata("M45_AXI_wdata"), M45_AXI_wstrb("M45_AXI_wstrb"), M45_AXI_wvalid("M45_AXI_wvalid"), M45_AXI_wready("M45_AXI_wready"), M45_AXI_bresp("M45_AXI_bresp"), M45_AXI_bvalid("M45_AXI_bvalid"), M45_AXI_bready("M45_AXI_bready"), M45_AXI_araddr("M45_AXI_araddr"), M45_AXI_arprot("M45_AXI_arprot"), M45_AXI_arvalid("M45_AXI_arvalid"), M45_AXI_arready("M45_AXI_arready"), M45_AXI_rdata("M45_AXI_rdata"), M45_AXI_rresp("M45_AXI_rresp"), M45_AXI_rvalid("M45_AXI_rvalid"), M45_AXI_rready("M45_AXI_rready"), M46_AXI_awaddr("M46_AXI_awaddr"), M46_AXI_awprot("M46_AXI_awprot"), M46_AXI_awvalid("M46_AXI_awvalid"), M46_AXI_awready("M46_AXI_awready"), M46_AXI_wdata("M46_AXI_wdata"), M46_AXI_wstrb("M46_AXI_wstrb"), M46_AXI_wvalid("M46_AXI_wvalid"), M46_AXI_wready("M46_AXI_wready"), M46_AXI_bresp("M46_AXI_bresp"), M46_AXI_bvalid("M46_AXI_bvalid"), M46_AXI_bready("M46_AXI_bready"), M46_AXI_araddr("M46_AXI_araddr"), M46_AXI_arprot("M46_AXI_arprot"), M46_AXI_arvalid("M46_AXI_arvalid"), M46_AXI_arready("M46_AXI_arready"), M46_AXI_rdata("M46_AXI_rdata"), M46_AXI_rresp("M46_AXI_rresp"), M46_AXI_rvalid("M46_AXI_rvalid"), M46_AXI_rready("M46_AXI_rready"), M47_AXI_awaddr("M47_AXI_awaddr"), M47_AXI_awprot("M47_AXI_awprot"), M47_AXI_awvalid("M47_AXI_awvalid"), M47_AXI_awready("M47_AXI_awready"), M47_AXI_wdata("M47_AXI_wdata"), M47_AXI_wstrb("M47_AXI_wstrb"), M47_AXI_wvalid("M47_AXI_wvalid"), M47_AXI_wready("M47_AXI_wready"), M47_AXI_bresp("M47_AXI_bresp"), M47_AXI_bvalid("M47_AXI_bvalid"), M47_AXI_bready("M47_AXI_bready"), M47_AXI_araddr("M47_AXI_araddr"), M47_AXI_arprot("M47_AXI_arprot"), M47_AXI_arvalid("M47_AXI_arvalid"), M47_AXI_arready("M47_AXI_arready"), M47_AXI_rdata("M47_AXI_rdata"), M47_AXI_rresp("M47_AXI_rresp"), M47_AXI_rvalid("M47_AXI_rvalid"), M47_AXI_rready("M47_AXI_rready"), M48_AXI_awaddr("M48_AXI_awaddr"), M48_AXI_awprot("M48_AXI_awprot"), M48_AXI_awvalid("M48_AXI_awvalid"), M48_AXI_awready("M48_AXI_awready"), M48_AXI_wdata("M48_AXI_wdata"), M48_AXI_wstrb("M48_AXI_wstrb"), M48_AXI_wvalid("M48_AXI_wvalid"), M48_AXI_wready("M48_AXI_wready"), M48_AXI_bresp("M48_AXI_bresp"), M48_AXI_bvalid("M48_AXI_bvalid"), M48_AXI_bready("M48_AXI_bready"), M48_AXI_araddr("M48_AXI_araddr"), M48_AXI_arprot("M48_AXI_arprot"), M48_AXI_arvalid("M48_AXI_arvalid"), M48_AXI_arready("M48_AXI_arready"), M48_AXI_rdata("M48_AXI_rdata"), M48_AXI_rresp("M48_AXI_rresp"), M48_AXI_rvalid("M48_AXI_rvalid"), M48_AXI_rready("M48_AXI_rready"), M49_AXI_awaddr("M49_AXI_awaddr"), M49_AXI_awprot("M49_AXI_awprot"), M49_AXI_awvalid("M49_AXI_awvalid"), M49_AXI_awready("M49_AXI_awready"), M49_AXI_wdata("M49_AXI_wdata"), M49_AXI_wstrb("M49_AXI_wstrb"), M49_AXI_wvalid("M49_AXI_wvalid"), M49_AXI_wready("M49_AXI_wready"), M49_AXI_bresp("M49_AXI_bresp"), M49_AXI_bvalid("M49_AXI_bvalid"), M49_AXI_bready("M49_AXI_bready"), M49_AXI_araddr("M49_AXI_araddr"), M49_AXI_arprot("M49_AXI_arprot"), M49_AXI_arvalid("M49_AXI_arvalid"), M49_AXI_arready("M49_AXI_arready"), M49_AXI_rdata("M49_AXI_rdata"), M49_AXI_rresp("M49_AXI_rresp"), M49_AXI_rvalid("M49_AXI_rvalid"), M49_AXI_rready("M49_AXI_rready"), M50_AXI_awaddr("M50_AXI_awaddr"), M50_AXI_awprot("M50_AXI_awprot"), M50_AXI_awvalid("M50_AXI_awvalid"), M50_AXI_awready("M50_AXI_awready"), M50_AXI_wdata("M50_AXI_wdata"), M50_AXI_wstrb("M50_AXI_wstrb"), M50_AXI_wvalid("M50_AXI_wvalid"), M50_AXI_wready("M50_AXI_wready"), M50_AXI_bresp("M50_AXI_bresp"), M50_AXI_bvalid("M50_AXI_bvalid"), M50_AXI_bready("M50_AXI_bready"), M50_AXI_araddr("M50_AXI_araddr"), M50_AXI_arprot("M50_AXI_arprot"), M50_AXI_arvalid("M50_AXI_arvalid"), M50_AXI_arready("M50_AXI_arready"), M50_AXI_rdata("M50_AXI_rdata"), M50_AXI_rresp("M50_AXI_rresp"), M50_AXI_rvalid("M50_AXI_rvalid"), M50_AXI_rready("M50_AXI_rready")
{

  // initialize pins
  mp_impl->aclk(aclk);
  mp_impl->aresetn(aresetn);

  // initialize transactors
  mp_S00_AXI_transactor = NULL;
  mp_S00_AXI_awlock_converter = NULL;
  mp_S00_AXI_arlock_converter = NULL;
  mp_M00_AXI_transactor = NULL;
  mp_M00_AXI_awlock_converter = NULL;
  mp_M00_AXI_arlock_converter = NULL;
  mp_M01_AXI_transactor = NULL;
  mp_M01_AXI_awlock_converter = NULL;
  mp_M01_AXI_arlock_converter = NULL;
  mp_M02_AXI_transactor = NULL;
  mp_M02_AXI_awlock_converter = NULL;
  mp_M02_AXI_arlock_converter = NULL;
  mp_M03_AXI_transactor = NULL;
  mp_M03_AXI_awlock_converter = NULL;
  mp_M03_AXI_arlock_converter = NULL;
  mp_M04_AXI_transactor = NULL;
  mp_M04_AXI_awlock_converter = NULL;
  mp_M04_AXI_arlock_converter = NULL;
  mp_M05_AXI_transactor = NULL;
  mp_M05_AXI_awlock_converter = NULL;
  mp_M05_AXI_arlock_converter = NULL;
  mp_M06_AXI_transactor = NULL;
  mp_M06_AXI_awlock_converter = NULL;
  mp_M06_AXI_arlock_converter = NULL;
  mp_M07_AXI_transactor = NULL;
  mp_M07_AXI_awlock_converter = NULL;
  mp_M07_AXI_arlock_converter = NULL;
  mp_M08_AXI_transactor = NULL;
  mp_M08_AXI_awlock_converter = NULL;
  mp_M08_AXI_arlock_converter = NULL;
  mp_M09_AXI_transactor = NULL;
  mp_M09_AXI_awlock_converter = NULL;
  mp_M09_AXI_arlock_converter = NULL;
  mp_M10_AXI_transactor = NULL;
  mp_M10_AXI_awlock_converter = NULL;
  mp_M10_AXI_arlock_converter = NULL;
  mp_M11_AXI_transactor = NULL;
  mp_M11_AXI_awlock_converter = NULL;
  mp_M11_AXI_arlock_converter = NULL;
  mp_M12_AXI_transactor = NULL;
  mp_M13_AXI_transactor = NULL;
  mp_M14_AXI_transactor = NULL;
  mp_M15_AXI_transactor = NULL;
  mp_M16_AXI_transactor = NULL;
  mp_M17_AXI_transactor = NULL;
  mp_M18_AXI_transactor = NULL;
  mp_M19_AXI_transactor = NULL;
  mp_M20_AXI_transactor = NULL;
  mp_M21_AXI_transactor = NULL;
  mp_M22_AXI_transactor = NULL;
  mp_M23_AXI_transactor = NULL;
  mp_M24_AXI_transactor = NULL;
  mp_M25_AXI_transactor = NULL;
  mp_M26_AXI_transactor = NULL;
  mp_M27_AXI_transactor = NULL;
  mp_M28_AXI_transactor = NULL;
  mp_M29_AXI_transactor = NULL;
  mp_M30_AXI_transactor = NULL;
  mp_M31_AXI_transactor = NULL;
  mp_M32_AXI_transactor = NULL;
  mp_M33_AXI_transactor = NULL;
  mp_M34_AXI_transactor = NULL;
  mp_M35_AXI_transactor = NULL;
  mp_M36_AXI_transactor = NULL;
  mp_M37_AXI_transactor = NULL;
  mp_M38_AXI_transactor = NULL;
  mp_M39_AXI_transactor = NULL;
  mp_M40_AXI_transactor = NULL;
  mp_M41_AXI_transactor = NULL;
  mp_M42_AXI_transactor = NULL;
  mp_M43_AXI_transactor = NULL;
  mp_M44_AXI_transactor = NULL;
  mp_M45_AXI_transactor = NULL;
  mp_M46_AXI_transactor = NULL;
  mp_M47_AXI_transactor = NULL;
  mp_M48_AXI_transactor = NULL;
  mp_M49_AXI_transactor = NULL;
  mp_M50_AXI_transactor = NULL;

  // initialize socket stubs

}

void design_1_axi_smc_0::before_end_of_elaboration()
{
  // configure 'S00_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "S00_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'S00_AXI' transactor parameters
    xsc::common_cpp::properties S00_AXI_transactor_param_props;
    S00_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    S00_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    S00_AXI_transactor_param_props.addLong("ID_WIDTH", "16");
    S00_AXI_transactor_param_props.addLong("ADDR_WIDTH", "40");
    S00_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    S00_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    S00_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    S00_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    S00_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    S00_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    S00_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    S00_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    S00_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    S00_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    S00_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    S00_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    S00_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    S00_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    S00_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "1");
    S00_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    S00_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    S00_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    S00_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "4");
    S00_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "4");
    S00_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    S00_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    S00_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    S00_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    S00_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    S00_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    S00_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    S00_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_S00_AXI_transactor = new xtlm::xaximm_pin2xtlm_t<32,40,16,16,1,1,16,1>("S00_AXI_transactor", S00_AXI_transactor_param_props);

    // S00_AXI' transactor ports

    mp_S00_AXI_transactor->AWID(S00_AXI_awid);
    mp_S00_AXI_transactor->AWADDR(S00_AXI_awaddr);
    mp_S00_AXI_transactor->AWLEN(S00_AXI_awlen);
    mp_S00_AXI_transactor->AWSIZE(S00_AXI_awsize);
    mp_S00_AXI_transactor->AWBURST(S00_AXI_awburst);
    mp_S00_AXI_awlock_converter = new xsc::common::vectorN2scalar_converter<1>("S00_AXI_awlock_converter");
    mp_S00_AXI_awlock_converter->vector_in(S00_AXI_awlock);
    mp_S00_AXI_awlock_converter->scalar_out(m_S00_AXI_awlock_converter_signal);
    mp_S00_AXI_transactor->AWLOCK(m_S00_AXI_awlock_converter_signal);
    mp_S00_AXI_transactor->AWCACHE(S00_AXI_awcache);
    mp_S00_AXI_transactor->AWPROT(S00_AXI_awprot);
    mp_S00_AXI_transactor->AWQOS(S00_AXI_awqos);
    mp_S00_AXI_transactor->AWUSER(S00_AXI_awuser);
    mp_S00_AXI_transactor->AWVALID(S00_AXI_awvalid);
    mp_S00_AXI_transactor->AWREADY(S00_AXI_awready);
    mp_S00_AXI_transactor->WDATA(S00_AXI_wdata);
    mp_S00_AXI_transactor->WSTRB(S00_AXI_wstrb);
    mp_S00_AXI_transactor->WLAST(S00_AXI_wlast);
    mp_S00_AXI_transactor->WVALID(S00_AXI_wvalid);
    mp_S00_AXI_transactor->WREADY(S00_AXI_wready);
    mp_S00_AXI_transactor->BID(S00_AXI_bid);
    mp_S00_AXI_transactor->BRESP(S00_AXI_bresp);
    mp_S00_AXI_transactor->BVALID(S00_AXI_bvalid);
    mp_S00_AXI_transactor->BREADY(S00_AXI_bready);
    mp_S00_AXI_transactor->ARID(S00_AXI_arid);
    mp_S00_AXI_transactor->ARADDR(S00_AXI_araddr);
    mp_S00_AXI_transactor->ARLEN(S00_AXI_arlen);
    mp_S00_AXI_transactor->ARSIZE(S00_AXI_arsize);
    mp_S00_AXI_transactor->ARBURST(S00_AXI_arburst);
    mp_S00_AXI_arlock_converter = new xsc::common::vectorN2scalar_converter<1>("S00_AXI_arlock_converter");
    mp_S00_AXI_arlock_converter->vector_in(S00_AXI_arlock);
    mp_S00_AXI_arlock_converter->scalar_out(m_S00_AXI_arlock_converter_signal);
    mp_S00_AXI_transactor->ARLOCK(m_S00_AXI_arlock_converter_signal);
    mp_S00_AXI_transactor->ARCACHE(S00_AXI_arcache);
    mp_S00_AXI_transactor->ARPROT(S00_AXI_arprot);
    mp_S00_AXI_transactor->ARQOS(S00_AXI_arqos);
    mp_S00_AXI_transactor->ARUSER(S00_AXI_aruser);
    mp_S00_AXI_transactor->ARVALID(S00_AXI_arvalid);
    mp_S00_AXI_transactor->ARREADY(S00_AXI_arready);
    mp_S00_AXI_transactor->RID(S00_AXI_rid);
    mp_S00_AXI_transactor->RDATA(S00_AXI_rdata);
    mp_S00_AXI_transactor->RRESP(S00_AXI_rresp);
    mp_S00_AXI_transactor->RLAST(S00_AXI_rlast);
    mp_S00_AXI_transactor->RVALID(S00_AXI_rvalid);
    mp_S00_AXI_transactor->RREADY(S00_AXI_rready);
    mp_S00_AXI_transactor->CLK(aclk);
    mp_S00_AXI_transactor->RST(aresetn);

    // S00_AXI' transactor sockets

    mp_impl->S00_AXI_tlm_aximm_read_socket->bind(*(mp_S00_AXI_transactor->rd_socket));
    mp_impl->S00_AXI_tlm_aximm_write_socket->bind(*(mp_S00_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M00_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M00_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M00_AXI' transactor parameters
    xsc::common_cpp::properties M00_AXI_transactor_param_props;
    M00_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M00_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M00_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M00_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M00_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M00_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M00_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M00_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M00_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M00_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M00_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M00_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M00_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M00_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M00_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M00_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M00_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M00_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M00_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M00_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M00_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M00_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M00_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M00_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M00_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M00_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M00_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M00_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M00_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M00_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M00_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M00_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M00_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M00_AXI_transactor", M00_AXI_transactor_param_props);

    // M00_AXI' transactor ports

    mp_M00_AXI_transactor->AWADDR(M00_AXI_awaddr);
    mp_M00_AXI_transactor->AWLEN(M00_AXI_awlen);
    mp_M00_AXI_transactor->AWSIZE(M00_AXI_awsize);
    mp_M00_AXI_transactor->AWBURST(M00_AXI_awburst);
    mp_M00_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M00_AXI_awlock_converter");
    mp_M00_AXI_awlock_converter->scalar_in(m_M00_AXI_awlock_converter_signal);
    mp_M00_AXI_awlock_converter->vector_out(M00_AXI_awlock);
    mp_M00_AXI_transactor->AWLOCK(m_M00_AXI_awlock_converter_signal);
    mp_M00_AXI_transactor->AWCACHE(M00_AXI_awcache);
    mp_M00_AXI_transactor->AWPROT(M00_AXI_awprot);
    mp_M00_AXI_transactor->AWQOS(M00_AXI_awqos);
    mp_M00_AXI_transactor->AWUSER(M00_AXI_awuser);
    mp_M00_AXI_transactor->AWVALID(M00_AXI_awvalid);
    mp_M00_AXI_transactor->AWREADY(M00_AXI_awready);
    mp_M00_AXI_transactor->WDATA(M00_AXI_wdata);
    mp_M00_AXI_transactor->WSTRB(M00_AXI_wstrb);
    mp_M00_AXI_transactor->WLAST(M00_AXI_wlast);
    mp_M00_AXI_transactor->WVALID(M00_AXI_wvalid);
    mp_M00_AXI_transactor->WREADY(M00_AXI_wready);
    mp_M00_AXI_transactor->BRESP(M00_AXI_bresp);
    mp_M00_AXI_transactor->BVALID(M00_AXI_bvalid);
    mp_M00_AXI_transactor->BREADY(M00_AXI_bready);
    mp_M00_AXI_transactor->ARADDR(M00_AXI_araddr);
    mp_M00_AXI_transactor->ARLEN(M00_AXI_arlen);
    mp_M00_AXI_transactor->ARSIZE(M00_AXI_arsize);
    mp_M00_AXI_transactor->ARBURST(M00_AXI_arburst);
    mp_M00_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M00_AXI_arlock_converter");
    mp_M00_AXI_arlock_converter->scalar_in(m_M00_AXI_arlock_converter_signal);
    mp_M00_AXI_arlock_converter->vector_out(M00_AXI_arlock);
    mp_M00_AXI_transactor->ARLOCK(m_M00_AXI_arlock_converter_signal);
    mp_M00_AXI_transactor->ARCACHE(M00_AXI_arcache);
    mp_M00_AXI_transactor->ARPROT(M00_AXI_arprot);
    mp_M00_AXI_transactor->ARQOS(M00_AXI_arqos);
    mp_M00_AXI_transactor->ARUSER(M00_AXI_aruser);
    mp_M00_AXI_transactor->ARVALID(M00_AXI_arvalid);
    mp_M00_AXI_transactor->ARREADY(M00_AXI_arready);
    mp_M00_AXI_transactor->RDATA(M00_AXI_rdata);
    mp_M00_AXI_transactor->RRESP(M00_AXI_rresp);
    mp_M00_AXI_transactor->RLAST(M00_AXI_rlast);
    mp_M00_AXI_transactor->RVALID(M00_AXI_rvalid);
    mp_M00_AXI_transactor->RREADY(M00_AXI_rready);
    mp_M00_AXI_transactor->CLK(aclk);
    mp_M00_AXI_transactor->RST(aresetn);

    // M00_AXI' transactor sockets

    mp_impl->M00_AXI_tlm_aximm_read_socket->bind(*(mp_M00_AXI_transactor->rd_socket));
    mp_impl->M00_AXI_tlm_aximm_write_socket->bind(*(mp_M00_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M01_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M01_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M01_AXI' transactor parameters
    xsc::common_cpp::properties M01_AXI_transactor_param_props;
    M01_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M01_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M01_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M01_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M01_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M01_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M01_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M01_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M01_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M01_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M01_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M01_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M01_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M01_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M01_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M01_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M01_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M01_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M01_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M01_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M01_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M01_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M01_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M01_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M01_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M01_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M01_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M01_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M01_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M01_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M01_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M01_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M01_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M01_AXI_transactor", M01_AXI_transactor_param_props);

    // M01_AXI' transactor ports

    mp_M01_AXI_transactor->AWADDR(M01_AXI_awaddr);
    mp_M01_AXI_transactor->AWLEN(M01_AXI_awlen);
    mp_M01_AXI_transactor->AWSIZE(M01_AXI_awsize);
    mp_M01_AXI_transactor->AWBURST(M01_AXI_awburst);
    mp_M01_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M01_AXI_awlock_converter");
    mp_M01_AXI_awlock_converter->scalar_in(m_M01_AXI_awlock_converter_signal);
    mp_M01_AXI_awlock_converter->vector_out(M01_AXI_awlock);
    mp_M01_AXI_transactor->AWLOCK(m_M01_AXI_awlock_converter_signal);
    mp_M01_AXI_transactor->AWCACHE(M01_AXI_awcache);
    mp_M01_AXI_transactor->AWPROT(M01_AXI_awprot);
    mp_M01_AXI_transactor->AWQOS(M01_AXI_awqos);
    mp_M01_AXI_transactor->AWUSER(M01_AXI_awuser);
    mp_M01_AXI_transactor->AWVALID(M01_AXI_awvalid);
    mp_M01_AXI_transactor->AWREADY(M01_AXI_awready);
    mp_M01_AXI_transactor->WDATA(M01_AXI_wdata);
    mp_M01_AXI_transactor->WSTRB(M01_AXI_wstrb);
    mp_M01_AXI_transactor->WLAST(M01_AXI_wlast);
    mp_M01_AXI_transactor->WVALID(M01_AXI_wvalid);
    mp_M01_AXI_transactor->WREADY(M01_AXI_wready);
    mp_M01_AXI_transactor->BRESP(M01_AXI_bresp);
    mp_M01_AXI_transactor->BVALID(M01_AXI_bvalid);
    mp_M01_AXI_transactor->BREADY(M01_AXI_bready);
    mp_M01_AXI_transactor->ARADDR(M01_AXI_araddr);
    mp_M01_AXI_transactor->ARLEN(M01_AXI_arlen);
    mp_M01_AXI_transactor->ARSIZE(M01_AXI_arsize);
    mp_M01_AXI_transactor->ARBURST(M01_AXI_arburst);
    mp_M01_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M01_AXI_arlock_converter");
    mp_M01_AXI_arlock_converter->scalar_in(m_M01_AXI_arlock_converter_signal);
    mp_M01_AXI_arlock_converter->vector_out(M01_AXI_arlock);
    mp_M01_AXI_transactor->ARLOCK(m_M01_AXI_arlock_converter_signal);
    mp_M01_AXI_transactor->ARCACHE(M01_AXI_arcache);
    mp_M01_AXI_transactor->ARPROT(M01_AXI_arprot);
    mp_M01_AXI_transactor->ARQOS(M01_AXI_arqos);
    mp_M01_AXI_transactor->ARUSER(M01_AXI_aruser);
    mp_M01_AXI_transactor->ARVALID(M01_AXI_arvalid);
    mp_M01_AXI_transactor->ARREADY(M01_AXI_arready);
    mp_M01_AXI_transactor->RDATA(M01_AXI_rdata);
    mp_M01_AXI_transactor->RRESP(M01_AXI_rresp);
    mp_M01_AXI_transactor->RLAST(M01_AXI_rlast);
    mp_M01_AXI_transactor->RVALID(M01_AXI_rvalid);
    mp_M01_AXI_transactor->RREADY(M01_AXI_rready);
    mp_M01_AXI_transactor->CLK(aclk);
    mp_M01_AXI_transactor->RST(aresetn);

    // M01_AXI' transactor sockets

    mp_impl->M01_AXI_tlm_aximm_read_socket->bind(*(mp_M01_AXI_transactor->rd_socket));
    mp_impl->M01_AXI_tlm_aximm_write_socket->bind(*(mp_M01_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M02_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M02_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M02_AXI' transactor parameters
    xsc::common_cpp::properties M02_AXI_transactor_param_props;
    M02_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M02_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M02_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M02_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M02_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M02_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M02_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M02_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M02_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M02_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M02_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M02_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M02_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M02_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M02_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M02_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M02_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M02_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M02_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M02_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M02_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M02_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M02_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M02_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M02_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M02_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M02_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M02_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M02_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M02_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M02_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M02_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M02_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M02_AXI_transactor", M02_AXI_transactor_param_props);

    // M02_AXI' transactor ports

    mp_M02_AXI_transactor->AWADDR(M02_AXI_awaddr);
    mp_M02_AXI_transactor->AWLEN(M02_AXI_awlen);
    mp_M02_AXI_transactor->AWSIZE(M02_AXI_awsize);
    mp_M02_AXI_transactor->AWBURST(M02_AXI_awburst);
    mp_M02_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M02_AXI_awlock_converter");
    mp_M02_AXI_awlock_converter->scalar_in(m_M02_AXI_awlock_converter_signal);
    mp_M02_AXI_awlock_converter->vector_out(M02_AXI_awlock);
    mp_M02_AXI_transactor->AWLOCK(m_M02_AXI_awlock_converter_signal);
    mp_M02_AXI_transactor->AWCACHE(M02_AXI_awcache);
    mp_M02_AXI_transactor->AWPROT(M02_AXI_awprot);
    mp_M02_AXI_transactor->AWQOS(M02_AXI_awqos);
    mp_M02_AXI_transactor->AWUSER(M02_AXI_awuser);
    mp_M02_AXI_transactor->AWVALID(M02_AXI_awvalid);
    mp_M02_AXI_transactor->AWREADY(M02_AXI_awready);
    mp_M02_AXI_transactor->WDATA(M02_AXI_wdata);
    mp_M02_AXI_transactor->WSTRB(M02_AXI_wstrb);
    mp_M02_AXI_transactor->WLAST(M02_AXI_wlast);
    mp_M02_AXI_transactor->WVALID(M02_AXI_wvalid);
    mp_M02_AXI_transactor->WREADY(M02_AXI_wready);
    mp_M02_AXI_transactor->BRESP(M02_AXI_bresp);
    mp_M02_AXI_transactor->BVALID(M02_AXI_bvalid);
    mp_M02_AXI_transactor->BREADY(M02_AXI_bready);
    mp_M02_AXI_transactor->ARADDR(M02_AXI_araddr);
    mp_M02_AXI_transactor->ARLEN(M02_AXI_arlen);
    mp_M02_AXI_transactor->ARSIZE(M02_AXI_arsize);
    mp_M02_AXI_transactor->ARBURST(M02_AXI_arburst);
    mp_M02_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M02_AXI_arlock_converter");
    mp_M02_AXI_arlock_converter->scalar_in(m_M02_AXI_arlock_converter_signal);
    mp_M02_AXI_arlock_converter->vector_out(M02_AXI_arlock);
    mp_M02_AXI_transactor->ARLOCK(m_M02_AXI_arlock_converter_signal);
    mp_M02_AXI_transactor->ARCACHE(M02_AXI_arcache);
    mp_M02_AXI_transactor->ARPROT(M02_AXI_arprot);
    mp_M02_AXI_transactor->ARQOS(M02_AXI_arqos);
    mp_M02_AXI_transactor->ARUSER(M02_AXI_aruser);
    mp_M02_AXI_transactor->ARVALID(M02_AXI_arvalid);
    mp_M02_AXI_transactor->ARREADY(M02_AXI_arready);
    mp_M02_AXI_transactor->RDATA(M02_AXI_rdata);
    mp_M02_AXI_transactor->RRESP(M02_AXI_rresp);
    mp_M02_AXI_transactor->RLAST(M02_AXI_rlast);
    mp_M02_AXI_transactor->RVALID(M02_AXI_rvalid);
    mp_M02_AXI_transactor->RREADY(M02_AXI_rready);
    mp_M02_AXI_transactor->CLK(aclk);
    mp_M02_AXI_transactor->RST(aresetn);

    // M02_AXI' transactor sockets

    mp_impl->M02_AXI_tlm_aximm_read_socket->bind(*(mp_M02_AXI_transactor->rd_socket));
    mp_impl->M02_AXI_tlm_aximm_write_socket->bind(*(mp_M02_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M03_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M03_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M03_AXI' transactor parameters
    xsc::common_cpp::properties M03_AXI_transactor_param_props;
    M03_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M03_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M03_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M03_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M03_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M03_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M03_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M03_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M03_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M03_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M03_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M03_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M03_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M03_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M03_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M03_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M03_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M03_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M03_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M03_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M03_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M03_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M03_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M03_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M03_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M03_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M03_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M03_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M03_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M03_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M03_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M03_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M03_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M03_AXI_transactor", M03_AXI_transactor_param_props);

    // M03_AXI' transactor ports

    mp_M03_AXI_transactor->AWADDR(M03_AXI_awaddr);
    mp_M03_AXI_transactor->AWLEN(M03_AXI_awlen);
    mp_M03_AXI_transactor->AWSIZE(M03_AXI_awsize);
    mp_M03_AXI_transactor->AWBURST(M03_AXI_awburst);
    mp_M03_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M03_AXI_awlock_converter");
    mp_M03_AXI_awlock_converter->scalar_in(m_M03_AXI_awlock_converter_signal);
    mp_M03_AXI_awlock_converter->vector_out(M03_AXI_awlock);
    mp_M03_AXI_transactor->AWLOCK(m_M03_AXI_awlock_converter_signal);
    mp_M03_AXI_transactor->AWCACHE(M03_AXI_awcache);
    mp_M03_AXI_transactor->AWPROT(M03_AXI_awprot);
    mp_M03_AXI_transactor->AWQOS(M03_AXI_awqos);
    mp_M03_AXI_transactor->AWUSER(M03_AXI_awuser);
    mp_M03_AXI_transactor->AWVALID(M03_AXI_awvalid);
    mp_M03_AXI_transactor->AWREADY(M03_AXI_awready);
    mp_M03_AXI_transactor->WDATA(M03_AXI_wdata);
    mp_M03_AXI_transactor->WSTRB(M03_AXI_wstrb);
    mp_M03_AXI_transactor->WLAST(M03_AXI_wlast);
    mp_M03_AXI_transactor->WVALID(M03_AXI_wvalid);
    mp_M03_AXI_transactor->WREADY(M03_AXI_wready);
    mp_M03_AXI_transactor->BRESP(M03_AXI_bresp);
    mp_M03_AXI_transactor->BVALID(M03_AXI_bvalid);
    mp_M03_AXI_transactor->BREADY(M03_AXI_bready);
    mp_M03_AXI_transactor->ARADDR(M03_AXI_araddr);
    mp_M03_AXI_transactor->ARLEN(M03_AXI_arlen);
    mp_M03_AXI_transactor->ARSIZE(M03_AXI_arsize);
    mp_M03_AXI_transactor->ARBURST(M03_AXI_arburst);
    mp_M03_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M03_AXI_arlock_converter");
    mp_M03_AXI_arlock_converter->scalar_in(m_M03_AXI_arlock_converter_signal);
    mp_M03_AXI_arlock_converter->vector_out(M03_AXI_arlock);
    mp_M03_AXI_transactor->ARLOCK(m_M03_AXI_arlock_converter_signal);
    mp_M03_AXI_transactor->ARCACHE(M03_AXI_arcache);
    mp_M03_AXI_transactor->ARPROT(M03_AXI_arprot);
    mp_M03_AXI_transactor->ARQOS(M03_AXI_arqos);
    mp_M03_AXI_transactor->ARUSER(M03_AXI_aruser);
    mp_M03_AXI_transactor->ARVALID(M03_AXI_arvalid);
    mp_M03_AXI_transactor->ARREADY(M03_AXI_arready);
    mp_M03_AXI_transactor->RDATA(M03_AXI_rdata);
    mp_M03_AXI_transactor->RRESP(M03_AXI_rresp);
    mp_M03_AXI_transactor->RLAST(M03_AXI_rlast);
    mp_M03_AXI_transactor->RVALID(M03_AXI_rvalid);
    mp_M03_AXI_transactor->RREADY(M03_AXI_rready);
    mp_M03_AXI_transactor->CLK(aclk);
    mp_M03_AXI_transactor->RST(aresetn);

    // M03_AXI' transactor sockets

    mp_impl->M03_AXI_tlm_aximm_read_socket->bind(*(mp_M03_AXI_transactor->rd_socket));
    mp_impl->M03_AXI_tlm_aximm_write_socket->bind(*(mp_M03_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M04_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M04_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M04_AXI' transactor parameters
    xsc::common_cpp::properties M04_AXI_transactor_param_props;
    M04_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M04_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M04_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M04_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M04_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M04_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M04_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M04_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M04_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M04_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M04_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M04_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M04_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M04_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M04_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M04_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M04_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M04_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M04_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M04_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M04_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M04_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M04_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M04_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M04_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M04_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M04_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M04_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M04_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M04_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M04_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M04_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M04_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M04_AXI_transactor", M04_AXI_transactor_param_props);

    // M04_AXI' transactor ports

    mp_M04_AXI_transactor->AWADDR(M04_AXI_awaddr);
    mp_M04_AXI_transactor->AWLEN(M04_AXI_awlen);
    mp_M04_AXI_transactor->AWSIZE(M04_AXI_awsize);
    mp_M04_AXI_transactor->AWBURST(M04_AXI_awburst);
    mp_M04_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M04_AXI_awlock_converter");
    mp_M04_AXI_awlock_converter->scalar_in(m_M04_AXI_awlock_converter_signal);
    mp_M04_AXI_awlock_converter->vector_out(M04_AXI_awlock);
    mp_M04_AXI_transactor->AWLOCK(m_M04_AXI_awlock_converter_signal);
    mp_M04_AXI_transactor->AWCACHE(M04_AXI_awcache);
    mp_M04_AXI_transactor->AWPROT(M04_AXI_awprot);
    mp_M04_AXI_transactor->AWQOS(M04_AXI_awqos);
    mp_M04_AXI_transactor->AWUSER(M04_AXI_awuser);
    mp_M04_AXI_transactor->AWVALID(M04_AXI_awvalid);
    mp_M04_AXI_transactor->AWREADY(M04_AXI_awready);
    mp_M04_AXI_transactor->WDATA(M04_AXI_wdata);
    mp_M04_AXI_transactor->WSTRB(M04_AXI_wstrb);
    mp_M04_AXI_transactor->WLAST(M04_AXI_wlast);
    mp_M04_AXI_transactor->WVALID(M04_AXI_wvalid);
    mp_M04_AXI_transactor->WREADY(M04_AXI_wready);
    mp_M04_AXI_transactor->BRESP(M04_AXI_bresp);
    mp_M04_AXI_transactor->BVALID(M04_AXI_bvalid);
    mp_M04_AXI_transactor->BREADY(M04_AXI_bready);
    mp_M04_AXI_transactor->ARADDR(M04_AXI_araddr);
    mp_M04_AXI_transactor->ARLEN(M04_AXI_arlen);
    mp_M04_AXI_transactor->ARSIZE(M04_AXI_arsize);
    mp_M04_AXI_transactor->ARBURST(M04_AXI_arburst);
    mp_M04_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M04_AXI_arlock_converter");
    mp_M04_AXI_arlock_converter->scalar_in(m_M04_AXI_arlock_converter_signal);
    mp_M04_AXI_arlock_converter->vector_out(M04_AXI_arlock);
    mp_M04_AXI_transactor->ARLOCK(m_M04_AXI_arlock_converter_signal);
    mp_M04_AXI_transactor->ARCACHE(M04_AXI_arcache);
    mp_M04_AXI_transactor->ARPROT(M04_AXI_arprot);
    mp_M04_AXI_transactor->ARQOS(M04_AXI_arqos);
    mp_M04_AXI_transactor->ARUSER(M04_AXI_aruser);
    mp_M04_AXI_transactor->ARVALID(M04_AXI_arvalid);
    mp_M04_AXI_transactor->ARREADY(M04_AXI_arready);
    mp_M04_AXI_transactor->RDATA(M04_AXI_rdata);
    mp_M04_AXI_transactor->RRESP(M04_AXI_rresp);
    mp_M04_AXI_transactor->RLAST(M04_AXI_rlast);
    mp_M04_AXI_transactor->RVALID(M04_AXI_rvalid);
    mp_M04_AXI_transactor->RREADY(M04_AXI_rready);
    mp_M04_AXI_transactor->CLK(aclk);
    mp_M04_AXI_transactor->RST(aresetn);

    // M04_AXI' transactor sockets

    mp_impl->M04_AXI_tlm_aximm_read_socket->bind(*(mp_M04_AXI_transactor->rd_socket));
    mp_impl->M04_AXI_tlm_aximm_write_socket->bind(*(mp_M04_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M05_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M05_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M05_AXI' transactor parameters
    xsc::common_cpp::properties M05_AXI_transactor_param_props;
    M05_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M05_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M05_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M05_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M05_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M05_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M05_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M05_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M05_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M05_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M05_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M05_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M05_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M05_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M05_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M05_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M05_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M05_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M05_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M05_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M05_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M05_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M05_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M05_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M05_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M05_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M05_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M05_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M05_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M05_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M05_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M05_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M05_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M05_AXI_transactor", M05_AXI_transactor_param_props);

    // M05_AXI' transactor ports

    mp_M05_AXI_transactor->AWADDR(M05_AXI_awaddr);
    mp_M05_AXI_transactor->AWLEN(M05_AXI_awlen);
    mp_M05_AXI_transactor->AWSIZE(M05_AXI_awsize);
    mp_M05_AXI_transactor->AWBURST(M05_AXI_awburst);
    mp_M05_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M05_AXI_awlock_converter");
    mp_M05_AXI_awlock_converter->scalar_in(m_M05_AXI_awlock_converter_signal);
    mp_M05_AXI_awlock_converter->vector_out(M05_AXI_awlock);
    mp_M05_AXI_transactor->AWLOCK(m_M05_AXI_awlock_converter_signal);
    mp_M05_AXI_transactor->AWCACHE(M05_AXI_awcache);
    mp_M05_AXI_transactor->AWPROT(M05_AXI_awprot);
    mp_M05_AXI_transactor->AWQOS(M05_AXI_awqos);
    mp_M05_AXI_transactor->AWUSER(M05_AXI_awuser);
    mp_M05_AXI_transactor->AWVALID(M05_AXI_awvalid);
    mp_M05_AXI_transactor->AWREADY(M05_AXI_awready);
    mp_M05_AXI_transactor->WDATA(M05_AXI_wdata);
    mp_M05_AXI_transactor->WSTRB(M05_AXI_wstrb);
    mp_M05_AXI_transactor->WLAST(M05_AXI_wlast);
    mp_M05_AXI_transactor->WVALID(M05_AXI_wvalid);
    mp_M05_AXI_transactor->WREADY(M05_AXI_wready);
    mp_M05_AXI_transactor->BRESP(M05_AXI_bresp);
    mp_M05_AXI_transactor->BVALID(M05_AXI_bvalid);
    mp_M05_AXI_transactor->BREADY(M05_AXI_bready);
    mp_M05_AXI_transactor->ARADDR(M05_AXI_araddr);
    mp_M05_AXI_transactor->ARLEN(M05_AXI_arlen);
    mp_M05_AXI_transactor->ARSIZE(M05_AXI_arsize);
    mp_M05_AXI_transactor->ARBURST(M05_AXI_arburst);
    mp_M05_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M05_AXI_arlock_converter");
    mp_M05_AXI_arlock_converter->scalar_in(m_M05_AXI_arlock_converter_signal);
    mp_M05_AXI_arlock_converter->vector_out(M05_AXI_arlock);
    mp_M05_AXI_transactor->ARLOCK(m_M05_AXI_arlock_converter_signal);
    mp_M05_AXI_transactor->ARCACHE(M05_AXI_arcache);
    mp_M05_AXI_transactor->ARPROT(M05_AXI_arprot);
    mp_M05_AXI_transactor->ARQOS(M05_AXI_arqos);
    mp_M05_AXI_transactor->ARUSER(M05_AXI_aruser);
    mp_M05_AXI_transactor->ARVALID(M05_AXI_arvalid);
    mp_M05_AXI_transactor->ARREADY(M05_AXI_arready);
    mp_M05_AXI_transactor->RDATA(M05_AXI_rdata);
    mp_M05_AXI_transactor->RRESP(M05_AXI_rresp);
    mp_M05_AXI_transactor->RLAST(M05_AXI_rlast);
    mp_M05_AXI_transactor->RVALID(M05_AXI_rvalid);
    mp_M05_AXI_transactor->RREADY(M05_AXI_rready);
    mp_M05_AXI_transactor->CLK(aclk);
    mp_M05_AXI_transactor->RST(aresetn);

    // M05_AXI' transactor sockets

    mp_impl->M05_AXI_tlm_aximm_read_socket->bind(*(mp_M05_AXI_transactor->rd_socket));
    mp_impl->M05_AXI_tlm_aximm_write_socket->bind(*(mp_M05_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M06_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M06_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M06_AXI' transactor parameters
    xsc::common_cpp::properties M06_AXI_transactor_param_props;
    M06_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M06_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M06_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M06_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M06_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M06_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M06_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M06_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M06_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M06_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M06_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M06_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M06_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M06_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M06_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M06_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M06_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M06_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M06_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M06_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M06_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M06_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M06_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M06_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M06_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M06_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M06_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M06_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M06_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M06_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M06_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M06_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M06_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M06_AXI_transactor", M06_AXI_transactor_param_props);

    // M06_AXI' transactor ports

    mp_M06_AXI_transactor->AWADDR(M06_AXI_awaddr);
    mp_M06_AXI_transactor->AWLEN(M06_AXI_awlen);
    mp_M06_AXI_transactor->AWSIZE(M06_AXI_awsize);
    mp_M06_AXI_transactor->AWBURST(M06_AXI_awburst);
    mp_M06_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M06_AXI_awlock_converter");
    mp_M06_AXI_awlock_converter->scalar_in(m_M06_AXI_awlock_converter_signal);
    mp_M06_AXI_awlock_converter->vector_out(M06_AXI_awlock);
    mp_M06_AXI_transactor->AWLOCK(m_M06_AXI_awlock_converter_signal);
    mp_M06_AXI_transactor->AWCACHE(M06_AXI_awcache);
    mp_M06_AXI_transactor->AWPROT(M06_AXI_awprot);
    mp_M06_AXI_transactor->AWQOS(M06_AXI_awqos);
    mp_M06_AXI_transactor->AWUSER(M06_AXI_awuser);
    mp_M06_AXI_transactor->AWVALID(M06_AXI_awvalid);
    mp_M06_AXI_transactor->AWREADY(M06_AXI_awready);
    mp_M06_AXI_transactor->WDATA(M06_AXI_wdata);
    mp_M06_AXI_transactor->WSTRB(M06_AXI_wstrb);
    mp_M06_AXI_transactor->WLAST(M06_AXI_wlast);
    mp_M06_AXI_transactor->WVALID(M06_AXI_wvalid);
    mp_M06_AXI_transactor->WREADY(M06_AXI_wready);
    mp_M06_AXI_transactor->BRESP(M06_AXI_bresp);
    mp_M06_AXI_transactor->BVALID(M06_AXI_bvalid);
    mp_M06_AXI_transactor->BREADY(M06_AXI_bready);
    mp_M06_AXI_transactor->ARADDR(M06_AXI_araddr);
    mp_M06_AXI_transactor->ARLEN(M06_AXI_arlen);
    mp_M06_AXI_transactor->ARSIZE(M06_AXI_arsize);
    mp_M06_AXI_transactor->ARBURST(M06_AXI_arburst);
    mp_M06_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M06_AXI_arlock_converter");
    mp_M06_AXI_arlock_converter->scalar_in(m_M06_AXI_arlock_converter_signal);
    mp_M06_AXI_arlock_converter->vector_out(M06_AXI_arlock);
    mp_M06_AXI_transactor->ARLOCK(m_M06_AXI_arlock_converter_signal);
    mp_M06_AXI_transactor->ARCACHE(M06_AXI_arcache);
    mp_M06_AXI_transactor->ARPROT(M06_AXI_arprot);
    mp_M06_AXI_transactor->ARQOS(M06_AXI_arqos);
    mp_M06_AXI_transactor->ARUSER(M06_AXI_aruser);
    mp_M06_AXI_transactor->ARVALID(M06_AXI_arvalid);
    mp_M06_AXI_transactor->ARREADY(M06_AXI_arready);
    mp_M06_AXI_transactor->RDATA(M06_AXI_rdata);
    mp_M06_AXI_transactor->RRESP(M06_AXI_rresp);
    mp_M06_AXI_transactor->RLAST(M06_AXI_rlast);
    mp_M06_AXI_transactor->RVALID(M06_AXI_rvalid);
    mp_M06_AXI_transactor->RREADY(M06_AXI_rready);
    mp_M06_AXI_transactor->CLK(aclk);
    mp_M06_AXI_transactor->RST(aresetn);

    // M06_AXI' transactor sockets

    mp_impl->M06_AXI_tlm_aximm_read_socket->bind(*(mp_M06_AXI_transactor->rd_socket));
    mp_impl->M06_AXI_tlm_aximm_write_socket->bind(*(mp_M06_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M07_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M07_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M07_AXI' transactor parameters
    xsc::common_cpp::properties M07_AXI_transactor_param_props;
    M07_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M07_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M07_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M07_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M07_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M07_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M07_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M07_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M07_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M07_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M07_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M07_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M07_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M07_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M07_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M07_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M07_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M07_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M07_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M07_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M07_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M07_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M07_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M07_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M07_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M07_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M07_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M07_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M07_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M07_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M07_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M07_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M07_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M07_AXI_transactor", M07_AXI_transactor_param_props);

    // M07_AXI' transactor ports

    mp_M07_AXI_transactor->AWADDR(M07_AXI_awaddr);
    mp_M07_AXI_transactor->AWLEN(M07_AXI_awlen);
    mp_M07_AXI_transactor->AWSIZE(M07_AXI_awsize);
    mp_M07_AXI_transactor->AWBURST(M07_AXI_awburst);
    mp_M07_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M07_AXI_awlock_converter");
    mp_M07_AXI_awlock_converter->scalar_in(m_M07_AXI_awlock_converter_signal);
    mp_M07_AXI_awlock_converter->vector_out(M07_AXI_awlock);
    mp_M07_AXI_transactor->AWLOCK(m_M07_AXI_awlock_converter_signal);
    mp_M07_AXI_transactor->AWCACHE(M07_AXI_awcache);
    mp_M07_AXI_transactor->AWPROT(M07_AXI_awprot);
    mp_M07_AXI_transactor->AWQOS(M07_AXI_awqos);
    mp_M07_AXI_transactor->AWUSER(M07_AXI_awuser);
    mp_M07_AXI_transactor->AWVALID(M07_AXI_awvalid);
    mp_M07_AXI_transactor->AWREADY(M07_AXI_awready);
    mp_M07_AXI_transactor->WDATA(M07_AXI_wdata);
    mp_M07_AXI_transactor->WSTRB(M07_AXI_wstrb);
    mp_M07_AXI_transactor->WLAST(M07_AXI_wlast);
    mp_M07_AXI_transactor->WVALID(M07_AXI_wvalid);
    mp_M07_AXI_transactor->WREADY(M07_AXI_wready);
    mp_M07_AXI_transactor->BRESP(M07_AXI_bresp);
    mp_M07_AXI_transactor->BVALID(M07_AXI_bvalid);
    mp_M07_AXI_transactor->BREADY(M07_AXI_bready);
    mp_M07_AXI_transactor->ARADDR(M07_AXI_araddr);
    mp_M07_AXI_transactor->ARLEN(M07_AXI_arlen);
    mp_M07_AXI_transactor->ARSIZE(M07_AXI_arsize);
    mp_M07_AXI_transactor->ARBURST(M07_AXI_arburst);
    mp_M07_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M07_AXI_arlock_converter");
    mp_M07_AXI_arlock_converter->scalar_in(m_M07_AXI_arlock_converter_signal);
    mp_M07_AXI_arlock_converter->vector_out(M07_AXI_arlock);
    mp_M07_AXI_transactor->ARLOCK(m_M07_AXI_arlock_converter_signal);
    mp_M07_AXI_transactor->ARCACHE(M07_AXI_arcache);
    mp_M07_AXI_transactor->ARPROT(M07_AXI_arprot);
    mp_M07_AXI_transactor->ARQOS(M07_AXI_arqos);
    mp_M07_AXI_transactor->ARUSER(M07_AXI_aruser);
    mp_M07_AXI_transactor->ARVALID(M07_AXI_arvalid);
    mp_M07_AXI_transactor->ARREADY(M07_AXI_arready);
    mp_M07_AXI_transactor->RDATA(M07_AXI_rdata);
    mp_M07_AXI_transactor->RRESP(M07_AXI_rresp);
    mp_M07_AXI_transactor->RLAST(M07_AXI_rlast);
    mp_M07_AXI_transactor->RVALID(M07_AXI_rvalid);
    mp_M07_AXI_transactor->RREADY(M07_AXI_rready);
    mp_M07_AXI_transactor->CLK(aclk);
    mp_M07_AXI_transactor->RST(aresetn);

    // M07_AXI' transactor sockets

    mp_impl->M07_AXI_tlm_aximm_read_socket->bind(*(mp_M07_AXI_transactor->rd_socket));
    mp_impl->M07_AXI_tlm_aximm_write_socket->bind(*(mp_M07_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M08_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M08_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M08_AXI' transactor parameters
    xsc::common_cpp::properties M08_AXI_transactor_param_props;
    M08_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M08_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M08_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M08_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M08_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M08_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M08_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M08_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M08_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M08_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M08_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M08_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M08_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M08_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M08_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M08_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M08_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M08_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M08_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M08_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M08_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M08_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M08_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M08_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M08_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M08_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M08_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M08_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M08_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M08_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M08_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M08_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M08_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M08_AXI_transactor", M08_AXI_transactor_param_props);

    // M08_AXI' transactor ports

    mp_M08_AXI_transactor->AWADDR(M08_AXI_awaddr);
    mp_M08_AXI_transactor->AWLEN(M08_AXI_awlen);
    mp_M08_AXI_transactor->AWSIZE(M08_AXI_awsize);
    mp_M08_AXI_transactor->AWBURST(M08_AXI_awburst);
    mp_M08_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M08_AXI_awlock_converter");
    mp_M08_AXI_awlock_converter->scalar_in(m_M08_AXI_awlock_converter_signal);
    mp_M08_AXI_awlock_converter->vector_out(M08_AXI_awlock);
    mp_M08_AXI_transactor->AWLOCK(m_M08_AXI_awlock_converter_signal);
    mp_M08_AXI_transactor->AWCACHE(M08_AXI_awcache);
    mp_M08_AXI_transactor->AWPROT(M08_AXI_awprot);
    mp_M08_AXI_transactor->AWQOS(M08_AXI_awqos);
    mp_M08_AXI_transactor->AWUSER(M08_AXI_awuser);
    mp_M08_AXI_transactor->AWVALID(M08_AXI_awvalid);
    mp_M08_AXI_transactor->AWREADY(M08_AXI_awready);
    mp_M08_AXI_transactor->WDATA(M08_AXI_wdata);
    mp_M08_AXI_transactor->WSTRB(M08_AXI_wstrb);
    mp_M08_AXI_transactor->WLAST(M08_AXI_wlast);
    mp_M08_AXI_transactor->WVALID(M08_AXI_wvalid);
    mp_M08_AXI_transactor->WREADY(M08_AXI_wready);
    mp_M08_AXI_transactor->BRESP(M08_AXI_bresp);
    mp_M08_AXI_transactor->BVALID(M08_AXI_bvalid);
    mp_M08_AXI_transactor->BREADY(M08_AXI_bready);
    mp_M08_AXI_transactor->ARADDR(M08_AXI_araddr);
    mp_M08_AXI_transactor->ARLEN(M08_AXI_arlen);
    mp_M08_AXI_transactor->ARSIZE(M08_AXI_arsize);
    mp_M08_AXI_transactor->ARBURST(M08_AXI_arburst);
    mp_M08_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M08_AXI_arlock_converter");
    mp_M08_AXI_arlock_converter->scalar_in(m_M08_AXI_arlock_converter_signal);
    mp_M08_AXI_arlock_converter->vector_out(M08_AXI_arlock);
    mp_M08_AXI_transactor->ARLOCK(m_M08_AXI_arlock_converter_signal);
    mp_M08_AXI_transactor->ARCACHE(M08_AXI_arcache);
    mp_M08_AXI_transactor->ARPROT(M08_AXI_arprot);
    mp_M08_AXI_transactor->ARQOS(M08_AXI_arqos);
    mp_M08_AXI_transactor->ARUSER(M08_AXI_aruser);
    mp_M08_AXI_transactor->ARVALID(M08_AXI_arvalid);
    mp_M08_AXI_transactor->ARREADY(M08_AXI_arready);
    mp_M08_AXI_transactor->RDATA(M08_AXI_rdata);
    mp_M08_AXI_transactor->RRESP(M08_AXI_rresp);
    mp_M08_AXI_transactor->RLAST(M08_AXI_rlast);
    mp_M08_AXI_transactor->RVALID(M08_AXI_rvalid);
    mp_M08_AXI_transactor->RREADY(M08_AXI_rready);
    mp_M08_AXI_transactor->CLK(aclk);
    mp_M08_AXI_transactor->RST(aresetn);

    // M08_AXI' transactor sockets

    mp_impl->M08_AXI_tlm_aximm_read_socket->bind(*(mp_M08_AXI_transactor->rd_socket));
    mp_impl->M08_AXI_tlm_aximm_write_socket->bind(*(mp_M08_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M09_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M09_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M09_AXI' transactor parameters
    xsc::common_cpp::properties M09_AXI_transactor_param_props;
    M09_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M09_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M09_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M09_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M09_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M09_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M09_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M09_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M09_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M09_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M09_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M09_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M09_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M09_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M09_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M09_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M09_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M09_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M09_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M09_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M09_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M09_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M09_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M09_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M09_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M09_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M09_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M09_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M09_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M09_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M09_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M09_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M09_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M09_AXI_transactor", M09_AXI_transactor_param_props);

    // M09_AXI' transactor ports

    mp_M09_AXI_transactor->AWADDR(M09_AXI_awaddr);
    mp_M09_AXI_transactor->AWLEN(M09_AXI_awlen);
    mp_M09_AXI_transactor->AWSIZE(M09_AXI_awsize);
    mp_M09_AXI_transactor->AWBURST(M09_AXI_awburst);
    mp_M09_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M09_AXI_awlock_converter");
    mp_M09_AXI_awlock_converter->scalar_in(m_M09_AXI_awlock_converter_signal);
    mp_M09_AXI_awlock_converter->vector_out(M09_AXI_awlock);
    mp_M09_AXI_transactor->AWLOCK(m_M09_AXI_awlock_converter_signal);
    mp_M09_AXI_transactor->AWCACHE(M09_AXI_awcache);
    mp_M09_AXI_transactor->AWPROT(M09_AXI_awprot);
    mp_M09_AXI_transactor->AWQOS(M09_AXI_awqos);
    mp_M09_AXI_transactor->AWUSER(M09_AXI_awuser);
    mp_M09_AXI_transactor->AWVALID(M09_AXI_awvalid);
    mp_M09_AXI_transactor->AWREADY(M09_AXI_awready);
    mp_M09_AXI_transactor->WDATA(M09_AXI_wdata);
    mp_M09_AXI_transactor->WSTRB(M09_AXI_wstrb);
    mp_M09_AXI_transactor->WLAST(M09_AXI_wlast);
    mp_M09_AXI_transactor->WVALID(M09_AXI_wvalid);
    mp_M09_AXI_transactor->WREADY(M09_AXI_wready);
    mp_M09_AXI_transactor->BRESP(M09_AXI_bresp);
    mp_M09_AXI_transactor->BVALID(M09_AXI_bvalid);
    mp_M09_AXI_transactor->BREADY(M09_AXI_bready);
    mp_M09_AXI_transactor->ARADDR(M09_AXI_araddr);
    mp_M09_AXI_transactor->ARLEN(M09_AXI_arlen);
    mp_M09_AXI_transactor->ARSIZE(M09_AXI_arsize);
    mp_M09_AXI_transactor->ARBURST(M09_AXI_arburst);
    mp_M09_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M09_AXI_arlock_converter");
    mp_M09_AXI_arlock_converter->scalar_in(m_M09_AXI_arlock_converter_signal);
    mp_M09_AXI_arlock_converter->vector_out(M09_AXI_arlock);
    mp_M09_AXI_transactor->ARLOCK(m_M09_AXI_arlock_converter_signal);
    mp_M09_AXI_transactor->ARCACHE(M09_AXI_arcache);
    mp_M09_AXI_transactor->ARPROT(M09_AXI_arprot);
    mp_M09_AXI_transactor->ARQOS(M09_AXI_arqos);
    mp_M09_AXI_transactor->ARUSER(M09_AXI_aruser);
    mp_M09_AXI_transactor->ARVALID(M09_AXI_arvalid);
    mp_M09_AXI_transactor->ARREADY(M09_AXI_arready);
    mp_M09_AXI_transactor->RDATA(M09_AXI_rdata);
    mp_M09_AXI_transactor->RRESP(M09_AXI_rresp);
    mp_M09_AXI_transactor->RLAST(M09_AXI_rlast);
    mp_M09_AXI_transactor->RVALID(M09_AXI_rvalid);
    mp_M09_AXI_transactor->RREADY(M09_AXI_rready);
    mp_M09_AXI_transactor->CLK(aclk);
    mp_M09_AXI_transactor->RST(aresetn);

    // M09_AXI' transactor sockets

    mp_impl->M09_AXI_tlm_aximm_read_socket->bind(*(mp_M09_AXI_transactor->rd_socket));
    mp_impl->M09_AXI_tlm_aximm_write_socket->bind(*(mp_M09_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M10_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M10_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M10_AXI' transactor parameters
    xsc::common_cpp::properties M10_AXI_transactor_param_props;
    M10_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M10_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M10_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M10_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M10_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M10_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M10_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M10_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M10_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M10_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M10_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M10_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M10_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M10_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M10_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M10_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M10_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M10_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M10_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M10_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M10_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M10_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M10_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M10_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M10_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M10_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M10_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M10_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M10_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M10_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M10_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M10_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M10_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M10_AXI_transactor", M10_AXI_transactor_param_props);

    // M10_AXI' transactor ports

    mp_M10_AXI_transactor->AWADDR(M10_AXI_awaddr);
    mp_M10_AXI_transactor->AWLEN(M10_AXI_awlen);
    mp_M10_AXI_transactor->AWSIZE(M10_AXI_awsize);
    mp_M10_AXI_transactor->AWBURST(M10_AXI_awburst);
    mp_M10_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M10_AXI_awlock_converter");
    mp_M10_AXI_awlock_converter->scalar_in(m_M10_AXI_awlock_converter_signal);
    mp_M10_AXI_awlock_converter->vector_out(M10_AXI_awlock);
    mp_M10_AXI_transactor->AWLOCK(m_M10_AXI_awlock_converter_signal);
    mp_M10_AXI_transactor->AWCACHE(M10_AXI_awcache);
    mp_M10_AXI_transactor->AWPROT(M10_AXI_awprot);
    mp_M10_AXI_transactor->AWQOS(M10_AXI_awqos);
    mp_M10_AXI_transactor->AWUSER(M10_AXI_awuser);
    mp_M10_AXI_transactor->AWVALID(M10_AXI_awvalid);
    mp_M10_AXI_transactor->AWREADY(M10_AXI_awready);
    mp_M10_AXI_transactor->WDATA(M10_AXI_wdata);
    mp_M10_AXI_transactor->WSTRB(M10_AXI_wstrb);
    mp_M10_AXI_transactor->WLAST(M10_AXI_wlast);
    mp_M10_AXI_transactor->WVALID(M10_AXI_wvalid);
    mp_M10_AXI_transactor->WREADY(M10_AXI_wready);
    mp_M10_AXI_transactor->BRESP(M10_AXI_bresp);
    mp_M10_AXI_transactor->BVALID(M10_AXI_bvalid);
    mp_M10_AXI_transactor->BREADY(M10_AXI_bready);
    mp_M10_AXI_transactor->ARADDR(M10_AXI_araddr);
    mp_M10_AXI_transactor->ARLEN(M10_AXI_arlen);
    mp_M10_AXI_transactor->ARSIZE(M10_AXI_arsize);
    mp_M10_AXI_transactor->ARBURST(M10_AXI_arburst);
    mp_M10_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M10_AXI_arlock_converter");
    mp_M10_AXI_arlock_converter->scalar_in(m_M10_AXI_arlock_converter_signal);
    mp_M10_AXI_arlock_converter->vector_out(M10_AXI_arlock);
    mp_M10_AXI_transactor->ARLOCK(m_M10_AXI_arlock_converter_signal);
    mp_M10_AXI_transactor->ARCACHE(M10_AXI_arcache);
    mp_M10_AXI_transactor->ARPROT(M10_AXI_arprot);
    mp_M10_AXI_transactor->ARQOS(M10_AXI_arqos);
    mp_M10_AXI_transactor->ARUSER(M10_AXI_aruser);
    mp_M10_AXI_transactor->ARVALID(M10_AXI_arvalid);
    mp_M10_AXI_transactor->ARREADY(M10_AXI_arready);
    mp_M10_AXI_transactor->RDATA(M10_AXI_rdata);
    mp_M10_AXI_transactor->RRESP(M10_AXI_rresp);
    mp_M10_AXI_transactor->RLAST(M10_AXI_rlast);
    mp_M10_AXI_transactor->RVALID(M10_AXI_rvalid);
    mp_M10_AXI_transactor->RREADY(M10_AXI_rready);
    mp_M10_AXI_transactor->CLK(aclk);
    mp_M10_AXI_transactor->RST(aresetn);

    // M10_AXI' transactor sockets

    mp_impl->M10_AXI_tlm_aximm_read_socket->bind(*(mp_M10_AXI_transactor->rd_socket));
    mp_impl->M10_AXI_tlm_aximm_write_socket->bind(*(mp_M10_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M11_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M11_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M11_AXI' transactor parameters
    xsc::common_cpp::properties M11_AXI_transactor_param_props;
    M11_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M11_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M11_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M11_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M11_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M11_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M11_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M11_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M11_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M11_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M11_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M11_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M11_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M11_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M11_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M11_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M11_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M11_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M11_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M11_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M11_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M11_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M11_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M11_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M11_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M11_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M11_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M11_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M11_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M11_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M11_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M11_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M11_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M11_AXI_transactor", M11_AXI_transactor_param_props);

    // M11_AXI' transactor ports

    mp_M11_AXI_transactor->AWADDR(M11_AXI_awaddr);
    mp_M11_AXI_transactor->AWLEN(M11_AXI_awlen);
    mp_M11_AXI_transactor->AWSIZE(M11_AXI_awsize);
    mp_M11_AXI_transactor->AWBURST(M11_AXI_awburst);
    mp_M11_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M11_AXI_awlock_converter");
    mp_M11_AXI_awlock_converter->scalar_in(m_M11_AXI_awlock_converter_signal);
    mp_M11_AXI_awlock_converter->vector_out(M11_AXI_awlock);
    mp_M11_AXI_transactor->AWLOCK(m_M11_AXI_awlock_converter_signal);
    mp_M11_AXI_transactor->AWCACHE(M11_AXI_awcache);
    mp_M11_AXI_transactor->AWPROT(M11_AXI_awprot);
    mp_M11_AXI_transactor->AWQOS(M11_AXI_awqos);
    mp_M11_AXI_transactor->AWUSER(M11_AXI_awuser);
    mp_M11_AXI_transactor->AWVALID(M11_AXI_awvalid);
    mp_M11_AXI_transactor->AWREADY(M11_AXI_awready);
    mp_M11_AXI_transactor->WDATA(M11_AXI_wdata);
    mp_M11_AXI_transactor->WSTRB(M11_AXI_wstrb);
    mp_M11_AXI_transactor->WLAST(M11_AXI_wlast);
    mp_M11_AXI_transactor->WVALID(M11_AXI_wvalid);
    mp_M11_AXI_transactor->WREADY(M11_AXI_wready);
    mp_M11_AXI_transactor->BRESP(M11_AXI_bresp);
    mp_M11_AXI_transactor->BVALID(M11_AXI_bvalid);
    mp_M11_AXI_transactor->BREADY(M11_AXI_bready);
    mp_M11_AXI_transactor->ARADDR(M11_AXI_araddr);
    mp_M11_AXI_transactor->ARLEN(M11_AXI_arlen);
    mp_M11_AXI_transactor->ARSIZE(M11_AXI_arsize);
    mp_M11_AXI_transactor->ARBURST(M11_AXI_arburst);
    mp_M11_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M11_AXI_arlock_converter");
    mp_M11_AXI_arlock_converter->scalar_in(m_M11_AXI_arlock_converter_signal);
    mp_M11_AXI_arlock_converter->vector_out(M11_AXI_arlock);
    mp_M11_AXI_transactor->ARLOCK(m_M11_AXI_arlock_converter_signal);
    mp_M11_AXI_transactor->ARCACHE(M11_AXI_arcache);
    mp_M11_AXI_transactor->ARPROT(M11_AXI_arprot);
    mp_M11_AXI_transactor->ARQOS(M11_AXI_arqos);
    mp_M11_AXI_transactor->ARUSER(M11_AXI_aruser);
    mp_M11_AXI_transactor->ARVALID(M11_AXI_arvalid);
    mp_M11_AXI_transactor->ARREADY(M11_AXI_arready);
    mp_M11_AXI_transactor->RDATA(M11_AXI_rdata);
    mp_M11_AXI_transactor->RRESP(M11_AXI_rresp);
    mp_M11_AXI_transactor->RLAST(M11_AXI_rlast);
    mp_M11_AXI_transactor->RVALID(M11_AXI_rvalid);
    mp_M11_AXI_transactor->RREADY(M11_AXI_rready);
    mp_M11_AXI_transactor->CLK(aclk);
    mp_M11_AXI_transactor->RST(aresetn);

    // M11_AXI' transactor sockets

    mp_impl->M11_AXI_tlm_aximm_read_socket->bind(*(mp_M11_AXI_transactor->rd_socket));
    mp_impl->M11_AXI_tlm_aximm_write_socket->bind(*(mp_M11_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M12_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M12_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M12_AXI' transactor parameters
    xsc::common_cpp::properties M12_AXI_transactor_param_props;
    M12_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M12_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M12_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M12_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M12_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M12_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M12_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M12_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M12_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M12_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M12_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M12_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M12_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M12_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M12_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M12_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M12_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M12_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M12_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M12_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M12_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M12_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M12_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M12_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M12_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M12_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M12_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M12_AXI_transactor", M12_AXI_transactor_param_props);

    // M12_AXI' transactor ports

    mp_M12_AXI_transactor->AWADDR(M12_AXI_awaddr);
    mp_M12_AXI_transactor->AWPROT(M12_AXI_awprot);
    mp_M12_AXI_transactor->AWVALID(M12_AXI_awvalid);
    mp_M12_AXI_transactor->AWREADY(M12_AXI_awready);
    mp_M12_AXI_transactor->WDATA(M12_AXI_wdata);
    mp_M12_AXI_transactor->WSTRB(M12_AXI_wstrb);
    mp_M12_AXI_transactor->WVALID(M12_AXI_wvalid);
    mp_M12_AXI_transactor->WREADY(M12_AXI_wready);
    mp_M12_AXI_transactor->BRESP(M12_AXI_bresp);
    mp_M12_AXI_transactor->BVALID(M12_AXI_bvalid);
    mp_M12_AXI_transactor->BREADY(M12_AXI_bready);
    mp_M12_AXI_transactor->ARADDR(M12_AXI_araddr);
    mp_M12_AXI_transactor->ARPROT(M12_AXI_arprot);
    mp_M12_AXI_transactor->ARVALID(M12_AXI_arvalid);
    mp_M12_AXI_transactor->ARREADY(M12_AXI_arready);
    mp_M12_AXI_transactor->RDATA(M12_AXI_rdata);
    mp_M12_AXI_transactor->RRESP(M12_AXI_rresp);
    mp_M12_AXI_transactor->RVALID(M12_AXI_rvalid);
    mp_M12_AXI_transactor->RREADY(M12_AXI_rready);
    mp_M12_AXI_transactor->CLK(aclk);
    mp_M12_AXI_transactor->RST(aresetn);

    // M12_AXI' transactor sockets

    mp_impl->M12_AXI_tlm_aximm_read_socket->bind(*(mp_M12_AXI_transactor->rd_socket));
    mp_impl->M12_AXI_tlm_aximm_write_socket->bind(*(mp_M12_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M13_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M13_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M13_AXI' transactor parameters
    xsc::common_cpp::properties M13_AXI_transactor_param_props;
    M13_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M13_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M13_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M13_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M13_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M13_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M13_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M13_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M13_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M13_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M13_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M13_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M13_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M13_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M13_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M13_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M13_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M13_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M13_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M13_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M13_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M13_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M13_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M13_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M13_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M13_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M13_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M13_AXI_transactor", M13_AXI_transactor_param_props);

    // M13_AXI' transactor ports

    mp_M13_AXI_transactor->AWADDR(M13_AXI_awaddr);
    mp_M13_AXI_transactor->AWPROT(M13_AXI_awprot);
    mp_M13_AXI_transactor->AWVALID(M13_AXI_awvalid);
    mp_M13_AXI_transactor->AWREADY(M13_AXI_awready);
    mp_M13_AXI_transactor->WDATA(M13_AXI_wdata);
    mp_M13_AXI_transactor->WSTRB(M13_AXI_wstrb);
    mp_M13_AXI_transactor->WVALID(M13_AXI_wvalid);
    mp_M13_AXI_transactor->WREADY(M13_AXI_wready);
    mp_M13_AXI_transactor->BRESP(M13_AXI_bresp);
    mp_M13_AXI_transactor->BVALID(M13_AXI_bvalid);
    mp_M13_AXI_transactor->BREADY(M13_AXI_bready);
    mp_M13_AXI_transactor->ARADDR(M13_AXI_araddr);
    mp_M13_AXI_transactor->ARPROT(M13_AXI_arprot);
    mp_M13_AXI_transactor->ARVALID(M13_AXI_arvalid);
    mp_M13_AXI_transactor->ARREADY(M13_AXI_arready);
    mp_M13_AXI_transactor->RDATA(M13_AXI_rdata);
    mp_M13_AXI_transactor->RRESP(M13_AXI_rresp);
    mp_M13_AXI_transactor->RVALID(M13_AXI_rvalid);
    mp_M13_AXI_transactor->RREADY(M13_AXI_rready);
    mp_M13_AXI_transactor->CLK(aclk);
    mp_M13_AXI_transactor->RST(aresetn);

    // M13_AXI' transactor sockets

    mp_impl->M13_AXI_tlm_aximm_read_socket->bind(*(mp_M13_AXI_transactor->rd_socket));
    mp_impl->M13_AXI_tlm_aximm_write_socket->bind(*(mp_M13_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M14_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M14_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M14_AXI' transactor parameters
    xsc::common_cpp::properties M14_AXI_transactor_param_props;
    M14_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M14_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M14_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M14_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M14_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M14_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M14_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M14_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M14_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M14_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M14_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M14_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M14_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M14_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M14_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M14_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M14_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M14_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M14_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M14_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M14_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M14_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M14_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M14_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M14_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M14_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M14_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M14_AXI_transactor", M14_AXI_transactor_param_props);

    // M14_AXI' transactor ports

    mp_M14_AXI_transactor->AWADDR(M14_AXI_awaddr);
    mp_M14_AXI_transactor->AWPROT(M14_AXI_awprot);
    mp_M14_AXI_transactor->AWVALID(M14_AXI_awvalid);
    mp_M14_AXI_transactor->AWREADY(M14_AXI_awready);
    mp_M14_AXI_transactor->WDATA(M14_AXI_wdata);
    mp_M14_AXI_transactor->WSTRB(M14_AXI_wstrb);
    mp_M14_AXI_transactor->WVALID(M14_AXI_wvalid);
    mp_M14_AXI_transactor->WREADY(M14_AXI_wready);
    mp_M14_AXI_transactor->BRESP(M14_AXI_bresp);
    mp_M14_AXI_transactor->BVALID(M14_AXI_bvalid);
    mp_M14_AXI_transactor->BREADY(M14_AXI_bready);
    mp_M14_AXI_transactor->ARADDR(M14_AXI_araddr);
    mp_M14_AXI_transactor->ARPROT(M14_AXI_arprot);
    mp_M14_AXI_transactor->ARVALID(M14_AXI_arvalid);
    mp_M14_AXI_transactor->ARREADY(M14_AXI_arready);
    mp_M14_AXI_transactor->RDATA(M14_AXI_rdata);
    mp_M14_AXI_transactor->RRESP(M14_AXI_rresp);
    mp_M14_AXI_transactor->RVALID(M14_AXI_rvalid);
    mp_M14_AXI_transactor->RREADY(M14_AXI_rready);
    mp_M14_AXI_transactor->CLK(aclk);
    mp_M14_AXI_transactor->RST(aresetn);

    // M14_AXI' transactor sockets

    mp_impl->M14_AXI_tlm_aximm_read_socket->bind(*(mp_M14_AXI_transactor->rd_socket));
    mp_impl->M14_AXI_tlm_aximm_write_socket->bind(*(mp_M14_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M15_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M15_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M15_AXI' transactor parameters
    xsc::common_cpp::properties M15_AXI_transactor_param_props;
    M15_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M15_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M15_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M15_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M15_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M15_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M15_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M15_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M15_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M15_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M15_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M15_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M15_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M15_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M15_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M15_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M15_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M15_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M15_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M15_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M15_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M15_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M15_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M15_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M15_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M15_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M15_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M15_AXI_transactor", M15_AXI_transactor_param_props);

    // M15_AXI' transactor ports

    mp_M15_AXI_transactor->AWADDR(M15_AXI_awaddr);
    mp_M15_AXI_transactor->AWPROT(M15_AXI_awprot);
    mp_M15_AXI_transactor->AWVALID(M15_AXI_awvalid);
    mp_M15_AXI_transactor->AWREADY(M15_AXI_awready);
    mp_M15_AXI_transactor->WDATA(M15_AXI_wdata);
    mp_M15_AXI_transactor->WSTRB(M15_AXI_wstrb);
    mp_M15_AXI_transactor->WVALID(M15_AXI_wvalid);
    mp_M15_AXI_transactor->WREADY(M15_AXI_wready);
    mp_M15_AXI_transactor->BRESP(M15_AXI_bresp);
    mp_M15_AXI_transactor->BVALID(M15_AXI_bvalid);
    mp_M15_AXI_transactor->BREADY(M15_AXI_bready);
    mp_M15_AXI_transactor->ARADDR(M15_AXI_araddr);
    mp_M15_AXI_transactor->ARPROT(M15_AXI_arprot);
    mp_M15_AXI_transactor->ARVALID(M15_AXI_arvalid);
    mp_M15_AXI_transactor->ARREADY(M15_AXI_arready);
    mp_M15_AXI_transactor->RDATA(M15_AXI_rdata);
    mp_M15_AXI_transactor->RRESP(M15_AXI_rresp);
    mp_M15_AXI_transactor->RVALID(M15_AXI_rvalid);
    mp_M15_AXI_transactor->RREADY(M15_AXI_rready);
    mp_M15_AXI_transactor->CLK(aclk);
    mp_M15_AXI_transactor->RST(aresetn);

    // M15_AXI' transactor sockets

    mp_impl->M15_AXI_tlm_aximm_read_socket->bind(*(mp_M15_AXI_transactor->rd_socket));
    mp_impl->M15_AXI_tlm_aximm_write_socket->bind(*(mp_M15_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M16_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M16_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M16_AXI' transactor parameters
    xsc::common_cpp::properties M16_AXI_transactor_param_props;
    M16_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M16_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M16_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M16_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M16_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M16_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M16_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M16_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M16_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M16_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M16_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M16_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M16_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M16_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M16_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M16_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M16_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M16_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M16_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M16_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M16_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M16_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M16_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M16_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M16_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M16_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M16_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M16_AXI_transactor", M16_AXI_transactor_param_props);

    // M16_AXI' transactor ports

    mp_M16_AXI_transactor->AWADDR(M16_AXI_awaddr);
    mp_M16_AXI_transactor->AWPROT(M16_AXI_awprot);
    mp_M16_AXI_transactor->AWVALID(M16_AXI_awvalid);
    mp_M16_AXI_transactor->AWREADY(M16_AXI_awready);
    mp_M16_AXI_transactor->WDATA(M16_AXI_wdata);
    mp_M16_AXI_transactor->WSTRB(M16_AXI_wstrb);
    mp_M16_AXI_transactor->WVALID(M16_AXI_wvalid);
    mp_M16_AXI_transactor->WREADY(M16_AXI_wready);
    mp_M16_AXI_transactor->BRESP(M16_AXI_bresp);
    mp_M16_AXI_transactor->BVALID(M16_AXI_bvalid);
    mp_M16_AXI_transactor->BREADY(M16_AXI_bready);
    mp_M16_AXI_transactor->ARADDR(M16_AXI_araddr);
    mp_M16_AXI_transactor->ARPROT(M16_AXI_arprot);
    mp_M16_AXI_transactor->ARVALID(M16_AXI_arvalid);
    mp_M16_AXI_transactor->ARREADY(M16_AXI_arready);
    mp_M16_AXI_transactor->RDATA(M16_AXI_rdata);
    mp_M16_AXI_transactor->RRESP(M16_AXI_rresp);
    mp_M16_AXI_transactor->RVALID(M16_AXI_rvalid);
    mp_M16_AXI_transactor->RREADY(M16_AXI_rready);
    mp_M16_AXI_transactor->CLK(aclk);
    mp_M16_AXI_transactor->RST(aresetn);

    // M16_AXI' transactor sockets

    mp_impl->M16_AXI_tlm_aximm_read_socket->bind(*(mp_M16_AXI_transactor->rd_socket));
    mp_impl->M16_AXI_tlm_aximm_write_socket->bind(*(mp_M16_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M17_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M17_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M17_AXI' transactor parameters
    xsc::common_cpp::properties M17_AXI_transactor_param_props;
    M17_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M17_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M17_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M17_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M17_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M17_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M17_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M17_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M17_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M17_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M17_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M17_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M17_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M17_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M17_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M17_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M17_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M17_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M17_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M17_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M17_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M17_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M17_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M17_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M17_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M17_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M17_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M17_AXI_transactor", M17_AXI_transactor_param_props);

    // M17_AXI' transactor ports

    mp_M17_AXI_transactor->AWADDR(M17_AXI_awaddr);
    mp_M17_AXI_transactor->AWPROT(M17_AXI_awprot);
    mp_M17_AXI_transactor->AWVALID(M17_AXI_awvalid);
    mp_M17_AXI_transactor->AWREADY(M17_AXI_awready);
    mp_M17_AXI_transactor->WDATA(M17_AXI_wdata);
    mp_M17_AXI_transactor->WSTRB(M17_AXI_wstrb);
    mp_M17_AXI_transactor->WVALID(M17_AXI_wvalid);
    mp_M17_AXI_transactor->WREADY(M17_AXI_wready);
    mp_M17_AXI_transactor->BRESP(M17_AXI_bresp);
    mp_M17_AXI_transactor->BVALID(M17_AXI_bvalid);
    mp_M17_AXI_transactor->BREADY(M17_AXI_bready);
    mp_M17_AXI_transactor->ARADDR(M17_AXI_araddr);
    mp_M17_AXI_transactor->ARPROT(M17_AXI_arprot);
    mp_M17_AXI_transactor->ARVALID(M17_AXI_arvalid);
    mp_M17_AXI_transactor->ARREADY(M17_AXI_arready);
    mp_M17_AXI_transactor->RDATA(M17_AXI_rdata);
    mp_M17_AXI_transactor->RRESP(M17_AXI_rresp);
    mp_M17_AXI_transactor->RVALID(M17_AXI_rvalid);
    mp_M17_AXI_transactor->RREADY(M17_AXI_rready);
    mp_M17_AXI_transactor->CLK(aclk);
    mp_M17_AXI_transactor->RST(aresetn);

    // M17_AXI' transactor sockets

    mp_impl->M17_AXI_tlm_aximm_read_socket->bind(*(mp_M17_AXI_transactor->rd_socket));
    mp_impl->M17_AXI_tlm_aximm_write_socket->bind(*(mp_M17_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M18_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M18_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M18_AXI' transactor parameters
    xsc::common_cpp::properties M18_AXI_transactor_param_props;
    M18_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M18_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M18_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M18_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M18_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M18_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M18_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M18_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M18_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M18_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M18_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M18_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M18_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M18_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M18_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M18_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M18_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M18_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M18_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M18_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M18_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M18_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M18_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M18_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M18_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M18_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M18_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M18_AXI_transactor", M18_AXI_transactor_param_props);

    // M18_AXI' transactor ports

    mp_M18_AXI_transactor->AWADDR(M18_AXI_awaddr);
    mp_M18_AXI_transactor->AWPROT(M18_AXI_awprot);
    mp_M18_AXI_transactor->AWVALID(M18_AXI_awvalid);
    mp_M18_AXI_transactor->AWREADY(M18_AXI_awready);
    mp_M18_AXI_transactor->WDATA(M18_AXI_wdata);
    mp_M18_AXI_transactor->WSTRB(M18_AXI_wstrb);
    mp_M18_AXI_transactor->WVALID(M18_AXI_wvalid);
    mp_M18_AXI_transactor->WREADY(M18_AXI_wready);
    mp_M18_AXI_transactor->BRESP(M18_AXI_bresp);
    mp_M18_AXI_transactor->BVALID(M18_AXI_bvalid);
    mp_M18_AXI_transactor->BREADY(M18_AXI_bready);
    mp_M18_AXI_transactor->ARADDR(M18_AXI_araddr);
    mp_M18_AXI_transactor->ARPROT(M18_AXI_arprot);
    mp_M18_AXI_transactor->ARVALID(M18_AXI_arvalid);
    mp_M18_AXI_transactor->ARREADY(M18_AXI_arready);
    mp_M18_AXI_transactor->RDATA(M18_AXI_rdata);
    mp_M18_AXI_transactor->RRESP(M18_AXI_rresp);
    mp_M18_AXI_transactor->RVALID(M18_AXI_rvalid);
    mp_M18_AXI_transactor->RREADY(M18_AXI_rready);
    mp_M18_AXI_transactor->CLK(aclk);
    mp_M18_AXI_transactor->RST(aresetn);

    // M18_AXI' transactor sockets

    mp_impl->M18_AXI_tlm_aximm_read_socket->bind(*(mp_M18_AXI_transactor->rd_socket));
    mp_impl->M18_AXI_tlm_aximm_write_socket->bind(*(mp_M18_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M19_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M19_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M19_AXI' transactor parameters
    xsc::common_cpp::properties M19_AXI_transactor_param_props;
    M19_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M19_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M19_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M19_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M19_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M19_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M19_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M19_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M19_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M19_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M19_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M19_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M19_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M19_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M19_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M19_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M19_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M19_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M19_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M19_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M19_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M19_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M19_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M19_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M19_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M19_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M19_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M19_AXI_transactor", M19_AXI_transactor_param_props);

    // M19_AXI' transactor ports

    mp_M19_AXI_transactor->AWADDR(M19_AXI_awaddr);
    mp_M19_AXI_transactor->AWPROT(M19_AXI_awprot);
    mp_M19_AXI_transactor->AWVALID(M19_AXI_awvalid);
    mp_M19_AXI_transactor->AWREADY(M19_AXI_awready);
    mp_M19_AXI_transactor->WDATA(M19_AXI_wdata);
    mp_M19_AXI_transactor->WSTRB(M19_AXI_wstrb);
    mp_M19_AXI_transactor->WVALID(M19_AXI_wvalid);
    mp_M19_AXI_transactor->WREADY(M19_AXI_wready);
    mp_M19_AXI_transactor->BRESP(M19_AXI_bresp);
    mp_M19_AXI_transactor->BVALID(M19_AXI_bvalid);
    mp_M19_AXI_transactor->BREADY(M19_AXI_bready);
    mp_M19_AXI_transactor->ARADDR(M19_AXI_araddr);
    mp_M19_AXI_transactor->ARPROT(M19_AXI_arprot);
    mp_M19_AXI_transactor->ARVALID(M19_AXI_arvalid);
    mp_M19_AXI_transactor->ARREADY(M19_AXI_arready);
    mp_M19_AXI_transactor->RDATA(M19_AXI_rdata);
    mp_M19_AXI_transactor->RRESP(M19_AXI_rresp);
    mp_M19_AXI_transactor->RVALID(M19_AXI_rvalid);
    mp_M19_AXI_transactor->RREADY(M19_AXI_rready);
    mp_M19_AXI_transactor->CLK(aclk);
    mp_M19_AXI_transactor->RST(aresetn);

    // M19_AXI' transactor sockets

    mp_impl->M19_AXI_tlm_aximm_read_socket->bind(*(mp_M19_AXI_transactor->rd_socket));
    mp_impl->M19_AXI_tlm_aximm_write_socket->bind(*(mp_M19_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M20_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M20_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M20_AXI' transactor parameters
    xsc::common_cpp::properties M20_AXI_transactor_param_props;
    M20_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M20_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M20_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M20_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M20_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M20_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M20_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M20_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M20_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M20_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M20_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M20_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M20_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M20_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M20_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M20_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M20_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M20_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M20_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M20_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M20_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M20_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M20_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M20_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M20_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M20_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M20_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M20_AXI_transactor", M20_AXI_transactor_param_props);

    // M20_AXI' transactor ports

    mp_M20_AXI_transactor->AWADDR(M20_AXI_awaddr);
    mp_M20_AXI_transactor->AWPROT(M20_AXI_awprot);
    mp_M20_AXI_transactor->AWVALID(M20_AXI_awvalid);
    mp_M20_AXI_transactor->AWREADY(M20_AXI_awready);
    mp_M20_AXI_transactor->WDATA(M20_AXI_wdata);
    mp_M20_AXI_transactor->WSTRB(M20_AXI_wstrb);
    mp_M20_AXI_transactor->WVALID(M20_AXI_wvalid);
    mp_M20_AXI_transactor->WREADY(M20_AXI_wready);
    mp_M20_AXI_transactor->BRESP(M20_AXI_bresp);
    mp_M20_AXI_transactor->BVALID(M20_AXI_bvalid);
    mp_M20_AXI_transactor->BREADY(M20_AXI_bready);
    mp_M20_AXI_transactor->ARADDR(M20_AXI_araddr);
    mp_M20_AXI_transactor->ARPROT(M20_AXI_arprot);
    mp_M20_AXI_transactor->ARVALID(M20_AXI_arvalid);
    mp_M20_AXI_transactor->ARREADY(M20_AXI_arready);
    mp_M20_AXI_transactor->RDATA(M20_AXI_rdata);
    mp_M20_AXI_transactor->RRESP(M20_AXI_rresp);
    mp_M20_AXI_transactor->RVALID(M20_AXI_rvalid);
    mp_M20_AXI_transactor->RREADY(M20_AXI_rready);
    mp_M20_AXI_transactor->CLK(aclk);
    mp_M20_AXI_transactor->RST(aresetn);

    // M20_AXI' transactor sockets

    mp_impl->M20_AXI_tlm_aximm_read_socket->bind(*(mp_M20_AXI_transactor->rd_socket));
    mp_impl->M20_AXI_tlm_aximm_write_socket->bind(*(mp_M20_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M21_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M21_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M21_AXI' transactor parameters
    xsc::common_cpp::properties M21_AXI_transactor_param_props;
    M21_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M21_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M21_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M21_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M21_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M21_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M21_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M21_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M21_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M21_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M21_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M21_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M21_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M21_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M21_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M21_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M21_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M21_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M21_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M21_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M21_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M21_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M21_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M21_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M21_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M21_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M21_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M21_AXI_transactor", M21_AXI_transactor_param_props);

    // M21_AXI' transactor ports

    mp_M21_AXI_transactor->AWADDR(M21_AXI_awaddr);
    mp_M21_AXI_transactor->AWPROT(M21_AXI_awprot);
    mp_M21_AXI_transactor->AWVALID(M21_AXI_awvalid);
    mp_M21_AXI_transactor->AWREADY(M21_AXI_awready);
    mp_M21_AXI_transactor->WDATA(M21_AXI_wdata);
    mp_M21_AXI_transactor->WSTRB(M21_AXI_wstrb);
    mp_M21_AXI_transactor->WVALID(M21_AXI_wvalid);
    mp_M21_AXI_transactor->WREADY(M21_AXI_wready);
    mp_M21_AXI_transactor->BRESP(M21_AXI_bresp);
    mp_M21_AXI_transactor->BVALID(M21_AXI_bvalid);
    mp_M21_AXI_transactor->BREADY(M21_AXI_bready);
    mp_M21_AXI_transactor->ARADDR(M21_AXI_araddr);
    mp_M21_AXI_transactor->ARPROT(M21_AXI_arprot);
    mp_M21_AXI_transactor->ARVALID(M21_AXI_arvalid);
    mp_M21_AXI_transactor->ARREADY(M21_AXI_arready);
    mp_M21_AXI_transactor->RDATA(M21_AXI_rdata);
    mp_M21_AXI_transactor->RRESP(M21_AXI_rresp);
    mp_M21_AXI_transactor->RVALID(M21_AXI_rvalid);
    mp_M21_AXI_transactor->RREADY(M21_AXI_rready);
    mp_M21_AXI_transactor->CLK(aclk);
    mp_M21_AXI_transactor->RST(aresetn);

    // M21_AXI' transactor sockets

    mp_impl->M21_AXI_tlm_aximm_read_socket->bind(*(mp_M21_AXI_transactor->rd_socket));
    mp_impl->M21_AXI_tlm_aximm_write_socket->bind(*(mp_M21_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M22_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M22_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M22_AXI' transactor parameters
    xsc::common_cpp::properties M22_AXI_transactor_param_props;
    M22_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M22_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M22_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M22_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M22_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M22_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M22_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M22_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M22_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M22_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M22_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M22_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M22_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M22_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M22_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M22_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M22_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M22_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M22_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M22_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M22_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M22_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M22_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M22_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M22_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M22_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M22_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M22_AXI_transactor", M22_AXI_transactor_param_props);

    // M22_AXI' transactor ports

    mp_M22_AXI_transactor->AWADDR(M22_AXI_awaddr);
    mp_M22_AXI_transactor->AWPROT(M22_AXI_awprot);
    mp_M22_AXI_transactor->AWVALID(M22_AXI_awvalid);
    mp_M22_AXI_transactor->AWREADY(M22_AXI_awready);
    mp_M22_AXI_transactor->WDATA(M22_AXI_wdata);
    mp_M22_AXI_transactor->WSTRB(M22_AXI_wstrb);
    mp_M22_AXI_transactor->WVALID(M22_AXI_wvalid);
    mp_M22_AXI_transactor->WREADY(M22_AXI_wready);
    mp_M22_AXI_transactor->BRESP(M22_AXI_bresp);
    mp_M22_AXI_transactor->BVALID(M22_AXI_bvalid);
    mp_M22_AXI_transactor->BREADY(M22_AXI_bready);
    mp_M22_AXI_transactor->ARADDR(M22_AXI_araddr);
    mp_M22_AXI_transactor->ARPROT(M22_AXI_arprot);
    mp_M22_AXI_transactor->ARVALID(M22_AXI_arvalid);
    mp_M22_AXI_transactor->ARREADY(M22_AXI_arready);
    mp_M22_AXI_transactor->RDATA(M22_AXI_rdata);
    mp_M22_AXI_transactor->RRESP(M22_AXI_rresp);
    mp_M22_AXI_transactor->RVALID(M22_AXI_rvalid);
    mp_M22_AXI_transactor->RREADY(M22_AXI_rready);
    mp_M22_AXI_transactor->CLK(aclk);
    mp_M22_AXI_transactor->RST(aresetn);

    // M22_AXI' transactor sockets

    mp_impl->M22_AXI_tlm_aximm_read_socket->bind(*(mp_M22_AXI_transactor->rd_socket));
    mp_impl->M22_AXI_tlm_aximm_write_socket->bind(*(mp_M22_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M23_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M23_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M23_AXI' transactor parameters
    xsc::common_cpp::properties M23_AXI_transactor_param_props;
    M23_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M23_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M23_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M23_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M23_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M23_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M23_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M23_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M23_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M23_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M23_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M23_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M23_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M23_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M23_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M23_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M23_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M23_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M23_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M23_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M23_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M23_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M23_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M23_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M23_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M23_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M23_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M23_AXI_transactor", M23_AXI_transactor_param_props);

    // M23_AXI' transactor ports

    mp_M23_AXI_transactor->AWADDR(M23_AXI_awaddr);
    mp_M23_AXI_transactor->AWPROT(M23_AXI_awprot);
    mp_M23_AXI_transactor->AWVALID(M23_AXI_awvalid);
    mp_M23_AXI_transactor->AWREADY(M23_AXI_awready);
    mp_M23_AXI_transactor->WDATA(M23_AXI_wdata);
    mp_M23_AXI_transactor->WSTRB(M23_AXI_wstrb);
    mp_M23_AXI_transactor->WVALID(M23_AXI_wvalid);
    mp_M23_AXI_transactor->WREADY(M23_AXI_wready);
    mp_M23_AXI_transactor->BRESP(M23_AXI_bresp);
    mp_M23_AXI_transactor->BVALID(M23_AXI_bvalid);
    mp_M23_AXI_transactor->BREADY(M23_AXI_bready);
    mp_M23_AXI_transactor->ARADDR(M23_AXI_araddr);
    mp_M23_AXI_transactor->ARPROT(M23_AXI_arprot);
    mp_M23_AXI_transactor->ARVALID(M23_AXI_arvalid);
    mp_M23_AXI_transactor->ARREADY(M23_AXI_arready);
    mp_M23_AXI_transactor->RDATA(M23_AXI_rdata);
    mp_M23_AXI_transactor->RRESP(M23_AXI_rresp);
    mp_M23_AXI_transactor->RVALID(M23_AXI_rvalid);
    mp_M23_AXI_transactor->RREADY(M23_AXI_rready);
    mp_M23_AXI_transactor->CLK(aclk);
    mp_M23_AXI_transactor->RST(aresetn);

    // M23_AXI' transactor sockets

    mp_impl->M23_AXI_tlm_aximm_read_socket->bind(*(mp_M23_AXI_transactor->rd_socket));
    mp_impl->M23_AXI_tlm_aximm_write_socket->bind(*(mp_M23_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M24_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M24_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M24_AXI' transactor parameters
    xsc::common_cpp::properties M24_AXI_transactor_param_props;
    M24_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M24_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M24_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M24_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M24_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M24_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M24_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M24_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M24_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M24_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M24_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M24_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M24_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M24_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M24_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M24_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M24_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M24_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M24_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M24_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M24_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M24_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M24_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M24_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M24_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M24_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M24_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M24_AXI_transactor", M24_AXI_transactor_param_props);

    // M24_AXI' transactor ports

    mp_M24_AXI_transactor->AWADDR(M24_AXI_awaddr);
    mp_M24_AXI_transactor->AWPROT(M24_AXI_awprot);
    mp_M24_AXI_transactor->AWVALID(M24_AXI_awvalid);
    mp_M24_AXI_transactor->AWREADY(M24_AXI_awready);
    mp_M24_AXI_transactor->WDATA(M24_AXI_wdata);
    mp_M24_AXI_transactor->WSTRB(M24_AXI_wstrb);
    mp_M24_AXI_transactor->WVALID(M24_AXI_wvalid);
    mp_M24_AXI_transactor->WREADY(M24_AXI_wready);
    mp_M24_AXI_transactor->BRESP(M24_AXI_bresp);
    mp_M24_AXI_transactor->BVALID(M24_AXI_bvalid);
    mp_M24_AXI_transactor->BREADY(M24_AXI_bready);
    mp_M24_AXI_transactor->ARADDR(M24_AXI_araddr);
    mp_M24_AXI_transactor->ARPROT(M24_AXI_arprot);
    mp_M24_AXI_transactor->ARVALID(M24_AXI_arvalid);
    mp_M24_AXI_transactor->ARREADY(M24_AXI_arready);
    mp_M24_AXI_transactor->RDATA(M24_AXI_rdata);
    mp_M24_AXI_transactor->RRESP(M24_AXI_rresp);
    mp_M24_AXI_transactor->RVALID(M24_AXI_rvalid);
    mp_M24_AXI_transactor->RREADY(M24_AXI_rready);
    mp_M24_AXI_transactor->CLK(aclk);
    mp_M24_AXI_transactor->RST(aresetn);

    // M24_AXI' transactor sockets

    mp_impl->M24_AXI_tlm_aximm_read_socket->bind(*(mp_M24_AXI_transactor->rd_socket));
    mp_impl->M24_AXI_tlm_aximm_write_socket->bind(*(mp_M24_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M25_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M25_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M25_AXI' transactor parameters
    xsc::common_cpp::properties M25_AXI_transactor_param_props;
    M25_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M25_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M25_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M25_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M25_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M25_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M25_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M25_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M25_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M25_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M25_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M25_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M25_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M25_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M25_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M25_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M25_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M25_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M25_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M25_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M25_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M25_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M25_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M25_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M25_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M25_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M25_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M25_AXI_transactor", M25_AXI_transactor_param_props);

    // M25_AXI' transactor ports

    mp_M25_AXI_transactor->AWADDR(M25_AXI_awaddr);
    mp_M25_AXI_transactor->AWPROT(M25_AXI_awprot);
    mp_M25_AXI_transactor->AWVALID(M25_AXI_awvalid);
    mp_M25_AXI_transactor->AWREADY(M25_AXI_awready);
    mp_M25_AXI_transactor->WDATA(M25_AXI_wdata);
    mp_M25_AXI_transactor->WSTRB(M25_AXI_wstrb);
    mp_M25_AXI_transactor->WVALID(M25_AXI_wvalid);
    mp_M25_AXI_transactor->WREADY(M25_AXI_wready);
    mp_M25_AXI_transactor->BRESP(M25_AXI_bresp);
    mp_M25_AXI_transactor->BVALID(M25_AXI_bvalid);
    mp_M25_AXI_transactor->BREADY(M25_AXI_bready);
    mp_M25_AXI_transactor->ARADDR(M25_AXI_araddr);
    mp_M25_AXI_transactor->ARPROT(M25_AXI_arprot);
    mp_M25_AXI_transactor->ARVALID(M25_AXI_arvalid);
    mp_M25_AXI_transactor->ARREADY(M25_AXI_arready);
    mp_M25_AXI_transactor->RDATA(M25_AXI_rdata);
    mp_M25_AXI_transactor->RRESP(M25_AXI_rresp);
    mp_M25_AXI_transactor->RVALID(M25_AXI_rvalid);
    mp_M25_AXI_transactor->RREADY(M25_AXI_rready);
    mp_M25_AXI_transactor->CLK(aclk);
    mp_M25_AXI_transactor->RST(aresetn);

    // M25_AXI' transactor sockets

    mp_impl->M25_AXI_tlm_aximm_read_socket->bind(*(mp_M25_AXI_transactor->rd_socket));
    mp_impl->M25_AXI_tlm_aximm_write_socket->bind(*(mp_M25_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M26_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M26_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M26_AXI' transactor parameters
    xsc::common_cpp::properties M26_AXI_transactor_param_props;
    M26_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M26_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M26_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M26_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M26_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M26_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M26_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M26_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M26_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M26_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M26_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M26_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M26_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M26_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M26_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M26_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M26_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M26_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M26_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M26_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M26_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M26_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M26_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M26_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M26_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M26_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M26_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M26_AXI_transactor", M26_AXI_transactor_param_props);

    // M26_AXI' transactor ports

    mp_M26_AXI_transactor->AWADDR(M26_AXI_awaddr);
    mp_M26_AXI_transactor->AWPROT(M26_AXI_awprot);
    mp_M26_AXI_transactor->AWVALID(M26_AXI_awvalid);
    mp_M26_AXI_transactor->AWREADY(M26_AXI_awready);
    mp_M26_AXI_transactor->WDATA(M26_AXI_wdata);
    mp_M26_AXI_transactor->WSTRB(M26_AXI_wstrb);
    mp_M26_AXI_transactor->WVALID(M26_AXI_wvalid);
    mp_M26_AXI_transactor->WREADY(M26_AXI_wready);
    mp_M26_AXI_transactor->BRESP(M26_AXI_bresp);
    mp_M26_AXI_transactor->BVALID(M26_AXI_bvalid);
    mp_M26_AXI_transactor->BREADY(M26_AXI_bready);
    mp_M26_AXI_transactor->ARADDR(M26_AXI_araddr);
    mp_M26_AXI_transactor->ARPROT(M26_AXI_arprot);
    mp_M26_AXI_transactor->ARVALID(M26_AXI_arvalid);
    mp_M26_AXI_transactor->ARREADY(M26_AXI_arready);
    mp_M26_AXI_transactor->RDATA(M26_AXI_rdata);
    mp_M26_AXI_transactor->RRESP(M26_AXI_rresp);
    mp_M26_AXI_transactor->RVALID(M26_AXI_rvalid);
    mp_M26_AXI_transactor->RREADY(M26_AXI_rready);
    mp_M26_AXI_transactor->CLK(aclk);
    mp_M26_AXI_transactor->RST(aresetn);

    // M26_AXI' transactor sockets

    mp_impl->M26_AXI_tlm_aximm_read_socket->bind(*(mp_M26_AXI_transactor->rd_socket));
    mp_impl->M26_AXI_tlm_aximm_write_socket->bind(*(mp_M26_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M27_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M27_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M27_AXI' transactor parameters
    xsc::common_cpp::properties M27_AXI_transactor_param_props;
    M27_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M27_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M27_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M27_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M27_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M27_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M27_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M27_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M27_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M27_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M27_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M27_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M27_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M27_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M27_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M27_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M27_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M27_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M27_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M27_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M27_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M27_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M27_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M27_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M27_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M27_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M27_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M27_AXI_transactor", M27_AXI_transactor_param_props);

    // M27_AXI' transactor ports

    mp_M27_AXI_transactor->AWADDR(M27_AXI_awaddr);
    mp_M27_AXI_transactor->AWPROT(M27_AXI_awprot);
    mp_M27_AXI_transactor->AWVALID(M27_AXI_awvalid);
    mp_M27_AXI_transactor->AWREADY(M27_AXI_awready);
    mp_M27_AXI_transactor->WDATA(M27_AXI_wdata);
    mp_M27_AXI_transactor->WSTRB(M27_AXI_wstrb);
    mp_M27_AXI_transactor->WVALID(M27_AXI_wvalid);
    mp_M27_AXI_transactor->WREADY(M27_AXI_wready);
    mp_M27_AXI_transactor->BRESP(M27_AXI_bresp);
    mp_M27_AXI_transactor->BVALID(M27_AXI_bvalid);
    mp_M27_AXI_transactor->BREADY(M27_AXI_bready);
    mp_M27_AXI_transactor->ARADDR(M27_AXI_araddr);
    mp_M27_AXI_transactor->ARPROT(M27_AXI_arprot);
    mp_M27_AXI_transactor->ARVALID(M27_AXI_arvalid);
    mp_M27_AXI_transactor->ARREADY(M27_AXI_arready);
    mp_M27_AXI_transactor->RDATA(M27_AXI_rdata);
    mp_M27_AXI_transactor->RRESP(M27_AXI_rresp);
    mp_M27_AXI_transactor->RVALID(M27_AXI_rvalid);
    mp_M27_AXI_transactor->RREADY(M27_AXI_rready);
    mp_M27_AXI_transactor->CLK(aclk);
    mp_M27_AXI_transactor->RST(aresetn);

    // M27_AXI' transactor sockets

    mp_impl->M27_AXI_tlm_aximm_read_socket->bind(*(mp_M27_AXI_transactor->rd_socket));
    mp_impl->M27_AXI_tlm_aximm_write_socket->bind(*(mp_M27_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M28_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M28_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M28_AXI' transactor parameters
    xsc::common_cpp::properties M28_AXI_transactor_param_props;
    M28_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M28_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M28_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M28_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M28_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M28_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M28_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M28_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M28_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M28_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M28_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M28_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M28_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M28_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M28_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M28_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M28_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M28_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M28_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M28_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M28_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M28_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M28_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M28_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M28_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M28_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M28_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M28_AXI_transactor", M28_AXI_transactor_param_props);

    // M28_AXI' transactor ports

    mp_M28_AXI_transactor->AWADDR(M28_AXI_awaddr);
    mp_M28_AXI_transactor->AWPROT(M28_AXI_awprot);
    mp_M28_AXI_transactor->AWVALID(M28_AXI_awvalid);
    mp_M28_AXI_transactor->AWREADY(M28_AXI_awready);
    mp_M28_AXI_transactor->WDATA(M28_AXI_wdata);
    mp_M28_AXI_transactor->WSTRB(M28_AXI_wstrb);
    mp_M28_AXI_transactor->WVALID(M28_AXI_wvalid);
    mp_M28_AXI_transactor->WREADY(M28_AXI_wready);
    mp_M28_AXI_transactor->BRESP(M28_AXI_bresp);
    mp_M28_AXI_transactor->BVALID(M28_AXI_bvalid);
    mp_M28_AXI_transactor->BREADY(M28_AXI_bready);
    mp_M28_AXI_transactor->ARADDR(M28_AXI_araddr);
    mp_M28_AXI_transactor->ARPROT(M28_AXI_arprot);
    mp_M28_AXI_transactor->ARVALID(M28_AXI_arvalid);
    mp_M28_AXI_transactor->ARREADY(M28_AXI_arready);
    mp_M28_AXI_transactor->RDATA(M28_AXI_rdata);
    mp_M28_AXI_transactor->RRESP(M28_AXI_rresp);
    mp_M28_AXI_transactor->RVALID(M28_AXI_rvalid);
    mp_M28_AXI_transactor->RREADY(M28_AXI_rready);
    mp_M28_AXI_transactor->CLK(aclk);
    mp_M28_AXI_transactor->RST(aresetn);

    // M28_AXI' transactor sockets

    mp_impl->M28_AXI_tlm_aximm_read_socket->bind(*(mp_M28_AXI_transactor->rd_socket));
    mp_impl->M28_AXI_tlm_aximm_write_socket->bind(*(mp_M28_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M29_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M29_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M29_AXI' transactor parameters
    xsc::common_cpp::properties M29_AXI_transactor_param_props;
    M29_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M29_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M29_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M29_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M29_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M29_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M29_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M29_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M29_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M29_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M29_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M29_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M29_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M29_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M29_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M29_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M29_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M29_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M29_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M29_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M29_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M29_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M29_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M29_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M29_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M29_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M29_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M29_AXI_transactor", M29_AXI_transactor_param_props);

    // M29_AXI' transactor ports

    mp_M29_AXI_transactor->AWADDR(M29_AXI_awaddr);
    mp_M29_AXI_transactor->AWPROT(M29_AXI_awprot);
    mp_M29_AXI_transactor->AWVALID(M29_AXI_awvalid);
    mp_M29_AXI_transactor->AWREADY(M29_AXI_awready);
    mp_M29_AXI_transactor->WDATA(M29_AXI_wdata);
    mp_M29_AXI_transactor->WSTRB(M29_AXI_wstrb);
    mp_M29_AXI_transactor->WVALID(M29_AXI_wvalid);
    mp_M29_AXI_transactor->WREADY(M29_AXI_wready);
    mp_M29_AXI_transactor->BRESP(M29_AXI_bresp);
    mp_M29_AXI_transactor->BVALID(M29_AXI_bvalid);
    mp_M29_AXI_transactor->BREADY(M29_AXI_bready);
    mp_M29_AXI_transactor->ARADDR(M29_AXI_araddr);
    mp_M29_AXI_transactor->ARPROT(M29_AXI_arprot);
    mp_M29_AXI_transactor->ARVALID(M29_AXI_arvalid);
    mp_M29_AXI_transactor->ARREADY(M29_AXI_arready);
    mp_M29_AXI_transactor->RDATA(M29_AXI_rdata);
    mp_M29_AXI_transactor->RRESP(M29_AXI_rresp);
    mp_M29_AXI_transactor->RVALID(M29_AXI_rvalid);
    mp_M29_AXI_transactor->RREADY(M29_AXI_rready);
    mp_M29_AXI_transactor->CLK(aclk);
    mp_M29_AXI_transactor->RST(aresetn);

    // M29_AXI' transactor sockets

    mp_impl->M29_AXI_tlm_aximm_read_socket->bind(*(mp_M29_AXI_transactor->rd_socket));
    mp_impl->M29_AXI_tlm_aximm_write_socket->bind(*(mp_M29_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M30_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M30_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M30_AXI' transactor parameters
    xsc::common_cpp::properties M30_AXI_transactor_param_props;
    M30_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M30_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M30_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M30_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M30_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M30_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M30_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M30_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M30_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M30_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M30_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M30_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M30_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M30_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M30_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M30_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M30_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M30_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M30_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M30_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M30_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M30_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M30_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M30_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M30_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M30_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M30_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M30_AXI_transactor", M30_AXI_transactor_param_props);

    // M30_AXI' transactor ports

    mp_M30_AXI_transactor->AWADDR(M30_AXI_awaddr);
    mp_M30_AXI_transactor->AWPROT(M30_AXI_awprot);
    mp_M30_AXI_transactor->AWVALID(M30_AXI_awvalid);
    mp_M30_AXI_transactor->AWREADY(M30_AXI_awready);
    mp_M30_AXI_transactor->WDATA(M30_AXI_wdata);
    mp_M30_AXI_transactor->WSTRB(M30_AXI_wstrb);
    mp_M30_AXI_transactor->WVALID(M30_AXI_wvalid);
    mp_M30_AXI_transactor->WREADY(M30_AXI_wready);
    mp_M30_AXI_transactor->BRESP(M30_AXI_bresp);
    mp_M30_AXI_transactor->BVALID(M30_AXI_bvalid);
    mp_M30_AXI_transactor->BREADY(M30_AXI_bready);
    mp_M30_AXI_transactor->ARADDR(M30_AXI_araddr);
    mp_M30_AXI_transactor->ARPROT(M30_AXI_arprot);
    mp_M30_AXI_transactor->ARVALID(M30_AXI_arvalid);
    mp_M30_AXI_transactor->ARREADY(M30_AXI_arready);
    mp_M30_AXI_transactor->RDATA(M30_AXI_rdata);
    mp_M30_AXI_transactor->RRESP(M30_AXI_rresp);
    mp_M30_AXI_transactor->RVALID(M30_AXI_rvalid);
    mp_M30_AXI_transactor->RREADY(M30_AXI_rready);
    mp_M30_AXI_transactor->CLK(aclk);
    mp_M30_AXI_transactor->RST(aresetn);

    // M30_AXI' transactor sockets

    mp_impl->M30_AXI_tlm_aximm_read_socket->bind(*(mp_M30_AXI_transactor->rd_socket));
    mp_impl->M30_AXI_tlm_aximm_write_socket->bind(*(mp_M30_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M31_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M31_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M31_AXI' transactor parameters
    xsc::common_cpp::properties M31_AXI_transactor_param_props;
    M31_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M31_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M31_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M31_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M31_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M31_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M31_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M31_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M31_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M31_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M31_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M31_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M31_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M31_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M31_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M31_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M31_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M31_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M31_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M31_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M31_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M31_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M31_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M31_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M31_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M31_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M31_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M31_AXI_transactor", M31_AXI_transactor_param_props);

    // M31_AXI' transactor ports

    mp_M31_AXI_transactor->AWADDR(M31_AXI_awaddr);
    mp_M31_AXI_transactor->AWPROT(M31_AXI_awprot);
    mp_M31_AXI_transactor->AWVALID(M31_AXI_awvalid);
    mp_M31_AXI_transactor->AWREADY(M31_AXI_awready);
    mp_M31_AXI_transactor->WDATA(M31_AXI_wdata);
    mp_M31_AXI_transactor->WSTRB(M31_AXI_wstrb);
    mp_M31_AXI_transactor->WVALID(M31_AXI_wvalid);
    mp_M31_AXI_transactor->WREADY(M31_AXI_wready);
    mp_M31_AXI_transactor->BRESP(M31_AXI_bresp);
    mp_M31_AXI_transactor->BVALID(M31_AXI_bvalid);
    mp_M31_AXI_transactor->BREADY(M31_AXI_bready);
    mp_M31_AXI_transactor->ARADDR(M31_AXI_araddr);
    mp_M31_AXI_transactor->ARPROT(M31_AXI_arprot);
    mp_M31_AXI_transactor->ARVALID(M31_AXI_arvalid);
    mp_M31_AXI_transactor->ARREADY(M31_AXI_arready);
    mp_M31_AXI_transactor->RDATA(M31_AXI_rdata);
    mp_M31_AXI_transactor->RRESP(M31_AXI_rresp);
    mp_M31_AXI_transactor->RVALID(M31_AXI_rvalid);
    mp_M31_AXI_transactor->RREADY(M31_AXI_rready);
    mp_M31_AXI_transactor->CLK(aclk);
    mp_M31_AXI_transactor->RST(aresetn);

    // M31_AXI' transactor sockets

    mp_impl->M31_AXI_tlm_aximm_read_socket->bind(*(mp_M31_AXI_transactor->rd_socket));
    mp_impl->M31_AXI_tlm_aximm_write_socket->bind(*(mp_M31_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M32_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M32_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M32_AXI' transactor parameters
    xsc::common_cpp::properties M32_AXI_transactor_param_props;
    M32_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M32_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M32_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M32_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M32_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M32_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M32_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M32_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M32_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M32_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M32_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M32_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M32_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M32_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M32_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M32_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M32_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M32_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M32_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M32_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M32_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M32_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M32_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M32_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M32_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M32_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M32_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M32_AXI_transactor", M32_AXI_transactor_param_props);

    // M32_AXI' transactor ports

    mp_M32_AXI_transactor->AWADDR(M32_AXI_awaddr);
    mp_M32_AXI_transactor->AWPROT(M32_AXI_awprot);
    mp_M32_AXI_transactor->AWVALID(M32_AXI_awvalid);
    mp_M32_AXI_transactor->AWREADY(M32_AXI_awready);
    mp_M32_AXI_transactor->WDATA(M32_AXI_wdata);
    mp_M32_AXI_transactor->WSTRB(M32_AXI_wstrb);
    mp_M32_AXI_transactor->WVALID(M32_AXI_wvalid);
    mp_M32_AXI_transactor->WREADY(M32_AXI_wready);
    mp_M32_AXI_transactor->BRESP(M32_AXI_bresp);
    mp_M32_AXI_transactor->BVALID(M32_AXI_bvalid);
    mp_M32_AXI_transactor->BREADY(M32_AXI_bready);
    mp_M32_AXI_transactor->ARADDR(M32_AXI_araddr);
    mp_M32_AXI_transactor->ARPROT(M32_AXI_arprot);
    mp_M32_AXI_transactor->ARVALID(M32_AXI_arvalid);
    mp_M32_AXI_transactor->ARREADY(M32_AXI_arready);
    mp_M32_AXI_transactor->RDATA(M32_AXI_rdata);
    mp_M32_AXI_transactor->RRESP(M32_AXI_rresp);
    mp_M32_AXI_transactor->RVALID(M32_AXI_rvalid);
    mp_M32_AXI_transactor->RREADY(M32_AXI_rready);
    mp_M32_AXI_transactor->CLK(aclk);
    mp_M32_AXI_transactor->RST(aresetn);

    // M32_AXI' transactor sockets

    mp_impl->M32_AXI_tlm_aximm_read_socket->bind(*(mp_M32_AXI_transactor->rd_socket));
    mp_impl->M32_AXI_tlm_aximm_write_socket->bind(*(mp_M32_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M33_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M33_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M33_AXI' transactor parameters
    xsc::common_cpp::properties M33_AXI_transactor_param_props;
    M33_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M33_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M33_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M33_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M33_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M33_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M33_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M33_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M33_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M33_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M33_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M33_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M33_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M33_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M33_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M33_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M33_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M33_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M33_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M33_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M33_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M33_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M33_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M33_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M33_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M33_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M33_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M33_AXI_transactor", M33_AXI_transactor_param_props);

    // M33_AXI' transactor ports

    mp_M33_AXI_transactor->AWADDR(M33_AXI_awaddr);
    mp_M33_AXI_transactor->AWPROT(M33_AXI_awprot);
    mp_M33_AXI_transactor->AWVALID(M33_AXI_awvalid);
    mp_M33_AXI_transactor->AWREADY(M33_AXI_awready);
    mp_M33_AXI_transactor->WDATA(M33_AXI_wdata);
    mp_M33_AXI_transactor->WSTRB(M33_AXI_wstrb);
    mp_M33_AXI_transactor->WVALID(M33_AXI_wvalid);
    mp_M33_AXI_transactor->WREADY(M33_AXI_wready);
    mp_M33_AXI_transactor->BRESP(M33_AXI_bresp);
    mp_M33_AXI_transactor->BVALID(M33_AXI_bvalid);
    mp_M33_AXI_transactor->BREADY(M33_AXI_bready);
    mp_M33_AXI_transactor->ARADDR(M33_AXI_araddr);
    mp_M33_AXI_transactor->ARPROT(M33_AXI_arprot);
    mp_M33_AXI_transactor->ARVALID(M33_AXI_arvalid);
    mp_M33_AXI_transactor->ARREADY(M33_AXI_arready);
    mp_M33_AXI_transactor->RDATA(M33_AXI_rdata);
    mp_M33_AXI_transactor->RRESP(M33_AXI_rresp);
    mp_M33_AXI_transactor->RVALID(M33_AXI_rvalid);
    mp_M33_AXI_transactor->RREADY(M33_AXI_rready);
    mp_M33_AXI_transactor->CLK(aclk);
    mp_M33_AXI_transactor->RST(aresetn);

    // M33_AXI' transactor sockets

    mp_impl->M33_AXI_tlm_aximm_read_socket->bind(*(mp_M33_AXI_transactor->rd_socket));
    mp_impl->M33_AXI_tlm_aximm_write_socket->bind(*(mp_M33_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M34_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M34_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M34_AXI' transactor parameters
    xsc::common_cpp::properties M34_AXI_transactor_param_props;
    M34_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M34_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M34_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M34_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M34_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M34_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M34_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M34_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M34_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M34_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M34_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M34_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M34_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M34_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M34_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M34_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M34_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M34_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M34_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M34_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M34_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M34_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M34_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M34_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M34_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M34_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M34_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M34_AXI_transactor", M34_AXI_transactor_param_props);

    // M34_AXI' transactor ports

    mp_M34_AXI_transactor->AWADDR(M34_AXI_awaddr);
    mp_M34_AXI_transactor->AWPROT(M34_AXI_awprot);
    mp_M34_AXI_transactor->AWVALID(M34_AXI_awvalid);
    mp_M34_AXI_transactor->AWREADY(M34_AXI_awready);
    mp_M34_AXI_transactor->WDATA(M34_AXI_wdata);
    mp_M34_AXI_transactor->WSTRB(M34_AXI_wstrb);
    mp_M34_AXI_transactor->WVALID(M34_AXI_wvalid);
    mp_M34_AXI_transactor->WREADY(M34_AXI_wready);
    mp_M34_AXI_transactor->BRESP(M34_AXI_bresp);
    mp_M34_AXI_transactor->BVALID(M34_AXI_bvalid);
    mp_M34_AXI_transactor->BREADY(M34_AXI_bready);
    mp_M34_AXI_transactor->ARADDR(M34_AXI_araddr);
    mp_M34_AXI_transactor->ARPROT(M34_AXI_arprot);
    mp_M34_AXI_transactor->ARVALID(M34_AXI_arvalid);
    mp_M34_AXI_transactor->ARREADY(M34_AXI_arready);
    mp_M34_AXI_transactor->RDATA(M34_AXI_rdata);
    mp_M34_AXI_transactor->RRESP(M34_AXI_rresp);
    mp_M34_AXI_transactor->RVALID(M34_AXI_rvalid);
    mp_M34_AXI_transactor->RREADY(M34_AXI_rready);
    mp_M34_AXI_transactor->CLK(aclk);
    mp_M34_AXI_transactor->RST(aresetn);

    // M34_AXI' transactor sockets

    mp_impl->M34_AXI_tlm_aximm_read_socket->bind(*(mp_M34_AXI_transactor->rd_socket));
    mp_impl->M34_AXI_tlm_aximm_write_socket->bind(*(mp_M34_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M35_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M35_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M35_AXI' transactor parameters
    xsc::common_cpp::properties M35_AXI_transactor_param_props;
    M35_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M35_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M35_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M35_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M35_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M35_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M35_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M35_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M35_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M35_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M35_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M35_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M35_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M35_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M35_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M35_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M35_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M35_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M35_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M35_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M35_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M35_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M35_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M35_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M35_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M35_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M35_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M35_AXI_transactor", M35_AXI_transactor_param_props);

    // M35_AXI' transactor ports

    mp_M35_AXI_transactor->AWADDR(M35_AXI_awaddr);
    mp_M35_AXI_transactor->AWPROT(M35_AXI_awprot);
    mp_M35_AXI_transactor->AWVALID(M35_AXI_awvalid);
    mp_M35_AXI_transactor->AWREADY(M35_AXI_awready);
    mp_M35_AXI_transactor->WDATA(M35_AXI_wdata);
    mp_M35_AXI_transactor->WSTRB(M35_AXI_wstrb);
    mp_M35_AXI_transactor->WVALID(M35_AXI_wvalid);
    mp_M35_AXI_transactor->WREADY(M35_AXI_wready);
    mp_M35_AXI_transactor->BRESP(M35_AXI_bresp);
    mp_M35_AXI_transactor->BVALID(M35_AXI_bvalid);
    mp_M35_AXI_transactor->BREADY(M35_AXI_bready);
    mp_M35_AXI_transactor->ARADDR(M35_AXI_araddr);
    mp_M35_AXI_transactor->ARPROT(M35_AXI_arprot);
    mp_M35_AXI_transactor->ARVALID(M35_AXI_arvalid);
    mp_M35_AXI_transactor->ARREADY(M35_AXI_arready);
    mp_M35_AXI_transactor->RDATA(M35_AXI_rdata);
    mp_M35_AXI_transactor->RRESP(M35_AXI_rresp);
    mp_M35_AXI_transactor->RVALID(M35_AXI_rvalid);
    mp_M35_AXI_transactor->RREADY(M35_AXI_rready);
    mp_M35_AXI_transactor->CLK(aclk);
    mp_M35_AXI_transactor->RST(aresetn);

    // M35_AXI' transactor sockets

    mp_impl->M35_AXI_tlm_aximm_read_socket->bind(*(mp_M35_AXI_transactor->rd_socket));
    mp_impl->M35_AXI_tlm_aximm_write_socket->bind(*(mp_M35_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M36_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M36_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M36_AXI' transactor parameters
    xsc::common_cpp::properties M36_AXI_transactor_param_props;
    M36_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M36_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M36_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M36_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M36_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M36_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M36_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M36_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M36_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M36_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M36_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M36_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M36_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M36_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M36_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M36_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M36_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M36_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M36_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M36_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M36_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M36_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M36_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M36_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M36_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M36_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M36_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M36_AXI_transactor", M36_AXI_transactor_param_props);

    // M36_AXI' transactor ports

    mp_M36_AXI_transactor->AWADDR(M36_AXI_awaddr);
    mp_M36_AXI_transactor->AWPROT(M36_AXI_awprot);
    mp_M36_AXI_transactor->AWVALID(M36_AXI_awvalid);
    mp_M36_AXI_transactor->AWREADY(M36_AXI_awready);
    mp_M36_AXI_transactor->WDATA(M36_AXI_wdata);
    mp_M36_AXI_transactor->WSTRB(M36_AXI_wstrb);
    mp_M36_AXI_transactor->WVALID(M36_AXI_wvalid);
    mp_M36_AXI_transactor->WREADY(M36_AXI_wready);
    mp_M36_AXI_transactor->BRESP(M36_AXI_bresp);
    mp_M36_AXI_transactor->BVALID(M36_AXI_bvalid);
    mp_M36_AXI_transactor->BREADY(M36_AXI_bready);
    mp_M36_AXI_transactor->ARADDR(M36_AXI_araddr);
    mp_M36_AXI_transactor->ARPROT(M36_AXI_arprot);
    mp_M36_AXI_transactor->ARVALID(M36_AXI_arvalid);
    mp_M36_AXI_transactor->ARREADY(M36_AXI_arready);
    mp_M36_AXI_transactor->RDATA(M36_AXI_rdata);
    mp_M36_AXI_transactor->RRESP(M36_AXI_rresp);
    mp_M36_AXI_transactor->RVALID(M36_AXI_rvalid);
    mp_M36_AXI_transactor->RREADY(M36_AXI_rready);
    mp_M36_AXI_transactor->CLK(aclk);
    mp_M36_AXI_transactor->RST(aresetn);

    // M36_AXI' transactor sockets

    mp_impl->M36_AXI_tlm_aximm_read_socket->bind(*(mp_M36_AXI_transactor->rd_socket));
    mp_impl->M36_AXI_tlm_aximm_write_socket->bind(*(mp_M36_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M37_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M37_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M37_AXI' transactor parameters
    xsc::common_cpp::properties M37_AXI_transactor_param_props;
    M37_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M37_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M37_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M37_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M37_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M37_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M37_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M37_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M37_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M37_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M37_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M37_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M37_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M37_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M37_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M37_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M37_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M37_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M37_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M37_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M37_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M37_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M37_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M37_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M37_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M37_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M37_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M37_AXI_transactor", M37_AXI_transactor_param_props);

    // M37_AXI' transactor ports

    mp_M37_AXI_transactor->AWADDR(M37_AXI_awaddr);
    mp_M37_AXI_transactor->AWPROT(M37_AXI_awprot);
    mp_M37_AXI_transactor->AWVALID(M37_AXI_awvalid);
    mp_M37_AXI_transactor->AWREADY(M37_AXI_awready);
    mp_M37_AXI_transactor->WDATA(M37_AXI_wdata);
    mp_M37_AXI_transactor->WSTRB(M37_AXI_wstrb);
    mp_M37_AXI_transactor->WVALID(M37_AXI_wvalid);
    mp_M37_AXI_transactor->WREADY(M37_AXI_wready);
    mp_M37_AXI_transactor->BRESP(M37_AXI_bresp);
    mp_M37_AXI_transactor->BVALID(M37_AXI_bvalid);
    mp_M37_AXI_transactor->BREADY(M37_AXI_bready);
    mp_M37_AXI_transactor->ARADDR(M37_AXI_araddr);
    mp_M37_AXI_transactor->ARPROT(M37_AXI_arprot);
    mp_M37_AXI_transactor->ARVALID(M37_AXI_arvalid);
    mp_M37_AXI_transactor->ARREADY(M37_AXI_arready);
    mp_M37_AXI_transactor->RDATA(M37_AXI_rdata);
    mp_M37_AXI_transactor->RRESP(M37_AXI_rresp);
    mp_M37_AXI_transactor->RVALID(M37_AXI_rvalid);
    mp_M37_AXI_transactor->RREADY(M37_AXI_rready);
    mp_M37_AXI_transactor->CLK(aclk);
    mp_M37_AXI_transactor->RST(aresetn);

    // M37_AXI' transactor sockets

    mp_impl->M37_AXI_tlm_aximm_read_socket->bind(*(mp_M37_AXI_transactor->rd_socket));
    mp_impl->M37_AXI_tlm_aximm_write_socket->bind(*(mp_M37_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M38_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M38_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M38_AXI' transactor parameters
    xsc::common_cpp::properties M38_AXI_transactor_param_props;
    M38_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M38_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M38_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M38_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M38_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M38_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M38_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M38_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M38_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M38_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M38_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M38_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M38_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M38_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M38_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M38_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M38_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M38_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M38_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M38_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M38_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M38_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M38_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M38_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M38_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M38_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M38_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M38_AXI_transactor", M38_AXI_transactor_param_props);

    // M38_AXI' transactor ports

    mp_M38_AXI_transactor->AWADDR(M38_AXI_awaddr);
    mp_M38_AXI_transactor->AWPROT(M38_AXI_awprot);
    mp_M38_AXI_transactor->AWVALID(M38_AXI_awvalid);
    mp_M38_AXI_transactor->AWREADY(M38_AXI_awready);
    mp_M38_AXI_transactor->WDATA(M38_AXI_wdata);
    mp_M38_AXI_transactor->WSTRB(M38_AXI_wstrb);
    mp_M38_AXI_transactor->WVALID(M38_AXI_wvalid);
    mp_M38_AXI_transactor->WREADY(M38_AXI_wready);
    mp_M38_AXI_transactor->BRESP(M38_AXI_bresp);
    mp_M38_AXI_transactor->BVALID(M38_AXI_bvalid);
    mp_M38_AXI_transactor->BREADY(M38_AXI_bready);
    mp_M38_AXI_transactor->ARADDR(M38_AXI_araddr);
    mp_M38_AXI_transactor->ARPROT(M38_AXI_arprot);
    mp_M38_AXI_transactor->ARVALID(M38_AXI_arvalid);
    mp_M38_AXI_transactor->ARREADY(M38_AXI_arready);
    mp_M38_AXI_transactor->RDATA(M38_AXI_rdata);
    mp_M38_AXI_transactor->RRESP(M38_AXI_rresp);
    mp_M38_AXI_transactor->RVALID(M38_AXI_rvalid);
    mp_M38_AXI_transactor->RREADY(M38_AXI_rready);
    mp_M38_AXI_transactor->CLK(aclk);
    mp_M38_AXI_transactor->RST(aresetn);

    // M38_AXI' transactor sockets

    mp_impl->M38_AXI_tlm_aximm_read_socket->bind(*(mp_M38_AXI_transactor->rd_socket));
    mp_impl->M38_AXI_tlm_aximm_write_socket->bind(*(mp_M38_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M39_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M39_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M39_AXI' transactor parameters
    xsc::common_cpp::properties M39_AXI_transactor_param_props;
    M39_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M39_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M39_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M39_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M39_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M39_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M39_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M39_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M39_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M39_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M39_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M39_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M39_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M39_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M39_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M39_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M39_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M39_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M39_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M39_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M39_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M39_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M39_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M39_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M39_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M39_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M39_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M39_AXI_transactor", M39_AXI_transactor_param_props);

    // M39_AXI' transactor ports

    mp_M39_AXI_transactor->AWADDR(M39_AXI_awaddr);
    mp_M39_AXI_transactor->AWPROT(M39_AXI_awprot);
    mp_M39_AXI_transactor->AWVALID(M39_AXI_awvalid);
    mp_M39_AXI_transactor->AWREADY(M39_AXI_awready);
    mp_M39_AXI_transactor->WDATA(M39_AXI_wdata);
    mp_M39_AXI_transactor->WSTRB(M39_AXI_wstrb);
    mp_M39_AXI_transactor->WVALID(M39_AXI_wvalid);
    mp_M39_AXI_transactor->WREADY(M39_AXI_wready);
    mp_M39_AXI_transactor->BRESP(M39_AXI_bresp);
    mp_M39_AXI_transactor->BVALID(M39_AXI_bvalid);
    mp_M39_AXI_transactor->BREADY(M39_AXI_bready);
    mp_M39_AXI_transactor->ARADDR(M39_AXI_araddr);
    mp_M39_AXI_transactor->ARPROT(M39_AXI_arprot);
    mp_M39_AXI_transactor->ARVALID(M39_AXI_arvalid);
    mp_M39_AXI_transactor->ARREADY(M39_AXI_arready);
    mp_M39_AXI_transactor->RDATA(M39_AXI_rdata);
    mp_M39_AXI_transactor->RRESP(M39_AXI_rresp);
    mp_M39_AXI_transactor->RVALID(M39_AXI_rvalid);
    mp_M39_AXI_transactor->RREADY(M39_AXI_rready);
    mp_M39_AXI_transactor->CLK(aclk);
    mp_M39_AXI_transactor->RST(aresetn);

    // M39_AXI' transactor sockets

    mp_impl->M39_AXI_tlm_aximm_read_socket->bind(*(mp_M39_AXI_transactor->rd_socket));
    mp_impl->M39_AXI_tlm_aximm_write_socket->bind(*(mp_M39_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M40_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M40_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M40_AXI' transactor parameters
    xsc::common_cpp::properties M40_AXI_transactor_param_props;
    M40_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M40_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M40_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M40_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M40_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M40_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M40_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M40_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M40_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M40_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M40_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M40_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M40_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M40_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M40_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M40_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M40_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M40_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M40_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M40_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M40_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M40_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M40_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M40_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M40_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M40_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M40_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M40_AXI_transactor", M40_AXI_transactor_param_props);

    // M40_AXI' transactor ports

    mp_M40_AXI_transactor->AWADDR(M40_AXI_awaddr);
    mp_M40_AXI_transactor->AWPROT(M40_AXI_awprot);
    mp_M40_AXI_transactor->AWVALID(M40_AXI_awvalid);
    mp_M40_AXI_transactor->AWREADY(M40_AXI_awready);
    mp_M40_AXI_transactor->WDATA(M40_AXI_wdata);
    mp_M40_AXI_transactor->WSTRB(M40_AXI_wstrb);
    mp_M40_AXI_transactor->WVALID(M40_AXI_wvalid);
    mp_M40_AXI_transactor->WREADY(M40_AXI_wready);
    mp_M40_AXI_transactor->BRESP(M40_AXI_bresp);
    mp_M40_AXI_transactor->BVALID(M40_AXI_bvalid);
    mp_M40_AXI_transactor->BREADY(M40_AXI_bready);
    mp_M40_AXI_transactor->ARADDR(M40_AXI_araddr);
    mp_M40_AXI_transactor->ARPROT(M40_AXI_arprot);
    mp_M40_AXI_transactor->ARVALID(M40_AXI_arvalid);
    mp_M40_AXI_transactor->ARREADY(M40_AXI_arready);
    mp_M40_AXI_transactor->RDATA(M40_AXI_rdata);
    mp_M40_AXI_transactor->RRESP(M40_AXI_rresp);
    mp_M40_AXI_transactor->RVALID(M40_AXI_rvalid);
    mp_M40_AXI_transactor->RREADY(M40_AXI_rready);
    mp_M40_AXI_transactor->CLK(aclk);
    mp_M40_AXI_transactor->RST(aresetn);

    // M40_AXI' transactor sockets

    mp_impl->M40_AXI_tlm_aximm_read_socket->bind(*(mp_M40_AXI_transactor->rd_socket));
    mp_impl->M40_AXI_tlm_aximm_write_socket->bind(*(mp_M40_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M41_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M41_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M41_AXI' transactor parameters
    xsc::common_cpp::properties M41_AXI_transactor_param_props;
    M41_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M41_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M41_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M41_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M41_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M41_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M41_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M41_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M41_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M41_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M41_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M41_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M41_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M41_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M41_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M41_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M41_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M41_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M41_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M41_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M41_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M41_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M41_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M41_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M41_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M41_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M41_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M41_AXI_transactor", M41_AXI_transactor_param_props);

    // M41_AXI' transactor ports

    mp_M41_AXI_transactor->AWADDR(M41_AXI_awaddr);
    mp_M41_AXI_transactor->AWPROT(M41_AXI_awprot);
    mp_M41_AXI_transactor->AWVALID(M41_AXI_awvalid);
    mp_M41_AXI_transactor->AWREADY(M41_AXI_awready);
    mp_M41_AXI_transactor->WDATA(M41_AXI_wdata);
    mp_M41_AXI_transactor->WSTRB(M41_AXI_wstrb);
    mp_M41_AXI_transactor->WVALID(M41_AXI_wvalid);
    mp_M41_AXI_transactor->WREADY(M41_AXI_wready);
    mp_M41_AXI_transactor->BRESP(M41_AXI_bresp);
    mp_M41_AXI_transactor->BVALID(M41_AXI_bvalid);
    mp_M41_AXI_transactor->BREADY(M41_AXI_bready);
    mp_M41_AXI_transactor->ARADDR(M41_AXI_araddr);
    mp_M41_AXI_transactor->ARPROT(M41_AXI_arprot);
    mp_M41_AXI_transactor->ARVALID(M41_AXI_arvalid);
    mp_M41_AXI_transactor->ARREADY(M41_AXI_arready);
    mp_M41_AXI_transactor->RDATA(M41_AXI_rdata);
    mp_M41_AXI_transactor->RRESP(M41_AXI_rresp);
    mp_M41_AXI_transactor->RVALID(M41_AXI_rvalid);
    mp_M41_AXI_transactor->RREADY(M41_AXI_rready);
    mp_M41_AXI_transactor->CLK(aclk);
    mp_M41_AXI_transactor->RST(aresetn);

    // M41_AXI' transactor sockets

    mp_impl->M41_AXI_tlm_aximm_read_socket->bind(*(mp_M41_AXI_transactor->rd_socket));
    mp_impl->M41_AXI_tlm_aximm_write_socket->bind(*(mp_M41_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M42_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M42_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M42_AXI' transactor parameters
    xsc::common_cpp::properties M42_AXI_transactor_param_props;
    M42_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M42_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M42_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M42_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M42_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M42_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M42_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M42_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M42_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M42_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M42_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M42_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M42_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M42_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M42_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M42_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M42_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M42_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M42_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M42_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M42_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M42_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M42_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M42_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M42_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M42_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M42_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M42_AXI_transactor", M42_AXI_transactor_param_props);

    // M42_AXI' transactor ports

    mp_M42_AXI_transactor->AWADDR(M42_AXI_awaddr);
    mp_M42_AXI_transactor->AWPROT(M42_AXI_awprot);
    mp_M42_AXI_transactor->AWVALID(M42_AXI_awvalid);
    mp_M42_AXI_transactor->AWREADY(M42_AXI_awready);
    mp_M42_AXI_transactor->WDATA(M42_AXI_wdata);
    mp_M42_AXI_transactor->WSTRB(M42_AXI_wstrb);
    mp_M42_AXI_transactor->WVALID(M42_AXI_wvalid);
    mp_M42_AXI_transactor->WREADY(M42_AXI_wready);
    mp_M42_AXI_transactor->BRESP(M42_AXI_bresp);
    mp_M42_AXI_transactor->BVALID(M42_AXI_bvalid);
    mp_M42_AXI_transactor->BREADY(M42_AXI_bready);
    mp_M42_AXI_transactor->ARADDR(M42_AXI_araddr);
    mp_M42_AXI_transactor->ARPROT(M42_AXI_arprot);
    mp_M42_AXI_transactor->ARVALID(M42_AXI_arvalid);
    mp_M42_AXI_transactor->ARREADY(M42_AXI_arready);
    mp_M42_AXI_transactor->RDATA(M42_AXI_rdata);
    mp_M42_AXI_transactor->RRESP(M42_AXI_rresp);
    mp_M42_AXI_transactor->RVALID(M42_AXI_rvalid);
    mp_M42_AXI_transactor->RREADY(M42_AXI_rready);
    mp_M42_AXI_transactor->CLK(aclk);
    mp_M42_AXI_transactor->RST(aresetn);

    // M42_AXI' transactor sockets

    mp_impl->M42_AXI_tlm_aximm_read_socket->bind(*(mp_M42_AXI_transactor->rd_socket));
    mp_impl->M42_AXI_tlm_aximm_write_socket->bind(*(mp_M42_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M43_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M43_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M43_AXI' transactor parameters
    xsc::common_cpp::properties M43_AXI_transactor_param_props;
    M43_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M43_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M43_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M43_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M43_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M43_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M43_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M43_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M43_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M43_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M43_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M43_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M43_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M43_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M43_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M43_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M43_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M43_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M43_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M43_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M43_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M43_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M43_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M43_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M43_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M43_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M43_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M43_AXI_transactor", M43_AXI_transactor_param_props);

    // M43_AXI' transactor ports

    mp_M43_AXI_transactor->AWADDR(M43_AXI_awaddr);
    mp_M43_AXI_transactor->AWPROT(M43_AXI_awprot);
    mp_M43_AXI_transactor->AWVALID(M43_AXI_awvalid);
    mp_M43_AXI_transactor->AWREADY(M43_AXI_awready);
    mp_M43_AXI_transactor->WDATA(M43_AXI_wdata);
    mp_M43_AXI_transactor->WSTRB(M43_AXI_wstrb);
    mp_M43_AXI_transactor->WVALID(M43_AXI_wvalid);
    mp_M43_AXI_transactor->WREADY(M43_AXI_wready);
    mp_M43_AXI_transactor->BRESP(M43_AXI_bresp);
    mp_M43_AXI_transactor->BVALID(M43_AXI_bvalid);
    mp_M43_AXI_transactor->BREADY(M43_AXI_bready);
    mp_M43_AXI_transactor->ARADDR(M43_AXI_araddr);
    mp_M43_AXI_transactor->ARPROT(M43_AXI_arprot);
    mp_M43_AXI_transactor->ARVALID(M43_AXI_arvalid);
    mp_M43_AXI_transactor->ARREADY(M43_AXI_arready);
    mp_M43_AXI_transactor->RDATA(M43_AXI_rdata);
    mp_M43_AXI_transactor->RRESP(M43_AXI_rresp);
    mp_M43_AXI_transactor->RVALID(M43_AXI_rvalid);
    mp_M43_AXI_transactor->RREADY(M43_AXI_rready);
    mp_M43_AXI_transactor->CLK(aclk);
    mp_M43_AXI_transactor->RST(aresetn);

    // M43_AXI' transactor sockets

    mp_impl->M43_AXI_tlm_aximm_read_socket->bind(*(mp_M43_AXI_transactor->rd_socket));
    mp_impl->M43_AXI_tlm_aximm_write_socket->bind(*(mp_M43_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M44_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M44_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M44_AXI' transactor parameters
    xsc::common_cpp::properties M44_AXI_transactor_param_props;
    M44_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M44_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M44_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M44_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M44_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M44_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M44_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M44_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M44_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M44_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M44_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M44_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M44_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M44_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M44_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M44_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M44_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M44_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M44_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M44_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M44_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M44_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M44_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M44_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M44_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M44_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M44_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M44_AXI_transactor", M44_AXI_transactor_param_props);

    // M44_AXI' transactor ports

    mp_M44_AXI_transactor->AWADDR(M44_AXI_awaddr);
    mp_M44_AXI_transactor->AWPROT(M44_AXI_awprot);
    mp_M44_AXI_transactor->AWVALID(M44_AXI_awvalid);
    mp_M44_AXI_transactor->AWREADY(M44_AXI_awready);
    mp_M44_AXI_transactor->WDATA(M44_AXI_wdata);
    mp_M44_AXI_transactor->WSTRB(M44_AXI_wstrb);
    mp_M44_AXI_transactor->WVALID(M44_AXI_wvalid);
    mp_M44_AXI_transactor->WREADY(M44_AXI_wready);
    mp_M44_AXI_transactor->BRESP(M44_AXI_bresp);
    mp_M44_AXI_transactor->BVALID(M44_AXI_bvalid);
    mp_M44_AXI_transactor->BREADY(M44_AXI_bready);
    mp_M44_AXI_transactor->ARADDR(M44_AXI_araddr);
    mp_M44_AXI_transactor->ARPROT(M44_AXI_arprot);
    mp_M44_AXI_transactor->ARVALID(M44_AXI_arvalid);
    mp_M44_AXI_transactor->ARREADY(M44_AXI_arready);
    mp_M44_AXI_transactor->RDATA(M44_AXI_rdata);
    mp_M44_AXI_transactor->RRESP(M44_AXI_rresp);
    mp_M44_AXI_transactor->RVALID(M44_AXI_rvalid);
    mp_M44_AXI_transactor->RREADY(M44_AXI_rready);
    mp_M44_AXI_transactor->CLK(aclk);
    mp_M44_AXI_transactor->RST(aresetn);

    // M44_AXI' transactor sockets

    mp_impl->M44_AXI_tlm_aximm_read_socket->bind(*(mp_M44_AXI_transactor->rd_socket));
    mp_impl->M44_AXI_tlm_aximm_write_socket->bind(*(mp_M44_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M45_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M45_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M45_AXI' transactor parameters
    xsc::common_cpp::properties M45_AXI_transactor_param_props;
    M45_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M45_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M45_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M45_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M45_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M45_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M45_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M45_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M45_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M45_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M45_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M45_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M45_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M45_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M45_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M45_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M45_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M45_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M45_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M45_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M45_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M45_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M45_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M45_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M45_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M45_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M45_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M45_AXI_transactor", M45_AXI_transactor_param_props);

    // M45_AXI' transactor ports

    mp_M45_AXI_transactor->AWADDR(M45_AXI_awaddr);
    mp_M45_AXI_transactor->AWPROT(M45_AXI_awprot);
    mp_M45_AXI_transactor->AWVALID(M45_AXI_awvalid);
    mp_M45_AXI_transactor->AWREADY(M45_AXI_awready);
    mp_M45_AXI_transactor->WDATA(M45_AXI_wdata);
    mp_M45_AXI_transactor->WSTRB(M45_AXI_wstrb);
    mp_M45_AXI_transactor->WVALID(M45_AXI_wvalid);
    mp_M45_AXI_transactor->WREADY(M45_AXI_wready);
    mp_M45_AXI_transactor->BRESP(M45_AXI_bresp);
    mp_M45_AXI_transactor->BVALID(M45_AXI_bvalid);
    mp_M45_AXI_transactor->BREADY(M45_AXI_bready);
    mp_M45_AXI_transactor->ARADDR(M45_AXI_araddr);
    mp_M45_AXI_transactor->ARPROT(M45_AXI_arprot);
    mp_M45_AXI_transactor->ARVALID(M45_AXI_arvalid);
    mp_M45_AXI_transactor->ARREADY(M45_AXI_arready);
    mp_M45_AXI_transactor->RDATA(M45_AXI_rdata);
    mp_M45_AXI_transactor->RRESP(M45_AXI_rresp);
    mp_M45_AXI_transactor->RVALID(M45_AXI_rvalid);
    mp_M45_AXI_transactor->RREADY(M45_AXI_rready);
    mp_M45_AXI_transactor->CLK(aclk);
    mp_M45_AXI_transactor->RST(aresetn);

    // M45_AXI' transactor sockets

    mp_impl->M45_AXI_tlm_aximm_read_socket->bind(*(mp_M45_AXI_transactor->rd_socket));
    mp_impl->M45_AXI_tlm_aximm_write_socket->bind(*(mp_M45_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M46_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M46_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M46_AXI' transactor parameters
    xsc::common_cpp::properties M46_AXI_transactor_param_props;
    M46_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M46_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M46_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M46_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M46_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M46_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M46_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M46_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M46_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M46_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M46_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M46_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M46_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M46_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M46_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M46_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M46_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M46_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M46_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M46_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M46_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M46_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M46_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M46_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M46_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M46_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M46_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M46_AXI_transactor", M46_AXI_transactor_param_props);

    // M46_AXI' transactor ports

    mp_M46_AXI_transactor->AWADDR(M46_AXI_awaddr);
    mp_M46_AXI_transactor->AWPROT(M46_AXI_awprot);
    mp_M46_AXI_transactor->AWVALID(M46_AXI_awvalid);
    mp_M46_AXI_transactor->AWREADY(M46_AXI_awready);
    mp_M46_AXI_transactor->WDATA(M46_AXI_wdata);
    mp_M46_AXI_transactor->WSTRB(M46_AXI_wstrb);
    mp_M46_AXI_transactor->WVALID(M46_AXI_wvalid);
    mp_M46_AXI_transactor->WREADY(M46_AXI_wready);
    mp_M46_AXI_transactor->BRESP(M46_AXI_bresp);
    mp_M46_AXI_transactor->BVALID(M46_AXI_bvalid);
    mp_M46_AXI_transactor->BREADY(M46_AXI_bready);
    mp_M46_AXI_transactor->ARADDR(M46_AXI_araddr);
    mp_M46_AXI_transactor->ARPROT(M46_AXI_arprot);
    mp_M46_AXI_transactor->ARVALID(M46_AXI_arvalid);
    mp_M46_AXI_transactor->ARREADY(M46_AXI_arready);
    mp_M46_AXI_transactor->RDATA(M46_AXI_rdata);
    mp_M46_AXI_transactor->RRESP(M46_AXI_rresp);
    mp_M46_AXI_transactor->RVALID(M46_AXI_rvalid);
    mp_M46_AXI_transactor->RREADY(M46_AXI_rready);
    mp_M46_AXI_transactor->CLK(aclk);
    mp_M46_AXI_transactor->RST(aresetn);

    // M46_AXI' transactor sockets

    mp_impl->M46_AXI_tlm_aximm_read_socket->bind(*(mp_M46_AXI_transactor->rd_socket));
    mp_impl->M46_AXI_tlm_aximm_write_socket->bind(*(mp_M46_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M47_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M47_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M47_AXI' transactor parameters
    xsc::common_cpp::properties M47_AXI_transactor_param_props;
    M47_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M47_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M47_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M47_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M47_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M47_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M47_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M47_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M47_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M47_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M47_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M47_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M47_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M47_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M47_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M47_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M47_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M47_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M47_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M47_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M47_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M47_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M47_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M47_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M47_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M47_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M47_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M47_AXI_transactor", M47_AXI_transactor_param_props);

    // M47_AXI' transactor ports

    mp_M47_AXI_transactor->AWADDR(M47_AXI_awaddr);
    mp_M47_AXI_transactor->AWPROT(M47_AXI_awprot);
    mp_M47_AXI_transactor->AWVALID(M47_AXI_awvalid);
    mp_M47_AXI_transactor->AWREADY(M47_AXI_awready);
    mp_M47_AXI_transactor->WDATA(M47_AXI_wdata);
    mp_M47_AXI_transactor->WSTRB(M47_AXI_wstrb);
    mp_M47_AXI_transactor->WVALID(M47_AXI_wvalid);
    mp_M47_AXI_transactor->WREADY(M47_AXI_wready);
    mp_M47_AXI_transactor->BRESP(M47_AXI_bresp);
    mp_M47_AXI_transactor->BVALID(M47_AXI_bvalid);
    mp_M47_AXI_transactor->BREADY(M47_AXI_bready);
    mp_M47_AXI_transactor->ARADDR(M47_AXI_araddr);
    mp_M47_AXI_transactor->ARPROT(M47_AXI_arprot);
    mp_M47_AXI_transactor->ARVALID(M47_AXI_arvalid);
    mp_M47_AXI_transactor->ARREADY(M47_AXI_arready);
    mp_M47_AXI_transactor->RDATA(M47_AXI_rdata);
    mp_M47_AXI_transactor->RRESP(M47_AXI_rresp);
    mp_M47_AXI_transactor->RVALID(M47_AXI_rvalid);
    mp_M47_AXI_transactor->RREADY(M47_AXI_rready);
    mp_M47_AXI_transactor->CLK(aclk);
    mp_M47_AXI_transactor->RST(aresetn);

    // M47_AXI' transactor sockets

    mp_impl->M47_AXI_tlm_aximm_read_socket->bind(*(mp_M47_AXI_transactor->rd_socket));
    mp_impl->M47_AXI_tlm_aximm_write_socket->bind(*(mp_M47_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M48_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M48_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M48_AXI' transactor parameters
    xsc::common_cpp::properties M48_AXI_transactor_param_props;
    M48_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M48_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M48_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M48_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M48_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M48_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M48_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M48_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M48_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M48_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M48_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M48_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M48_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M48_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M48_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M48_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M48_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M48_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M48_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M48_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M48_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M48_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M48_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M48_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M48_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M48_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M48_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M48_AXI_transactor", M48_AXI_transactor_param_props);

    // M48_AXI' transactor ports

    mp_M48_AXI_transactor->AWADDR(M48_AXI_awaddr);
    mp_M48_AXI_transactor->AWPROT(M48_AXI_awprot);
    mp_M48_AXI_transactor->AWVALID(M48_AXI_awvalid);
    mp_M48_AXI_transactor->AWREADY(M48_AXI_awready);
    mp_M48_AXI_transactor->WDATA(M48_AXI_wdata);
    mp_M48_AXI_transactor->WSTRB(M48_AXI_wstrb);
    mp_M48_AXI_transactor->WVALID(M48_AXI_wvalid);
    mp_M48_AXI_transactor->WREADY(M48_AXI_wready);
    mp_M48_AXI_transactor->BRESP(M48_AXI_bresp);
    mp_M48_AXI_transactor->BVALID(M48_AXI_bvalid);
    mp_M48_AXI_transactor->BREADY(M48_AXI_bready);
    mp_M48_AXI_transactor->ARADDR(M48_AXI_araddr);
    mp_M48_AXI_transactor->ARPROT(M48_AXI_arprot);
    mp_M48_AXI_transactor->ARVALID(M48_AXI_arvalid);
    mp_M48_AXI_transactor->ARREADY(M48_AXI_arready);
    mp_M48_AXI_transactor->RDATA(M48_AXI_rdata);
    mp_M48_AXI_transactor->RRESP(M48_AXI_rresp);
    mp_M48_AXI_transactor->RVALID(M48_AXI_rvalid);
    mp_M48_AXI_transactor->RREADY(M48_AXI_rready);
    mp_M48_AXI_transactor->CLK(aclk);
    mp_M48_AXI_transactor->RST(aresetn);

    // M48_AXI' transactor sockets

    mp_impl->M48_AXI_tlm_aximm_read_socket->bind(*(mp_M48_AXI_transactor->rd_socket));
    mp_impl->M48_AXI_tlm_aximm_write_socket->bind(*(mp_M48_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M49_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M49_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M49_AXI' transactor parameters
    xsc::common_cpp::properties M49_AXI_transactor_param_props;
    M49_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M49_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M49_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M49_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M49_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M49_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M49_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M49_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M49_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M49_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M49_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M49_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M49_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M49_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M49_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M49_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M49_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M49_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M49_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M49_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M49_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M49_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M49_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M49_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M49_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M49_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M49_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M49_AXI_transactor", M49_AXI_transactor_param_props);

    // M49_AXI' transactor ports

    mp_M49_AXI_transactor->AWADDR(M49_AXI_awaddr);
    mp_M49_AXI_transactor->AWPROT(M49_AXI_awprot);
    mp_M49_AXI_transactor->AWVALID(M49_AXI_awvalid);
    mp_M49_AXI_transactor->AWREADY(M49_AXI_awready);
    mp_M49_AXI_transactor->WDATA(M49_AXI_wdata);
    mp_M49_AXI_transactor->WSTRB(M49_AXI_wstrb);
    mp_M49_AXI_transactor->WVALID(M49_AXI_wvalid);
    mp_M49_AXI_transactor->WREADY(M49_AXI_wready);
    mp_M49_AXI_transactor->BRESP(M49_AXI_bresp);
    mp_M49_AXI_transactor->BVALID(M49_AXI_bvalid);
    mp_M49_AXI_transactor->BREADY(M49_AXI_bready);
    mp_M49_AXI_transactor->ARADDR(M49_AXI_araddr);
    mp_M49_AXI_transactor->ARPROT(M49_AXI_arprot);
    mp_M49_AXI_transactor->ARVALID(M49_AXI_arvalid);
    mp_M49_AXI_transactor->ARREADY(M49_AXI_arready);
    mp_M49_AXI_transactor->RDATA(M49_AXI_rdata);
    mp_M49_AXI_transactor->RRESP(M49_AXI_rresp);
    mp_M49_AXI_transactor->RVALID(M49_AXI_rvalid);
    mp_M49_AXI_transactor->RREADY(M49_AXI_rready);
    mp_M49_AXI_transactor->CLK(aclk);
    mp_M49_AXI_transactor->RST(aresetn);

    // M49_AXI' transactor sockets

    mp_impl->M49_AXI_tlm_aximm_read_socket->bind(*(mp_M49_AXI_transactor->rd_socket));
    mp_impl->M49_AXI_tlm_aximm_write_socket->bind(*(mp_M49_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M50_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M50_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M50_AXI' transactor parameters
    xsc::common_cpp::properties M50_AXI_transactor_param_props;
    M50_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M50_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M50_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M50_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M50_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M50_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M50_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M50_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M50_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M50_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M50_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M50_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M50_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M50_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M50_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M50_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M50_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M50_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M50_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M50_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M50_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M50_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M50_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M50_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M50_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M50_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M50_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M50_AXI_transactor", M50_AXI_transactor_param_props);

    // M50_AXI' transactor ports

    mp_M50_AXI_transactor->AWADDR(M50_AXI_awaddr);
    mp_M50_AXI_transactor->AWPROT(M50_AXI_awprot);
    mp_M50_AXI_transactor->AWVALID(M50_AXI_awvalid);
    mp_M50_AXI_transactor->AWREADY(M50_AXI_awready);
    mp_M50_AXI_transactor->WDATA(M50_AXI_wdata);
    mp_M50_AXI_transactor->WSTRB(M50_AXI_wstrb);
    mp_M50_AXI_transactor->WVALID(M50_AXI_wvalid);
    mp_M50_AXI_transactor->WREADY(M50_AXI_wready);
    mp_M50_AXI_transactor->BRESP(M50_AXI_bresp);
    mp_M50_AXI_transactor->BVALID(M50_AXI_bvalid);
    mp_M50_AXI_transactor->BREADY(M50_AXI_bready);
    mp_M50_AXI_transactor->ARADDR(M50_AXI_araddr);
    mp_M50_AXI_transactor->ARPROT(M50_AXI_arprot);
    mp_M50_AXI_transactor->ARVALID(M50_AXI_arvalid);
    mp_M50_AXI_transactor->ARREADY(M50_AXI_arready);
    mp_M50_AXI_transactor->RDATA(M50_AXI_rdata);
    mp_M50_AXI_transactor->RRESP(M50_AXI_rresp);
    mp_M50_AXI_transactor->RVALID(M50_AXI_rvalid);
    mp_M50_AXI_transactor->RREADY(M50_AXI_rready);
    mp_M50_AXI_transactor->CLK(aclk);
    mp_M50_AXI_transactor->RST(aresetn);

    // M50_AXI' transactor sockets

    mp_impl->M50_AXI_tlm_aximm_read_socket->bind(*(mp_M50_AXI_transactor->rd_socket));
    mp_impl->M50_AXI_tlm_aximm_write_socket->bind(*(mp_M50_AXI_transactor->wr_socket));
  }
  else
  {
  }

}

#endif // XM_SYSTEMC




#ifdef RIVIERA
design_1_axi_smc_0::design_1_axi_smc_0(const sc_core::sc_module_name& nm) : design_1_axi_smc_0_sc(nm), aclk("aclk"), aresetn("aresetn"), S00_AXI_awid("S00_AXI_awid"), S00_AXI_awaddr("S00_AXI_awaddr"), S00_AXI_awlen("S00_AXI_awlen"), S00_AXI_awsize("S00_AXI_awsize"), S00_AXI_awburst("S00_AXI_awburst"), S00_AXI_awlock("S00_AXI_awlock"), S00_AXI_awcache("S00_AXI_awcache"), S00_AXI_awprot("S00_AXI_awprot"), S00_AXI_awqos("S00_AXI_awqos"), S00_AXI_awuser("S00_AXI_awuser"), S00_AXI_awvalid("S00_AXI_awvalid"), S00_AXI_awready("S00_AXI_awready"), S00_AXI_wdata("S00_AXI_wdata"), S00_AXI_wstrb("S00_AXI_wstrb"), S00_AXI_wlast("S00_AXI_wlast"), S00_AXI_wvalid("S00_AXI_wvalid"), S00_AXI_wready("S00_AXI_wready"), S00_AXI_bid("S00_AXI_bid"), S00_AXI_bresp("S00_AXI_bresp"), S00_AXI_bvalid("S00_AXI_bvalid"), S00_AXI_bready("S00_AXI_bready"), S00_AXI_arid("S00_AXI_arid"), S00_AXI_araddr("S00_AXI_araddr"), S00_AXI_arlen("S00_AXI_arlen"), S00_AXI_arsize("S00_AXI_arsize"), S00_AXI_arburst("S00_AXI_arburst"), S00_AXI_arlock("S00_AXI_arlock"), S00_AXI_arcache("S00_AXI_arcache"), S00_AXI_arprot("S00_AXI_arprot"), S00_AXI_arqos("S00_AXI_arqos"), S00_AXI_aruser("S00_AXI_aruser"), S00_AXI_arvalid("S00_AXI_arvalid"), S00_AXI_arready("S00_AXI_arready"), S00_AXI_rid("S00_AXI_rid"), S00_AXI_rdata("S00_AXI_rdata"), S00_AXI_rresp("S00_AXI_rresp"), S00_AXI_rlast("S00_AXI_rlast"), S00_AXI_rvalid("S00_AXI_rvalid"), S00_AXI_rready("S00_AXI_rready"), M00_AXI_awaddr("M00_AXI_awaddr"), M00_AXI_awlen("M00_AXI_awlen"), M00_AXI_awsize("M00_AXI_awsize"), M00_AXI_awburst("M00_AXI_awburst"), M00_AXI_awlock("M00_AXI_awlock"), M00_AXI_awcache("M00_AXI_awcache"), M00_AXI_awprot("M00_AXI_awprot"), M00_AXI_awqos("M00_AXI_awqos"), M00_AXI_awuser("M00_AXI_awuser"), M00_AXI_awvalid("M00_AXI_awvalid"), M00_AXI_awready("M00_AXI_awready"), M00_AXI_wdata("M00_AXI_wdata"), M00_AXI_wstrb("M00_AXI_wstrb"), M00_AXI_wlast("M00_AXI_wlast"), M00_AXI_wvalid("M00_AXI_wvalid"), M00_AXI_wready("M00_AXI_wready"), M00_AXI_bresp("M00_AXI_bresp"), M00_AXI_bvalid("M00_AXI_bvalid"), M00_AXI_bready("M00_AXI_bready"), M00_AXI_araddr("M00_AXI_araddr"), M00_AXI_arlen("M00_AXI_arlen"), M00_AXI_arsize("M00_AXI_arsize"), M00_AXI_arburst("M00_AXI_arburst"), M00_AXI_arlock("M00_AXI_arlock"), M00_AXI_arcache("M00_AXI_arcache"), M00_AXI_arprot("M00_AXI_arprot"), M00_AXI_arqos("M00_AXI_arqos"), M00_AXI_aruser("M00_AXI_aruser"), M00_AXI_arvalid("M00_AXI_arvalid"), M00_AXI_arready("M00_AXI_arready"), M00_AXI_rdata("M00_AXI_rdata"), M00_AXI_rresp("M00_AXI_rresp"), M00_AXI_rlast("M00_AXI_rlast"), M00_AXI_rvalid("M00_AXI_rvalid"), M00_AXI_rready("M00_AXI_rready"), M01_AXI_awaddr("M01_AXI_awaddr"), M01_AXI_awlen("M01_AXI_awlen"), M01_AXI_awsize("M01_AXI_awsize"), M01_AXI_awburst("M01_AXI_awburst"), M01_AXI_awlock("M01_AXI_awlock"), M01_AXI_awcache("M01_AXI_awcache"), M01_AXI_awprot("M01_AXI_awprot"), M01_AXI_awqos("M01_AXI_awqos"), M01_AXI_awuser("M01_AXI_awuser"), M01_AXI_awvalid("M01_AXI_awvalid"), M01_AXI_awready("M01_AXI_awready"), M01_AXI_wdata("M01_AXI_wdata"), M01_AXI_wstrb("M01_AXI_wstrb"), M01_AXI_wlast("M01_AXI_wlast"), M01_AXI_wvalid("M01_AXI_wvalid"), M01_AXI_wready("M01_AXI_wready"), M01_AXI_bresp("M01_AXI_bresp"), M01_AXI_bvalid("M01_AXI_bvalid"), M01_AXI_bready("M01_AXI_bready"), M01_AXI_araddr("M01_AXI_araddr"), M01_AXI_arlen("M01_AXI_arlen"), M01_AXI_arsize("M01_AXI_arsize"), M01_AXI_arburst("M01_AXI_arburst"), M01_AXI_arlock("M01_AXI_arlock"), M01_AXI_arcache("M01_AXI_arcache"), M01_AXI_arprot("M01_AXI_arprot"), M01_AXI_arqos("M01_AXI_arqos"), M01_AXI_aruser("M01_AXI_aruser"), M01_AXI_arvalid("M01_AXI_arvalid"), M01_AXI_arready("M01_AXI_arready"), M01_AXI_rdata("M01_AXI_rdata"), M01_AXI_rresp("M01_AXI_rresp"), M01_AXI_rlast("M01_AXI_rlast"), M01_AXI_rvalid("M01_AXI_rvalid"), M01_AXI_rready("M01_AXI_rready"), M02_AXI_awaddr("M02_AXI_awaddr"), M02_AXI_awlen("M02_AXI_awlen"), M02_AXI_awsize("M02_AXI_awsize"), M02_AXI_awburst("M02_AXI_awburst"), M02_AXI_awlock("M02_AXI_awlock"), M02_AXI_awcache("M02_AXI_awcache"), M02_AXI_awprot("M02_AXI_awprot"), M02_AXI_awqos("M02_AXI_awqos"), M02_AXI_awuser("M02_AXI_awuser"), M02_AXI_awvalid("M02_AXI_awvalid"), M02_AXI_awready("M02_AXI_awready"), M02_AXI_wdata("M02_AXI_wdata"), M02_AXI_wstrb("M02_AXI_wstrb"), M02_AXI_wlast("M02_AXI_wlast"), M02_AXI_wvalid("M02_AXI_wvalid"), M02_AXI_wready("M02_AXI_wready"), M02_AXI_bresp("M02_AXI_bresp"), M02_AXI_bvalid("M02_AXI_bvalid"), M02_AXI_bready("M02_AXI_bready"), M02_AXI_araddr("M02_AXI_araddr"), M02_AXI_arlen("M02_AXI_arlen"), M02_AXI_arsize("M02_AXI_arsize"), M02_AXI_arburst("M02_AXI_arburst"), M02_AXI_arlock("M02_AXI_arlock"), M02_AXI_arcache("M02_AXI_arcache"), M02_AXI_arprot("M02_AXI_arprot"), M02_AXI_arqos("M02_AXI_arqos"), M02_AXI_aruser("M02_AXI_aruser"), M02_AXI_arvalid("M02_AXI_arvalid"), M02_AXI_arready("M02_AXI_arready"), M02_AXI_rdata("M02_AXI_rdata"), M02_AXI_rresp("M02_AXI_rresp"), M02_AXI_rlast("M02_AXI_rlast"), M02_AXI_rvalid("M02_AXI_rvalid"), M02_AXI_rready("M02_AXI_rready"), M03_AXI_awaddr("M03_AXI_awaddr"), M03_AXI_awlen("M03_AXI_awlen"), M03_AXI_awsize("M03_AXI_awsize"), M03_AXI_awburst("M03_AXI_awburst"), M03_AXI_awlock("M03_AXI_awlock"), M03_AXI_awcache("M03_AXI_awcache"), M03_AXI_awprot("M03_AXI_awprot"), M03_AXI_awqos("M03_AXI_awqos"), M03_AXI_awuser("M03_AXI_awuser"), M03_AXI_awvalid("M03_AXI_awvalid"), M03_AXI_awready("M03_AXI_awready"), M03_AXI_wdata("M03_AXI_wdata"), M03_AXI_wstrb("M03_AXI_wstrb"), M03_AXI_wlast("M03_AXI_wlast"), M03_AXI_wvalid("M03_AXI_wvalid"), M03_AXI_wready("M03_AXI_wready"), M03_AXI_bresp("M03_AXI_bresp"), M03_AXI_bvalid("M03_AXI_bvalid"), M03_AXI_bready("M03_AXI_bready"), M03_AXI_araddr("M03_AXI_araddr"), M03_AXI_arlen("M03_AXI_arlen"), M03_AXI_arsize("M03_AXI_arsize"), M03_AXI_arburst("M03_AXI_arburst"), M03_AXI_arlock("M03_AXI_arlock"), M03_AXI_arcache("M03_AXI_arcache"), M03_AXI_arprot("M03_AXI_arprot"), M03_AXI_arqos("M03_AXI_arqos"), M03_AXI_aruser("M03_AXI_aruser"), M03_AXI_arvalid("M03_AXI_arvalid"), M03_AXI_arready("M03_AXI_arready"), M03_AXI_rdata("M03_AXI_rdata"), M03_AXI_rresp("M03_AXI_rresp"), M03_AXI_rlast("M03_AXI_rlast"), M03_AXI_rvalid("M03_AXI_rvalid"), M03_AXI_rready("M03_AXI_rready"), M04_AXI_awaddr("M04_AXI_awaddr"), M04_AXI_awlen("M04_AXI_awlen"), M04_AXI_awsize("M04_AXI_awsize"), M04_AXI_awburst("M04_AXI_awburst"), M04_AXI_awlock("M04_AXI_awlock"), M04_AXI_awcache("M04_AXI_awcache"), M04_AXI_awprot("M04_AXI_awprot"), M04_AXI_awqos("M04_AXI_awqos"), M04_AXI_awuser("M04_AXI_awuser"), M04_AXI_awvalid("M04_AXI_awvalid"), M04_AXI_awready("M04_AXI_awready"), M04_AXI_wdata("M04_AXI_wdata"), M04_AXI_wstrb("M04_AXI_wstrb"), M04_AXI_wlast("M04_AXI_wlast"), M04_AXI_wvalid("M04_AXI_wvalid"), M04_AXI_wready("M04_AXI_wready"), M04_AXI_bresp("M04_AXI_bresp"), M04_AXI_bvalid("M04_AXI_bvalid"), M04_AXI_bready("M04_AXI_bready"), M04_AXI_araddr("M04_AXI_araddr"), M04_AXI_arlen("M04_AXI_arlen"), M04_AXI_arsize("M04_AXI_arsize"), M04_AXI_arburst("M04_AXI_arburst"), M04_AXI_arlock("M04_AXI_arlock"), M04_AXI_arcache("M04_AXI_arcache"), M04_AXI_arprot("M04_AXI_arprot"), M04_AXI_arqos("M04_AXI_arqos"), M04_AXI_aruser("M04_AXI_aruser"), M04_AXI_arvalid("M04_AXI_arvalid"), M04_AXI_arready("M04_AXI_arready"), M04_AXI_rdata("M04_AXI_rdata"), M04_AXI_rresp("M04_AXI_rresp"), M04_AXI_rlast("M04_AXI_rlast"), M04_AXI_rvalid("M04_AXI_rvalid"), M04_AXI_rready("M04_AXI_rready"), M05_AXI_awaddr("M05_AXI_awaddr"), M05_AXI_awlen("M05_AXI_awlen"), M05_AXI_awsize("M05_AXI_awsize"), M05_AXI_awburst("M05_AXI_awburst"), M05_AXI_awlock("M05_AXI_awlock"), M05_AXI_awcache("M05_AXI_awcache"), M05_AXI_awprot("M05_AXI_awprot"), M05_AXI_awqos("M05_AXI_awqos"), M05_AXI_awuser("M05_AXI_awuser"), M05_AXI_awvalid("M05_AXI_awvalid"), M05_AXI_awready("M05_AXI_awready"), M05_AXI_wdata("M05_AXI_wdata"), M05_AXI_wstrb("M05_AXI_wstrb"), M05_AXI_wlast("M05_AXI_wlast"), M05_AXI_wvalid("M05_AXI_wvalid"), M05_AXI_wready("M05_AXI_wready"), M05_AXI_bresp("M05_AXI_bresp"), M05_AXI_bvalid("M05_AXI_bvalid"), M05_AXI_bready("M05_AXI_bready"), M05_AXI_araddr("M05_AXI_araddr"), M05_AXI_arlen("M05_AXI_arlen"), M05_AXI_arsize("M05_AXI_arsize"), M05_AXI_arburst("M05_AXI_arburst"), M05_AXI_arlock("M05_AXI_arlock"), M05_AXI_arcache("M05_AXI_arcache"), M05_AXI_arprot("M05_AXI_arprot"), M05_AXI_arqos("M05_AXI_arqos"), M05_AXI_aruser("M05_AXI_aruser"), M05_AXI_arvalid("M05_AXI_arvalid"), M05_AXI_arready("M05_AXI_arready"), M05_AXI_rdata("M05_AXI_rdata"), M05_AXI_rresp("M05_AXI_rresp"), M05_AXI_rlast("M05_AXI_rlast"), M05_AXI_rvalid("M05_AXI_rvalid"), M05_AXI_rready("M05_AXI_rready"), M06_AXI_awaddr("M06_AXI_awaddr"), M06_AXI_awlen("M06_AXI_awlen"), M06_AXI_awsize("M06_AXI_awsize"), M06_AXI_awburst("M06_AXI_awburst"), M06_AXI_awlock("M06_AXI_awlock"), M06_AXI_awcache("M06_AXI_awcache"), M06_AXI_awprot("M06_AXI_awprot"), M06_AXI_awqos("M06_AXI_awqos"), M06_AXI_awuser("M06_AXI_awuser"), M06_AXI_awvalid("M06_AXI_awvalid"), M06_AXI_awready("M06_AXI_awready"), M06_AXI_wdata("M06_AXI_wdata"), M06_AXI_wstrb("M06_AXI_wstrb"), M06_AXI_wlast("M06_AXI_wlast"), M06_AXI_wvalid("M06_AXI_wvalid"), M06_AXI_wready("M06_AXI_wready"), M06_AXI_bresp("M06_AXI_bresp"), M06_AXI_bvalid("M06_AXI_bvalid"), M06_AXI_bready("M06_AXI_bready"), M06_AXI_araddr("M06_AXI_araddr"), M06_AXI_arlen("M06_AXI_arlen"), M06_AXI_arsize("M06_AXI_arsize"), M06_AXI_arburst("M06_AXI_arburst"), M06_AXI_arlock("M06_AXI_arlock"), M06_AXI_arcache("M06_AXI_arcache"), M06_AXI_arprot("M06_AXI_arprot"), M06_AXI_arqos("M06_AXI_arqos"), M06_AXI_aruser("M06_AXI_aruser"), M06_AXI_arvalid("M06_AXI_arvalid"), M06_AXI_arready("M06_AXI_arready"), M06_AXI_rdata("M06_AXI_rdata"), M06_AXI_rresp("M06_AXI_rresp"), M06_AXI_rlast("M06_AXI_rlast"), M06_AXI_rvalid("M06_AXI_rvalid"), M06_AXI_rready("M06_AXI_rready"), M07_AXI_awaddr("M07_AXI_awaddr"), M07_AXI_awlen("M07_AXI_awlen"), M07_AXI_awsize("M07_AXI_awsize"), M07_AXI_awburst("M07_AXI_awburst"), M07_AXI_awlock("M07_AXI_awlock"), M07_AXI_awcache("M07_AXI_awcache"), M07_AXI_awprot("M07_AXI_awprot"), M07_AXI_awqos("M07_AXI_awqos"), M07_AXI_awuser("M07_AXI_awuser"), M07_AXI_awvalid("M07_AXI_awvalid"), M07_AXI_awready("M07_AXI_awready"), M07_AXI_wdata("M07_AXI_wdata"), M07_AXI_wstrb("M07_AXI_wstrb"), M07_AXI_wlast("M07_AXI_wlast"), M07_AXI_wvalid("M07_AXI_wvalid"), M07_AXI_wready("M07_AXI_wready"), M07_AXI_bresp("M07_AXI_bresp"), M07_AXI_bvalid("M07_AXI_bvalid"), M07_AXI_bready("M07_AXI_bready"), M07_AXI_araddr("M07_AXI_araddr"), M07_AXI_arlen("M07_AXI_arlen"), M07_AXI_arsize("M07_AXI_arsize"), M07_AXI_arburst("M07_AXI_arburst"), M07_AXI_arlock("M07_AXI_arlock"), M07_AXI_arcache("M07_AXI_arcache"), M07_AXI_arprot("M07_AXI_arprot"), M07_AXI_arqos("M07_AXI_arqos"), M07_AXI_aruser("M07_AXI_aruser"), M07_AXI_arvalid("M07_AXI_arvalid"), M07_AXI_arready("M07_AXI_arready"), M07_AXI_rdata("M07_AXI_rdata"), M07_AXI_rresp("M07_AXI_rresp"), M07_AXI_rlast("M07_AXI_rlast"), M07_AXI_rvalid("M07_AXI_rvalid"), M07_AXI_rready("M07_AXI_rready"), M08_AXI_awaddr("M08_AXI_awaddr"), M08_AXI_awlen("M08_AXI_awlen"), M08_AXI_awsize("M08_AXI_awsize"), M08_AXI_awburst("M08_AXI_awburst"), M08_AXI_awlock("M08_AXI_awlock"), M08_AXI_awcache("M08_AXI_awcache"), M08_AXI_awprot("M08_AXI_awprot"), M08_AXI_awqos("M08_AXI_awqos"), M08_AXI_awuser("M08_AXI_awuser"), M08_AXI_awvalid("M08_AXI_awvalid"), M08_AXI_awready("M08_AXI_awready"), M08_AXI_wdata("M08_AXI_wdata"), M08_AXI_wstrb("M08_AXI_wstrb"), M08_AXI_wlast("M08_AXI_wlast"), M08_AXI_wvalid("M08_AXI_wvalid"), M08_AXI_wready("M08_AXI_wready"), M08_AXI_bresp("M08_AXI_bresp"), M08_AXI_bvalid("M08_AXI_bvalid"), M08_AXI_bready("M08_AXI_bready"), M08_AXI_araddr("M08_AXI_araddr"), M08_AXI_arlen("M08_AXI_arlen"), M08_AXI_arsize("M08_AXI_arsize"), M08_AXI_arburst("M08_AXI_arburst"), M08_AXI_arlock("M08_AXI_arlock"), M08_AXI_arcache("M08_AXI_arcache"), M08_AXI_arprot("M08_AXI_arprot"), M08_AXI_arqos("M08_AXI_arqos"), M08_AXI_aruser("M08_AXI_aruser"), M08_AXI_arvalid("M08_AXI_arvalid"), M08_AXI_arready("M08_AXI_arready"), M08_AXI_rdata("M08_AXI_rdata"), M08_AXI_rresp("M08_AXI_rresp"), M08_AXI_rlast("M08_AXI_rlast"), M08_AXI_rvalid("M08_AXI_rvalid"), M08_AXI_rready("M08_AXI_rready"), M09_AXI_awaddr("M09_AXI_awaddr"), M09_AXI_awlen("M09_AXI_awlen"), M09_AXI_awsize("M09_AXI_awsize"), M09_AXI_awburst("M09_AXI_awburst"), M09_AXI_awlock("M09_AXI_awlock"), M09_AXI_awcache("M09_AXI_awcache"), M09_AXI_awprot("M09_AXI_awprot"), M09_AXI_awqos("M09_AXI_awqos"), M09_AXI_awuser("M09_AXI_awuser"), M09_AXI_awvalid("M09_AXI_awvalid"), M09_AXI_awready("M09_AXI_awready"), M09_AXI_wdata("M09_AXI_wdata"), M09_AXI_wstrb("M09_AXI_wstrb"), M09_AXI_wlast("M09_AXI_wlast"), M09_AXI_wvalid("M09_AXI_wvalid"), M09_AXI_wready("M09_AXI_wready"), M09_AXI_bresp("M09_AXI_bresp"), M09_AXI_bvalid("M09_AXI_bvalid"), M09_AXI_bready("M09_AXI_bready"), M09_AXI_araddr("M09_AXI_araddr"), M09_AXI_arlen("M09_AXI_arlen"), M09_AXI_arsize("M09_AXI_arsize"), M09_AXI_arburst("M09_AXI_arburst"), M09_AXI_arlock("M09_AXI_arlock"), M09_AXI_arcache("M09_AXI_arcache"), M09_AXI_arprot("M09_AXI_arprot"), M09_AXI_arqos("M09_AXI_arqos"), M09_AXI_aruser("M09_AXI_aruser"), M09_AXI_arvalid("M09_AXI_arvalid"), M09_AXI_arready("M09_AXI_arready"), M09_AXI_rdata("M09_AXI_rdata"), M09_AXI_rresp("M09_AXI_rresp"), M09_AXI_rlast("M09_AXI_rlast"), M09_AXI_rvalid("M09_AXI_rvalid"), M09_AXI_rready("M09_AXI_rready"), M10_AXI_awaddr("M10_AXI_awaddr"), M10_AXI_awlen("M10_AXI_awlen"), M10_AXI_awsize("M10_AXI_awsize"), M10_AXI_awburst("M10_AXI_awburst"), M10_AXI_awlock("M10_AXI_awlock"), M10_AXI_awcache("M10_AXI_awcache"), M10_AXI_awprot("M10_AXI_awprot"), M10_AXI_awqos("M10_AXI_awqos"), M10_AXI_awuser("M10_AXI_awuser"), M10_AXI_awvalid("M10_AXI_awvalid"), M10_AXI_awready("M10_AXI_awready"), M10_AXI_wdata("M10_AXI_wdata"), M10_AXI_wstrb("M10_AXI_wstrb"), M10_AXI_wlast("M10_AXI_wlast"), M10_AXI_wvalid("M10_AXI_wvalid"), M10_AXI_wready("M10_AXI_wready"), M10_AXI_bresp("M10_AXI_bresp"), M10_AXI_bvalid("M10_AXI_bvalid"), M10_AXI_bready("M10_AXI_bready"), M10_AXI_araddr("M10_AXI_araddr"), M10_AXI_arlen("M10_AXI_arlen"), M10_AXI_arsize("M10_AXI_arsize"), M10_AXI_arburst("M10_AXI_arburst"), M10_AXI_arlock("M10_AXI_arlock"), M10_AXI_arcache("M10_AXI_arcache"), M10_AXI_arprot("M10_AXI_arprot"), M10_AXI_arqos("M10_AXI_arqos"), M10_AXI_aruser("M10_AXI_aruser"), M10_AXI_arvalid("M10_AXI_arvalid"), M10_AXI_arready("M10_AXI_arready"), M10_AXI_rdata("M10_AXI_rdata"), M10_AXI_rresp("M10_AXI_rresp"), M10_AXI_rlast("M10_AXI_rlast"), M10_AXI_rvalid("M10_AXI_rvalid"), M10_AXI_rready("M10_AXI_rready"), M11_AXI_awaddr("M11_AXI_awaddr"), M11_AXI_awlen("M11_AXI_awlen"), M11_AXI_awsize("M11_AXI_awsize"), M11_AXI_awburst("M11_AXI_awburst"), M11_AXI_awlock("M11_AXI_awlock"), M11_AXI_awcache("M11_AXI_awcache"), M11_AXI_awprot("M11_AXI_awprot"), M11_AXI_awqos("M11_AXI_awqos"), M11_AXI_awuser("M11_AXI_awuser"), M11_AXI_awvalid("M11_AXI_awvalid"), M11_AXI_awready("M11_AXI_awready"), M11_AXI_wdata("M11_AXI_wdata"), M11_AXI_wstrb("M11_AXI_wstrb"), M11_AXI_wlast("M11_AXI_wlast"), M11_AXI_wvalid("M11_AXI_wvalid"), M11_AXI_wready("M11_AXI_wready"), M11_AXI_bresp("M11_AXI_bresp"), M11_AXI_bvalid("M11_AXI_bvalid"), M11_AXI_bready("M11_AXI_bready"), M11_AXI_araddr("M11_AXI_araddr"), M11_AXI_arlen("M11_AXI_arlen"), M11_AXI_arsize("M11_AXI_arsize"), M11_AXI_arburst("M11_AXI_arburst"), M11_AXI_arlock("M11_AXI_arlock"), M11_AXI_arcache("M11_AXI_arcache"), M11_AXI_arprot("M11_AXI_arprot"), M11_AXI_arqos("M11_AXI_arqos"), M11_AXI_aruser("M11_AXI_aruser"), M11_AXI_arvalid("M11_AXI_arvalid"), M11_AXI_arready("M11_AXI_arready"), M11_AXI_rdata("M11_AXI_rdata"), M11_AXI_rresp("M11_AXI_rresp"), M11_AXI_rlast("M11_AXI_rlast"), M11_AXI_rvalid("M11_AXI_rvalid"), M11_AXI_rready("M11_AXI_rready"), M12_AXI_awaddr("M12_AXI_awaddr"), M12_AXI_awprot("M12_AXI_awprot"), M12_AXI_awvalid("M12_AXI_awvalid"), M12_AXI_awready("M12_AXI_awready"), M12_AXI_wdata("M12_AXI_wdata"), M12_AXI_wstrb("M12_AXI_wstrb"), M12_AXI_wvalid("M12_AXI_wvalid"), M12_AXI_wready("M12_AXI_wready"), M12_AXI_bresp("M12_AXI_bresp"), M12_AXI_bvalid("M12_AXI_bvalid"), M12_AXI_bready("M12_AXI_bready"), M12_AXI_araddr("M12_AXI_araddr"), M12_AXI_arprot("M12_AXI_arprot"), M12_AXI_arvalid("M12_AXI_arvalid"), M12_AXI_arready("M12_AXI_arready"), M12_AXI_rdata("M12_AXI_rdata"), M12_AXI_rresp("M12_AXI_rresp"), M12_AXI_rvalid("M12_AXI_rvalid"), M12_AXI_rready("M12_AXI_rready"), M13_AXI_awaddr("M13_AXI_awaddr"), M13_AXI_awprot("M13_AXI_awprot"), M13_AXI_awvalid("M13_AXI_awvalid"), M13_AXI_awready("M13_AXI_awready"), M13_AXI_wdata("M13_AXI_wdata"), M13_AXI_wstrb("M13_AXI_wstrb"), M13_AXI_wvalid("M13_AXI_wvalid"), M13_AXI_wready("M13_AXI_wready"), M13_AXI_bresp("M13_AXI_bresp"), M13_AXI_bvalid("M13_AXI_bvalid"), M13_AXI_bready("M13_AXI_bready"), M13_AXI_araddr("M13_AXI_araddr"), M13_AXI_arprot("M13_AXI_arprot"), M13_AXI_arvalid("M13_AXI_arvalid"), M13_AXI_arready("M13_AXI_arready"), M13_AXI_rdata("M13_AXI_rdata"), M13_AXI_rresp("M13_AXI_rresp"), M13_AXI_rvalid("M13_AXI_rvalid"), M13_AXI_rready("M13_AXI_rready"), M14_AXI_awaddr("M14_AXI_awaddr"), M14_AXI_awprot("M14_AXI_awprot"), M14_AXI_awvalid("M14_AXI_awvalid"), M14_AXI_awready("M14_AXI_awready"), M14_AXI_wdata("M14_AXI_wdata"), M14_AXI_wstrb("M14_AXI_wstrb"), M14_AXI_wvalid("M14_AXI_wvalid"), M14_AXI_wready("M14_AXI_wready"), M14_AXI_bresp("M14_AXI_bresp"), M14_AXI_bvalid("M14_AXI_bvalid"), M14_AXI_bready("M14_AXI_bready"), M14_AXI_araddr("M14_AXI_araddr"), M14_AXI_arprot("M14_AXI_arprot"), M14_AXI_arvalid("M14_AXI_arvalid"), M14_AXI_arready("M14_AXI_arready"), M14_AXI_rdata("M14_AXI_rdata"), M14_AXI_rresp("M14_AXI_rresp"), M14_AXI_rvalid("M14_AXI_rvalid"), M14_AXI_rready("M14_AXI_rready"), M15_AXI_awaddr("M15_AXI_awaddr"), M15_AXI_awprot("M15_AXI_awprot"), M15_AXI_awvalid("M15_AXI_awvalid"), M15_AXI_awready("M15_AXI_awready"), M15_AXI_wdata("M15_AXI_wdata"), M15_AXI_wstrb("M15_AXI_wstrb"), M15_AXI_wvalid("M15_AXI_wvalid"), M15_AXI_wready("M15_AXI_wready"), M15_AXI_bresp("M15_AXI_bresp"), M15_AXI_bvalid("M15_AXI_bvalid"), M15_AXI_bready("M15_AXI_bready"), M15_AXI_araddr("M15_AXI_araddr"), M15_AXI_arprot("M15_AXI_arprot"), M15_AXI_arvalid("M15_AXI_arvalid"), M15_AXI_arready("M15_AXI_arready"), M15_AXI_rdata("M15_AXI_rdata"), M15_AXI_rresp("M15_AXI_rresp"), M15_AXI_rvalid("M15_AXI_rvalid"), M15_AXI_rready("M15_AXI_rready"), M16_AXI_awaddr("M16_AXI_awaddr"), M16_AXI_awprot("M16_AXI_awprot"), M16_AXI_awvalid("M16_AXI_awvalid"), M16_AXI_awready("M16_AXI_awready"), M16_AXI_wdata("M16_AXI_wdata"), M16_AXI_wstrb("M16_AXI_wstrb"), M16_AXI_wvalid("M16_AXI_wvalid"), M16_AXI_wready("M16_AXI_wready"), M16_AXI_bresp("M16_AXI_bresp"), M16_AXI_bvalid("M16_AXI_bvalid"), M16_AXI_bready("M16_AXI_bready"), M16_AXI_araddr("M16_AXI_araddr"), M16_AXI_arprot("M16_AXI_arprot"), M16_AXI_arvalid("M16_AXI_arvalid"), M16_AXI_arready("M16_AXI_arready"), M16_AXI_rdata("M16_AXI_rdata"), M16_AXI_rresp("M16_AXI_rresp"), M16_AXI_rvalid("M16_AXI_rvalid"), M16_AXI_rready("M16_AXI_rready"), M17_AXI_awaddr("M17_AXI_awaddr"), M17_AXI_awprot("M17_AXI_awprot"), M17_AXI_awvalid("M17_AXI_awvalid"), M17_AXI_awready("M17_AXI_awready"), M17_AXI_wdata("M17_AXI_wdata"), M17_AXI_wstrb("M17_AXI_wstrb"), M17_AXI_wvalid("M17_AXI_wvalid"), M17_AXI_wready("M17_AXI_wready"), M17_AXI_bresp("M17_AXI_bresp"), M17_AXI_bvalid("M17_AXI_bvalid"), M17_AXI_bready("M17_AXI_bready"), M17_AXI_araddr("M17_AXI_araddr"), M17_AXI_arprot("M17_AXI_arprot"), M17_AXI_arvalid("M17_AXI_arvalid"), M17_AXI_arready("M17_AXI_arready"), M17_AXI_rdata("M17_AXI_rdata"), M17_AXI_rresp("M17_AXI_rresp"), M17_AXI_rvalid("M17_AXI_rvalid"), M17_AXI_rready("M17_AXI_rready"), M18_AXI_awaddr("M18_AXI_awaddr"), M18_AXI_awprot("M18_AXI_awprot"), M18_AXI_awvalid("M18_AXI_awvalid"), M18_AXI_awready("M18_AXI_awready"), M18_AXI_wdata("M18_AXI_wdata"), M18_AXI_wstrb("M18_AXI_wstrb"), M18_AXI_wvalid("M18_AXI_wvalid"), M18_AXI_wready("M18_AXI_wready"), M18_AXI_bresp("M18_AXI_bresp"), M18_AXI_bvalid("M18_AXI_bvalid"), M18_AXI_bready("M18_AXI_bready"), M18_AXI_araddr("M18_AXI_araddr"), M18_AXI_arprot("M18_AXI_arprot"), M18_AXI_arvalid("M18_AXI_arvalid"), M18_AXI_arready("M18_AXI_arready"), M18_AXI_rdata("M18_AXI_rdata"), M18_AXI_rresp("M18_AXI_rresp"), M18_AXI_rvalid("M18_AXI_rvalid"), M18_AXI_rready("M18_AXI_rready"), M19_AXI_awaddr("M19_AXI_awaddr"), M19_AXI_awprot("M19_AXI_awprot"), M19_AXI_awvalid("M19_AXI_awvalid"), M19_AXI_awready("M19_AXI_awready"), M19_AXI_wdata("M19_AXI_wdata"), M19_AXI_wstrb("M19_AXI_wstrb"), M19_AXI_wvalid("M19_AXI_wvalid"), M19_AXI_wready("M19_AXI_wready"), M19_AXI_bresp("M19_AXI_bresp"), M19_AXI_bvalid("M19_AXI_bvalid"), M19_AXI_bready("M19_AXI_bready"), M19_AXI_araddr("M19_AXI_araddr"), M19_AXI_arprot("M19_AXI_arprot"), M19_AXI_arvalid("M19_AXI_arvalid"), M19_AXI_arready("M19_AXI_arready"), M19_AXI_rdata("M19_AXI_rdata"), M19_AXI_rresp("M19_AXI_rresp"), M19_AXI_rvalid("M19_AXI_rvalid"), M19_AXI_rready("M19_AXI_rready"), M20_AXI_awaddr("M20_AXI_awaddr"), M20_AXI_awprot("M20_AXI_awprot"), M20_AXI_awvalid("M20_AXI_awvalid"), M20_AXI_awready("M20_AXI_awready"), M20_AXI_wdata("M20_AXI_wdata"), M20_AXI_wstrb("M20_AXI_wstrb"), M20_AXI_wvalid("M20_AXI_wvalid"), M20_AXI_wready("M20_AXI_wready"), M20_AXI_bresp("M20_AXI_bresp"), M20_AXI_bvalid("M20_AXI_bvalid"), M20_AXI_bready("M20_AXI_bready"), M20_AXI_araddr("M20_AXI_araddr"), M20_AXI_arprot("M20_AXI_arprot"), M20_AXI_arvalid("M20_AXI_arvalid"), M20_AXI_arready("M20_AXI_arready"), M20_AXI_rdata("M20_AXI_rdata"), M20_AXI_rresp("M20_AXI_rresp"), M20_AXI_rvalid("M20_AXI_rvalid"), M20_AXI_rready("M20_AXI_rready"), M21_AXI_awaddr("M21_AXI_awaddr"), M21_AXI_awprot("M21_AXI_awprot"), M21_AXI_awvalid("M21_AXI_awvalid"), M21_AXI_awready("M21_AXI_awready"), M21_AXI_wdata("M21_AXI_wdata"), M21_AXI_wstrb("M21_AXI_wstrb"), M21_AXI_wvalid("M21_AXI_wvalid"), M21_AXI_wready("M21_AXI_wready"), M21_AXI_bresp("M21_AXI_bresp"), M21_AXI_bvalid("M21_AXI_bvalid"), M21_AXI_bready("M21_AXI_bready"), M21_AXI_araddr("M21_AXI_araddr"), M21_AXI_arprot("M21_AXI_arprot"), M21_AXI_arvalid("M21_AXI_arvalid"), M21_AXI_arready("M21_AXI_arready"), M21_AXI_rdata("M21_AXI_rdata"), M21_AXI_rresp("M21_AXI_rresp"), M21_AXI_rvalid("M21_AXI_rvalid"), M21_AXI_rready("M21_AXI_rready"), M22_AXI_awaddr("M22_AXI_awaddr"), M22_AXI_awprot("M22_AXI_awprot"), M22_AXI_awvalid("M22_AXI_awvalid"), M22_AXI_awready("M22_AXI_awready"), M22_AXI_wdata("M22_AXI_wdata"), M22_AXI_wstrb("M22_AXI_wstrb"), M22_AXI_wvalid("M22_AXI_wvalid"), M22_AXI_wready("M22_AXI_wready"), M22_AXI_bresp("M22_AXI_bresp"), M22_AXI_bvalid("M22_AXI_bvalid"), M22_AXI_bready("M22_AXI_bready"), M22_AXI_araddr("M22_AXI_araddr"), M22_AXI_arprot("M22_AXI_arprot"), M22_AXI_arvalid("M22_AXI_arvalid"), M22_AXI_arready("M22_AXI_arready"), M22_AXI_rdata("M22_AXI_rdata"), M22_AXI_rresp("M22_AXI_rresp"), M22_AXI_rvalid("M22_AXI_rvalid"), M22_AXI_rready("M22_AXI_rready"), M23_AXI_awaddr("M23_AXI_awaddr"), M23_AXI_awprot("M23_AXI_awprot"), M23_AXI_awvalid("M23_AXI_awvalid"), M23_AXI_awready("M23_AXI_awready"), M23_AXI_wdata("M23_AXI_wdata"), M23_AXI_wstrb("M23_AXI_wstrb"), M23_AXI_wvalid("M23_AXI_wvalid"), M23_AXI_wready("M23_AXI_wready"), M23_AXI_bresp("M23_AXI_bresp"), M23_AXI_bvalid("M23_AXI_bvalid"), M23_AXI_bready("M23_AXI_bready"), M23_AXI_araddr("M23_AXI_araddr"), M23_AXI_arprot("M23_AXI_arprot"), M23_AXI_arvalid("M23_AXI_arvalid"), M23_AXI_arready("M23_AXI_arready"), M23_AXI_rdata("M23_AXI_rdata"), M23_AXI_rresp("M23_AXI_rresp"), M23_AXI_rvalid("M23_AXI_rvalid"), M23_AXI_rready("M23_AXI_rready"), M24_AXI_awaddr("M24_AXI_awaddr"), M24_AXI_awprot("M24_AXI_awprot"), M24_AXI_awvalid("M24_AXI_awvalid"), M24_AXI_awready("M24_AXI_awready"), M24_AXI_wdata("M24_AXI_wdata"), M24_AXI_wstrb("M24_AXI_wstrb"), M24_AXI_wvalid("M24_AXI_wvalid"), M24_AXI_wready("M24_AXI_wready"), M24_AXI_bresp("M24_AXI_bresp"), M24_AXI_bvalid("M24_AXI_bvalid"), M24_AXI_bready("M24_AXI_bready"), M24_AXI_araddr("M24_AXI_araddr"), M24_AXI_arprot("M24_AXI_arprot"), M24_AXI_arvalid("M24_AXI_arvalid"), M24_AXI_arready("M24_AXI_arready"), M24_AXI_rdata("M24_AXI_rdata"), M24_AXI_rresp("M24_AXI_rresp"), M24_AXI_rvalid("M24_AXI_rvalid"), M24_AXI_rready("M24_AXI_rready"), M25_AXI_awaddr("M25_AXI_awaddr"), M25_AXI_awprot("M25_AXI_awprot"), M25_AXI_awvalid("M25_AXI_awvalid"), M25_AXI_awready("M25_AXI_awready"), M25_AXI_wdata("M25_AXI_wdata"), M25_AXI_wstrb("M25_AXI_wstrb"), M25_AXI_wvalid("M25_AXI_wvalid"), M25_AXI_wready("M25_AXI_wready"), M25_AXI_bresp("M25_AXI_bresp"), M25_AXI_bvalid("M25_AXI_bvalid"), M25_AXI_bready("M25_AXI_bready"), M25_AXI_araddr("M25_AXI_araddr"), M25_AXI_arprot("M25_AXI_arprot"), M25_AXI_arvalid("M25_AXI_arvalid"), M25_AXI_arready("M25_AXI_arready"), M25_AXI_rdata("M25_AXI_rdata"), M25_AXI_rresp("M25_AXI_rresp"), M25_AXI_rvalid("M25_AXI_rvalid"), M25_AXI_rready("M25_AXI_rready"), M26_AXI_awaddr("M26_AXI_awaddr"), M26_AXI_awprot("M26_AXI_awprot"), M26_AXI_awvalid("M26_AXI_awvalid"), M26_AXI_awready("M26_AXI_awready"), M26_AXI_wdata("M26_AXI_wdata"), M26_AXI_wstrb("M26_AXI_wstrb"), M26_AXI_wvalid("M26_AXI_wvalid"), M26_AXI_wready("M26_AXI_wready"), M26_AXI_bresp("M26_AXI_bresp"), M26_AXI_bvalid("M26_AXI_bvalid"), M26_AXI_bready("M26_AXI_bready"), M26_AXI_araddr("M26_AXI_araddr"), M26_AXI_arprot("M26_AXI_arprot"), M26_AXI_arvalid("M26_AXI_arvalid"), M26_AXI_arready("M26_AXI_arready"), M26_AXI_rdata("M26_AXI_rdata"), M26_AXI_rresp("M26_AXI_rresp"), M26_AXI_rvalid("M26_AXI_rvalid"), M26_AXI_rready("M26_AXI_rready"), M27_AXI_awaddr("M27_AXI_awaddr"), M27_AXI_awprot("M27_AXI_awprot"), M27_AXI_awvalid("M27_AXI_awvalid"), M27_AXI_awready("M27_AXI_awready"), M27_AXI_wdata("M27_AXI_wdata"), M27_AXI_wstrb("M27_AXI_wstrb"), M27_AXI_wvalid("M27_AXI_wvalid"), M27_AXI_wready("M27_AXI_wready"), M27_AXI_bresp("M27_AXI_bresp"), M27_AXI_bvalid("M27_AXI_bvalid"), M27_AXI_bready("M27_AXI_bready"), M27_AXI_araddr("M27_AXI_araddr"), M27_AXI_arprot("M27_AXI_arprot"), M27_AXI_arvalid("M27_AXI_arvalid"), M27_AXI_arready("M27_AXI_arready"), M27_AXI_rdata("M27_AXI_rdata"), M27_AXI_rresp("M27_AXI_rresp"), M27_AXI_rvalid("M27_AXI_rvalid"), M27_AXI_rready("M27_AXI_rready"), M28_AXI_awaddr("M28_AXI_awaddr"), M28_AXI_awprot("M28_AXI_awprot"), M28_AXI_awvalid("M28_AXI_awvalid"), M28_AXI_awready("M28_AXI_awready"), M28_AXI_wdata("M28_AXI_wdata"), M28_AXI_wstrb("M28_AXI_wstrb"), M28_AXI_wvalid("M28_AXI_wvalid"), M28_AXI_wready("M28_AXI_wready"), M28_AXI_bresp("M28_AXI_bresp"), M28_AXI_bvalid("M28_AXI_bvalid"), M28_AXI_bready("M28_AXI_bready"), M28_AXI_araddr("M28_AXI_araddr"), M28_AXI_arprot("M28_AXI_arprot"), M28_AXI_arvalid("M28_AXI_arvalid"), M28_AXI_arready("M28_AXI_arready"), M28_AXI_rdata("M28_AXI_rdata"), M28_AXI_rresp("M28_AXI_rresp"), M28_AXI_rvalid("M28_AXI_rvalid"), M28_AXI_rready("M28_AXI_rready"), M29_AXI_awaddr("M29_AXI_awaddr"), M29_AXI_awprot("M29_AXI_awprot"), M29_AXI_awvalid("M29_AXI_awvalid"), M29_AXI_awready("M29_AXI_awready"), M29_AXI_wdata("M29_AXI_wdata"), M29_AXI_wstrb("M29_AXI_wstrb"), M29_AXI_wvalid("M29_AXI_wvalid"), M29_AXI_wready("M29_AXI_wready"), M29_AXI_bresp("M29_AXI_bresp"), M29_AXI_bvalid("M29_AXI_bvalid"), M29_AXI_bready("M29_AXI_bready"), M29_AXI_araddr("M29_AXI_araddr"), M29_AXI_arprot("M29_AXI_arprot"), M29_AXI_arvalid("M29_AXI_arvalid"), M29_AXI_arready("M29_AXI_arready"), M29_AXI_rdata("M29_AXI_rdata"), M29_AXI_rresp("M29_AXI_rresp"), M29_AXI_rvalid("M29_AXI_rvalid"), M29_AXI_rready("M29_AXI_rready"), M30_AXI_awaddr("M30_AXI_awaddr"), M30_AXI_awprot("M30_AXI_awprot"), M30_AXI_awvalid("M30_AXI_awvalid"), M30_AXI_awready("M30_AXI_awready"), M30_AXI_wdata("M30_AXI_wdata"), M30_AXI_wstrb("M30_AXI_wstrb"), M30_AXI_wvalid("M30_AXI_wvalid"), M30_AXI_wready("M30_AXI_wready"), M30_AXI_bresp("M30_AXI_bresp"), M30_AXI_bvalid("M30_AXI_bvalid"), M30_AXI_bready("M30_AXI_bready"), M30_AXI_araddr("M30_AXI_araddr"), M30_AXI_arprot("M30_AXI_arprot"), M30_AXI_arvalid("M30_AXI_arvalid"), M30_AXI_arready("M30_AXI_arready"), M30_AXI_rdata("M30_AXI_rdata"), M30_AXI_rresp("M30_AXI_rresp"), M30_AXI_rvalid("M30_AXI_rvalid"), M30_AXI_rready("M30_AXI_rready"), M31_AXI_awaddr("M31_AXI_awaddr"), M31_AXI_awprot("M31_AXI_awprot"), M31_AXI_awvalid("M31_AXI_awvalid"), M31_AXI_awready("M31_AXI_awready"), M31_AXI_wdata("M31_AXI_wdata"), M31_AXI_wstrb("M31_AXI_wstrb"), M31_AXI_wvalid("M31_AXI_wvalid"), M31_AXI_wready("M31_AXI_wready"), M31_AXI_bresp("M31_AXI_bresp"), M31_AXI_bvalid("M31_AXI_bvalid"), M31_AXI_bready("M31_AXI_bready"), M31_AXI_araddr("M31_AXI_araddr"), M31_AXI_arprot("M31_AXI_arprot"), M31_AXI_arvalid("M31_AXI_arvalid"), M31_AXI_arready("M31_AXI_arready"), M31_AXI_rdata("M31_AXI_rdata"), M31_AXI_rresp("M31_AXI_rresp"), M31_AXI_rvalid("M31_AXI_rvalid"), M31_AXI_rready("M31_AXI_rready"), M32_AXI_awaddr("M32_AXI_awaddr"), M32_AXI_awprot("M32_AXI_awprot"), M32_AXI_awvalid("M32_AXI_awvalid"), M32_AXI_awready("M32_AXI_awready"), M32_AXI_wdata("M32_AXI_wdata"), M32_AXI_wstrb("M32_AXI_wstrb"), M32_AXI_wvalid("M32_AXI_wvalid"), M32_AXI_wready("M32_AXI_wready"), M32_AXI_bresp("M32_AXI_bresp"), M32_AXI_bvalid("M32_AXI_bvalid"), M32_AXI_bready("M32_AXI_bready"), M32_AXI_araddr("M32_AXI_araddr"), M32_AXI_arprot("M32_AXI_arprot"), M32_AXI_arvalid("M32_AXI_arvalid"), M32_AXI_arready("M32_AXI_arready"), M32_AXI_rdata("M32_AXI_rdata"), M32_AXI_rresp("M32_AXI_rresp"), M32_AXI_rvalid("M32_AXI_rvalid"), M32_AXI_rready("M32_AXI_rready"), M33_AXI_awaddr("M33_AXI_awaddr"), M33_AXI_awprot("M33_AXI_awprot"), M33_AXI_awvalid("M33_AXI_awvalid"), M33_AXI_awready("M33_AXI_awready"), M33_AXI_wdata("M33_AXI_wdata"), M33_AXI_wstrb("M33_AXI_wstrb"), M33_AXI_wvalid("M33_AXI_wvalid"), M33_AXI_wready("M33_AXI_wready"), M33_AXI_bresp("M33_AXI_bresp"), M33_AXI_bvalid("M33_AXI_bvalid"), M33_AXI_bready("M33_AXI_bready"), M33_AXI_araddr("M33_AXI_araddr"), M33_AXI_arprot("M33_AXI_arprot"), M33_AXI_arvalid("M33_AXI_arvalid"), M33_AXI_arready("M33_AXI_arready"), M33_AXI_rdata("M33_AXI_rdata"), M33_AXI_rresp("M33_AXI_rresp"), M33_AXI_rvalid("M33_AXI_rvalid"), M33_AXI_rready("M33_AXI_rready"), M34_AXI_awaddr("M34_AXI_awaddr"), M34_AXI_awprot("M34_AXI_awprot"), M34_AXI_awvalid("M34_AXI_awvalid"), M34_AXI_awready("M34_AXI_awready"), M34_AXI_wdata("M34_AXI_wdata"), M34_AXI_wstrb("M34_AXI_wstrb"), M34_AXI_wvalid("M34_AXI_wvalid"), M34_AXI_wready("M34_AXI_wready"), M34_AXI_bresp("M34_AXI_bresp"), M34_AXI_bvalid("M34_AXI_bvalid"), M34_AXI_bready("M34_AXI_bready"), M34_AXI_araddr("M34_AXI_araddr"), M34_AXI_arprot("M34_AXI_arprot"), M34_AXI_arvalid("M34_AXI_arvalid"), M34_AXI_arready("M34_AXI_arready"), M34_AXI_rdata("M34_AXI_rdata"), M34_AXI_rresp("M34_AXI_rresp"), M34_AXI_rvalid("M34_AXI_rvalid"), M34_AXI_rready("M34_AXI_rready"), M35_AXI_awaddr("M35_AXI_awaddr"), M35_AXI_awprot("M35_AXI_awprot"), M35_AXI_awvalid("M35_AXI_awvalid"), M35_AXI_awready("M35_AXI_awready"), M35_AXI_wdata("M35_AXI_wdata"), M35_AXI_wstrb("M35_AXI_wstrb"), M35_AXI_wvalid("M35_AXI_wvalid"), M35_AXI_wready("M35_AXI_wready"), M35_AXI_bresp("M35_AXI_bresp"), M35_AXI_bvalid("M35_AXI_bvalid"), M35_AXI_bready("M35_AXI_bready"), M35_AXI_araddr("M35_AXI_araddr"), M35_AXI_arprot("M35_AXI_arprot"), M35_AXI_arvalid("M35_AXI_arvalid"), M35_AXI_arready("M35_AXI_arready"), M35_AXI_rdata("M35_AXI_rdata"), M35_AXI_rresp("M35_AXI_rresp"), M35_AXI_rvalid("M35_AXI_rvalid"), M35_AXI_rready("M35_AXI_rready"), M36_AXI_awaddr("M36_AXI_awaddr"), M36_AXI_awprot("M36_AXI_awprot"), M36_AXI_awvalid("M36_AXI_awvalid"), M36_AXI_awready("M36_AXI_awready"), M36_AXI_wdata("M36_AXI_wdata"), M36_AXI_wstrb("M36_AXI_wstrb"), M36_AXI_wvalid("M36_AXI_wvalid"), M36_AXI_wready("M36_AXI_wready"), M36_AXI_bresp("M36_AXI_bresp"), M36_AXI_bvalid("M36_AXI_bvalid"), M36_AXI_bready("M36_AXI_bready"), M36_AXI_araddr("M36_AXI_araddr"), M36_AXI_arprot("M36_AXI_arprot"), M36_AXI_arvalid("M36_AXI_arvalid"), M36_AXI_arready("M36_AXI_arready"), M36_AXI_rdata("M36_AXI_rdata"), M36_AXI_rresp("M36_AXI_rresp"), M36_AXI_rvalid("M36_AXI_rvalid"), M36_AXI_rready("M36_AXI_rready"), M37_AXI_awaddr("M37_AXI_awaddr"), M37_AXI_awprot("M37_AXI_awprot"), M37_AXI_awvalid("M37_AXI_awvalid"), M37_AXI_awready("M37_AXI_awready"), M37_AXI_wdata("M37_AXI_wdata"), M37_AXI_wstrb("M37_AXI_wstrb"), M37_AXI_wvalid("M37_AXI_wvalid"), M37_AXI_wready("M37_AXI_wready"), M37_AXI_bresp("M37_AXI_bresp"), M37_AXI_bvalid("M37_AXI_bvalid"), M37_AXI_bready("M37_AXI_bready"), M37_AXI_araddr("M37_AXI_araddr"), M37_AXI_arprot("M37_AXI_arprot"), M37_AXI_arvalid("M37_AXI_arvalid"), M37_AXI_arready("M37_AXI_arready"), M37_AXI_rdata("M37_AXI_rdata"), M37_AXI_rresp("M37_AXI_rresp"), M37_AXI_rvalid("M37_AXI_rvalid"), M37_AXI_rready("M37_AXI_rready"), M38_AXI_awaddr("M38_AXI_awaddr"), M38_AXI_awprot("M38_AXI_awprot"), M38_AXI_awvalid("M38_AXI_awvalid"), M38_AXI_awready("M38_AXI_awready"), M38_AXI_wdata("M38_AXI_wdata"), M38_AXI_wstrb("M38_AXI_wstrb"), M38_AXI_wvalid("M38_AXI_wvalid"), M38_AXI_wready("M38_AXI_wready"), M38_AXI_bresp("M38_AXI_bresp"), M38_AXI_bvalid("M38_AXI_bvalid"), M38_AXI_bready("M38_AXI_bready"), M38_AXI_araddr("M38_AXI_araddr"), M38_AXI_arprot("M38_AXI_arprot"), M38_AXI_arvalid("M38_AXI_arvalid"), M38_AXI_arready("M38_AXI_arready"), M38_AXI_rdata("M38_AXI_rdata"), M38_AXI_rresp("M38_AXI_rresp"), M38_AXI_rvalid("M38_AXI_rvalid"), M38_AXI_rready("M38_AXI_rready"), M39_AXI_awaddr("M39_AXI_awaddr"), M39_AXI_awprot("M39_AXI_awprot"), M39_AXI_awvalid("M39_AXI_awvalid"), M39_AXI_awready("M39_AXI_awready"), M39_AXI_wdata("M39_AXI_wdata"), M39_AXI_wstrb("M39_AXI_wstrb"), M39_AXI_wvalid("M39_AXI_wvalid"), M39_AXI_wready("M39_AXI_wready"), M39_AXI_bresp("M39_AXI_bresp"), M39_AXI_bvalid("M39_AXI_bvalid"), M39_AXI_bready("M39_AXI_bready"), M39_AXI_araddr("M39_AXI_araddr"), M39_AXI_arprot("M39_AXI_arprot"), M39_AXI_arvalid("M39_AXI_arvalid"), M39_AXI_arready("M39_AXI_arready"), M39_AXI_rdata("M39_AXI_rdata"), M39_AXI_rresp("M39_AXI_rresp"), M39_AXI_rvalid("M39_AXI_rvalid"), M39_AXI_rready("M39_AXI_rready"), M40_AXI_awaddr("M40_AXI_awaddr"), M40_AXI_awprot("M40_AXI_awprot"), M40_AXI_awvalid("M40_AXI_awvalid"), M40_AXI_awready("M40_AXI_awready"), M40_AXI_wdata("M40_AXI_wdata"), M40_AXI_wstrb("M40_AXI_wstrb"), M40_AXI_wvalid("M40_AXI_wvalid"), M40_AXI_wready("M40_AXI_wready"), M40_AXI_bresp("M40_AXI_bresp"), M40_AXI_bvalid("M40_AXI_bvalid"), M40_AXI_bready("M40_AXI_bready"), M40_AXI_araddr("M40_AXI_araddr"), M40_AXI_arprot("M40_AXI_arprot"), M40_AXI_arvalid("M40_AXI_arvalid"), M40_AXI_arready("M40_AXI_arready"), M40_AXI_rdata("M40_AXI_rdata"), M40_AXI_rresp("M40_AXI_rresp"), M40_AXI_rvalid("M40_AXI_rvalid"), M40_AXI_rready("M40_AXI_rready"), M41_AXI_awaddr("M41_AXI_awaddr"), M41_AXI_awprot("M41_AXI_awprot"), M41_AXI_awvalid("M41_AXI_awvalid"), M41_AXI_awready("M41_AXI_awready"), M41_AXI_wdata("M41_AXI_wdata"), M41_AXI_wstrb("M41_AXI_wstrb"), M41_AXI_wvalid("M41_AXI_wvalid"), M41_AXI_wready("M41_AXI_wready"), M41_AXI_bresp("M41_AXI_bresp"), M41_AXI_bvalid("M41_AXI_bvalid"), M41_AXI_bready("M41_AXI_bready"), M41_AXI_araddr("M41_AXI_araddr"), M41_AXI_arprot("M41_AXI_arprot"), M41_AXI_arvalid("M41_AXI_arvalid"), M41_AXI_arready("M41_AXI_arready"), M41_AXI_rdata("M41_AXI_rdata"), M41_AXI_rresp("M41_AXI_rresp"), M41_AXI_rvalid("M41_AXI_rvalid"), M41_AXI_rready("M41_AXI_rready"), M42_AXI_awaddr("M42_AXI_awaddr"), M42_AXI_awprot("M42_AXI_awprot"), M42_AXI_awvalid("M42_AXI_awvalid"), M42_AXI_awready("M42_AXI_awready"), M42_AXI_wdata("M42_AXI_wdata"), M42_AXI_wstrb("M42_AXI_wstrb"), M42_AXI_wvalid("M42_AXI_wvalid"), M42_AXI_wready("M42_AXI_wready"), M42_AXI_bresp("M42_AXI_bresp"), M42_AXI_bvalid("M42_AXI_bvalid"), M42_AXI_bready("M42_AXI_bready"), M42_AXI_araddr("M42_AXI_araddr"), M42_AXI_arprot("M42_AXI_arprot"), M42_AXI_arvalid("M42_AXI_arvalid"), M42_AXI_arready("M42_AXI_arready"), M42_AXI_rdata("M42_AXI_rdata"), M42_AXI_rresp("M42_AXI_rresp"), M42_AXI_rvalid("M42_AXI_rvalid"), M42_AXI_rready("M42_AXI_rready"), M43_AXI_awaddr("M43_AXI_awaddr"), M43_AXI_awprot("M43_AXI_awprot"), M43_AXI_awvalid("M43_AXI_awvalid"), M43_AXI_awready("M43_AXI_awready"), M43_AXI_wdata("M43_AXI_wdata"), M43_AXI_wstrb("M43_AXI_wstrb"), M43_AXI_wvalid("M43_AXI_wvalid"), M43_AXI_wready("M43_AXI_wready"), M43_AXI_bresp("M43_AXI_bresp"), M43_AXI_bvalid("M43_AXI_bvalid"), M43_AXI_bready("M43_AXI_bready"), M43_AXI_araddr("M43_AXI_araddr"), M43_AXI_arprot("M43_AXI_arprot"), M43_AXI_arvalid("M43_AXI_arvalid"), M43_AXI_arready("M43_AXI_arready"), M43_AXI_rdata("M43_AXI_rdata"), M43_AXI_rresp("M43_AXI_rresp"), M43_AXI_rvalid("M43_AXI_rvalid"), M43_AXI_rready("M43_AXI_rready"), M44_AXI_awaddr("M44_AXI_awaddr"), M44_AXI_awprot("M44_AXI_awprot"), M44_AXI_awvalid("M44_AXI_awvalid"), M44_AXI_awready("M44_AXI_awready"), M44_AXI_wdata("M44_AXI_wdata"), M44_AXI_wstrb("M44_AXI_wstrb"), M44_AXI_wvalid("M44_AXI_wvalid"), M44_AXI_wready("M44_AXI_wready"), M44_AXI_bresp("M44_AXI_bresp"), M44_AXI_bvalid("M44_AXI_bvalid"), M44_AXI_bready("M44_AXI_bready"), M44_AXI_araddr("M44_AXI_araddr"), M44_AXI_arprot("M44_AXI_arprot"), M44_AXI_arvalid("M44_AXI_arvalid"), M44_AXI_arready("M44_AXI_arready"), M44_AXI_rdata("M44_AXI_rdata"), M44_AXI_rresp("M44_AXI_rresp"), M44_AXI_rvalid("M44_AXI_rvalid"), M44_AXI_rready("M44_AXI_rready"), M45_AXI_awaddr("M45_AXI_awaddr"), M45_AXI_awprot("M45_AXI_awprot"), M45_AXI_awvalid("M45_AXI_awvalid"), M45_AXI_awready("M45_AXI_awready"), M45_AXI_wdata("M45_AXI_wdata"), M45_AXI_wstrb("M45_AXI_wstrb"), M45_AXI_wvalid("M45_AXI_wvalid"), M45_AXI_wready("M45_AXI_wready"), M45_AXI_bresp("M45_AXI_bresp"), M45_AXI_bvalid("M45_AXI_bvalid"), M45_AXI_bready("M45_AXI_bready"), M45_AXI_araddr("M45_AXI_araddr"), M45_AXI_arprot("M45_AXI_arprot"), M45_AXI_arvalid("M45_AXI_arvalid"), M45_AXI_arready("M45_AXI_arready"), M45_AXI_rdata("M45_AXI_rdata"), M45_AXI_rresp("M45_AXI_rresp"), M45_AXI_rvalid("M45_AXI_rvalid"), M45_AXI_rready("M45_AXI_rready"), M46_AXI_awaddr("M46_AXI_awaddr"), M46_AXI_awprot("M46_AXI_awprot"), M46_AXI_awvalid("M46_AXI_awvalid"), M46_AXI_awready("M46_AXI_awready"), M46_AXI_wdata("M46_AXI_wdata"), M46_AXI_wstrb("M46_AXI_wstrb"), M46_AXI_wvalid("M46_AXI_wvalid"), M46_AXI_wready("M46_AXI_wready"), M46_AXI_bresp("M46_AXI_bresp"), M46_AXI_bvalid("M46_AXI_bvalid"), M46_AXI_bready("M46_AXI_bready"), M46_AXI_araddr("M46_AXI_araddr"), M46_AXI_arprot("M46_AXI_arprot"), M46_AXI_arvalid("M46_AXI_arvalid"), M46_AXI_arready("M46_AXI_arready"), M46_AXI_rdata("M46_AXI_rdata"), M46_AXI_rresp("M46_AXI_rresp"), M46_AXI_rvalid("M46_AXI_rvalid"), M46_AXI_rready("M46_AXI_rready"), M47_AXI_awaddr("M47_AXI_awaddr"), M47_AXI_awprot("M47_AXI_awprot"), M47_AXI_awvalid("M47_AXI_awvalid"), M47_AXI_awready("M47_AXI_awready"), M47_AXI_wdata("M47_AXI_wdata"), M47_AXI_wstrb("M47_AXI_wstrb"), M47_AXI_wvalid("M47_AXI_wvalid"), M47_AXI_wready("M47_AXI_wready"), M47_AXI_bresp("M47_AXI_bresp"), M47_AXI_bvalid("M47_AXI_bvalid"), M47_AXI_bready("M47_AXI_bready"), M47_AXI_araddr("M47_AXI_araddr"), M47_AXI_arprot("M47_AXI_arprot"), M47_AXI_arvalid("M47_AXI_arvalid"), M47_AXI_arready("M47_AXI_arready"), M47_AXI_rdata("M47_AXI_rdata"), M47_AXI_rresp("M47_AXI_rresp"), M47_AXI_rvalid("M47_AXI_rvalid"), M47_AXI_rready("M47_AXI_rready"), M48_AXI_awaddr("M48_AXI_awaddr"), M48_AXI_awprot("M48_AXI_awprot"), M48_AXI_awvalid("M48_AXI_awvalid"), M48_AXI_awready("M48_AXI_awready"), M48_AXI_wdata("M48_AXI_wdata"), M48_AXI_wstrb("M48_AXI_wstrb"), M48_AXI_wvalid("M48_AXI_wvalid"), M48_AXI_wready("M48_AXI_wready"), M48_AXI_bresp("M48_AXI_bresp"), M48_AXI_bvalid("M48_AXI_bvalid"), M48_AXI_bready("M48_AXI_bready"), M48_AXI_araddr("M48_AXI_araddr"), M48_AXI_arprot("M48_AXI_arprot"), M48_AXI_arvalid("M48_AXI_arvalid"), M48_AXI_arready("M48_AXI_arready"), M48_AXI_rdata("M48_AXI_rdata"), M48_AXI_rresp("M48_AXI_rresp"), M48_AXI_rvalid("M48_AXI_rvalid"), M48_AXI_rready("M48_AXI_rready"), M49_AXI_awaddr("M49_AXI_awaddr"), M49_AXI_awprot("M49_AXI_awprot"), M49_AXI_awvalid("M49_AXI_awvalid"), M49_AXI_awready("M49_AXI_awready"), M49_AXI_wdata("M49_AXI_wdata"), M49_AXI_wstrb("M49_AXI_wstrb"), M49_AXI_wvalid("M49_AXI_wvalid"), M49_AXI_wready("M49_AXI_wready"), M49_AXI_bresp("M49_AXI_bresp"), M49_AXI_bvalid("M49_AXI_bvalid"), M49_AXI_bready("M49_AXI_bready"), M49_AXI_araddr("M49_AXI_araddr"), M49_AXI_arprot("M49_AXI_arprot"), M49_AXI_arvalid("M49_AXI_arvalid"), M49_AXI_arready("M49_AXI_arready"), M49_AXI_rdata("M49_AXI_rdata"), M49_AXI_rresp("M49_AXI_rresp"), M49_AXI_rvalid("M49_AXI_rvalid"), M49_AXI_rready("M49_AXI_rready"), M50_AXI_awaddr("M50_AXI_awaddr"), M50_AXI_awprot("M50_AXI_awprot"), M50_AXI_awvalid("M50_AXI_awvalid"), M50_AXI_awready("M50_AXI_awready"), M50_AXI_wdata("M50_AXI_wdata"), M50_AXI_wstrb("M50_AXI_wstrb"), M50_AXI_wvalid("M50_AXI_wvalid"), M50_AXI_wready("M50_AXI_wready"), M50_AXI_bresp("M50_AXI_bresp"), M50_AXI_bvalid("M50_AXI_bvalid"), M50_AXI_bready("M50_AXI_bready"), M50_AXI_araddr("M50_AXI_araddr"), M50_AXI_arprot("M50_AXI_arprot"), M50_AXI_arvalid("M50_AXI_arvalid"), M50_AXI_arready("M50_AXI_arready"), M50_AXI_rdata("M50_AXI_rdata"), M50_AXI_rresp("M50_AXI_rresp"), M50_AXI_rvalid("M50_AXI_rvalid"), M50_AXI_rready("M50_AXI_rready")
{

  // initialize pins
  mp_impl->aclk(aclk);
  mp_impl->aresetn(aresetn);

  // initialize transactors
  mp_S00_AXI_transactor = NULL;
  mp_S00_AXI_awlock_converter = NULL;
  mp_S00_AXI_arlock_converter = NULL;
  mp_M00_AXI_transactor = NULL;
  mp_M00_AXI_awlock_converter = NULL;
  mp_M00_AXI_arlock_converter = NULL;
  mp_M01_AXI_transactor = NULL;
  mp_M01_AXI_awlock_converter = NULL;
  mp_M01_AXI_arlock_converter = NULL;
  mp_M02_AXI_transactor = NULL;
  mp_M02_AXI_awlock_converter = NULL;
  mp_M02_AXI_arlock_converter = NULL;
  mp_M03_AXI_transactor = NULL;
  mp_M03_AXI_awlock_converter = NULL;
  mp_M03_AXI_arlock_converter = NULL;
  mp_M04_AXI_transactor = NULL;
  mp_M04_AXI_awlock_converter = NULL;
  mp_M04_AXI_arlock_converter = NULL;
  mp_M05_AXI_transactor = NULL;
  mp_M05_AXI_awlock_converter = NULL;
  mp_M05_AXI_arlock_converter = NULL;
  mp_M06_AXI_transactor = NULL;
  mp_M06_AXI_awlock_converter = NULL;
  mp_M06_AXI_arlock_converter = NULL;
  mp_M07_AXI_transactor = NULL;
  mp_M07_AXI_awlock_converter = NULL;
  mp_M07_AXI_arlock_converter = NULL;
  mp_M08_AXI_transactor = NULL;
  mp_M08_AXI_awlock_converter = NULL;
  mp_M08_AXI_arlock_converter = NULL;
  mp_M09_AXI_transactor = NULL;
  mp_M09_AXI_awlock_converter = NULL;
  mp_M09_AXI_arlock_converter = NULL;
  mp_M10_AXI_transactor = NULL;
  mp_M10_AXI_awlock_converter = NULL;
  mp_M10_AXI_arlock_converter = NULL;
  mp_M11_AXI_transactor = NULL;
  mp_M11_AXI_awlock_converter = NULL;
  mp_M11_AXI_arlock_converter = NULL;
  mp_M12_AXI_transactor = NULL;
  mp_M13_AXI_transactor = NULL;
  mp_M14_AXI_transactor = NULL;
  mp_M15_AXI_transactor = NULL;
  mp_M16_AXI_transactor = NULL;
  mp_M17_AXI_transactor = NULL;
  mp_M18_AXI_transactor = NULL;
  mp_M19_AXI_transactor = NULL;
  mp_M20_AXI_transactor = NULL;
  mp_M21_AXI_transactor = NULL;
  mp_M22_AXI_transactor = NULL;
  mp_M23_AXI_transactor = NULL;
  mp_M24_AXI_transactor = NULL;
  mp_M25_AXI_transactor = NULL;
  mp_M26_AXI_transactor = NULL;
  mp_M27_AXI_transactor = NULL;
  mp_M28_AXI_transactor = NULL;
  mp_M29_AXI_transactor = NULL;
  mp_M30_AXI_transactor = NULL;
  mp_M31_AXI_transactor = NULL;
  mp_M32_AXI_transactor = NULL;
  mp_M33_AXI_transactor = NULL;
  mp_M34_AXI_transactor = NULL;
  mp_M35_AXI_transactor = NULL;
  mp_M36_AXI_transactor = NULL;
  mp_M37_AXI_transactor = NULL;
  mp_M38_AXI_transactor = NULL;
  mp_M39_AXI_transactor = NULL;
  mp_M40_AXI_transactor = NULL;
  mp_M41_AXI_transactor = NULL;
  mp_M42_AXI_transactor = NULL;
  mp_M43_AXI_transactor = NULL;
  mp_M44_AXI_transactor = NULL;
  mp_M45_AXI_transactor = NULL;
  mp_M46_AXI_transactor = NULL;
  mp_M47_AXI_transactor = NULL;
  mp_M48_AXI_transactor = NULL;
  mp_M49_AXI_transactor = NULL;
  mp_M50_AXI_transactor = NULL;

  // initialize socket stubs

}

void design_1_axi_smc_0::before_end_of_elaboration()
{
  // configure 'S00_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "S00_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'S00_AXI' transactor parameters
    xsc::common_cpp::properties S00_AXI_transactor_param_props;
    S00_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    S00_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    S00_AXI_transactor_param_props.addLong("ID_WIDTH", "16");
    S00_AXI_transactor_param_props.addLong("ADDR_WIDTH", "40");
    S00_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    S00_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    S00_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    S00_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    S00_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    S00_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    S00_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    S00_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    S00_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    S00_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    S00_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    S00_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    S00_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    S00_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    S00_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "1");
    S00_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    S00_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    S00_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    S00_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "4");
    S00_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "4");
    S00_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    S00_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    S00_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    S00_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    S00_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    S00_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    S00_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    S00_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_S00_AXI_transactor = new xtlm::xaximm_pin2xtlm_t<32,40,16,16,1,1,16,1>("S00_AXI_transactor", S00_AXI_transactor_param_props);

    // S00_AXI' transactor ports

    mp_S00_AXI_transactor->AWID(S00_AXI_awid);
    mp_S00_AXI_transactor->AWADDR(S00_AXI_awaddr);
    mp_S00_AXI_transactor->AWLEN(S00_AXI_awlen);
    mp_S00_AXI_transactor->AWSIZE(S00_AXI_awsize);
    mp_S00_AXI_transactor->AWBURST(S00_AXI_awburst);
    mp_S00_AXI_awlock_converter = new xsc::common::vectorN2scalar_converter<1>("S00_AXI_awlock_converter");
    mp_S00_AXI_awlock_converter->vector_in(S00_AXI_awlock);
    mp_S00_AXI_awlock_converter->scalar_out(m_S00_AXI_awlock_converter_signal);
    mp_S00_AXI_transactor->AWLOCK(m_S00_AXI_awlock_converter_signal);
    mp_S00_AXI_transactor->AWCACHE(S00_AXI_awcache);
    mp_S00_AXI_transactor->AWPROT(S00_AXI_awprot);
    mp_S00_AXI_transactor->AWQOS(S00_AXI_awqos);
    mp_S00_AXI_transactor->AWUSER(S00_AXI_awuser);
    mp_S00_AXI_transactor->AWVALID(S00_AXI_awvalid);
    mp_S00_AXI_transactor->AWREADY(S00_AXI_awready);
    mp_S00_AXI_transactor->WDATA(S00_AXI_wdata);
    mp_S00_AXI_transactor->WSTRB(S00_AXI_wstrb);
    mp_S00_AXI_transactor->WLAST(S00_AXI_wlast);
    mp_S00_AXI_transactor->WVALID(S00_AXI_wvalid);
    mp_S00_AXI_transactor->WREADY(S00_AXI_wready);
    mp_S00_AXI_transactor->BID(S00_AXI_bid);
    mp_S00_AXI_transactor->BRESP(S00_AXI_bresp);
    mp_S00_AXI_transactor->BVALID(S00_AXI_bvalid);
    mp_S00_AXI_transactor->BREADY(S00_AXI_bready);
    mp_S00_AXI_transactor->ARID(S00_AXI_arid);
    mp_S00_AXI_transactor->ARADDR(S00_AXI_araddr);
    mp_S00_AXI_transactor->ARLEN(S00_AXI_arlen);
    mp_S00_AXI_transactor->ARSIZE(S00_AXI_arsize);
    mp_S00_AXI_transactor->ARBURST(S00_AXI_arburst);
    mp_S00_AXI_arlock_converter = new xsc::common::vectorN2scalar_converter<1>("S00_AXI_arlock_converter");
    mp_S00_AXI_arlock_converter->vector_in(S00_AXI_arlock);
    mp_S00_AXI_arlock_converter->scalar_out(m_S00_AXI_arlock_converter_signal);
    mp_S00_AXI_transactor->ARLOCK(m_S00_AXI_arlock_converter_signal);
    mp_S00_AXI_transactor->ARCACHE(S00_AXI_arcache);
    mp_S00_AXI_transactor->ARPROT(S00_AXI_arprot);
    mp_S00_AXI_transactor->ARQOS(S00_AXI_arqos);
    mp_S00_AXI_transactor->ARUSER(S00_AXI_aruser);
    mp_S00_AXI_transactor->ARVALID(S00_AXI_arvalid);
    mp_S00_AXI_transactor->ARREADY(S00_AXI_arready);
    mp_S00_AXI_transactor->RID(S00_AXI_rid);
    mp_S00_AXI_transactor->RDATA(S00_AXI_rdata);
    mp_S00_AXI_transactor->RRESP(S00_AXI_rresp);
    mp_S00_AXI_transactor->RLAST(S00_AXI_rlast);
    mp_S00_AXI_transactor->RVALID(S00_AXI_rvalid);
    mp_S00_AXI_transactor->RREADY(S00_AXI_rready);
    mp_S00_AXI_transactor->CLK(aclk);
    mp_S00_AXI_transactor->RST(aresetn);

    // S00_AXI' transactor sockets

    mp_impl->S00_AXI_tlm_aximm_read_socket->bind(*(mp_S00_AXI_transactor->rd_socket));
    mp_impl->S00_AXI_tlm_aximm_write_socket->bind(*(mp_S00_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M00_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M00_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M00_AXI' transactor parameters
    xsc::common_cpp::properties M00_AXI_transactor_param_props;
    M00_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M00_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M00_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M00_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M00_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M00_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M00_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M00_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M00_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M00_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M00_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M00_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M00_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M00_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M00_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M00_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M00_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M00_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M00_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M00_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M00_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M00_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M00_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M00_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M00_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M00_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M00_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M00_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M00_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M00_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M00_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M00_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M00_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M00_AXI_transactor", M00_AXI_transactor_param_props);

    // M00_AXI' transactor ports

    mp_M00_AXI_transactor->AWADDR(M00_AXI_awaddr);
    mp_M00_AXI_transactor->AWLEN(M00_AXI_awlen);
    mp_M00_AXI_transactor->AWSIZE(M00_AXI_awsize);
    mp_M00_AXI_transactor->AWBURST(M00_AXI_awburst);
    mp_M00_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M00_AXI_awlock_converter");
    mp_M00_AXI_awlock_converter->scalar_in(m_M00_AXI_awlock_converter_signal);
    mp_M00_AXI_awlock_converter->vector_out(M00_AXI_awlock);
    mp_M00_AXI_transactor->AWLOCK(m_M00_AXI_awlock_converter_signal);
    mp_M00_AXI_transactor->AWCACHE(M00_AXI_awcache);
    mp_M00_AXI_transactor->AWPROT(M00_AXI_awprot);
    mp_M00_AXI_transactor->AWQOS(M00_AXI_awqos);
    mp_M00_AXI_transactor->AWUSER(M00_AXI_awuser);
    mp_M00_AXI_transactor->AWVALID(M00_AXI_awvalid);
    mp_M00_AXI_transactor->AWREADY(M00_AXI_awready);
    mp_M00_AXI_transactor->WDATA(M00_AXI_wdata);
    mp_M00_AXI_transactor->WSTRB(M00_AXI_wstrb);
    mp_M00_AXI_transactor->WLAST(M00_AXI_wlast);
    mp_M00_AXI_transactor->WVALID(M00_AXI_wvalid);
    mp_M00_AXI_transactor->WREADY(M00_AXI_wready);
    mp_M00_AXI_transactor->BRESP(M00_AXI_bresp);
    mp_M00_AXI_transactor->BVALID(M00_AXI_bvalid);
    mp_M00_AXI_transactor->BREADY(M00_AXI_bready);
    mp_M00_AXI_transactor->ARADDR(M00_AXI_araddr);
    mp_M00_AXI_transactor->ARLEN(M00_AXI_arlen);
    mp_M00_AXI_transactor->ARSIZE(M00_AXI_arsize);
    mp_M00_AXI_transactor->ARBURST(M00_AXI_arburst);
    mp_M00_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M00_AXI_arlock_converter");
    mp_M00_AXI_arlock_converter->scalar_in(m_M00_AXI_arlock_converter_signal);
    mp_M00_AXI_arlock_converter->vector_out(M00_AXI_arlock);
    mp_M00_AXI_transactor->ARLOCK(m_M00_AXI_arlock_converter_signal);
    mp_M00_AXI_transactor->ARCACHE(M00_AXI_arcache);
    mp_M00_AXI_transactor->ARPROT(M00_AXI_arprot);
    mp_M00_AXI_transactor->ARQOS(M00_AXI_arqos);
    mp_M00_AXI_transactor->ARUSER(M00_AXI_aruser);
    mp_M00_AXI_transactor->ARVALID(M00_AXI_arvalid);
    mp_M00_AXI_transactor->ARREADY(M00_AXI_arready);
    mp_M00_AXI_transactor->RDATA(M00_AXI_rdata);
    mp_M00_AXI_transactor->RRESP(M00_AXI_rresp);
    mp_M00_AXI_transactor->RLAST(M00_AXI_rlast);
    mp_M00_AXI_transactor->RVALID(M00_AXI_rvalid);
    mp_M00_AXI_transactor->RREADY(M00_AXI_rready);
    mp_M00_AXI_transactor->CLK(aclk);
    mp_M00_AXI_transactor->RST(aresetn);

    // M00_AXI' transactor sockets

    mp_impl->M00_AXI_tlm_aximm_read_socket->bind(*(mp_M00_AXI_transactor->rd_socket));
    mp_impl->M00_AXI_tlm_aximm_write_socket->bind(*(mp_M00_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M01_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M01_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M01_AXI' transactor parameters
    xsc::common_cpp::properties M01_AXI_transactor_param_props;
    M01_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M01_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M01_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M01_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M01_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M01_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M01_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M01_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M01_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M01_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M01_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M01_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M01_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M01_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M01_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M01_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M01_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M01_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M01_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M01_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M01_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M01_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M01_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M01_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M01_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M01_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M01_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M01_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M01_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M01_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M01_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M01_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M01_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M01_AXI_transactor", M01_AXI_transactor_param_props);

    // M01_AXI' transactor ports

    mp_M01_AXI_transactor->AWADDR(M01_AXI_awaddr);
    mp_M01_AXI_transactor->AWLEN(M01_AXI_awlen);
    mp_M01_AXI_transactor->AWSIZE(M01_AXI_awsize);
    mp_M01_AXI_transactor->AWBURST(M01_AXI_awburst);
    mp_M01_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M01_AXI_awlock_converter");
    mp_M01_AXI_awlock_converter->scalar_in(m_M01_AXI_awlock_converter_signal);
    mp_M01_AXI_awlock_converter->vector_out(M01_AXI_awlock);
    mp_M01_AXI_transactor->AWLOCK(m_M01_AXI_awlock_converter_signal);
    mp_M01_AXI_transactor->AWCACHE(M01_AXI_awcache);
    mp_M01_AXI_transactor->AWPROT(M01_AXI_awprot);
    mp_M01_AXI_transactor->AWQOS(M01_AXI_awqos);
    mp_M01_AXI_transactor->AWUSER(M01_AXI_awuser);
    mp_M01_AXI_transactor->AWVALID(M01_AXI_awvalid);
    mp_M01_AXI_transactor->AWREADY(M01_AXI_awready);
    mp_M01_AXI_transactor->WDATA(M01_AXI_wdata);
    mp_M01_AXI_transactor->WSTRB(M01_AXI_wstrb);
    mp_M01_AXI_transactor->WLAST(M01_AXI_wlast);
    mp_M01_AXI_transactor->WVALID(M01_AXI_wvalid);
    mp_M01_AXI_transactor->WREADY(M01_AXI_wready);
    mp_M01_AXI_transactor->BRESP(M01_AXI_bresp);
    mp_M01_AXI_transactor->BVALID(M01_AXI_bvalid);
    mp_M01_AXI_transactor->BREADY(M01_AXI_bready);
    mp_M01_AXI_transactor->ARADDR(M01_AXI_araddr);
    mp_M01_AXI_transactor->ARLEN(M01_AXI_arlen);
    mp_M01_AXI_transactor->ARSIZE(M01_AXI_arsize);
    mp_M01_AXI_transactor->ARBURST(M01_AXI_arburst);
    mp_M01_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M01_AXI_arlock_converter");
    mp_M01_AXI_arlock_converter->scalar_in(m_M01_AXI_arlock_converter_signal);
    mp_M01_AXI_arlock_converter->vector_out(M01_AXI_arlock);
    mp_M01_AXI_transactor->ARLOCK(m_M01_AXI_arlock_converter_signal);
    mp_M01_AXI_transactor->ARCACHE(M01_AXI_arcache);
    mp_M01_AXI_transactor->ARPROT(M01_AXI_arprot);
    mp_M01_AXI_transactor->ARQOS(M01_AXI_arqos);
    mp_M01_AXI_transactor->ARUSER(M01_AXI_aruser);
    mp_M01_AXI_transactor->ARVALID(M01_AXI_arvalid);
    mp_M01_AXI_transactor->ARREADY(M01_AXI_arready);
    mp_M01_AXI_transactor->RDATA(M01_AXI_rdata);
    mp_M01_AXI_transactor->RRESP(M01_AXI_rresp);
    mp_M01_AXI_transactor->RLAST(M01_AXI_rlast);
    mp_M01_AXI_transactor->RVALID(M01_AXI_rvalid);
    mp_M01_AXI_transactor->RREADY(M01_AXI_rready);
    mp_M01_AXI_transactor->CLK(aclk);
    mp_M01_AXI_transactor->RST(aresetn);

    // M01_AXI' transactor sockets

    mp_impl->M01_AXI_tlm_aximm_read_socket->bind(*(mp_M01_AXI_transactor->rd_socket));
    mp_impl->M01_AXI_tlm_aximm_write_socket->bind(*(mp_M01_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M02_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M02_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M02_AXI' transactor parameters
    xsc::common_cpp::properties M02_AXI_transactor_param_props;
    M02_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M02_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M02_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M02_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M02_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M02_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M02_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M02_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M02_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M02_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M02_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M02_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M02_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M02_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M02_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M02_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M02_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M02_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M02_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M02_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M02_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M02_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M02_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M02_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M02_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M02_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M02_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M02_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M02_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M02_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M02_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M02_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M02_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M02_AXI_transactor", M02_AXI_transactor_param_props);

    // M02_AXI' transactor ports

    mp_M02_AXI_transactor->AWADDR(M02_AXI_awaddr);
    mp_M02_AXI_transactor->AWLEN(M02_AXI_awlen);
    mp_M02_AXI_transactor->AWSIZE(M02_AXI_awsize);
    mp_M02_AXI_transactor->AWBURST(M02_AXI_awburst);
    mp_M02_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M02_AXI_awlock_converter");
    mp_M02_AXI_awlock_converter->scalar_in(m_M02_AXI_awlock_converter_signal);
    mp_M02_AXI_awlock_converter->vector_out(M02_AXI_awlock);
    mp_M02_AXI_transactor->AWLOCK(m_M02_AXI_awlock_converter_signal);
    mp_M02_AXI_transactor->AWCACHE(M02_AXI_awcache);
    mp_M02_AXI_transactor->AWPROT(M02_AXI_awprot);
    mp_M02_AXI_transactor->AWQOS(M02_AXI_awqos);
    mp_M02_AXI_transactor->AWUSER(M02_AXI_awuser);
    mp_M02_AXI_transactor->AWVALID(M02_AXI_awvalid);
    mp_M02_AXI_transactor->AWREADY(M02_AXI_awready);
    mp_M02_AXI_transactor->WDATA(M02_AXI_wdata);
    mp_M02_AXI_transactor->WSTRB(M02_AXI_wstrb);
    mp_M02_AXI_transactor->WLAST(M02_AXI_wlast);
    mp_M02_AXI_transactor->WVALID(M02_AXI_wvalid);
    mp_M02_AXI_transactor->WREADY(M02_AXI_wready);
    mp_M02_AXI_transactor->BRESP(M02_AXI_bresp);
    mp_M02_AXI_transactor->BVALID(M02_AXI_bvalid);
    mp_M02_AXI_transactor->BREADY(M02_AXI_bready);
    mp_M02_AXI_transactor->ARADDR(M02_AXI_araddr);
    mp_M02_AXI_transactor->ARLEN(M02_AXI_arlen);
    mp_M02_AXI_transactor->ARSIZE(M02_AXI_arsize);
    mp_M02_AXI_transactor->ARBURST(M02_AXI_arburst);
    mp_M02_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M02_AXI_arlock_converter");
    mp_M02_AXI_arlock_converter->scalar_in(m_M02_AXI_arlock_converter_signal);
    mp_M02_AXI_arlock_converter->vector_out(M02_AXI_arlock);
    mp_M02_AXI_transactor->ARLOCK(m_M02_AXI_arlock_converter_signal);
    mp_M02_AXI_transactor->ARCACHE(M02_AXI_arcache);
    mp_M02_AXI_transactor->ARPROT(M02_AXI_arprot);
    mp_M02_AXI_transactor->ARQOS(M02_AXI_arqos);
    mp_M02_AXI_transactor->ARUSER(M02_AXI_aruser);
    mp_M02_AXI_transactor->ARVALID(M02_AXI_arvalid);
    mp_M02_AXI_transactor->ARREADY(M02_AXI_arready);
    mp_M02_AXI_transactor->RDATA(M02_AXI_rdata);
    mp_M02_AXI_transactor->RRESP(M02_AXI_rresp);
    mp_M02_AXI_transactor->RLAST(M02_AXI_rlast);
    mp_M02_AXI_transactor->RVALID(M02_AXI_rvalid);
    mp_M02_AXI_transactor->RREADY(M02_AXI_rready);
    mp_M02_AXI_transactor->CLK(aclk);
    mp_M02_AXI_transactor->RST(aresetn);

    // M02_AXI' transactor sockets

    mp_impl->M02_AXI_tlm_aximm_read_socket->bind(*(mp_M02_AXI_transactor->rd_socket));
    mp_impl->M02_AXI_tlm_aximm_write_socket->bind(*(mp_M02_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M03_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M03_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M03_AXI' transactor parameters
    xsc::common_cpp::properties M03_AXI_transactor_param_props;
    M03_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M03_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M03_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M03_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M03_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M03_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M03_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M03_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M03_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M03_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M03_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M03_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M03_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M03_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M03_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M03_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M03_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M03_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M03_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M03_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M03_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M03_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M03_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M03_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M03_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M03_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M03_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M03_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M03_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M03_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M03_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M03_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M03_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M03_AXI_transactor", M03_AXI_transactor_param_props);

    // M03_AXI' transactor ports

    mp_M03_AXI_transactor->AWADDR(M03_AXI_awaddr);
    mp_M03_AXI_transactor->AWLEN(M03_AXI_awlen);
    mp_M03_AXI_transactor->AWSIZE(M03_AXI_awsize);
    mp_M03_AXI_transactor->AWBURST(M03_AXI_awburst);
    mp_M03_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M03_AXI_awlock_converter");
    mp_M03_AXI_awlock_converter->scalar_in(m_M03_AXI_awlock_converter_signal);
    mp_M03_AXI_awlock_converter->vector_out(M03_AXI_awlock);
    mp_M03_AXI_transactor->AWLOCK(m_M03_AXI_awlock_converter_signal);
    mp_M03_AXI_transactor->AWCACHE(M03_AXI_awcache);
    mp_M03_AXI_transactor->AWPROT(M03_AXI_awprot);
    mp_M03_AXI_transactor->AWQOS(M03_AXI_awqos);
    mp_M03_AXI_transactor->AWUSER(M03_AXI_awuser);
    mp_M03_AXI_transactor->AWVALID(M03_AXI_awvalid);
    mp_M03_AXI_transactor->AWREADY(M03_AXI_awready);
    mp_M03_AXI_transactor->WDATA(M03_AXI_wdata);
    mp_M03_AXI_transactor->WSTRB(M03_AXI_wstrb);
    mp_M03_AXI_transactor->WLAST(M03_AXI_wlast);
    mp_M03_AXI_transactor->WVALID(M03_AXI_wvalid);
    mp_M03_AXI_transactor->WREADY(M03_AXI_wready);
    mp_M03_AXI_transactor->BRESP(M03_AXI_bresp);
    mp_M03_AXI_transactor->BVALID(M03_AXI_bvalid);
    mp_M03_AXI_transactor->BREADY(M03_AXI_bready);
    mp_M03_AXI_transactor->ARADDR(M03_AXI_araddr);
    mp_M03_AXI_transactor->ARLEN(M03_AXI_arlen);
    mp_M03_AXI_transactor->ARSIZE(M03_AXI_arsize);
    mp_M03_AXI_transactor->ARBURST(M03_AXI_arburst);
    mp_M03_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M03_AXI_arlock_converter");
    mp_M03_AXI_arlock_converter->scalar_in(m_M03_AXI_arlock_converter_signal);
    mp_M03_AXI_arlock_converter->vector_out(M03_AXI_arlock);
    mp_M03_AXI_transactor->ARLOCK(m_M03_AXI_arlock_converter_signal);
    mp_M03_AXI_transactor->ARCACHE(M03_AXI_arcache);
    mp_M03_AXI_transactor->ARPROT(M03_AXI_arprot);
    mp_M03_AXI_transactor->ARQOS(M03_AXI_arqos);
    mp_M03_AXI_transactor->ARUSER(M03_AXI_aruser);
    mp_M03_AXI_transactor->ARVALID(M03_AXI_arvalid);
    mp_M03_AXI_transactor->ARREADY(M03_AXI_arready);
    mp_M03_AXI_transactor->RDATA(M03_AXI_rdata);
    mp_M03_AXI_transactor->RRESP(M03_AXI_rresp);
    mp_M03_AXI_transactor->RLAST(M03_AXI_rlast);
    mp_M03_AXI_transactor->RVALID(M03_AXI_rvalid);
    mp_M03_AXI_transactor->RREADY(M03_AXI_rready);
    mp_M03_AXI_transactor->CLK(aclk);
    mp_M03_AXI_transactor->RST(aresetn);

    // M03_AXI' transactor sockets

    mp_impl->M03_AXI_tlm_aximm_read_socket->bind(*(mp_M03_AXI_transactor->rd_socket));
    mp_impl->M03_AXI_tlm_aximm_write_socket->bind(*(mp_M03_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M04_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M04_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M04_AXI' transactor parameters
    xsc::common_cpp::properties M04_AXI_transactor_param_props;
    M04_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M04_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M04_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M04_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M04_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M04_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M04_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M04_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M04_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M04_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M04_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M04_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M04_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M04_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M04_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M04_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M04_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M04_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M04_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M04_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M04_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M04_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M04_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M04_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M04_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M04_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M04_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M04_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M04_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M04_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M04_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M04_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M04_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M04_AXI_transactor", M04_AXI_transactor_param_props);

    // M04_AXI' transactor ports

    mp_M04_AXI_transactor->AWADDR(M04_AXI_awaddr);
    mp_M04_AXI_transactor->AWLEN(M04_AXI_awlen);
    mp_M04_AXI_transactor->AWSIZE(M04_AXI_awsize);
    mp_M04_AXI_transactor->AWBURST(M04_AXI_awburst);
    mp_M04_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M04_AXI_awlock_converter");
    mp_M04_AXI_awlock_converter->scalar_in(m_M04_AXI_awlock_converter_signal);
    mp_M04_AXI_awlock_converter->vector_out(M04_AXI_awlock);
    mp_M04_AXI_transactor->AWLOCK(m_M04_AXI_awlock_converter_signal);
    mp_M04_AXI_transactor->AWCACHE(M04_AXI_awcache);
    mp_M04_AXI_transactor->AWPROT(M04_AXI_awprot);
    mp_M04_AXI_transactor->AWQOS(M04_AXI_awqos);
    mp_M04_AXI_transactor->AWUSER(M04_AXI_awuser);
    mp_M04_AXI_transactor->AWVALID(M04_AXI_awvalid);
    mp_M04_AXI_transactor->AWREADY(M04_AXI_awready);
    mp_M04_AXI_transactor->WDATA(M04_AXI_wdata);
    mp_M04_AXI_transactor->WSTRB(M04_AXI_wstrb);
    mp_M04_AXI_transactor->WLAST(M04_AXI_wlast);
    mp_M04_AXI_transactor->WVALID(M04_AXI_wvalid);
    mp_M04_AXI_transactor->WREADY(M04_AXI_wready);
    mp_M04_AXI_transactor->BRESP(M04_AXI_bresp);
    mp_M04_AXI_transactor->BVALID(M04_AXI_bvalid);
    mp_M04_AXI_transactor->BREADY(M04_AXI_bready);
    mp_M04_AXI_transactor->ARADDR(M04_AXI_araddr);
    mp_M04_AXI_transactor->ARLEN(M04_AXI_arlen);
    mp_M04_AXI_transactor->ARSIZE(M04_AXI_arsize);
    mp_M04_AXI_transactor->ARBURST(M04_AXI_arburst);
    mp_M04_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M04_AXI_arlock_converter");
    mp_M04_AXI_arlock_converter->scalar_in(m_M04_AXI_arlock_converter_signal);
    mp_M04_AXI_arlock_converter->vector_out(M04_AXI_arlock);
    mp_M04_AXI_transactor->ARLOCK(m_M04_AXI_arlock_converter_signal);
    mp_M04_AXI_transactor->ARCACHE(M04_AXI_arcache);
    mp_M04_AXI_transactor->ARPROT(M04_AXI_arprot);
    mp_M04_AXI_transactor->ARQOS(M04_AXI_arqos);
    mp_M04_AXI_transactor->ARUSER(M04_AXI_aruser);
    mp_M04_AXI_transactor->ARVALID(M04_AXI_arvalid);
    mp_M04_AXI_transactor->ARREADY(M04_AXI_arready);
    mp_M04_AXI_transactor->RDATA(M04_AXI_rdata);
    mp_M04_AXI_transactor->RRESP(M04_AXI_rresp);
    mp_M04_AXI_transactor->RLAST(M04_AXI_rlast);
    mp_M04_AXI_transactor->RVALID(M04_AXI_rvalid);
    mp_M04_AXI_transactor->RREADY(M04_AXI_rready);
    mp_M04_AXI_transactor->CLK(aclk);
    mp_M04_AXI_transactor->RST(aresetn);

    // M04_AXI' transactor sockets

    mp_impl->M04_AXI_tlm_aximm_read_socket->bind(*(mp_M04_AXI_transactor->rd_socket));
    mp_impl->M04_AXI_tlm_aximm_write_socket->bind(*(mp_M04_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M05_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M05_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M05_AXI' transactor parameters
    xsc::common_cpp::properties M05_AXI_transactor_param_props;
    M05_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M05_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M05_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M05_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M05_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M05_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M05_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M05_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M05_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M05_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M05_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M05_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M05_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M05_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M05_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M05_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M05_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M05_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M05_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M05_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M05_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M05_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M05_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M05_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M05_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M05_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M05_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M05_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M05_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M05_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M05_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M05_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M05_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M05_AXI_transactor", M05_AXI_transactor_param_props);

    // M05_AXI' transactor ports

    mp_M05_AXI_transactor->AWADDR(M05_AXI_awaddr);
    mp_M05_AXI_transactor->AWLEN(M05_AXI_awlen);
    mp_M05_AXI_transactor->AWSIZE(M05_AXI_awsize);
    mp_M05_AXI_transactor->AWBURST(M05_AXI_awburst);
    mp_M05_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M05_AXI_awlock_converter");
    mp_M05_AXI_awlock_converter->scalar_in(m_M05_AXI_awlock_converter_signal);
    mp_M05_AXI_awlock_converter->vector_out(M05_AXI_awlock);
    mp_M05_AXI_transactor->AWLOCK(m_M05_AXI_awlock_converter_signal);
    mp_M05_AXI_transactor->AWCACHE(M05_AXI_awcache);
    mp_M05_AXI_transactor->AWPROT(M05_AXI_awprot);
    mp_M05_AXI_transactor->AWQOS(M05_AXI_awqos);
    mp_M05_AXI_transactor->AWUSER(M05_AXI_awuser);
    mp_M05_AXI_transactor->AWVALID(M05_AXI_awvalid);
    mp_M05_AXI_transactor->AWREADY(M05_AXI_awready);
    mp_M05_AXI_transactor->WDATA(M05_AXI_wdata);
    mp_M05_AXI_transactor->WSTRB(M05_AXI_wstrb);
    mp_M05_AXI_transactor->WLAST(M05_AXI_wlast);
    mp_M05_AXI_transactor->WVALID(M05_AXI_wvalid);
    mp_M05_AXI_transactor->WREADY(M05_AXI_wready);
    mp_M05_AXI_transactor->BRESP(M05_AXI_bresp);
    mp_M05_AXI_transactor->BVALID(M05_AXI_bvalid);
    mp_M05_AXI_transactor->BREADY(M05_AXI_bready);
    mp_M05_AXI_transactor->ARADDR(M05_AXI_araddr);
    mp_M05_AXI_transactor->ARLEN(M05_AXI_arlen);
    mp_M05_AXI_transactor->ARSIZE(M05_AXI_arsize);
    mp_M05_AXI_transactor->ARBURST(M05_AXI_arburst);
    mp_M05_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M05_AXI_arlock_converter");
    mp_M05_AXI_arlock_converter->scalar_in(m_M05_AXI_arlock_converter_signal);
    mp_M05_AXI_arlock_converter->vector_out(M05_AXI_arlock);
    mp_M05_AXI_transactor->ARLOCK(m_M05_AXI_arlock_converter_signal);
    mp_M05_AXI_transactor->ARCACHE(M05_AXI_arcache);
    mp_M05_AXI_transactor->ARPROT(M05_AXI_arprot);
    mp_M05_AXI_transactor->ARQOS(M05_AXI_arqos);
    mp_M05_AXI_transactor->ARUSER(M05_AXI_aruser);
    mp_M05_AXI_transactor->ARVALID(M05_AXI_arvalid);
    mp_M05_AXI_transactor->ARREADY(M05_AXI_arready);
    mp_M05_AXI_transactor->RDATA(M05_AXI_rdata);
    mp_M05_AXI_transactor->RRESP(M05_AXI_rresp);
    mp_M05_AXI_transactor->RLAST(M05_AXI_rlast);
    mp_M05_AXI_transactor->RVALID(M05_AXI_rvalid);
    mp_M05_AXI_transactor->RREADY(M05_AXI_rready);
    mp_M05_AXI_transactor->CLK(aclk);
    mp_M05_AXI_transactor->RST(aresetn);

    // M05_AXI' transactor sockets

    mp_impl->M05_AXI_tlm_aximm_read_socket->bind(*(mp_M05_AXI_transactor->rd_socket));
    mp_impl->M05_AXI_tlm_aximm_write_socket->bind(*(mp_M05_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M06_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M06_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M06_AXI' transactor parameters
    xsc::common_cpp::properties M06_AXI_transactor_param_props;
    M06_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M06_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M06_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M06_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M06_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M06_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M06_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M06_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M06_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M06_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M06_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M06_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M06_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M06_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M06_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M06_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M06_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M06_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M06_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M06_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M06_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M06_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M06_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M06_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M06_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M06_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M06_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M06_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M06_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M06_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M06_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M06_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M06_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M06_AXI_transactor", M06_AXI_transactor_param_props);

    // M06_AXI' transactor ports

    mp_M06_AXI_transactor->AWADDR(M06_AXI_awaddr);
    mp_M06_AXI_transactor->AWLEN(M06_AXI_awlen);
    mp_M06_AXI_transactor->AWSIZE(M06_AXI_awsize);
    mp_M06_AXI_transactor->AWBURST(M06_AXI_awburst);
    mp_M06_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M06_AXI_awlock_converter");
    mp_M06_AXI_awlock_converter->scalar_in(m_M06_AXI_awlock_converter_signal);
    mp_M06_AXI_awlock_converter->vector_out(M06_AXI_awlock);
    mp_M06_AXI_transactor->AWLOCK(m_M06_AXI_awlock_converter_signal);
    mp_M06_AXI_transactor->AWCACHE(M06_AXI_awcache);
    mp_M06_AXI_transactor->AWPROT(M06_AXI_awprot);
    mp_M06_AXI_transactor->AWQOS(M06_AXI_awqos);
    mp_M06_AXI_transactor->AWUSER(M06_AXI_awuser);
    mp_M06_AXI_transactor->AWVALID(M06_AXI_awvalid);
    mp_M06_AXI_transactor->AWREADY(M06_AXI_awready);
    mp_M06_AXI_transactor->WDATA(M06_AXI_wdata);
    mp_M06_AXI_transactor->WSTRB(M06_AXI_wstrb);
    mp_M06_AXI_transactor->WLAST(M06_AXI_wlast);
    mp_M06_AXI_transactor->WVALID(M06_AXI_wvalid);
    mp_M06_AXI_transactor->WREADY(M06_AXI_wready);
    mp_M06_AXI_transactor->BRESP(M06_AXI_bresp);
    mp_M06_AXI_transactor->BVALID(M06_AXI_bvalid);
    mp_M06_AXI_transactor->BREADY(M06_AXI_bready);
    mp_M06_AXI_transactor->ARADDR(M06_AXI_araddr);
    mp_M06_AXI_transactor->ARLEN(M06_AXI_arlen);
    mp_M06_AXI_transactor->ARSIZE(M06_AXI_arsize);
    mp_M06_AXI_transactor->ARBURST(M06_AXI_arburst);
    mp_M06_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M06_AXI_arlock_converter");
    mp_M06_AXI_arlock_converter->scalar_in(m_M06_AXI_arlock_converter_signal);
    mp_M06_AXI_arlock_converter->vector_out(M06_AXI_arlock);
    mp_M06_AXI_transactor->ARLOCK(m_M06_AXI_arlock_converter_signal);
    mp_M06_AXI_transactor->ARCACHE(M06_AXI_arcache);
    mp_M06_AXI_transactor->ARPROT(M06_AXI_arprot);
    mp_M06_AXI_transactor->ARQOS(M06_AXI_arqos);
    mp_M06_AXI_transactor->ARUSER(M06_AXI_aruser);
    mp_M06_AXI_transactor->ARVALID(M06_AXI_arvalid);
    mp_M06_AXI_transactor->ARREADY(M06_AXI_arready);
    mp_M06_AXI_transactor->RDATA(M06_AXI_rdata);
    mp_M06_AXI_transactor->RRESP(M06_AXI_rresp);
    mp_M06_AXI_transactor->RLAST(M06_AXI_rlast);
    mp_M06_AXI_transactor->RVALID(M06_AXI_rvalid);
    mp_M06_AXI_transactor->RREADY(M06_AXI_rready);
    mp_M06_AXI_transactor->CLK(aclk);
    mp_M06_AXI_transactor->RST(aresetn);

    // M06_AXI' transactor sockets

    mp_impl->M06_AXI_tlm_aximm_read_socket->bind(*(mp_M06_AXI_transactor->rd_socket));
    mp_impl->M06_AXI_tlm_aximm_write_socket->bind(*(mp_M06_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M07_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M07_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M07_AXI' transactor parameters
    xsc::common_cpp::properties M07_AXI_transactor_param_props;
    M07_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M07_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M07_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M07_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M07_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M07_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M07_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M07_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M07_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M07_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M07_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M07_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M07_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M07_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M07_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M07_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M07_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M07_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M07_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M07_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M07_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M07_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M07_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M07_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M07_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M07_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M07_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M07_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M07_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M07_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M07_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M07_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M07_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M07_AXI_transactor", M07_AXI_transactor_param_props);

    // M07_AXI' transactor ports

    mp_M07_AXI_transactor->AWADDR(M07_AXI_awaddr);
    mp_M07_AXI_transactor->AWLEN(M07_AXI_awlen);
    mp_M07_AXI_transactor->AWSIZE(M07_AXI_awsize);
    mp_M07_AXI_transactor->AWBURST(M07_AXI_awburst);
    mp_M07_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M07_AXI_awlock_converter");
    mp_M07_AXI_awlock_converter->scalar_in(m_M07_AXI_awlock_converter_signal);
    mp_M07_AXI_awlock_converter->vector_out(M07_AXI_awlock);
    mp_M07_AXI_transactor->AWLOCK(m_M07_AXI_awlock_converter_signal);
    mp_M07_AXI_transactor->AWCACHE(M07_AXI_awcache);
    mp_M07_AXI_transactor->AWPROT(M07_AXI_awprot);
    mp_M07_AXI_transactor->AWQOS(M07_AXI_awqos);
    mp_M07_AXI_transactor->AWUSER(M07_AXI_awuser);
    mp_M07_AXI_transactor->AWVALID(M07_AXI_awvalid);
    mp_M07_AXI_transactor->AWREADY(M07_AXI_awready);
    mp_M07_AXI_transactor->WDATA(M07_AXI_wdata);
    mp_M07_AXI_transactor->WSTRB(M07_AXI_wstrb);
    mp_M07_AXI_transactor->WLAST(M07_AXI_wlast);
    mp_M07_AXI_transactor->WVALID(M07_AXI_wvalid);
    mp_M07_AXI_transactor->WREADY(M07_AXI_wready);
    mp_M07_AXI_transactor->BRESP(M07_AXI_bresp);
    mp_M07_AXI_transactor->BVALID(M07_AXI_bvalid);
    mp_M07_AXI_transactor->BREADY(M07_AXI_bready);
    mp_M07_AXI_transactor->ARADDR(M07_AXI_araddr);
    mp_M07_AXI_transactor->ARLEN(M07_AXI_arlen);
    mp_M07_AXI_transactor->ARSIZE(M07_AXI_arsize);
    mp_M07_AXI_transactor->ARBURST(M07_AXI_arburst);
    mp_M07_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M07_AXI_arlock_converter");
    mp_M07_AXI_arlock_converter->scalar_in(m_M07_AXI_arlock_converter_signal);
    mp_M07_AXI_arlock_converter->vector_out(M07_AXI_arlock);
    mp_M07_AXI_transactor->ARLOCK(m_M07_AXI_arlock_converter_signal);
    mp_M07_AXI_transactor->ARCACHE(M07_AXI_arcache);
    mp_M07_AXI_transactor->ARPROT(M07_AXI_arprot);
    mp_M07_AXI_transactor->ARQOS(M07_AXI_arqos);
    mp_M07_AXI_transactor->ARUSER(M07_AXI_aruser);
    mp_M07_AXI_transactor->ARVALID(M07_AXI_arvalid);
    mp_M07_AXI_transactor->ARREADY(M07_AXI_arready);
    mp_M07_AXI_transactor->RDATA(M07_AXI_rdata);
    mp_M07_AXI_transactor->RRESP(M07_AXI_rresp);
    mp_M07_AXI_transactor->RLAST(M07_AXI_rlast);
    mp_M07_AXI_transactor->RVALID(M07_AXI_rvalid);
    mp_M07_AXI_transactor->RREADY(M07_AXI_rready);
    mp_M07_AXI_transactor->CLK(aclk);
    mp_M07_AXI_transactor->RST(aresetn);

    // M07_AXI' transactor sockets

    mp_impl->M07_AXI_tlm_aximm_read_socket->bind(*(mp_M07_AXI_transactor->rd_socket));
    mp_impl->M07_AXI_tlm_aximm_write_socket->bind(*(mp_M07_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M08_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M08_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M08_AXI' transactor parameters
    xsc::common_cpp::properties M08_AXI_transactor_param_props;
    M08_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M08_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M08_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M08_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M08_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M08_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M08_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M08_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M08_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M08_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M08_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M08_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M08_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M08_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M08_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M08_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M08_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M08_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M08_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M08_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M08_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M08_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M08_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M08_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M08_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M08_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M08_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M08_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M08_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M08_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M08_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M08_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M08_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M08_AXI_transactor", M08_AXI_transactor_param_props);

    // M08_AXI' transactor ports

    mp_M08_AXI_transactor->AWADDR(M08_AXI_awaddr);
    mp_M08_AXI_transactor->AWLEN(M08_AXI_awlen);
    mp_M08_AXI_transactor->AWSIZE(M08_AXI_awsize);
    mp_M08_AXI_transactor->AWBURST(M08_AXI_awburst);
    mp_M08_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M08_AXI_awlock_converter");
    mp_M08_AXI_awlock_converter->scalar_in(m_M08_AXI_awlock_converter_signal);
    mp_M08_AXI_awlock_converter->vector_out(M08_AXI_awlock);
    mp_M08_AXI_transactor->AWLOCK(m_M08_AXI_awlock_converter_signal);
    mp_M08_AXI_transactor->AWCACHE(M08_AXI_awcache);
    mp_M08_AXI_transactor->AWPROT(M08_AXI_awprot);
    mp_M08_AXI_transactor->AWQOS(M08_AXI_awqos);
    mp_M08_AXI_transactor->AWUSER(M08_AXI_awuser);
    mp_M08_AXI_transactor->AWVALID(M08_AXI_awvalid);
    mp_M08_AXI_transactor->AWREADY(M08_AXI_awready);
    mp_M08_AXI_transactor->WDATA(M08_AXI_wdata);
    mp_M08_AXI_transactor->WSTRB(M08_AXI_wstrb);
    mp_M08_AXI_transactor->WLAST(M08_AXI_wlast);
    mp_M08_AXI_transactor->WVALID(M08_AXI_wvalid);
    mp_M08_AXI_transactor->WREADY(M08_AXI_wready);
    mp_M08_AXI_transactor->BRESP(M08_AXI_bresp);
    mp_M08_AXI_transactor->BVALID(M08_AXI_bvalid);
    mp_M08_AXI_transactor->BREADY(M08_AXI_bready);
    mp_M08_AXI_transactor->ARADDR(M08_AXI_araddr);
    mp_M08_AXI_transactor->ARLEN(M08_AXI_arlen);
    mp_M08_AXI_transactor->ARSIZE(M08_AXI_arsize);
    mp_M08_AXI_transactor->ARBURST(M08_AXI_arburst);
    mp_M08_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M08_AXI_arlock_converter");
    mp_M08_AXI_arlock_converter->scalar_in(m_M08_AXI_arlock_converter_signal);
    mp_M08_AXI_arlock_converter->vector_out(M08_AXI_arlock);
    mp_M08_AXI_transactor->ARLOCK(m_M08_AXI_arlock_converter_signal);
    mp_M08_AXI_transactor->ARCACHE(M08_AXI_arcache);
    mp_M08_AXI_transactor->ARPROT(M08_AXI_arprot);
    mp_M08_AXI_transactor->ARQOS(M08_AXI_arqos);
    mp_M08_AXI_transactor->ARUSER(M08_AXI_aruser);
    mp_M08_AXI_transactor->ARVALID(M08_AXI_arvalid);
    mp_M08_AXI_transactor->ARREADY(M08_AXI_arready);
    mp_M08_AXI_transactor->RDATA(M08_AXI_rdata);
    mp_M08_AXI_transactor->RRESP(M08_AXI_rresp);
    mp_M08_AXI_transactor->RLAST(M08_AXI_rlast);
    mp_M08_AXI_transactor->RVALID(M08_AXI_rvalid);
    mp_M08_AXI_transactor->RREADY(M08_AXI_rready);
    mp_M08_AXI_transactor->CLK(aclk);
    mp_M08_AXI_transactor->RST(aresetn);

    // M08_AXI' transactor sockets

    mp_impl->M08_AXI_tlm_aximm_read_socket->bind(*(mp_M08_AXI_transactor->rd_socket));
    mp_impl->M08_AXI_tlm_aximm_write_socket->bind(*(mp_M08_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M09_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M09_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M09_AXI' transactor parameters
    xsc::common_cpp::properties M09_AXI_transactor_param_props;
    M09_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M09_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M09_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M09_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M09_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M09_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M09_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M09_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M09_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M09_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M09_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M09_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M09_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M09_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M09_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M09_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M09_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M09_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M09_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M09_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M09_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M09_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M09_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M09_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M09_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M09_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M09_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M09_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M09_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M09_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M09_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M09_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M09_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M09_AXI_transactor", M09_AXI_transactor_param_props);

    // M09_AXI' transactor ports

    mp_M09_AXI_transactor->AWADDR(M09_AXI_awaddr);
    mp_M09_AXI_transactor->AWLEN(M09_AXI_awlen);
    mp_M09_AXI_transactor->AWSIZE(M09_AXI_awsize);
    mp_M09_AXI_transactor->AWBURST(M09_AXI_awburst);
    mp_M09_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M09_AXI_awlock_converter");
    mp_M09_AXI_awlock_converter->scalar_in(m_M09_AXI_awlock_converter_signal);
    mp_M09_AXI_awlock_converter->vector_out(M09_AXI_awlock);
    mp_M09_AXI_transactor->AWLOCK(m_M09_AXI_awlock_converter_signal);
    mp_M09_AXI_transactor->AWCACHE(M09_AXI_awcache);
    mp_M09_AXI_transactor->AWPROT(M09_AXI_awprot);
    mp_M09_AXI_transactor->AWQOS(M09_AXI_awqos);
    mp_M09_AXI_transactor->AWUSER(M09_AXI_awuser);
    mp_M09_AXI_transactor->AWVALID(M09_AXI_awvalid);
    mp_M09_AXI_transactor->AWREADY(M09_AXI_awready);
    mp_M09_AXI_transactor->WDATA(M09_AXI_wdata);
    mp_M09_AXI_transactor->WSTRB(M09_AXI_wstrb);
    mp_M09_AXI_transactor->WLAST(M09_AXI_wlast);
    mp_M09_AXI_transactor->WVALID(M09_AXI_wvalid);
    mp_M09_AXI_transactor->WREADY(M09_AXI_wready);
    mp_M09_AXI_transactor->BRESP(M09_AXI_bresp);
    mp_M09_AXI_transactor->BVALID(M09_AXI_bvalid);
    mp_M09_AXI_transactor->BREADY(M09_AXI_bready);
    mp_M09_AXI_transactor->ARADDR(M09_AXI_araddr);
    mp_M09_AXI_transactor->ARLEN(M09_AXI_arlen);
    mp_M09_AXI_transactor->ARSIZE(M09_AXI_arsize);
    mp_M09_AXI_transactor->ARBURST(M09_AXI_arburst);
    mp_M09_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M09_AXI_arlock_converter");
    mp_M09_AXI_arlock_converter->scalar_in(m_M09_AXI_arlock_converter_signal);
    mp_M09_AXI_arlock_converter->vector_out(M09_AXI_arlock);
    mp_M09_AXI_transactor->ARLOCK(m_M09_AXI_arlock_converter_signal);
    mp_M09_AXI_transactor->ARCACHE(M09_AXI_arcache);
    mp_M09_AXI_transactor->ARPROT(M09_AXI_arprot);
    mp_M09_AXI_transactor->ARQOS(M09_AXI_arqos);
    mp_M09_AXI_transactor->ARUSER(M09_AXI_aruser);
    mp_M09_AXI_transactor->ARVALID(M09_AXI_arvalid);
    mp_M09_AXI_transactor->ARREADY(M09_AXI_arready);
    mp_M09_AXI_transactor->RDATA(M09_AXI_rdata);
    mp_M09_AXI_transactor->RRESP(M09_AXI_rresp);
    mp_M09_AXI_transactor->RLAST(M09_AXI_rlast);
    mp_M09_AXI_transactor->RVALID(M09_AXI_rvalid);
    mp_M09_AXI_transactor->RREADY(M09_AXI_rready);
    mp_M09_AXI_transactor->CLK(aclk);
    mp_M09_AXI_transactor->RST(aresetn);

    // M09_AXI' transactor sockets

    mp_impl->M09_AXI_tlm_aximm_read_socket->bind(*(mp_M09_AXI_transactor->rd_socket));
    mp_impl->M09_AXI_tlm_aximm_write_socket->bind(*(mp_M09_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M10_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M10_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M10_AXI' transactor parameters
    xsc::common_cpp::properties M10_AXI_transactor_param_props;
    M10_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M10_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M10_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M10_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M10_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M10_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M10_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M10_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M10_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M10_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M10_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M10_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M10_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M10_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M10_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M10_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M10_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M10_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M10_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M10_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M10_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M10_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M10_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M10_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M10_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M10_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M10_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M10_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M10_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M10_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M10_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M10_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M10_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M10_AXI_transactor", M10_AXI_transactor_param_props);

    // M10_AXI' transactor ports

    mp_M10_AXI_transactor->AWADDR(M10_AXI_awaddr);
    mp_M10_AXI_transactor->AWLEN(M10_AXI_awlen);
    mp_M10_AXI_transactor->AWSIZE(M10_AXI_awsize);
    mp_M10_AXI_transactor->AWBURST(M10_AXI_awburst);
    mp_M10_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M10_AXI_awlock_converter");
    mp_M10_AXI_awlock_converter->scalar_in(m_M10_AXI_awlock_converter_signal);
    mp_M10_AXI_awlock_converter->vector_out(M10_AXI_awlock);
    mp_M10_AXI_transactor->AWLOCK(m_M10_AXI_awlock_converter_signal);
    mp_M10_AXI_transactor->AWCACHE(M10_AXI_awcache);
    mp_M10_AXI_transactor->AWPROT(M10_AXI_awprot);
    mp_M10_AXI_transactor->AWQOS(M10_AXI_awqos);
    mp_M10_AXI_transactor->AWUSER(M10_AXI_awuser);
    mp_M10_AXI_transactor->AWVALID(M10_AXI_awvalid);
    mp_M10_AXI_transactor->AWREADY(M10_AXI_awready);
    mp_M10_AXI_transactor->WDATA(M10_AXI_wdata);
    mp_M10_AXI_transactor->WSTRB(M10_AXI_wstrb);
    mp_M10_AXI_transactor->WLAST(M10_AXI_wlast);
    mp_M10_AXI_transactor->WVALID(M10_AXI_wvalid);
    mp_M10_AXI_transactor->WREADY(M10_AXI_wready);
    mp_M10_AXI_transactor->BRESP(M10_AXI_bresp);
    mp_M10_AXI_transactor->BVALID(M10_AXI_bvalid);
    mp_M10_AXI_transactor->BREADY(M10_AXI_bready);
    mp_M10_AXI_transactor->ARADDR(M10_AXI_araddr);
    mp_M10_AXI_transactor->ARLEN(M10_AXI_arlen);
    mp_M10_AXI_transactor->ARSIZE(M10_AXI_arsize);
    mp_M10_AXI_transactor->ARBURST(M10_AXI_arburst);
    mp_M10_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M10_AXI_arlock_converter");
    mp_M10_AXI_arlock_converter->scalar_in(m_M10_AXI_arlock_converter_signal);
    mp_M10_AXI_arlock_converter->vector_out(M10_AXI_arlock);
    mp_M10_AXI_transactor->ARLOCK(m_M10_AXI_arlock_converter_signal);
    mp_M10_AXI_transactor->ARCACHE(M10_AXI_arcache);
    mp_M10_AXI_transactor->ARPROT(M10_AXI_arprot);
    mp_M10_AXI_transactor->ARQOS(M10_AXI_arqos);
    mp_M10_AXI_transactor->ARUSER(M10_AXI_aruser);
    mp_M10_AXI_transactor->ARVALID(M10_AXI_arvalid);
    mp_M10_AXI_transactor->ARREADY(M10_AXI_arready);
    mp_M10_AXI_transactor->RDATA(M10_AXI_rdata);
    mp_M10_AXI_transactor->RRESP(M10_AXI_rresp);
    mp_M10_AXI_transactor->RLAST(M10_AXI_rlast);
    mp_M10_AXI_transactor->RVALID(M10_AXI_rvalid);
    mp_M10_AXI_transactor->RREADY(M10_AXI_rready);
    mp_M10_AXI_transactor->CLK(aclk);
    mp_M10_AXI_transactor->RST(aresetn);

    // M10_AXI' transactor sockets

    mp_impl->M10_AXI_tlm_aximm_read_socket->bind(*(mp_M10_AXI_transactor->rd_socket));
    mp_impl->M10_AXI_tlm_aximm_write_socket->bind(*(mp_M10_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M11_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M11_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M11_AXI' transactor parameters
    xsc::common_cpp::properties M11_AXI_transactor_param_props;
    M11_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M11_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M11_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M11_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M11_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M11_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M11_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M11_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M11_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M11_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M11_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M11_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M11_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M11_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M11_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M11_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M11_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M11_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M11_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M11_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M11_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M11_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M11_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M11_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M11_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M11_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M11_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M11_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M11_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M11_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M11_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M11_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M11_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M11_AXI_transactor", M11_AXI_transactor_param_props);

    // M11_AXI' transactor ports

    mp_M11_AXI_transactor->AWADDR(M11_AXI_awaddr);
    mp_M11_AXI_transactor->AWLEN(M11_AXI_awlen);
    mp_M11_AXI_transactor->AWSIZE(M11_AXI_awsize);
    mp_M11_AXI_transactor->AWBURST(M11_AXI_awburst);
    mp_M11_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M11_AXI_awlock_converter");
    mp_M11_AXI_awlock_converter->scalar_in(m_M11_AXI_awlock_converter_signal);
    mp_M11_AXI_awlock_converter->vector_out(M11_AXI_awlock);
    mp_M11_AXI_transactor->AWLOCK(m_M11_AXI_awlock_converter_signal);
    mp_M11_AXI_transactor->AWCACHE(M11_AXI_awcache);
    mp_M11_AXI_transactor->AWPROT(M11_AXI_awprot);
    mp_M11_AXI_transactor->AWQOS(M11_AXI_awqos);
    mp_M11_AXI_transactor->AWUSER(M11_AXI_awuser);
    mp_M11_AXI_transactor->AWVALID(M11_AXI_awvalid);
    mp_M11_AXI_transactor->AWREADY(M11_AXI_awready);
    mp_M11_AXI_transactor->WDATA(M11_AXI_wdata);
    mp_M11_AXI_transactor->WSTRB(M11_AXI_wstrb);
    mp_M11_AXI_transactor->WLAST(M11_AXI_wlast);
    mp_M11_AXI_transactor->WVALID(M11_AXI_wvalid);
    mp_M11_AXI_transactor->WREADY(M11_AXI_wready);
    mp_M11_AXI_transactor->BRESP(M11_AXI_bresp);
    mp_M11_AXI_transactor->BVALID(M11_AXI_bvalid);
    mp_M11_AXI_transactor->BREADY(M11_AXI_bready);
    mp_M11_AXI_transactor->ARADDR(M11_AXI_araddr);
    mp_M11_AXI_transactor->ARLEN(M11_AXI_arlen);
    mp_M11_AXI_transactor->ARSIZE(M11_AXI_arsize);
    mp_M11_AXI_transactor->ARBURST(M11_AXI_arburst);
    mp_M11_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M11_AXI_arlock_converter");
    mp_M11_AXI_arlock_converter->scalar_in(m_M11_AXI_arlock_converter_signal);
    mp_M11_AXI_arlock_converter->vector_out(M11_AXI_arlock);
    mp_M11_AXI_transactor->ARLOCK(m_M11_AXI_arlock_converter_signal);
    mp_M11_AXI_transactor->ARCACHE(M11_AXI_arcache);
    mp_M11_AXI_transactor->ARPROT(M11_AXI_arprot);
    mp_M11_AXI_transactor->ARQOS(M11_AXI_arqos);
    mp_M11_AXI_transactor->ARUSER(M11_AXI_aruser);
    mp_M11_AXI_transactor->ARVALID(M11_AXI_arvalid);
    mp_M11_AXI_transactor->ARREADY(M11_AXI_arready);
    mp_M11_AXI_transactor->RDATA(M11_AXI_rdata);
    mp_M11_AXI_transactor->RRESP(M11_AXI_rresp);
    mp_M11_AXI_transactor->RLAST(M11_AXI_rlast);
    mp_M11_AXI_transactor->RVALID(M11_AXI_rvalid);
    mp_M11_AXI_transactor->RREADY(M11_AXI_rready);
    mp_M11_AXI_transactor->CLK(aclk);
    mp_M11_AXI_transactor->RST(aresetn);

    // M11_AXI' transactor sockets

    mp_impl->M11_AXI_tlm_aximm_read_socket->bind(*(mp_M11_AXI_transactor->rd_socket));
    mp_impl->M11_AXI_tlm_aximm_write_socket->bind(*(mp_M11_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M12_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M12_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M12_AXI' transactor parameters
    xsc::common_cpp::properties M12_AXI_transactor_param_props;
    M12_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M12_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M12_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M12_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M12_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M12_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M12_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M12_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M12_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M12_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M12_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M12_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M12_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M12_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M12_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M12_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M12_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M12_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M12_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M12_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M12_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M12_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M12_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M12_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M12_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M12_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M12_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M12_AXI_transactor", M12_AXI_transactor_param_props);

    // M12_AXI' transactor ports

    mp_M12_AXI_transactor->AWADDR(M12_AXI_awaddr);
    mp_M12_AXI_transactor->AWPROT(M12_AXI_awprot);
    mp_M12_AXI_transactor->AWVALID(M12_AXI_awvalid);
    mp_M12_AXI_transactor->AWREADY(M12_AXI_awready);
    mp_M12_AXI_transactor->WDATA(M12_AXI_wdata);
    mp_M12_AXI_transactor->WSTRB(M12_AXI_wstrb);
    mp_M12_AXI_transactor->WVALID(M12_AXI_wvalid);
    mp_M12_AXI_transactor->WREADY(M12_AXI_wready);
    mp_M12_AXI_transactor->BRESP(M12_AXI_bresp);
    mp_M12_AXI_transactor->BVALID(M12_AXI_bvalid);
    mp_M12_AXI_transactor->BREADY(M12_AXI_bready);
    mp_M12_AXI_transactor->ARADDR(M12_AXI_araddr);
    mp_M12_AXI_transactor->ARPROT(M12_AXI_arprot);
    mp_M12_AXI_transactor->ARVALID(M12_AXI_arvalid);
    mp_M12_AXI_transactor->ARREADY(M12_AXI_arready);
    mp_M12_AXI_transactor->RDATA(M12_AXI_rdata);
    mp_M12_AXI_transactor->RRESP(M12_AXI_rresp);
    mp_M12_AXI_transactor->RVALID(M12_AXI_rvalid);
    mp_M12_AXI_transactor->RREADY(M12_AXI_rready);
    mp_M12_AXI_transactor->CLK(aclk);
    mp_M12_AXI_transactor->RST(aresetn);

    // M12_AXI' transactor sockets

    mp_impl->M12_AXI_tlm_aximm_read_socket->bind(*(mp_M12_AXI_transactor->rd_socket));
    mp_impl->M12_AXI_tlm_aximm_write_socket->bind(*(mp_M12_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M13_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M13_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M13_AXI' transactor parameters
    xsc::common_cpp::properties M13_AXI_transactor_param_props;
    M13_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M13_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M13_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M13_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M13_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M13_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M13_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M13_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M13_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M13_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M13_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M13_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M13_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M13_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M13_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M13_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M13_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M13_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M13_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M13_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M13_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M13_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M13_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M13_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M13_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M13_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M13_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M13_AXI_transactor", M13_AXI_transactor_param_props);

    // M13_AXI' transactor ports

    mp_M13_AXI_transactor->AWADDR(M13_AXI_awaddr);
    mp_M13_AXI_transactor->AWPROT(M13_AXI_awprot);
    mp_M13_AXI_transactor->AWVALID(M13_AXI_awvalid);
    mp_M13_AXI_transactor->AWREADY(M13_AXI_awready);
    mp_M13_AXI_transactor->WDATA(M13_AXI_wdata);
    mp_M13_AXI_transactor->WSTRB(M13_AXI_wstrb);
    mp_M13_AXI_transactor->WVALID(M13_AXI_wvalid);
    mp_M13_AXI_transactor->WREADY(M13_AXI_wready);
    mp_M13_AXI_transactor->BRESP(M13_AXI_bresp);
    mp_M13_AXI_transactor->BVALID(M13_AXI_bvalid);
    mp_M13_AXI_transactor->BREADY(M13_AXI_bready);
    mp_M13_AXI_transactor->ARADDR(M13_AXI_araddr);
    mp_M13_AXI_transactor->ARPROT(M13_AXI_arprot);
    mp_M13_AXI_transactor->ARVALID(M13_AXI_arvalid);
    mp_M13_AXI_transactor->ARREADY(M13_AXI_arready);
    mp_M13_AXI_transactor->RDATA(M13_AXI_rdata);
    mp_M13_AXI_transactor->RRESP(M13_AXI_rresp);
    mp_M13_AXI_transactor->RVALID(M13_AXI_rvalid);
    mp_M13_AXI_transactor->RREADY(M13_AXI_rready);
    mp_M13_AXI_transactor->CLK(aclk);
    mp_M13_AXI_transactor->RST(aresetn);

    // M13_AXI' transactor sockets

    mp_impl->M13_AXI_tlm_aximm_read_socket->bind(*(mp_M13_AXI_transactor->rd_socket));
    mp_impl->M13_AXI_tlm_aximm_write_socket->bind(*(mp_M13_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M14_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M14_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M14_AXI' transactor parameters
    xsc::common_cpp::properties M14_AXI_transactor_param_props;
    M14_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M14_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M14_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M14_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M14_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M14_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M14_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M14_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M14_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M14_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M14_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M14_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M14_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M14_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M14_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M14_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M14_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M14_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M14_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M14_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M14_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M14_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M14_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M14_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M14_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M14_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M14_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M14_AXI_transactor", M14_AXI_transactor_param_props);

    // M14_AXI' transactor ports

    mp_M14_AXI_transactor->AWADDR(M14_AXI_awaddr);
    mp_M14_AXI_transactor->AWPROT(M14_AXI_awprot);
    mp_M14_AXI_transactor->AWVALID(M14_AXI_awvalid);
    mp_M14_AXI_transactor->AWREADY(M14_AXI_awready);
    mp_M14_AXI_transactor->WDATA(M14_AXI_wdata);
    mp_M14_AXI_transactor->WSTRB(M14_AXI_wstrb);
    mp_M14_AXI_transactor->WVALID(M14_AXI_wvalid);
    mp_M14_AXI_transactor->WREADY(M14_AXI_wready);
    mp_M14_AXI_transactor->BRESP(M14_AXI_bresp);
    mp_M14_AXI_transactor->BVALID(M14_AXI_bvalid);
    mp_M14_AXI_transactor->BREADY(M14_AXI_bready);
    mp_M14_AXI_transactor->ARADDR(M14_AXI_araddr);
    mp_M14_AXI_transactor->ARPROT(M14_AXI_arprot);
    mp_M14_AXI_transactor->ARVALID(M14_AXI_arvalid);
    mp_M14_AXI_transactor->ARREADY(M14_AXI_arready);
    mp_M14_AXI_transactor->RDATA(M14_AXI_rdata);
    mp_M14_AXI_transactor->RRESP(M14_AXI_rresp);
    mp_M14_AXI_transactor->RVALID(M14_AXI_rvalid);
    mp_M14_AXI_transactor->RREADY(M14_AXI_rready);
    mp_M14_AXI_transactor->CLK(aclk);
    mp_M14_AXI_transactor->RST(aresetn);

    // M14_AXI' transactor sockets

    mp_impl->M14_AXI_tlm_aximm_read_socket->bind(*(mp_M14_AXI_transactor->rd_socket));
    mp_impl->M14_AXI_tlm_aximm_write_socket->bind(*(mp_M14_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M15_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M15_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M15_AXI' transactor parameters
    xsc::common_cpp::properties M15_AXI_transactor_param_props;
    M15_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M15_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M15_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M15_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M15_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M15_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M15_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M15_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M15_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M15_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M15_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M15_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M15_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M15_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M15_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M15_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M15_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M15_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M15_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M15_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M15_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M15_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M15_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M15_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M15_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M15_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M15_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M15_AXI_transactor", M15_AXI_transactor_param_props);

    // M15_AXI' transactor ports

    mp_M15_AXI_transactor->AWADDR(M15_AXI_awaddr);
    mp_M15_AXI_transactor->AWPROT(M15_AXI_awprot);
    mp_M15_AXI_transactor->AWVALID(M15_AXI_awvalid);
    mp_M15_AXI_transactor->AWREADY(M15_AXI_awready);
    mp_M15_AXI_transactor->WDATA(M15_AXI_wdata);
    mp_M15_AXI_transactor->WSTRB(M15_AXI_wstrb);
    mp_M15_AXI_transactor->WVALID(M15_AXI_wvalid);
    mp_M15_AXI_transactor->WREADY(M15_AXI_wready);
    mp_M15_AXI_transactor->BRESP(M15_AXI_bresp);
    mp_M15_AXI_transactor->BVALID(M15_AXI_bvalid);
    mp_M15_AXI_transactor->BREADY(M15_AXI_bready);
    mp_M15_AXI_transactor->ARADDR(M15_AXI_araddr);
    mp_M15_AXI_transactor->ARPROT(M15_AXI_arprot);
    mp_M15_AXI_transactor->ARVALID(M15_AXI_arvalid);
    mp_M15_AXI_transactor->ARREADY(M15_AXI_arready);
    mp_M15_AXI_transactor->RDATA(M15_AXI_rdata);
    mp_M15_AXI_transactor->RRESP(M15_AXI_rresp);
    mp_M15_AXI_transactor->RVALID(M15_AXI_rvalid);
    mp_M15_AXI_transactor->RREADY(M15_AXI_rready);
    mp_M15_AXI_transactor->CLK(aclk);
    mp_M15_AXI_transactor->RST(aresetn);

    // M15_AXI' transactor sockets

    mp_impl->M15_AXI_tlm_aximm_read_socket->bind(*(mp_M15_AXI_transactor->rd_socket));
    mp_impl->M15_AXI_tlm_aximm_write_socket->bind(*(mp_M15_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M16_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M16_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M16_AXI' transactor parameters
    xsc::common_cpp::properties M16_AXI_transactor_param_props;
    M16_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M16_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M16_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M16_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M16_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M16_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M16_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M16_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M16_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M16_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M16_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M16_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M16_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M16_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M16_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M16_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M16_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M16_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M16_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M16_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M16_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M16_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M16_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M16_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M16_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M16_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M16_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M16_AXI_transactor", M16_AXI_transactor_param_props);

    // M16_AXI' transactor ports

    mp_M16_AXI_transactor->AWADDR(M16_AXI_awaddr);
    mp_M16_AXI_transactor->AWPROT(M16_AXI_awprot);
    mp_M16_AXI_transactor->AWVALID(M16_AXI_awvalid);
    mp_M16_AXI_transactor->AWREADY(M16_AXI_awready);
    mp_M16_AXI_transactor->WDATA(M16_AXI_wdata);
    mp_M16_AXI_transactor->WSTRB(M16_AXI_wstrb);
    mp_M16_AXI_transactor->WVALID(M16_AXI_wvalid);
    mp_M16_AXI_transactor->WREADY(M16_AXI_wready);
    mp_M16_AXI_transactor->BRESP(M16_AXI_bresp);
    mp_M16_AXI_transactor->BVALID(M16_AXI_bvalid);
    mp_M16_AXI_transactor->BREADY(M16_AXI_bready);
    mp_M16_AXI_transactor->ARADDR(M16_AXI_araddr);
    mp_M16_AXI_transactor->ARPROT(M16_AXI_arprot);
    mp_M16_AXI_transactor->ARVALID(M16_AXI_arvalid);
    mp_M16_AXI_transactor->ARREADY(M16_AXI_arready);
    mp_M16_AXI_transactor->RDATA(M16_AXI_rdata);
    mp_M16_AXI_transactor->RRESP(M16_AXI_rresp);
    mp_M16_AXI_transactor->RVALID(M16_AXI_rvalid);
    mp_M16_AXI_transactor->RREADY(M16_AXI_rready);
    mp_M16_AXI_transactor->CLK(aclk);
    mp_M16_AXI_transactor->RST(aresetn);

    // M16_AXI' transactor sockets

    mp_impl->M16_AXI_tlm_aximm_read_socket->bind(*(mp_M16_AXI_transactor->rd_socket));
    mp_impl->M16_AXI_tlm_aximm_write_socket->bind(*(mp_M16_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M17_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M17_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M17_AXI' transactor parameters
    xsc::common_cpp::properties M17_AXI_transactor_param_props;
    M17_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M17_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M17_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M17_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M17_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M17_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M17_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M17_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M17_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M17_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M17_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M17_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M17_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M17_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M17_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M17_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M17_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M17_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M17_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M17_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M17_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M17_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M17_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M17_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M17_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M17_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M17_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M17_AXI_transactor", M17_AXI_transactor_param_props);

    // M17_AXI' transactor ports

    mp_M17_AXI_transactor->AWADDR(M17_AXI_awaddr);
    mp_M17_AXI_transactor->AWPROT(M17_AXI_awprot);
    mp_M17_AXI_transactor->AWVALID(M17_AXI_awvalid);
    mp_M17_AXI_transactor->AWREADY(M17_AXI_awready);
    mp_M17_AXI_transactor->WDATA(M17_AXI_wdata);
    mp_M17_AXI_transactor->WSTRB(M17_AXI_wstrb);
    mp_M17_AXI_transactor->WVALID(M17_AXI_wvalid);
    mp_M17_AXI_transactor->WREADY(M17_AXI_wready);
    mp_M17_AXI_transactor->BRESP(M17_AXI_bresp);
    mp_M17_AXI_transactor->BVALID(M17_AXI_bvalid);
    mp_M17_AXI_transactor->BREADY(M17_AXI_bready);
    mp_M17_AXI_transactor->ARADDR(M17_AXI_araddr);
    mp_M17_AXI_transactor->ARPROT(M17_AXI_arprot);
    mp_M17_AXI_transactor->ARVALID(M17_AXI_arvalid);
    mp_M17_AXI_transactor->ARREADY(M17_AXI_arready);
    mp_M17_AXI_transactor->RDATA(M17_AXI_rdata);
    mp_M17_AXI_transactor->RRESP(M17_AXI_rresp);
    mp_M17_AXI_transactor->RVALID(M17_AXI_rvalid);
    mp_M17_AXI_transactor->RREADY(M17_AXI_rready);
    mp_M17_AXI_transactor->CLK(aclk);
    mp_M17_AXI_transactor->RST(aresetn);

    // M17_AXI' transactor sockets

    mp_impl->M17_AXI_tlm_aximm_read_socket->bind(*(mp_M17_AXI_transactor->rd_socket));
    mp_impl->M17_AXI_tlm_aximm_write_socket->bind(*(mp_M17_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M18_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M18_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M18_AXI' transactor parameters
    xsc::common_cpp::properties M18_AXI_transactor_param_props;
    M18_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M18_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M18_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M18_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M18_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M18_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M18_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M18_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M18_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M18_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M18_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M18_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M18_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M18_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M18_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M18_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M18_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M18_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M18_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M18_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M18_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M18_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M18_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M18_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M18_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M18_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M18_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M18_AXI_transactor", M18_AXI_transactor_param_props);

    // M18_AXI' transactor ports

    mp_M18_AXI_transactor->AWADDR(M18_AXI_awaddr);
    mp_M18_AXI_transactor->AWPROT(M18_AXI_awprot);
    mp_M18_AXI_transactor->AWVALID(M18_AXI_awvalid);
    mp_M18_AXI_transactor->AWREADY(M18_AXI_awready);
    mp_M18_AXI_transactor->WDATA(M18_AXI_wdata);
    mp_M18_AXI_transactor->WSTRB(M18_AXI_wstrb);
    mp_M18_AXI_transactor->WVALID(M18_AXI_wvalid);
    mp_M18_AXI_transactor->WREADY(M18_AXI_wready);
    mp_M18_AXI_transactor->BRESP(M18_AXI_bresp);
    mp_M18_AXI_transactor->BVALID(M18_AXI_bvalid);
    mp_M18_AXI_transactor->BREADY(M18_AXI_bready);
    mp_M18_AXI_transactor->ARADDR(M18_AXI_araddr);
    mp_M18_AXI_transactor->ARPROT(M18_AXI_arprot);
    mp_M18_AXI_transactor->ARVALID(M18_AXI_arvalid);
    mp_M18_AXI_transactor->ARREADY(M18_AXI_arready);
    mp_M18_AXI_transactor->RDATA(M18_AXI_rdata);
    mp_M18_AXI_transactor->RRESP(M18_AXI_rresp);
    mp_M18_AXI_transactor->RVALID(M18_AXI_rvalid);
    mp_M18_AXI_transactor->RREADY(M18_AXI_rready);
    mp_M18_AXI_transactor->CLK(aclk);
    mp_M18_AXI_transactor->RST(aresetn);

    // M18_AXI' transactor sockets

    mp_impl->M18_AXI_tlm_aximm_read_socket->bind(*(mp_M18_AXI_transactor->rd_socket));
    mp_impl->M18_AXI_tlm_aximm_write_socket->bind(*(mp_M18_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M19_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M19_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M19_AXI' transactor parameters
    xsc::common_cpp::properties M19_AXI_transactor_param_props;
    M19_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M19_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M19_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M19_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M19_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M19_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M19_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M19_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M19_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M19_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M19_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M19_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M19_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M19_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M19_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M19_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M19_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M19_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M19_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M19_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M19_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M19_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M19_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M19_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M19_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M19_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M19_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M19_AXI_transactor", M19_AXI_transactor_param_props);

    // M19_AXI' transactor ports

    mp_M19_AXI_transactor->AWADDR(M19_AXI_awaddr);
    mp_M19_AXI_transactor->AWPROT(M19_AXI_awprot);
    mp_M19_AXI_transactor->AWVALID(M19_AXI_awvalid);
    mp_M19_AXI_transactor->AWREADY(M19_AXI_awready);
    mp_M19_AXI_transactor->WDATA(M19_AXI_wdata);
    mp_M19_AXI_transactor->WSTRB(M19_AXI_wstrb);
    mp_M19_AXI_transactor->WVALID(M19_AXI_wvalid);
    mp_M19_AXI_transactor->WREADY(M19_AXI_wready);
    mp_M19_AXI_transactor->BRESP(M19_AXI_bresp);
    mp_M19_AXI_transactor->BVALID(M19_AXI_bvalid);
    mp_M19_AXI_transactor->BREADY(M19_AXI_bready);
    mp_M19_AXI_transactor->ARADDR(M19_AXI_araddr);
    mp_M19_AXI_transactor->ARPROT(M19_AXI_arprot);
    mp_M19_AXI_transactor->ARVALID(M19_AXI_arvalid);
    mp_M19_AXI_transactor->ARREADY(M19_AXI_arready);
    mp_M19_AXI_transactor->RDATA(M19_AXI_rdata);
    mp_M19_AXI_transactor->RRESP(M19_AXI_rresp);
    mp_M19_AXI_transactor->RVALID(M19_AXI_rvalid);
    mp_M19_AXI_transactor->RREADY(M19_AXI_rready);
    mp_M19_AXI_transactor->CLK(aclk);
    mp_M19_AXI_transactor->RST(aresetn);

    // M19_AXI' transactor sockets

    mp_impl->M19_AXI_tlm_aximm_read_socket->bind(*(mp_M19_AXI_transactor->rd_socket));
    mp_impl->M19_AXI_tlm_aximm_write_socket->bind(*(mp_M19_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M20_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M20_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M20_AXI' transactor parameters
    xsc::common_cpp::properties M20_AXI_transactor_param_props;
    M20_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M20_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M20_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M20_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M20_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M20_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M20_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M20_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M20_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M20_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M20_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M20_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M20_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M20_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M20_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M20_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M20_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M20_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M20_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M20_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M20_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M20_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M20_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M20_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M20_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M20_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M20_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M20_AXI_transactor", M20_AXI_transactor_param_props);

    // M20_AXI' transactor ports

    mp_M20_AXI_transactor->AWADDR(M20_AXI_awaddr);
    mp_M20_AXI_transactor->AWPROT(M20_AXI_awprot);
    mp_M20_AXI_transactor->AWVALID(M20_AXI_awvalid);
    mp_M20_AXI_transactor->AWREADY(M20_AXI_awready);
    mp_M20_AXI_transactor->WDATA(M20_AXI_wdata);
    mp_M20_AXI_transactor->WSTRB(M20_AXI_wstrb);
    mp_M20_AXI_transactor->WVALID(M20_AXI_wvalid);
    mp_M20_AXI_transactor->WREADY(M20_AXI_wready);
    mp_M20_AXI_transactor->BRESP(M20_AXI_bresp);
    mp_M20_AXI_transactor->BVALID(M20_AXI_bvalid);
    mp_M20_AXI_transactor->BREADY(M20_AXI_bready);
    mp_M20_AXI_transactor->ARADDR(M20_AXI_araddr);
    mp_M20_AXI_transactor->ARPROT(M20_AXI_arprot);
    mp_M20_AXI_transactor->ARVALID(M20_AXI_arvalid);
    mp_M20_AXI_transactor->ARREADY(M20_AXI_arready);
    mp_M20_AXI_transactor->RDATA(M20_AXI_rdata);
    mp_M20_AXI_transactor->RRESP(M20_AXI_rresp);
    mp_M20_AXI_transactor->RVALID(M20_AXI_rvalid);
    mp_M20_AXI_transactor->RREADY(M20_AXI_rready);
    mp_M20_AXI_transactor->CLK(aclk);
    mp_M20_AXI_transactor->RST(aresetn);

    // M20_AXI' transactor sockets

    mp_impl->M20_AXI_tlm_aximm_read_socket->bind(*(mp_M20_AXI_transactor->rd_socket));
    mp_impl->M20_AXI_tlm_aximm_write_socket->bind(*(mp_M20_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M21_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M21_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M21_AXI' transactor parameters
    xsc::common_cpp::properties M21_AXI_transactor_param_props;
    M21_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M21_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M21_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M21_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M21_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M21_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M21_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M21_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M21_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M21_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M21_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M21_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M21_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M21_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M21_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M21_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M21_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M21_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M21_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M21_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M21_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M21_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M21_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M21_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M21_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M21_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M21_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M21_AXI_transactor", M21_AXI_transactor_param_props);

    // M21_AXI' transactor ports

    mp_M21_AXI_transactor->AWADDR(M21_AXI_awaddr);
    mp_M21_AXI_transactor->AWPROT(M21_AXI_awprot);
    mp_M21_AXI_transactor->AWVALID(M21_AXI_awvalid);
    mp_M21_AXI_transactor->AWREADY(M21_AXI_awready);
    mp_M21_AXI_transactor->WDATA(M21_AXI_wdata);
    mp_M21_AXI_transactor->WSTRB(M21_AXI_wstrb);
    mp_M21_AXI_transactor->WVALID(M21_AXI_wvalid);
    mp_M21_AXI_transactor->WREADY(M21_AXI_wready);
    mp_M21_AXI_transactor->BRESP(M21_AXI_bresp);
    mp_M21_AXI_transactor->BVALID(M21_AXI_bvalid);
    mp_M21_AXI_transactor->BREADY(M21_AXI_bready);
    mp_M21_AXI_transactor->ARADDR(M21_AXI_araddr);
    mp_M21_AXI_transactor->ARPROT(M21_AXI_arprot);
    mp_M21_AXI_transactor->ARVALID(M21_AXI_arvalid);
    mp_M21_AXI_transactor->ARREADY(M21_AXI_arready);
    mp_M21_AXI_transactor->RDATA(M21_AXI_rdata);
    mp_M21_AXI_transactor->RRESP(M21_AXI_rresp);
    mp_M21_AXI_transactor->RVALID(M21_AXI_rvalid);
    mp_M21_AXI_transactor->RREADY(M21_AXI_rready);
    mp_M21_AXI_transactor->CLK(aclk);
    mp_M21_AXI_transactor->RST(aresetn);

    // M21_AXI' transactor sockets

    mp_impl->M21_AXI_tlm_aximm_read_socket->bind(*(mp_M21_AXI_transactor->rd_socket));
    mp_impl->M21_AXI_tlm_aximm_write_socket->bind(*(mp_M21_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M22_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M22_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M22_AXI' transactor parameters
    xsc::common_cpp::properties M22_AXI_transactor_param_props;
    M22_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M22_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M22_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M22_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M22_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M22_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M22_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M22_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M22_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M22_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M22_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M22_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M22_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M22_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M22_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M22_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M22_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M22_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M22_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M22_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M22_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M22_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M22_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M22_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M22_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M22_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M22_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M22_AXI_transactor", M22_AXI_transactor_param_props);

    // M22_AXI' transactor ports

    mp_M22_AXI_transactor->AWADDR(M22_AXI_awaddr);
    mp_M22_AXI_transactor->AWPROT(M22_AXI_awprot);
    mp_M22_AXI_transactor->AWVALID(M22_AXI_awvalid);
    mp_M22_AXI_transactor->AWREADY(M22_AXI_awready);
    mp_M22_AXI_transactor->WDATA(M22_AXI_wdata);
    mp_M22_AXI_transactor->WSTRB(M22_AXI_wstrb);
    mp_M22_AXI_transactor->WVALID(M22_AXI_wvalid);
    mp_M22_AXI_transactor->WREADY(M22_AXI_wready);
    mp_M22_AXI_transactor->BRESP(M22_AXI_bresp);
    mp_M22_AXI_transactor->BVALID(M22_AXI_bvalid);
    mp_M22_AXI_transactor->BREADY(M22_AXI_bready);
    mp_M22_AXI_transactor->ARADDR(M22_AXI_araddr);
    mp_M22_AXI_transactor->ARPROT(M22_AXI_arprot);
    mp_M22_AXI_transactor->ARVALID(M22_AXI_arvalid);
    mp_M22_AXI_transactor->ARREADY(M22_AXI_arready);
    mp_M22_AXI_transactor->RDATA(M22_AXI_rdata);
    mp_M22_AXI_transactor->RRESP(M22_AXI_rresp);
    mp_M22_AXI_transactor->RVALID(M22_AXI_rvalid);
    mp_M22_AXI_transactor->RREADY(M22_AXI_rready);
    mp_M22_AXI_transactor->CLK(aclk);
    mp_M22_AXI_transactor->RST(aresetn);

    // M22_AXI' transactor sockets

    mp_impl->M22_AXI_tlm_aximm_read_socket->bind(*(mp_M22_AXI_transactor->rd_socket));
    mp_impl->M22_AXI_tlm_aximm_write_socket->bind(*(mp_M22_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M23_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M23_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M23_AXI' transactor parameters
    xsc::common_cpp::properties M23_AXI_transactor_param_props;
    M23_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M23_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M23_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M23_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M23_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M23_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M23_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M23_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M23_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M23_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M23_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M23_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M23_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M23_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M23_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M23_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M23_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M23_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M23_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M23_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M23_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M23_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M23_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M23_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M23_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M23_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M23_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M23_AXI_transactor", M23_AXI_transactor_param_props);

    // M23_AXI' transactor ports

    mp_M23_AXI_transactor->AWADDR(M23_AXI_awaddr);
    mp_M23_AXI_transactor->AWPROT(M23_AXI_awprot);
    mp_M23_AXI_transactor->AWVALID(M23_AXI_awvalid);
    mp_M23_AXI_transactor->AWREADY(M23_AXI_awready);
    mp_M23_AXI_transactor->WDATA(M23_AXI_wdata);
    mp_M23_AXI_transactor->WSTRB(M23_AXI_wstrb);
    mp_M23_AXI_transactor->WVALID(M23_AXI_wvalid);
    mp_M23_AXI_transactor->WREADY(M23_AXI_wready);
    mp_M23_AXI_transactor->BRESP(M23_AXI_bresp);
    mp_M23_AXI_transactor->BVALID(M23_AXI_bvalid);
    mp_M23_AXI_transactor->BREADY(M23_AXI_bready);
    mp_M23_AXI_transactor->ARADDR(M23_AXI_araddr);
    mp_M23_AXI_transactor->ARPROT(M23_AXI_arprot);
    mp_M23_AXI_transactor->ARVALID(M23_AXI_arvalid);
    mp_M23_AXI_transactor->ARREADY(M23_AXI_arready);
    mp_M23_AXI_transactor->RDATA(M23_AXI_rdata);
    mp_M23_AXI_transactor->RRESP(M23_AXI_rresp);
    mp_M23_AXI_transactor->RVALID(M23_AXI_rvalid);
    mp_M23_AXI_transactor->RREADY(M23_AXI_rready);
    mp_M23_AXI_transactor->CLK(aclk);
    mp_M23_AXI_transactor->RST(aresetn);

    // M23_AXI' transactor sockets

    mp_impl->M23_AXI_tlm_aximm_read_socket->bind(*(mp_M23_AXI_transactor->rd_socket));
    mp_impl->M23_AXI_tlm_aximm_write_socket->bind(*(mp_M23_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M24_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M24_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M24_AXI' transactor parameters
    xsc::common_cpp::properties M24_AXI_transactor_param_props;
    M24_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M24_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M24_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M24_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M24_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M24_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M24_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M24_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M24_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M24_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M24_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M24_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M24_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M24_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M24_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M24_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M24_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M24_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M24_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M24_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M24_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M24_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M24_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M24_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M24_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M24_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M24_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M24_AXI_transactor", M24_AXI_transactor_param_props);

    // M24_AXI' transactor ports

    mp_M24_AXI_transactor->AWADDR(M24_AXI_awaddr);
    mp_M24_AXI_transactor->AWPROT(M24_AXI_awprot);
    mp_M24_AXI_transactor->AWVALID(M24_AXI_awvalid);
    mp_M24_AXI_transactor->AWREADY(M24_AXI_awready);
    mp_M24_AXI_transactor->WDATA(M24_AXI_wdata);
    mp_M24_AXI_transactor->WSTRB(M24_AXI_wstrb);
    mp_M24_AXI_transactor->WVALID(M24_AXI_wvalid);
    mp_M24_AXI_transactor->WREADY(M24_AXI_wready);
    mp_M24_AXI_transactor->BRESP(M24_AXI_bresp);
    mp_M24_AXI_transactor->BVALID(M24_AXI_bvalid);
    mp_M24_AXI_transactor->BREADY(M24_AXI_bready);
    mp_M24_AXI_transactor->ARADDR(M24_AXI_araddr);
    mp_M24_AXI_transactor->ARPROT(M24_AXI_arprot);
    mp_M24_AXI_transactor->ARVALID(M24_AXI_arvalid);
    mp_M24_AXI_transactor->ARREADY(M24_AXI_arready);
    mp_M24_AXI_transactor->RDATA(M24_AXI_rdata);
    mp_M24_AXI_transactor->RRESP(M24_AXI_rresp);
    mp_M24_AXI_transactor->RVALID(M24_AXI_rvalid);
    mp_M24_AXI_transactor->RREADY(M24_AXI_rready);
    mp_M24_AXI_transactor->CLK(aclk);
    mp_M24_AXI_transactor->RST(aresetn);

    // M24_AXI' transactor sockets

    mp_impl->M24_AXI_tlm_aximm_read_socket->bind(*(mp_M24_AXI_transactor->rd_socket));
    mp_impl->M24_AXI_tlm_aximm_write_socket->bind(*(mp_M24_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M25_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M25_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M25_AXI' transactor parameters
    xsc::common_cpp::properties M25_AXI_transactor_param_props;
    M25_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M25_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M25_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M25_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M25_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M25_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M25_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M25_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M25_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M25_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M25_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M25_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M25_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M25_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M25_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M25_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M25_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M25_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M25_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M25_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M25_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M25_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M25_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M25_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M25_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M25_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M25_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M25_AXI_transactor", M25_AXI_transactor_param_props);

    // M25_AXI' transactor ports

    mp_M25_AXI_transactor->AWADDR(M25_AXI_awaddr);
    mp_M25_AXI_transactor->AWPROT(M25_AXI_awprot);
    mp_M25_AXI_transactor->AWVALID(M25_AXI_awvalid);
    mp_M25_AXI_transactor->AWREADY(M25_AXI_awready);
    mp_M25_AXI_transactor->WDATA(M25_AXI_wdata);
    mp_M25_AXI_transactor->WSTRB(M25_AXI_wstrb);
    mp_M25_AXI_transactor->WVALID(M25_AXI_wvalid);
    mp_M25_AXI_transactor->WREADY(M25_AXI_wready);
    mp_M25_AXI_transactor->BRESP(M25_AXI_bresp);
    mp_M25_AXI_transactor->BVALID(M25_AXI_bvalid);
    mp_M25_AXI_transactor->BREADY(M25_AXI_bready);
    mp_M25_AXI_transactor->ARADDR(M25_AXI_araddr);
    mp_M25_AXI_transactor->ARPROT(M25_AXI_arprot);
    mp_M25_AXI_transactor->ARVALID(M25_AXI_arvalid);
    mp_M25_AXI_transactor->ARREADY(M25_AXI_arready);
    mp_M25_AXI_transactor->RDATA(M25_AXI_rdata);
    mp_M25_AXI_transactor->RRESP(M25_AXI_rresp);
    mp_M25_AXI_transactor->RVALID(M25_AXI_rvalid);
    mp_M25_AXI_transactor->RREADY(M25_AXI_rready);
    mp_M25_AXI_transactor->CLK(aclk);
    mp_M25_AXI_transactor->RST(aresetn);

    // M25_AXI' transactor sockets

    mp_impl->M25_AXI_tlm_aximm_read_socket->bind(*(mp_M25_AXI_transactor->rd_socket));
    mp_impl->M25_AXI_tlm_aximm_write_socket->bind(*(mp_M25_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M26_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M26_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M26_AXI' transactor parameters
    xsc::common_cpp::properties M26_AXI_transactor_param_props;
    M26_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M26_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M26_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M26_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M26_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M26_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M26_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M26_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M26_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M26_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M26_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M26_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M26_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M26_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M26_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M26_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M26_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M26_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M26_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M26_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M26_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M26_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M26_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M26_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M26_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M26_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M26_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M26_AXI_transactor", M26_AXI_transactor_param_props);

    // M26_AXI' transactor ports

    mp_M26_AXI_transactor->AWADDR(M26_AXI_awaddr);
    mp_M26_AXI_transactor->AWPROT(M26_AXI_awprot);
    mp_M26_AXI_transactor->AWVALID(M26_AXI_awvalid);
    mp_M26_AXI_transactor->AWREADY(M26_AXI_awready);
    mp_M26_AXI_transactor->WDATA(M26_AXI_wdata);
    mp_M26_AXI_transactor->WSTRB(M26_AXI_wstrb);
    mp_M26_AXI_transactor->WVALID(M26_AXI_wvalid);
    mp_M26_AXI_transactor->WREADY(M26_AXI_wready);
    mp_M26_AXI_transactor->BRESP(M26_AXI_bresp);
    mp_M26_AXI_transactor->BVALID(M26_AXI_bvalid);
    mp_M26_AXI_transactor->BREADY(M26_AXI_bready);
    mp_M26_AXI_transactor->ARADDR(M26_AXI_araddr);
    mp_M26_AXI_transactor->ARPROT(M26_AXI_arprot);
    mp_M26_AXI_transactor->ARVALID(M26_AXI_arvalid);
    mp_M26_AXI_transactor->ARREADY(M26_AXI_arready);
    mp_M26_AXI_transactor->RDATA(M26_AXI_rdata);
    mp_M26_AXI_transactor->RRESP(M26_AXI_rresp);
    mp_M26_AXI_transactor->RVALID(M26_AXI_rvalid);
    mp_M26_AXI_transactor->RREADY(M26_AXI_rready);
    mp_M26_AXI_transactor->CLK(aclk);
    mp_M26_AXI_transactor->RST(aresetn);

    // M26_AXI' transactor sockets

    mp_impl->M26_AXI_tlm_aximm_read_socket->bind(*(mp_M26_AXI_transactor->rd_socket));
    mp_impl->M26_AXI_tlm_aximm_write_socket->bind(*(mp_M26_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M27_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M27_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M27_AXI' transactor parameters
    xsc::common_cpp::properties M27_AXI_transactor_param_props;
    M27_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M27_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M27_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M27_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M27_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M27_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M27_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M27_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M27_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M27_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M27_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M27_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M27_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M27_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M27_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M27_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M27_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M27_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M27_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M27_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M27_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M27_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M27_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M27_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M27_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M27_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M27_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M27_AXI_transactor", M27_AXI_transactor_param_props);

    // M27_AXI' transactor ports

    mp_M27_AXI_transactor->AWADDR(M27_AXI_awaddr);
    mp_M27_AXI_transactor->AWPROT(M27_AXI_awprot);
    mp_M27_AXI_transactor->AWVALID(M27_AXI_awvalid);
    mp_M27_AXI_transactor->AWREADY(M27_AXI_awready);
    mp_M27_AXI_transactor->WDATA(M27_AXI_wdata);
    mp_M27_AXI_transactor->WSTRB(M27_AXI_wstrb);
    mp_M27_AXI_transactor->WVALID(M27_AXI_wvalid);
    mp_M27_AXI_transactor->WREADY(M27_AXI_wready);
    mp_M27_AXI_transactor->BRESP(M27_AXI_bresp);
    mp_M27_AXI_transactor->BVALID(M27_AXI_bvalid);
    mp_M27_AXI_transactor->BREADY(M27_AXI_bready);
    mp_M27_AXI_transactor->ARADDR(M27_AXI_araddr);
    mp_M27_AXI_transactor->ARPROT(M27_AXI_arprot);
    mp_M27_AXI_transactor->ARVALID(M27_AXI_arvalid);
    mp_M27_AXI_transactor->ARREADY(M27_AXI_arready);
    mp_M27_AXI_transactor->RDATA(M27_AXI_rdata);
    mp_M27_AXI_transactor->RRESP(M27_AXI_rresp);
    mp_M27_AXI_transactor->RVALID(M27_AXI_rvalid);
    mp_M27_AXI_transactor->RREADY(M27_AXI_rready);
    mp_M27_AXI_transactor->CLK(aclk);
    mp_M27_AXI_transactor->RST(aresetn);

    // M27_AXI' transactor sockets

    mp_impl->M27_AXI_tlm_aximm_read_socket->bind(*(mp_M27_AXI_transactor->rd_socket));
    mp_impl->M27_AXI_tlm_aximm_write_socket->bind(*(mp_M27_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M28_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M28_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M28_AXI' transactor parameters
    xsc::common_cpp::properties M28_AXI_transactor_param_props;
    M28_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M28_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M28_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M28_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M28_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M28_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M28_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M28_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M28_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M28_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M28_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M28_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M28_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M28_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M28_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M28_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M28_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M28_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M28_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M28_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M28_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M28_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M28_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M28_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M28_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M28_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M28_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M28_AXI_transactor", M28_AXI_transactor_param_props);

    // M28_AXI' transactor ports

    mp_M28_AXI_transactor->AWADDR(M28_AXI_awaddr);
    mp_M28_AXI_transactor->AWPROT(M28_AXI_awprot);
    mp_M28_AXI_transactor->AWVALID(M28_AXI_awvalid);
    mp_M28_AXI_transactor->AWREADY(M28_AXI_awready);
    mp_M28_AXI_transactor->WDATA(M28_AXI_wdata);
    mp_M28_AXI_transactor->WSTRB(M28_AXI_wstrb);
    mp_M28_AXI_transactor->WVALID(M28_AXI_wvalid);
    mp_M28_AXI_transactor->WREADY(M28_AXI_wready);
    mp_M28_AXI_transactor->BRESP(M28_AXI_bresp);
    mp_M28_AXI_transactor->BVALID(M28_AXI_bvalid);
    mp_M28_AXI_transactor->BREADY(M28_AXI_bready);
    mp_M28_AXI_transactor->ARADDR(M28_AXI_araddr);
    mp_M28_AXI_transactor->ARPROT(M28_AXI_arprot);
    mp_M28_AXI_transactor->ARVALID(M28_AXI_arvalid);
    mp_M28_AXI_transactor->ARREADY(M28_AXI_arready);
    mp_M28_AXI_transactor->RDATA(M28_AXI_rdata);
    mp_M28_AXI_transactor->RRESP(M28_AXI_rresp);
    mp_M28_AXI_transactor->RVALID(M28_AXI_rvalid);
    mp_M28_AXI_transactor->RREADY(M28_AXI_rready);
    mp_M28_AXI_transactor->CLK(aclk);
    mp_M28_AXI_transactor->RST(aresetn);

    // M28_AXI' transactor sockets

    mp_impl->M28_AXI_tlm_aximm_read_socket->bind(*(mp_M28_AXI_transactor->rd_socket));
    mp_impl->M28_AXI_tlm_aximm_write_socket->bind(*(mp_M28_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M29_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M29_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M29_AXI' transactor parameters
    xsc::common_cpp::properties M29_AXI_transactor_param_props;
    M29_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M29_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M29_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M29_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M29_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M29_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M29_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M29_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M29_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M29_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M29_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M29_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M29_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M29_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M29_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M29_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M29_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M29_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M29_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M29_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M29_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M29_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M29_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M29_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M29_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M29_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M29_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M29_AXI_transactor", M29_AXI_transactor_param_props);

    // M29_AXI' transactor ports

    mp_M29_AXI_transactor->AWADDR(M29_AXI_awaddr);
    mp_M29_AXI_transactor->AWPROT(M29_AXI_awprot);
    mp_M29_AXI_transactor->AWVALID(M29_AXI_awvalid);
    mp_M29_AXI_transactor->AWREADY(M29_AXI_awready);
    mp_M29_AXI_transactor->WDATA(M29_AXI_wdata);
    mp_M29_AXI_transactor->WSTRB(M29_AXI_wstrb);
    mp_M29_AXI_transactor->WVALID(M29_AXI_wvalid);
    mp_M29_AXI_transactor->WREADY(M29_AXI_wready);
    mp_M29_AXI_transactor->BRESP(M29_AXI_bresp);
    mp_M29_AXI_transactor->BVALID(M29_AXI_bvalid);
    mp_M29_AXI_transactor->BREADY(M29_AXI_bready);
    mp_M29_AXI_transactor->ARADDR(M29_AXI_araddr);
    mp_M29_AXI_transactor->ARPROT(M29_AXI_arprot);
    mp_M29_AXI_transactor->ARVALID(M29_AXI_arvalid);
    mp_M29_AXI_transactor->ARREADY(M29_AXI_arready);
    mp_M29_AXI_transactor->RDATA(M29_AXI_rdata);
    mp_M29_AXI_transactor->RRESP(M29_AXI_rresp);
    mp_M29_AXI_transactor->RVALID(M29_AXI_rvalid);
    mp_M29_AXI_transactor->RREADY(M29_AXI_rready);
    mp_M29_AXI_transactor->CLK(aclk);
    mp_M29_AXI_transactor->RST(aresetn);

    // M29_AXI' transactor sockets

    mp_impl->M29_AXI_tlm_aximm_read_socket->bind(*(mp_M29_AXI_transactor->rd_socket));
    mp_impl->M29_AXI_tlm_aximm_write_socket->bind(*(mp_M29_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M30_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M30_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M30_AXI' transactor parameters
    xsc::common_cpp::properties M30_AXI_transactor_param_props;
    M30_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M30_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M30_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M30_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M30_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M30_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M30_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M30_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M30_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M30_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M30_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M30_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M30_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M30_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M30_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M30_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M30_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M30_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M30_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M30_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M30_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M30_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M30_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M30_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M30_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M30_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M30_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M30_AXI_transactor", M30_AXI_transactor_param_props);

    // M30_AXI' transactor ports

    mp_M30_AXI_transactor->AWADDR(M30_AXI_awaddr);
    mp_M30_AXI_transactor->AWPROT(M30_AXI_awprot);
    mp_M30_AXI_transactor->AWVALID(M30_AXI_awvalid);
    mp_M30_AXI_transactor->AWREADY(M30_AXI_awready);
    mp_M30_AXI_transactor->WDATA(M30_AXI_wdata);
    mp_M30_AXI_transactor->WSTRB(M30_AXI_wstrb);
    mp_M30_AXI_transactor->WVALID(M30_AXI_wvalid);
    mp_M30_AXI_transactor->WREADY(M30_AXI_wready);
    mp_M30_AXI_transactor->BRESP(M30_AXI_bresp);
    mp_M30_AXI_transactor->BVALID(M30_AXI_bvalid);
    mp_M30_AXI_transactor->BREADY(M30_AXI_bready);
    mp_M30_AXI_transactor->ARADDR(M30_AXI_araddr);
    mp_M30_AXI_transactor->ARPROT(M30_AXI_arprot);
    mp_M30_AXI_transactor->ARVALID(M30_AXI_arvalid);
    mp_M30_AXI_transactor->ARREADY(M30_AXI_arready);
    mp_M30_AXI_transactor->RDATA(M30_AXI_rdata);
    mp_M30_AXI_transactor->RRESP(M30_AXI_rresp);
    mp_M30_AXI_transactor->RVALID(M30_AXI_rvalid);
    mp_M30_AXI_transactor->RREADY(M30_AXI_rready);
    mp_M30_AXI_transactor->CLK(aclk);
    mp_M30_AXI_transactor->RST(aresetn);

    // M30_AXI' transactor sockets

    mp_impl->M30_AXI_tlm_aximm_read_socket->bind(*(mp_M30_AXI_transactor->rd_socket));
    mp_impl->M30_AXI_tlm_aximm_write_socket->bind(*(mp_M30_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M31_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M31_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M31_AXI' transactor parameters
    xsc::common_cpp::properties M31_AXI_transactor_param_props;
    M31_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M31_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M31_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M31_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M31_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M31_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M31_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M31_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M31_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M31_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M31_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M31_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M31_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M31_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M31_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M31_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M31_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M31_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M31_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M31_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M31_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M31_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M31_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M31_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M31_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M31_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M31_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M31_AXI_transactor", M31_AXI_transactor_param_props);

    // M31_AXI' transactor ports

    mp_M31_AXI_transactor->AWADDR(M31_AXI_awaddr);
    mp_M31_AXI_transactor->AWPROT(M31_AXI_awprot);
    mp_M31_AXI_transactor->AWVALID(M31_AXI_awvalid);
    mp_M31_AXI_transactor->AWREADY(M31_AXI_awready);
    mp_M31_AXI_transactor->WDATA(M31_AXI_wdata);
    mp_M31_AXI_transactor->WSTRB(M31_AXI_wstrb);
    mp_M31_AXI_transactor->WVALID(M31_AXI_wvalid);
    mp_M31_AXI_transactor->WREADY(M31_AXI_wready);
    mp_M31_AXI_transactor->BRESP(M31_AXI_bresp);
    mp_M31_AXI_transactor->BVALID(M31_AXI_bvalid);
    mp_M31_AXI_transactor->BREADY(M31_AXI_bready);
    mp_M31_AXI_transactor->ARADDR(M31_AXI_araddr);
    mp_M31_AXI_transactor->ARPROT(M31_AXI_arprot);
    mp_M31_AXI_transactor->ARVALID(M31_AXI_arvalid);
    mp_M31_AXI_transactor->ARREADY(M31_AXI_arready);
    mp_M31_AXI_transactor->RDATA(M31_AXI_rdata);
    mp_M31_AXI_transactor->RRESP(M31_AXI_rresp);
    mp_M31_AXI_transactor->RVALID(M31_AXI_rvalid);
    mp_M31_AXI_transactor->RREADY(M31_AXI_rready);
    mp_M31_AXI_transactor->CLK(aclk);
    mp_M31_AXI_transactor->RST(aresetn);

    // M31_AXI' transactor sockets

    mp_impl->M31_AXI_tlm_aximm_read_socket->bind(*(mp_M31_AXI_transactor->rd_socket));
    mp_impl->M31_AXI_tlm_aximm_write_socket->bind(*(mp_M31_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M32_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M32_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M32_AXI' transactor parameters
    xsc::common_cpp::properties M32_AXI_transactor_param_props;
    M32_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M32_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M32_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M32_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M32_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M32_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M32_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M32_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M32_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M32_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M32_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M32_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M32_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M32_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M32_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M32_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M32_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M32_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M32_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M32_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M32_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M32_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M32_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M32_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M32_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M32_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M32_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M32_AXI_transactor", M32_AXI_transactor_param_props);

    // M32_AXI' transactor ports

    mp_M32_AXI_transactor->AWADDR(M32_AXI_awaddr);
    mp_M32_AXI_transactor->AWPROT(M32_AXI_awprot);
    mp_M32_AXI_transactor->AWVALID(M32_AXI_awvalid);
    mp_M32_AXI_transactor->AWREADY(M32_AXI_awready);
    mp_M32_AXI_transactor->WDATA(M32_AXI_wdata);
    mp_M32_AXI_transactor->WSTRB(M32_AXI_wstrb);
    mp_M32_AXI_transactor->WVALID(M32_AXI_wvalid);
    mp_M32_AXI_transactor->WREADY(M32_AXI_wready);
    mp_M32_AXI_transactor->BRESP(M32_AXI_bresp);
    mp_M32_AXI_transactor->BVALID(M32_AXI_bvalid);
    mp_M32_AXI_transactor->BREADY(M32_AXI_bready);
    mp_M32_AXI_transactor->ARADDR(M32_AXI_araddr);
    mp_M32_AXI_transactor->ARPROT(M32_AXI_arprot);
    mp_M32_AXI_transactor->ARVALID(M32_AXI_arvalid);
    mp_M32_AXI_transactor->ARREADY(M32_AXI_arready);
    mp_M32_AXI_transactor->RDATA(M32_AXI_rdata);
    mp_M32_AXI_transactor->RRESP(M32_AXI_rresp);
    mp_M32_AXI_transactor->RVALID(M32_AXI_rvalid);
    mp_M32_AXI_transactor->RREADY(M32_AXI_rready);
    mp_M32_AXI_transactor->CLK(aclk);
    mp_M32_AXI_transactor->RST(aresetn);

    // M32_AXI' transactor sockets

    mp_impl->M32_AXI_tlm_aximm_read_socket->bind(*(mp_M32_AXI_transactor->rd_socket));
    mp_impl->M32_AXI_tlm_aximm_write_socket->bind(*(mp_M32_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M33_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M33_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M33_AXI' transactor parameters
    xsc::common_cpp::properties M33_AXI_transactor_param_props;
    M33_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M33_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M33_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M33_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M33_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M33_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M33_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M33_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M33_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M33_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M33_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M33_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M33_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M33_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M33_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M33_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M33_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M33_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M33_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M33_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M33_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M33_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M33_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M33_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M33_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M33_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M33_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M33_AXI_transactor", M33_AXI_transactor_param_props);

    // M33_AXI' transactor ports

    mp_M33_AXI_transactor->AWADDR(M33_AXI_awaddr);
    mp_M33_AXI_transactor->AWPROT(M33_AXI_awprot);
    mp_M33_AXI_transactor->AWVALID(M33_AXI_awvalid);
    mp_M33_AXI_transactor->AWREADY(M33_AXI_awready);
    mp_M33_AXI_transactor->WDATA(M33_AXI_wdata);
    mp_M33_AXI_transactor->WSTRB(M33_AXI_wstrb);
    mp_M33_AXI_transactor->WVALID(M33_AXI_wvalid);
    mp_M33_AXI_transactor->WREADY(M33_AXI_wready);
    mp_M33_AXI_transactor->BRESP(M33_AXI_bresp);
    mp_M33_AXI_transactor->BVALID(M33_AXI_bvalid);
    mp_M33_AXI_transactor->BREADY(M33_AXI_bready);
    mp_M33_AXI_transactor->ARADDR(M33_AXI_araddr);
    mp_M33_AXI_transactor->ARPROT(M33_AXI_arprot);
    mp_M33_AXI_transactor->ARVALID(M33_AXI_arvalid);
    mp_M33_AXI_transactor->ARREADY(M33_AXI_arready);
    mp_M33_AXI_transactor->RDATA(M33_AXI_rdata);
    mp_M33_AXI_transactor->RRESP(M33_AXI_rresp);
    mp_M33_AXI_transactor->RVALID(M33_AXI_rvalid);
    mp_M33_AXI_transactor->RREADY(M33_AXI_rready);
    mp_M33_AXI_transactor->CLK(aclk);
    mp_M33_AXI_transactor->RST(aresetn);

    // M33_AXI' transactor sockets

    mp_impl->M33_AXI_tlm_aximm_read_socket->bind(*(mp_M33_AXI_transactor->rd_socket));
    mp_impl->M33_AXI_tlm_aximm_write_socket->bind(*(mp_M33_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M34_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M34_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M34_AXI' transactor parameters
    xsc::common_cpp::properties M34_AXI_transactor_param_props;
    M34_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M34_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M34_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M34_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M34_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M34_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M34_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M34_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M34_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M34_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M34_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M34_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M34_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M34_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M34_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M34_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M34_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M34_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M34_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M34_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M34_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M34_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M34_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M34_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M34_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M34_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M34_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M34_AXI_transactor", M34_AXI_transactor_param_props);

    // M34_AXI' transactor ports

    mp_M34_AXI_transactor->AWADDR(M34_AXI_awaddr);
    mp_M34_AXI_transactor->AWPROT(M34_AXI_awprot);
    mp_M34_AXI_transactor->AWVALID(M34_AXI_awvalid);
    mp_M34_AXI_transactor->AWREADY(M34_AXI_awready);
    mp_M34_AXI_transactor->WDATA(M34_AXI_wdata);
    mp_M34_AXI_transactor->WSTRB(M34_AXI_wstrb);
    mp_M34_AXI_transactor->WVALID(M34_AXI_wvalid);
    mp_M34_AXI_transactor->WREADY(M34_AXI_wready);
    mp_M34_AXI_transactor->BRESP(M34_AXI_bresp);
    mp_M34_AXI_transactor->BVALID(M34_AXI_bvalid);
    mp_M34_AXI_transactor->BREADY(M34_AXI_bready);
    mp_M34_AXI_transactor->ARADDR(M34_AXI_araddr);
    mp_M34_AXI_transactor->ARPROT(M34_AXI_arprot);
    mp_M34_AXI_transactor->ARVALID(M34_AXI_arvalid);
    mp_M34_AXI_transactor->ARREADY(M34_AXI_arready);
    mp_M34_AXI_transactor->RDATA(M34_AXI_rdata);
    mp_M34_AXI_transactor->RRESP(M34_AXI_rresp);
    mp_M34_AXI_transactor->RVALID(M34_AXI_rvalid);
    mp_M34_AXI_transactor->RREADY(M34_AXI_rready);
    mp_M34_AXI_transactor->CLK(aclk);
    mp_M34_AXI_transactor->RST(aresetn);

    // M34_AXI' transactor sockets

    mp_impl->M34_AXI_tlm_aximm_read_socket->bind(*(mp_M34_AXI_transactor->rd_socket));
    mp_impl->M34_AXI_tlm_aximm_write_socket->bind(*(mp_M34_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M35_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M35_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M35_AXI' transactor parameters
    xsc::common_cpp::properties M35_AXI_transactor_param_props;
    M35_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M35_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M35_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M35_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M35_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M35_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M35_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M35_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M35_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M35_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M35_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M35_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M35_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M35_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M35_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M35_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M35_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M35_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M35_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M35_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M35_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M35_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M35_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M35_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M35_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M35_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M35_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M35_AXI_transactor", M35_AXI_transactor_param_props);

    // M35_AXI' transactor ports

    mp_M35_AXI_transactor->AWADDR(M35_AXI_awaddr);
    mp_M35_AXI_transactor->AWPROT(M35_AXI_awprot);
    mp_M35_AXI_transactor->AWVALID(M35_AXI_awvalid);
    mp_M35_AXI_transactor->AWREADY(M35_AXI_awready);
    mp_M35_AXI_transactor->WDATA(M35_AXI_wdata);
    mp_M35_AXI_transactor->WSTRB(M35_AXI_wstrb);
    mp_M35_AXI_transactor->WVALID(M35_AXI_wvalid);
    mp_M35_AXI_transactor->WREADY(M35_AXI_wready);
    mp_M35_AXI_transactor->BRESP(M35_AXI_bresp);
    mp_M35_AXI_transactor->BVALID(M35_AXI_bvalid);
    mp_M35_AXI_transactor->BREADY(M35_AXI_bready);
    mp_M35_AXI_transactor->ARADDR(M35_AXI_araddr);
    mp_M35_AXI_transactor->ARPROT(M35_AXI_arprot);
    mp_M35_AXI_transactor->ARVALID(M35_AXI_arvalid);
    mp_M35_AXI_transactor->ARREADY(M35_AXI_arready);
    mp_M35_AXI_transactor->RDATA(M35_AXI_rdata);
    mp_M35_AXI_transactor->RRESP(M35_AXI_rresp);
    mp_M35_AXI_transactor->RVALID(M35_AXI_rvalid);
    mp_M35_AXI_transactor->RREADY(M35_AXI_rready);
    mp_M35_AXI_transactor->CLK(aclk);
    mp_M35_AXI_transactor->RST(aresetn);

    // M35_AXI' transactor sockets

    mp_impl->M35_AXI_tlm_aximm_read_socket->bind(*(mp_M35_AXI_transactor->rd_socket));
    mp_impl->M35_AXI_tlm_aximm_write_socket->bind(*(mp_M35_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M36_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M36_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M36_AXI' transactor parameters
    xsc::common_cpp::properties M36_AXI_transactor_param_props;
    M36_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M36_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M36_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M36_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M36_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M36_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M36_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M36_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M36_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M36_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M36_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M36_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M36_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M36_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M36_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M36_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M36_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M36_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M36_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M36_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M36_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M36_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M36_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M36_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M36_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M36_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M36_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M36_AXI_transactor", M36_AXI_transactor_param_props);

    // M36_AXI' transactor ports

    mp_M36_AXI_transactor->AWADDR(M36_AXI_awaddr);
    mp_M36_AXI_transactor->AWPROT(M36_AXI_awprot);
    mp_M36_AXI_transactor->AWVALID(M36_AXI_awvalid);
    mp_M36_AXI_transactor->AWREADY(M36_AXI_awready);
    mp_M36_AXI_transactor->WDATA(M36_AXI_wdata);
    mp_M36_AXI_transactor->WSTRB(M36_AXI_wstrb);
    mp_M36_AXI_transactor->WVALID(M36_AXI_wvalid);
    mp_M36_AXI_transactor->WREADY(M36_AXI_wready);
    mp_M36_AXI_transactor->BRESP(M36_AXI_bresp);
    mp_M36_AXI_transactor->BVALID(M36_AXI_bvalid);
    mp_M36_AXI_transactor->BREADY(M36_AXI_bready);
    mp_M36_AXI_transactor->ARADDR(M36_AXI_araddr);
    mp_M36_AXI_transactor->ARPROT(M36_AXI_arprot);
    mp_M36_AXI_transactor->ARVALID(M36_AXI_arvalid);
    mp_M36_AXI_transactor->ARREADY(M36_AXI_arready);
    mp_M36_AXI_transactor->RDATA(M36_AXI_rdata);
    mp_M36_AXI_transactor->RRESP(M36_AXI_rresp);
    mp_M36_AXI_transactor->RVALID(M36_AXI_rvalid);
    mp_M36_AXI_transactor->RREADY(M36_AXI_rready);
    mp_M36_AXI_transactor->CLK(aclk);
    mp_M36_AXI_transactor->RST(aresetn);

    // M36_AXI' transactor sockets

    mp_impl->M36_AXI_tlm_aximm_read_socket->bind(*(mp_M36_AXI_transactor->rd_socket));
    mp_impl->M36_AXI_tlm_aximm_write_socket->bind(*(mp_M36_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M37_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M37_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M37_AXI' transactor parameters
    xsc::common_cpp::properties M37_AXI_transactor_param_props;
    M37_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M37_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M37_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M37_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M37_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M37_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M37_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M37_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M37_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M37_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M37_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M37_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M37_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M37_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M37_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M37_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M37_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M37_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M37_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M37_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M37_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M37_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M37_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M37_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M37_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M37_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M37_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M37_AXI_transactor", M37_AXI_transactor_param_props);

    // M37_AXI' transactor ports

    mp_M37_AXI_transactor->AWADDR(M37_AXI_awaddr);
    mp_M37_AXI_transactor->AWPROT(M37_AXI_awprot);
    mp_M37_AXI_transactor->AWVALID(M37_AXI_awvalid);
    mp_M37_AXI_transactor->AWREADY(M37_AXI_awready);
    mp_M37_AXI_transactor->WDATA(M37_AXI_wdata);
    mp_M37_AXI_transactor->WSTRB(M37_AXI_wstrb);
    mp_M37_AXI_transactor->WVALID(M37_AXI_wvalid);
    mp_M37_AXI_transactor->WREADY(M37_AXI_wready);
    mp_M37_AXI_transactor->BRESP(M37_AXI_bresp);
    mp_M37_AXI_transactor->BVALID(M37_AXI_bvalid);
    mp_M37_AXI_transactor->BREADY(M37_AXI_bready);
    mp_M37_AXI_transactor->ARADDR(M37_AXI_araddr);
    mp_M37_AXI_transactor->ARPROT(M37_AXI_arprot);
    mp_M37_AXI_transactor->ARVALID(M37_AXI_arvalid);
    mp_M37_AXI_transactor->ARREADY(M37_AXI_arready);
    mp_M37_AXI_transactor->RDATA(M37_AXI_rdata);
    mp_M37_AXI_transactor->RRESP(M37_AXI_rresp);
    mp_M37_AXI_transactor->RVALID(M37_AXI_rvalid);
    mp_M37_AXI_transactor->RREADY(M37_AXI_rready);
    mp_M37_AXI_transactor->CLK(aclk);
    mp_M37_AXI_transactor->RST(aresetn);

    // M37_AXI' transactor sockets

    mp_impl->M37_AXI_tlm_aximm_read_socket->bind(*(mp_M37_AXI_transactor->rd_socket));
    mp_impl->M37_AXI_tlm_aximm_write_socket->bind(*(mp_M37_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M38_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M38_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M38_AXI' transactor parameters
    xsc::common_cpp::properties M38_AXI_transactor_param_props;
    M38_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M38_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M38_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M38_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M38_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M38_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M38_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M38_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M38_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M38_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M38_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M38_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M38_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M38_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M38_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M38_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M38_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M38_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M38_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M38_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M38_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M38_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M38_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M38_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M38_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M38_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M38_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M38_AXI_transactor", M38_AXI_transactor_param_props);

    // M38_AXI' transactor ports

    mp_M38_AXI_transactor->AWADDR(M38_AXI_awaddr);
    mp_M38_AXI_transactor->AWPROT(M38_AXI_awprot);
    mp_M38_AXI_transactor->AWVALID(M38_AXI_awvalid);
    mp_M38_AXI_transactor->AWREADY(M38_AXI_awready);
    mp_M38_AXI_transactor->WDATA(M38_AXI_wdata);
    mp_M38_AXI_transactor->WSTRB(M38_AXI_wstrb);
    mp_M38_AXI_transactor->WVALID(M38_AXI_wvalid);
    mp_M38_AXI_transactor->WREADY(M38_AXI_wready);
    mp_M38_AXI_transactor->BRESP(M38_AXI_bresp);
    mp_M38_AXI_transactor->BVALID(M38_AXI_bvalid);
    mp_M38_AXI_transactor->BREADY(M38_AXI_bready);
    mp_M38_AXI_transactor->ARADDR(M38_AXI_araddr);
    mp_M38_AXI_transactor->ARPROT(M38_AXI_arprot);
    mp_M38_AXI_transactor->ARVALID(M38_AXI_arvalid);
    mp_M38_AXI_transactor->ARREADY(M38_AXI_arready);
    mp_M38_AXI_transactor->RDATA(M38_AXI_rdata);
    mp_M38_AXI_transactor->RRESP(M38_AXI_rresp);
    mp_M38_AXI_transactor->RVALID(M38_AXI_rvalid);
    mp_M38_AXI_transactor->RREADY(M38_AXI_rready);
    mp_M38_AXI_transactor->CLK(aclk);
    mp_M38_AXI_transactor->RST(aresetn);

    // M38_AXI' transactor sockets

    mp_impl->M38_AXI_tlm_aximm_read_socket->bind(*(mp_M38_AXI_transactor->rd_socket));
    mp_impl->M38_AXI_tlm_aximm_write_socket->bind(*(mp_M38_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M39_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M39_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M39_AXI' transactor parameters
    xsc::common_cpp::properties M39_AXI_transactor_param_props;
    M39_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M39_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M39_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M39_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M39_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M39_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M39_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M39_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M39_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M39_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M39_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M39_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M39_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M39_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M39_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M39_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M39_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M39_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M39_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M39_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M39_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M39_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M39_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M39_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M39_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M39_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M39_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M39_AXI_transactor", M39_AXI_transactor_param_props);

    // M39_AXI' transactor ports

    mp_M39_AXI_transactor->AWADDR(M39_AXI_awaddr);
    mp_M39_AXI_transactor->AWPROT(M39_AXI_awprot);
    mp_M39_AXI_transactor->AWVALID(M39_AXI_awvalid);
    mp_M39_AXI_transactor->AWREADY(M39_AXI_awready);
    mp_M39_AXI_transactor->WDATA(M39_AXI_wdata);
    mp_M39_AXI_transactor->WSTRB(M39_AXI_wstrb);
    mp_M39_AXI_transactor->WVALID(M39_AXI_wvalid);
    mp_M39_AXI_transactor->WREADY(M39_AXI_wready);
    mp_M39_AXI_transactor->BRESP(M39_AXI_bresp);
    mp_M39_AXI_transactor->BVALID(M39_AXI_bvalid);
    mp_M39_AXI_transactor->BREADY(M39_AXI_bready);
    mp_M39_AXI_transactor->ARADDR(M39_AXI_araddr);
    mp_M39_AXI_transactor->ARPROT(M39_AXI_arprot);
    mp_M39_AXI_transactor->ARVALID(M39_AXI_arvalid);
    mp_M39_AXI_transactor->ARREADY(M39_AXI_arready);
    mp_M39_AXI_transactor->RDATA(M39_AXI_rdata);
    mp_M39_AXI_transactor->RRESP(M39_AXI_rresp);
    mp_M39_AXI_transactor->RVALID(M39_AXI_rvalid);
    mp_M39_AXI_transactor->RREADY(M39_AXI_rready);
    mp_M39_AXI_transactor->CLK(aclk);
    mp_M39_AXI_transactor->RST(aresetn);

    // M39_AXI' transactor sockets

    mp_impl->M39_AXI_tlm_aximm_read_socket->bind(*(mp_M39_AXI_transactor->rd_socket));
    mp_impl->M39_AXI_tlm_aximm_write_socket->bind(*(mp_M39_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M40_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M40_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M40_AXI' transactor parameters
    xsc::common_cpp::properties M40_AXI_transactor_param_props;
    M40_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M40_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M40_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M40_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M40_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M40_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M40_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M40_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M40_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M40_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M40_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M40_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M40_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M40_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M40_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M40_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M40_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M40_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M40_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M40_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M40_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M40_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M40_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M40_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M40_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M40_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M40_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M40_AXI_transactor", M40_AXI_transactor_param_props);

    // M40_AXI' transactor ports

    mp_M40_AXI_transactor->AWADDR(M40_AXI_awaddr);
    mp_M40_AXI_transactor->AWPROT(M40_AXI_awprot);
    mp_M40_AXI_transactor->AWVALID(M40_AXI_awvalid);
    mp_M40_AXI_transactor->AWREADY(M40_AXI_awready);
    mp_M40_AXI_transactor->WDATA(M40_AXI_wdata);
    mp_M40_AXI_transactor->WSTRB(M40_AXI_wstrb);
    mp_M40_AXI_transactor->WVALID(M40_AXI_wvalid);
    mp_M40_AXI_transactor->WREADY(M40_AXI_wready);
    mp_M40_AXI_transactor->BRESP(M40_AXI_bresp);
    mp_M40_AXI_transactor->BVALID(M40_AXI_bvalid);
    mp_M40_AXI_transactor->BREADY(M40_AXI_bready);
    mp_M40_AXI_transactor->ARADDR(M40_AXI_araddr);
    mp_M40_AXI_transactor->ARPROT(M40_AXI_arprot);
    mp_M40_AXI_transactor->ARVALID(M40_AXI_arvalid);
    mp_M40_AXI_transactor->ARREADY(M40_AXI_arready);
    mp_M40_AXI_transactor->RDATA(M40_AXI_rdata);
    mp_M40_AXI_transactor->RRESP(M40_AXI_rresp);
    mp_M40_AXI_transactor->RVALID(M40_AXI_rvalid);
    mp_M40_AXI_transactor->RREADY(M40_AXI_rready);
    mp_M40_AXI_transactor->CLK(aclk);
    mp_M40_AXI_transactor->RST(aresetn);

    // M40_AXI' transactor sockets

    mp_impl->M40_AXI_tlm_aximm_read_socket->bind(*(mp_M40_AXI_transactor->rd_socket));
    mp_impl->M40_AXI_tlm_aximm_write_socket->bind(*(mp_M40_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M41_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M41_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M41_AXI' transactor parameters
    xsc::common_cpp::properties M41_AXI_transactor_param_props;
    M41_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M41_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M41_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M41_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M41_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M41_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M41_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M41_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M41_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M41_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M41_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M41_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M41_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M41_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M41_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M41_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M41_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M41_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M41_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M41_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M41_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M41_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M41_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M41_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M41_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M41_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M41_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M41_AXI_transactor", M41_AXI_transactor_param_props);

    // M41_AXI' transactor ports

    mp_M41_AXI_transactor->AWADDR(M41_AXI_awaddr);
    mp_M41_AXI_transactor->AWPROT(M41_AXI_awprot);
    mp_M41_AXI_transactor->AWVALID(M41_AXI_awvalid);
    mp_M41_AXI_transactor->AWREADY(M41_AXI_awready);
    mp_M41_AXI_transactor->WDATA(M41_AXI_wdata);
    mp_M41_AXI_transactor->WSTRB(M41_AXI_wstrb);
    mp_M41_AXI_transactor->WVALID(M41_AXI_wvalid);
    mp_M41_AXI_transactor->WREADY(M41_AXI_wready);
    mp_M41_AXI_transactor->BRESP(M41_AXI_bresp);
    mp_M41_AXI_transactor->BVALID(M41_AXI_bvalid);
    mp_M41_AXI_transactor->BREADY(M41_AXI_bready);
    mp_M41_AXI_transactor->ARADDR(M41_AXI_araddr);
    mp_M41_AXI_transactor->ARPROT(M41_AXI_arprot);
    mp_M41_AXI_transactor->ARVALID(M41_AXI_arvalid);
    mp_M41_AXI_transactor->ARREADY(M41_AXI_arready);
    mp_M41_AXI_transactor->RDATA(M41_AXI_rdata);
    mp_M41_AXI_transactor->RRESP(M41_AXI_rresp);
    mp_M41_AXI_transactor->RVALID(M41_AXI_rvalid);
    mp_M41_AXI_transactor->RREADY(M41_AXI_rready);
    mp_M41_AXI_transactor->CLK(aclk);
    mp_M41_AXI_transactor->RST(aresetn);

    // M41_AXI' transactor sockets

    mp_impl->M41_AXI_tlm_aximm_read_socket->bind(*(mp_M41_AXI_transactor->rd_socket));
    mp_impl->M41_AXI_tlm_aximm_write_socket->bind(*(mp_M41_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M42_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M42_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M42_AXI' transactor parameters
    xsc::common_cpp::properties M42_AXI_transactor_param_props;
    M42_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M42_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M42_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M42_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M42_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M42_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M42_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M42_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M42_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M42_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M42_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M42_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M42_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M42_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M42_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M42_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M42_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M42_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M42_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M42_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M42_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M42_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M42_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M42_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M42_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M42_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M42_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M42_AXI_transactor", M42_AXI_transactor_param_props);

    // M42_AXI' transactor ports

    mp_M42_AXI_transactor->AWADDR(M42_AXI_awaddr);
    mp_M42_AXI_transactor->AWPROT(M42_AXI_awprot);
    mp_M42_AXI_transactor->AWVALID(M42_AXI_awvalid);
    mp_M42_AXI_transactor->AWREADY(M42_AXI_awready);
    mp_M42_AXI_transactor->WDATA(M42_AXI_wdata);
    mp_M42_AXI_transactor->WSTRB(M42_AXI_wstrb);
    mp_M42_AXI_transactor->WVALID(M42_AXI_wvalid);
    mp_M42_AXI_transactor->WREADY(M42_AXI_wready);
    mp_M42_AXI_transactor->BRESP(M42_AXI_bresp);
    mp_M42_AXI_transactor->BVALID(M42_AXI_bvalid);
    mp_M42_AXI_transactor->BREADY(M42_AXI_bready);
    mp_M42_AXI_transactor->ARADDR(M42_AXI_araddr);
    mp_M42_AXI_transactor->ARPROT(M42_AXI_arprot);
    mp_M42_AXI_transactor->ARVALID(M42_AXI_arvalid);
    mp_M42_AXI_transactor->ARREADY(M42_AXI_arready);
    mp_M42_AXI_transactor->RDATA(M42_AXI_rdata);
    mp_M42_AXI_transactor->RRESP(M42_AXI_rresp);
    mp_M42_AXI_transactor->RVALID(M42_AXI_rvalid);
    mp_M42_AXI_transactor->RREADY(M42_AXI_rready);
    mp_M42_AXI_transactor->CLK(aclk);
    mp_M42_AXI_transactor->RST(aresetn);

    // M42_AXI' transactor sockets

    mp_impl->M42_AXI_tlm_aximm_read_socket->bind(*(mp_M42_AXI_transactor->rd_socket));
    mp_impl->M42_AXI_tlm_aximm_write_socket->bind(*(mp_M42_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M43_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M43_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M43_AXI' transactor parameters
    xsc::common_cpp::properties M43_AXI_transactor_param_props;
    M43_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M43_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M43_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M43_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M43_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M43_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M43_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M43_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M43_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M43_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M43_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M43_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M43_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M43_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M43_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M43_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M43_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M43_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M43_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M43_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M43_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M43_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M43_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M43_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M43_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M43_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M43_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M43_AXI_transactor", M43_AXI_transactor_param_props);

    // M43_AXI' transactor ports

    mp_M43_AXI_transactor->AWADDR(M43_AXI_awaddr);
    mp_M43_AXI_transactor->AWPROT(M43_AXI_awprot);
    mp_M43_AXI_transactor->AWVALID(M43_AXI_awvalid);
    mp_M43_AXI_transactor->AWREADY(M43_AXI_awready);
    mp_M43_AXI_transactor->WDATA(M43_AXI_wdata);
    mp_M43_AXI_transactor->WSTRB(M43_AXI_wstrb);
    mp_M43_AXI_transactor->WVALID(M43_AXI_wvalid);
    mp_M43_AXI_transactor->WREADY(M43_AXI_wready);
    mp_M43_AXI_transactor->BRESP(M43_AXI_bresp);
    mp_M43_AXI_transactor->BVALID(M43_AXI_bvalid);
    mp_M43_AXI_transactor->BREADY(M43_AXI_bready);
    mp_M43_AXI_transactor->ARADDR(M43_AXI_araddr);
    mp_M43_AXI_transactor->ARPROT(M43_AXI_arprot);
    mp_M43_AXI_transactor->ARVALID(M43_AXI_arvalid);
    mp_M43_AXI_transactor->ARREADY(M43_AXI_arready);
    mp_M43_AXI_transactor->RDATA(M43_AXI_rdata);
    mp_M43_AXI_transactor->RRESP(M43_AXI_rresp);
    mp_M43_AXI_transactor->RVALID(M43_AXI_rvalid);
    mp_M43_AXI_transactor->RREADY(M43_AXI_rready);
    mp_M43_AXI_transactor->CLK(aclk);
    mp_M43_AXI_transactor->RST(aresetn);

    // M43_AXI' transactor sockets

    mp_impl->M43_AXI_tlm_aximm_read_socket->bind(*(mp_M43_AXI_transactor->rd_socket));
    mp_impl->M43_AXI_tlm_aximm_write_socket->bind(*(mp_M43_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M44_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M44_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M44_AXI' transactor parameters
    xsc::common_cpp::properties M44_AXI_transactor_param_props;
    M44_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M44_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M44_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M44_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M44_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M44_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M44_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M44_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M44_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M44_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M44_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M44_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M44_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M44_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M44_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M44_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M44_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M44_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M44_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M44_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M44_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M44_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M44_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M44_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M44_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M44_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M44_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M44_AXI_transactor", M44_AXI_transactor_param_props);

    // M44_AXI' transactor ports

    mp_M44_AXI_transactor->AWADDR(M44_AXI_awaddr);
    mp_M44_AXI_transactor->AWPROT(M44_AXI_awprot);
    mp_M44_AXI_transactor->AWVALID(M44_AXI_awvalid);
    mp_M44_AXI_transactor->AWREADY(M44_AXI_awready);
    mp_M44_AXI_transactor->WDATA(M44_AXI_wdata);
    mp_M44_AXI_transactor->WSTRB(M44_AXI_wstrb);
    mp_M44_AXI_transactor->WVALID(M44_AXI_wvalid);
    mp_M44_AXI_transactor->WREADY(M44_AXI_wready);
    mp_M44_AXI_transactor->BRESP(M44_AXI_bresp);
    mp_M44_AXI_transactor->BVALID(M44_AXI_bvalid);
    mp_M44_AXI_transactor->BREADY(M44_AXI_bready);
    mp_M44_AXI_transactor->ARADDR(M44_AXI_araddr);
    mp_M44_AXI_transactor->ARPROT(M44_AXI_arprot);
    mp_M44_AXI_transactor->ARVALID(M44_AXI_arvalid);
    mp_M44_AXI_transactor->ARREADY(M44_AXI_arready);
    mp_M44_AXI_transactor->RDATA(M44_AXI_rdata);
    mp_M44_AXI_transactor->RRESP(M44_AXI_rresp);
    mp_M44_AXI_transactor->RVALID(M44_AXI_rvalid);
    mp_M44_AXI_transactor->RREADY(M44_AXI_rready);
    mp_M44_AXI_transactor->CLK(aclk);
    mp_M44_AXI_transactor->RST(aresetn);

    // M44_AXI' transactor sockets

    mp_impl->M44_AXI_tlm_aximm_read_socket->bind(*(mp_M44_AXI_transactor->rd_socket));
    mp_impl->M44_AXI_tlm_aximm_write_socket->bind(*(mp_M44_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M45_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M45_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M45_AXI' transactor parameters
    xsc::common_cpp::properties M45_AXI_transactor_param_props;
    M45_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M45_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M45_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M45_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M45_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M45_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M45_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M45_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M45_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M45_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M45_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M45_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M45_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M45_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M45_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M45_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M45_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M45_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M45_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M45_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M45_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M45_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M45_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M45_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M45_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M45_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M45_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M45_AXI_transactor", M45_AXI_transactor_param_props);

    // M45_AXI' transactor ports

    mp_M45_AXI_transactor->AWADDR(M45_AXI_awaddr);
    mp_M45_AXI_transactor->AWPROT(M45_AXI_awprot);
    mp_M45_AXI_transactor->AWVALID(M45_AXI_awvalid);
    mp_M45_AXI_transactor->AWREADY(M45_AXI_awready);
    mp_M45_AXI_transactor->WDATA(M45_AXI_wdata);
    mp_M45_AXI_transactor->WSTRB(M45_AXI_wstrb);
    mp_M45_AXI_transactor->WVALID(M45_AXI_wvalid);
    mp_M45_AXI_transactor->WREADY(M45_AXI_wready);
    mp_M45_AXI_transactor->BRESP(M45_AXI_bresp);
    mp_M45_AXI_transactor->BVALID(M45_AXI_bvalid);
    mp_M45_AXI_transactor->BREADY(M45_AXI_bready);
    mp_M45_AXI_transactor->ARADDR(M45_AXI_araddr);
    mp_M45_AXI_transactor->ARPROT(M45_AXI_arprot);
    mp_M45_AXI_transactor->ARVALID(M45_AXI_arvalid);
    mp_M45_AXI_transactor->ARREADY(M45_AXI_arready);
    mp_M45_AXI_transactor->RDATA(M45_AXI_rdata);
    mp_M45_AXI_transactor->RRESP(M45_AXI_rresp);
    mp_M45_AXI_transactor->RVALID(M45_AXI_rvalid);
    mp_M45_AXI_transactor->RREADY(M45_AXI_rready);
    mp_M45_AXI_transactor->CLK(aclk);
    mp_M45_AXI_transactor->RST(aresetn);

    // M45_AXI' transactor sockets

    mp_impl->M45_AXI_tlm_aximm_read_socket->bind(*(mp_M45_AXI_transactor->rd_socket));
    mp_impl->M45_AXI_tlm_aximm_write_socket->bind(*(mp_M45_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M46_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M46_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M46_AXI' transactor parameters
    xsc::common_cpp::properties M46_AXI_transactor_param_props;
    M46_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M46_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M46_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M46_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M46_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M46_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M46_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M46_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M46_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M46_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M46_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M46_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M46_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M46_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M46_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M46_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M46_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M46_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M46_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M46_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M46_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M46_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M46_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M46_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M46_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M46_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M46_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M46_AXI_transactor", M46_AXI_transactor_param_props);

    // M46_AXI' transactor ports

    mp_M46_AXI_transactor->AWADDR(M46_AXI_awaddr);
    mp_M46_AXI_transactor->AWPROT(M46_AXI_awprot);
    mp_M46_AXI_transactor->AWVALID(M46_AXI_awvalid);
    mp_M46_AXI_transactor->AWREADY(M46_AXI_awready);
    mp_M46_AXI_transactor->WDATA(M46_AXI_wdata);
    mp_M46_AXI_transactor->WSTRB(M46_AXI_wstrb);
    mp_M46_AXI_transactor->WVALID(M46_AXI_wvalid);
    mp_M46_AXI_transactor->WREADY(M46_AXI_wready);
    mp_M46_AXI_transactor->BRESP(M46_AXI_bresp);
    mp_M46_AXI_transactor->BVALID(M46_AXI_bvalid);
    mp_M46_AXI_transactor->BREADY(M46_AXI_bready);
    mp_M46_AXI_transactor->ARADDR(M46_AXI_araddr);
    mp_M46_AXI_transactor->ARPROT(M46_AXI_arprot);
    mp_M46_AXI_transactor->ARVALID(M46_AXI_arvalid);
    mp_M46_AXI_transactor->ARREADY(M46_AXI_arready);
    mp_M46_AXI_transactor->RDATA(M46_AXI_rdata);
    mp_M46_AXI_transactor->RRESP(M46_AXI_rresp);
    mp_M46_AXI_transactor->RVALID(M46_AXI_rvalid);
    mp_M46_AXI_transactor->RREADY(M46_AXI_rready);
    mp_M46_AXI_transactor->CLK(aclk);
    mp_M46_AXI_transactor->RST(aresetn);

    // M46_AXI' transactor sockets

    mp_impl->M46_AXI_tlm_aximm_read_socket->bind(*(mp_M46_AXI_transactor->rd_socket));
    mp_impl->M46_AXI_tlm_aximm_write_socket->bind(*(mp_M46_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M47_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M47_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M47_AXI' transactor parameters
    xsc::common_cpp::properties M47_AXI_transactor_param_props;
    M47_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M47_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M47_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M47_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M47_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M47_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M47_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M47_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M47_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M47_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M47_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M47_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M47_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M47_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M47_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M47_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M47_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M47_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M47_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M47_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M47_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M47_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M47_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M47_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M47_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M47_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M47_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M47_AXI_transactor", M47_AXI_transactor_param_props);

    // M47_AXI' transactor ports

    mp_M47_AXI_transactor->AWADDR(M47_AXI_awaddr);
    mp_M47_AXI_transactor->AWPROT(M47_AXI_awprot);
    mp_M47_AXI_transactor->AWVALID(M47_AXI_awvalid);
    mp_M47_AXI_transactor->AWREADY(M47_AXI_awready);
    mp_M47_AXI_transactor->WDATA(M47_AXI_wdata);
    mp_M47_AXI_transactor->WSTRB(M47_AXI_wstrb);
    mp_M47_AXI_transactor->WVALID(M47_AXI_wvalid);
    mp_M47_AXI_transactor->WREADY(M47_AXI_wready);
    mp_M47_AXI_transactor->BRESP(M47_AXI_bresp);
    mp_M47_AXI_transactor->BVALID(M47_AXI_bvalid);
    mp_M47_AXI_transactor->BREADY(M47_AXI_bready);
    mp_M47_AXI_transactor->ARADDR(M47_AXI_araddr);
    mp_M47_AXI_transactor->ARPROT(M47_AXI_arprot);
    mp_M47_AXI_transactor->ARVALID(M47_AXI_arvalid);
    mp_M47_AXI_transactor->ARREADY(M47_AXI_arready);
    mp_M47_AXI_transactor->RDATA(M47_AXI_rdata);
    mp_M47_AXI_transactor->RRESP(M47_AXI_rresp);
    mp_M47_AXI_transactor->RVALID(M47_AXI_rvalid);
    mp_M47_AXI_transactor->RREADY(M47_AXI_rready);
    mp_M47_AXI_transactor->CLK(aclk);
    mp_M47_AXI_transactor->RST(aresetn);

    // M47_AXI' transactor sockets

    mp_impl->M47_AXI_tlm_aximm_read_socket->bind(*(mp_M47_AXI_transactor->rd_socket));
    mp_impl->M47_AXI_tlm_aximm_write_socket->bind(*(mp_M47_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M48_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M48_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M48_AXI' transactor parameters
    xsc::common_cpp::properties M48_AXI_transactor_param_props;
    M48_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M48_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M48_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M48_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M48_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M48_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M48_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M48_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M48_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M48_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M48_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M48_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M48_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M48_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M48_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M48_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M48_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M48_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M48_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M48_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M48_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M48_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M48_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M48_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M48_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M48_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M48_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M48_AXI_transactor", M48_AXI_transactor_param_props);

    // M48_AXI' transactor ports

    mp_M48_AXI_transactor->AWADDR(M48_AXI_awaddr);
    mp_M48_AXI_transactor->AWPROT(M48_AXI_awprot);
    mp_M48_AXI_transactor->AWVALID(M48_AXI_awvalid);
    mp_M48_AXI_transactor->AWREADY(M48_AXI_awready);
    mp_M48_AXI_transactor->WDATA(M48_AXI_wdata);
    mp_M48_AXI_transactor->WSTRB(M48_AXI_wstrb);
    mp_M48_AXI_transactor->WVALID(M48_AXI_wvalid);
    mp_M48_AXI_transactor->WREADY(M48_AXI_wready);
    mp_M48_AXI_transactor->BRESP(M48_AXI_bresp);
    mp_M48_AXI_transactor->BVALID(M48_AXI_bvalid);
    mp_M48_AXI_transactor->BREADY(M48_AXI_bready);
    mp_M48_AXI_transactor->ARADDR(M48_AXI_araddr);
    mp_M48_AXI_transactor->ARPROT(M48_AXI_arprot);
    mp_M48_AXI_transactor->ARVALID(M48_AXI_arvalid);
    mp_M48_AXI_transactor->ARREADY(M48_AXI_arready);
    mp_M48_AXI_transactor->RDATA(M48_AXI_rdata);
    mp_M48_AXI_transactor->RRESP(M48_AXI_rresp);
    mp_M48_AXI_transactor->RVALID(M48_AXI_rvalid);
    mp_M48_AXI_transactor->RREADY(M48_AXI_rready);
    mp_M48_AXI_transactor->CLK(aclk);
    mp_M48_AXI_transactor->RST(aresetn);

    // M48_AXI' transactor sockets

    mp_impl->M48_AXI_tlm_aximm_read_socket->bind(*(mp_M48_AXI_transactor->rd_socket));
    mp_impl->M48_AXI_tlm_aximm_write_socket->bind(*(mp_M48_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M49_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M49_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M49_AXI' transactor parameters
    xsc::common_cpp::properties M49_AXI_transactor_param_props;
    M49_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M49_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M49_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M49_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M49_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M49_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M49_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M49_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M49_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M49_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M49_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M49_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M49_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M49_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M49_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M49_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M49_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M49_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M49_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M49_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M49_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M49_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M49_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M49_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M49_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M49_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M49_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M49_AXI_transactor", M49_AXI_transactor_param_props);

    // M49_AXI' transactor ports

    mp_M49_AXI_transactor->AWADDR(M49_AXI_awaddr);
    mp_M49_AXI_transactor->AWPROT(M49_AXI_awprot);
    mp_M49_AXI_transactor->AWVALID(M49_AXI_awvalid);
    mp_M49_AXI_transactor->AWREADY(M49_AXI_awready);
    mp_M49_AXI_transactor->WDATA(M49_AXI_wdata);
    mp_M49_AXI_transactor->WSTRB(M49_AXI_wstrb);
    mp_M49_AXI_transactor->WVALID(M49_AXI_wvalid);
    mp_M49_AXI_transactor->WREADY(M49_AXI_wready);
    mp_M49_AXI_transactor->BRESP(M49_AXI_bresp);
    mp_M49_AXI_transactor->BVALID(M49_AXI_bvalid);
    mp_M49_AXI_transactor->BREADY(M49_AXI_bready);
    mp_M49_AXI_transactor->ARADDR(M49_AXI_araddr);
    mp_M49_AXI_transactor->ARPROT(M49_AXI_arprot);
    mp_M49_AXI_transactor->ARVALID(M49_AXI_arvalid);
    mp_M49_AXI_transactor->ARREADY(M49_AXI_arready);
    mp_M49_AXI_transactor->RDATA(M49_AXI_rdata);
    mp_M49_AXI_transactor->RRESP(M49_AXI_rresp);
    mp_M49_AXI_transactor->RVALID(M49_AXI_rvalid);
    mp_M49_AXI_transactor->RREADY(M49_AXI_rready);
    mp_M49_AXI_transactor->CLK(aclk);
    mp_M49_AXI_transactor->RST(aresetn);

    // M49_AXI' transactor sockets

    mp_impl->M49_AXI_tlm_aximm_read_socket->bind(*(mp_M49_AXI_transactor->rd_socket));
    mp_impl->M49_AXI_tlm_aximm_write_socket->bind(*(mp_M49_AXI_transactor->wr_socket));
  }
  else
  {
  }

  // configure 'M50_AXI' transactor

  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M50_AXI_TLM_MODE") != 1)
  {
    // Instantiate Socket Stubs

  // 'M50_AXI' transactor parameters
    xsc::common_cpp::properties M50_AXI_transactor_param_props;
    M50_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M50_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M50_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M50_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M50_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M50_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M50_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M50_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M50_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M50_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M50_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M50_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M50_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M50_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M50_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M50_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M50_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M50_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M50_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M50_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M50_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M50_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M50_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M50_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M50_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M50_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M50_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M50_AXI_transactor", M50_AXI_transactor_param_props);

    // M50_AXI' transactor ports

    mp_M50_AXI_transactor->AWADDR(M50_AXI_awaddr);
    mp_M50_AXI_transactor->AWPROT(M50_AXI_awprot);
    mp_M50_AXI_transactor->AWVALID(M50_AXI_awvalid);
    mp_M50_AXI_transactor->AWREADY(M50_AXI_awready);
    mp_M50_AXI_transactor->WDATA(M50_AXI_wdata);
    mp_M50_AXI_transactor->WSTRB(M50_AXI_wstrb);
    mp_M50_AXI_transactor->WVALID(M50_AXI_wvalid);
    mp_M50_AXI_transactor->WREADY(M50_AXI_wready);
    mp_M50_AXI_transactor->BRESP(M50_AXI_bresp);
    mp_M50_AXI_transactor->BVALID(M50_AXI_bvalid);
    mp_M50_AXI_transactor->BREADY(M50_AXI_bready);
    mp_M50_AXI_transactor->ARADDR(M50_AXI_araddr);
    mp_M50_AXI_transactor->ARPROT(M50_AXI_arprot);
    mp_M50_AXI_transactor->ARVALID(M50_AXI_arvalid);
    mp_M50_AXI_transactor->ARREADY(M50_AXI_arready);
    mp_M50_AXI_transactor->RDATA(M50_AXI_rdata);
    mp_M50_AXI_transactor->RRESP(M50_AXI_rresp);
    mp_M50_AXI_transactor->RVALID(M50_AXI_rvalid);
    mp_M50_AXI_transactor->RREADY(M50_AXI_rready);
    mp_M50_AXI_transactor->CLK(aclk);
    mp_M50_AXI_transactor->RST(aresetn);

    // M50_AXI' transactor sockets

    mp_impl->M50_AXI_tlm_aximm_read_socket->bind(*(mp_M50_AXI_transactor->rd_socket));
    mp_impl->M50_AXI_tlm_aximm_write_socket->bind(*(mp_M50_AXI_transactor->wr_socket));
  }
  else
  {
  }

}

#endif // RIVIERA




#ifdef VCSSYSTEMC
design_1_axi_smc_0::design_1_axi_smc_0(const sc_core::sc_module_name& nm) : design_1_axi_smc_0_sc(nm),  aclk("aclk"), aresetn("aresetn"), S00_AXI_awid("S00_AXI_awid"), S00_AXI_awaddr("S00_AXI_awaddr"), S00_AXI_awlen("S00_AXI_awlen"), S00_AXI_awsize("S00_AXI_awsize"), S00_AXI_awburst("S00_AXI_awburst"), S00_AXI_awlock("S00_AXI_awlock"), S00_AXI_awcache("S00_AXI_awcache"), S00_AXI_awprot("S00_AXI_awprot"), S00_AXI_awqos("S00_AXI_awqos"), S00_AXI_awuser("S00_AXI_awuser"), S00_AXI_awvalid("S00_AXI_awvalid"), S00_AXI_awready("S00_AXI_awready"), S00_AXI_wdata("S00_AXI_wdata"), S00_AXI_wstrb("S00_AXI_wstrb"), S00_AXI_wlast("S00_AXI_wlast"), S00_AXI_wvalid("S00_AXI_wvalid"), S00_AXI_wready("S00_AXI_wready"), S00_AXI_bid("S00_AXI_bid"), S00_AXI_bresp("S00_AXI_bresp"), S00_AXI_bvalid("S00_AXI_bvalid"), S00_AXI_bready("S00_AXI_bready"), S00_AXI_arid("S00_AXI_arid"), S00_AXI_araddr("S00_AXI_araddr"), S00_AXI_arlen("S00_AXI_arlen"), S00_AXI_arsize("S00_AXI_arsize"), S00_AXI_arburst("S00_AXI_arburst"), S00_AXI_arlock("S00_AXI_arlock"), S00_AXI_arcache("S00_AXI_arcache"), S00_AXI_arprot("S00_AXI_arprot"), S00_AXI_arqos("S00_AXI_arqos"), S00_AXI_aruser("S00_AXI_aruser"), S00_AXI_arvalid("S00_AXI_arvalid"), S00_AXI_arready("S00_AXI_arready"), S00_AXI_rid("S00_AXI_rid"), S00_AXI_rdata("S00_AXI_rdata"), S00_AXI_rresp("S00_AXI_rresp"), S00_AXI_rlast("S00_AXI_rlast"), S00_AXI_rvalid("S00_AXI_rvalid"), S00_AXI_rready("S00_AXI_rready"), M00_AXI_awaddr("M00_AXI_awaddr"), M00_AXI_awlen("M00_AXI_awlen"), M00_AXI_awsize("M00_AXI_awsize"), M00_AXI_awburst("M00_AXI_awburst"), M00_AXI_awlock("M00_AXI_awlock"), M00_AXI_awcache("M00_AXI_awcache"), M00_AXI_awprot("M00_AXI_awprot"), M00_AXI_awqos("M00_AXI_awqos"), M00_AXI_awuser("M00_AXI_awuser"), M00_AXI_awvalid("M00_AXI_awvalid"), M00_AXI_awready("M00_AXI_awready"), M00_AXI_wdata("M00_AXI_wdata"), M00_AXI_wstrb("M00_AXI_wstrb"), M00_AXI_wlast("M00_AXI_wlast"), M00_AXI_wvalid("M00_AXI_wvalid"), M00_AXI_wready("M00_AXI_wready"), M00_AXI_bresp("M00_AXI_bresp"), M00_AXI_bvalid("M00_AXI_bvalid"), M00_AXI_bready("M00_AXI_bready"), M00_AXI_araddr("M00_AXI_araddr"), M00_AXI_arlen("M00_AXI_arlen"), M00_AXI_arsize("M00_AXI_arsize"), M00_AXI_arburst("M00_AXI_arburst"), M00_AXI_arlock("M00_AXI_arlock"), M00_AXI_arcache("M00_AXI_arcache"), M00_AXI_arprot("M00_AXI_arprot"), M00_AXI_arqos("M00_AXI_arqos"), M00_AXI_aruser("M00_AXI_aruser"), M00_AXI_arvalid("M00_AXI_arvalid"), M00_AXI_arready("M00_AXI_arready"), M00_AXI_rdata("M00_AXI_rdata"), M00_AXI_rresp("M00_AXI_rresp"), M00_AXI_rlast("M00_AXI_rlast"), M00_AXI_rvalid("M00_AXI_rvalid"), M00_AXI_rready("M00_AXI_rready"), M01_AXI_awaddr("M01_AXI_awaddr"), M01_AXI_awlen("M01_AXI_awlen"), M01_AXI_awsize("M01_AXI_awsize"), M01_AXI_awburst("M01_AXI_awburst"), M01_AXI_awlock("M01_AXI_awlock"), M01_AXI_awcache("M01_AXI_awcache"), M01_AXI_awprot("M01_AXI_awprot"), M01_AXI_awqos("M01_AXI_awqos"), M01_AXI_awuser("M01_AXI_awuser"), M01_AXI_awvalid("M01_AXI_awvalid"), M01_AXI_awready("M01_AXI_awready"), M01_AXI_wdata("M01_AXI_wdata"), M01_AXI_wstrb("M01_AXI_wstrb"), M01_AXI_wlast("M01_AXI_wlast"), M01_AXI_wvalid("M01_AXI_wvalid"), M01_AXI_wready("M01_AXI_wready"), M01_AXI_bresp("M01_AXI_bresp"), M01_AXI_bvalid("M01_AXI_bvalid"), M01_AXI_bready("M01_AXI_bready"), M01_AXI_araddr("M01_AXI_araddr"), M01_AXI_arlen("M01_AXI_arlen"), M01_AXI_arsize("M01_AXI_arsize"), M01_AXI_arburst("M01_AXI_arburst"), M01_AXI_arlock("M01_AXI_arlock"), M01_AXI_arcache("M01_AXI_arcache"), M01_AXI_arprot("M01_AXI_arprot"), M01_AXI_arqos("M01_AXI_arqos"), M01_AXI_aruser("M01_AXI_aruser"), M01_AXI_arvalid("M01_AXI_arvalid"), M01_AXI_arready("M01_AXI_arready"), M01_AXI_rdata("M01_AXI_rdata"), M01_AXI_rresp("M01_AXI_rresp"), M01_AXI_rlast("M01_AXI_rlast"), M01_AXI_rvalid("M01_AXI_rvalid"), M01_AXI_rready("M01_AXI_rready"), M02_AXI_awaddr("M02_AXI_awaddr"), M02_AXI_awlen("M02_AXI_awlen"), M02_AXI_awsize("M02_AXI_awsize"), M02_AXI_awburst("M02_AXI_awburst"), M02_AXI_awlock("M02_AXI_awlock"), M02_AXI_awcache("M02_AXI_awcache"), M02_AXI_awprot("M02_AXI_awprot"), M02_AXI_awqos("M02_AXI_awqos"), M02_AXI_awuser("M02_AXI_awuser"), M02_AXI_awvalid("M02_AXI_awvalid"), M02_AXI_awready("M02_AXI_awready"), M02_AXI_wdata("M02_AXI_wdata"), M02_AXI_wstrb("M02_AXI_wstrb"), M02_AXI_wlast("M02_AXI_wlast"), M02_AXI_wvalid("M02_AXI_wvalid"), M02_AXI_wready("M02_AXI_wready"), M02_AXI_bresp("M02_AXI_bresp"), M02_AXI_bvalid("M02_AXI_bvalid"), M02_AXI_bready("M02_AXI_bready"), M02_AXI_araddr("M02_AXI_araddr"), M02_AXI_arlen("M02_AXI_arlen"), M02_AXI_arsize("M02_AXI_arsize"), M02_AXI_arburst("M02_AXI_arburst"), M02_AXI_arlock("M02_AXI_arlock"), M02_AXI_arcache("M02_AXI_arcache"), M02_AXI_arprot("M02_AXI_arprot"), M02_AXI_arqos("M02_AXI_arqos"), M02_AXI_aruser("M02_AXI_aruser"), M02_AXI_arvalid("M02_AXI_arvalid"), M02_AXI_arready("M02_AXI_arready"), M02_AXI_rdata("M02_AXI_rdata"), M02_AXI_rresp("M02_AXI_rresp"), M02_AXI_rlast("M02_AXI_rlast"), M02_AXI_rvalid("M02_AXI_rvalid"), M02_AXI_rready("M02_AXI_rready"), M03_AXI_awaddr("M03_AXI_awaddr"), M03_AXI_awlen("M03_AXI_awlen"), M03_AXI_awsize("M03_AXI_awsize"), M03_AXI_awburst("M03_AXI_awburst"), M03_AXI_awlock("M03_AXI_awlock"), M03_AXI_awcache("M03_AXI_awcache"), M03_AXI_awprot("M03_AXI_awprot"), M03_AXI_awqos("M03_AXI_awqos"), M03_AXI_awuser("M03_AXI_awuser"), M03_AXI_awvalid("M03_AXI_awvalid"), M03_AXI_awready("M03_AXI_awready"), M03_AXI_wdata("M03_AXI_wdata"), M03_AXI_wstrb("M03_AXI_wstrb"), M03_AXI_wlast("M03_AXI_wlast"), M03_AXI_wvalid("M03_AXI_wvalid"), M03_AXI_wready("M03_AXI_wready"), M03_AXI_bresp("M03_AXI_bresp"), M03_AXI_bvalid("M03_AXI_bvalid"), M03_AXI_bready("M03_AXI_bready"), M03_AXI_araddr("M03_AXI_araddr"), M03_AXI_arlen("M03_AXI_arlen"), M03_AXI_arsize("M03_AXI_arsize"), M03_AXI_arburst("M03_AXI_arburst"), M03_AXI_arlock("M03_AXI_arlock"), M03_AXI_arcache("M03_AXI_arcache"), M03_AXI_arprot("M03_AXI_arprot"), M03_AXI_arqos("M03_AXI_arqos"), M03_AXI_aruser("M03_AXI_aruser"), M03_AXI_arvalid("M03_AXI_arvalid"), M03_AXI_arready("M03_AXI_arready"), M03_AXI_rdata("M03_AXI_rdata"), M03_AXI_rresp("M03_AXI_rresp"), M03_AXI_rlast("M03_AXI_rlast"), M03_AXI_rvalid("M03_AXI_rvalid"), M03_AXI_rready("M03_AXI_rready"), M04_AXI_awaddr("M04_AXI_awaddr"), M04_AXI_awlen("M04_AXI_awlen"), M04_AXI_awsize("M04_AXI_awsize"), M04_AXI_awburst("M04_AXI_awburst"), M04_AXI_awlock("M04_AXI_awlock"), M04_AXI_awcache("M04_AXI_awcache"), M04_AXI_awprot("M04_AXI_awprot"), M04_AXI_awqos("M04_AXI_awqos"), M04_AXI_awuser("M04_AXI_awuser"), M04_AXI_awvalid("M04_AXI_awvalid"), M04_AXI_awready("M04_AXI_awready"), M04_AXI_wdata("M04_AXI_wdata"), M04_AXI_wstrb("M04_AXI_wstrb"), M04_AXI_wlast("M04_AXI_wlast"), M04_AXI_wvalid("M04_AXI_wvalid"), M04_AXI_wready("M04_AXI_wready"), M04_AXI_bresp("M04_AXI_bresp"), M04_AXI_bvalid("M04_AXI_bvalid"), M04_AXI_bready("M04_AXI_bready"), M04_AXI_araddr("M04_AXI_araddr"), M04_AXI_arlen("M04_AXI_arlen"), M04_AXI_arsize("M04_AXI_arsize"), M04_AXI_arburst("M04_AXI_arburst"), M04_AXI_arlock("M04_AXI_arlock"), M04_AXI_arcache("M04_AXI_arcache"), M04_AXI_arprot("M04_AXI_arprot"), M04_AXI_arqos("M04_AXI_arqos"), M04_AXI_aruser("M04_AXI_aruser"), M04_AXI_arvalid("M04_AXI_arvalid"), M04_AXI_arready("M04_AXI_arready"), M04_AXI_rdata("M04_AXI_rdata"), M04_AXI_rresp("M04_AXI_rresp"), M04_AXI_rlast("M04_AXI_rlast"), M04_AXI_rvalid("M04_AXI_rvalid"), M04_AXI_rready("M04_AXI_rready"), M05_AXI_awaddr("M05_AXI_awaddr"), M05_AXI_awlen("M05_AXI_awlen"), M05_AXI_awsize("M05_AXI_awsize"), M05_AXI_awburst("M05_AXI_awburst"), M05_AXI_awlock("M05_AXI_awlock"), M05_AXI_awcache("M05_AXI_awcache"), M05_AXI_awprot("M05_AXI_awprot"), M05_AXI_awqos("M05_AXI_awqos"), M05_AXI_awuser("M05_AXI_awuser"), M05_AXI_awvalid("M05_AXI_awvalid"), M05_AXI_awready("M05_AXI_awready"), M05_AXI_wdata("M05_AXI_wdata"), M05_AXI_wstrb("M05_AXI_wstrb"), M05_AXI_wlast("M05_AXI_wlast"), M05_AXI_wvalid("M05_AXI_wvalid"), M05_AXI_wready("M05_AXI_wready"), M05_AXI_bresp("M05_AXI_bresp"), M05_AXI_bvalid("M05_AXI_bvalid"), M05_AXI_bready("M05_AXI_bready"), M05_AXI_araddr("M05_AXI_araddr"), M05_AXI_arlen("M05_AXI_arlen"), M05_AXI_arsize("M05_AXI_arsize"), M05_AXI_arburst("M05_AXI_arburst"), M05_AXI_arlock("M05_AXI_arlock"), M05_AXI_arcache("M05_AXI_arcache"), M05_AXI_arprot("M05_AXI_arprot"), M05_AXI_arqos("M05_AXI_arqos"), M05_AXI_aruser("M05_AXI_aruser"), M05_AXI_arvalid("M05_AXI_arvalid"), M05_AXI_arready("M05_AXI_arready"), M05_AXI_rdata("M05_AXI_rdata"), M05_AXI_rresp("M05_AXI_rresp"), M05_AXI_rlast("M05_AXI_rlast"), M05_AXI_rvalid("M05_AXI_rvalid"), M05_AXI_rready("M05_AXI_rready"), M06_AXI_awaddr("M06_AXI_awaddr"), M06_AXI_awlen("M06_AXI_awlen"), M06_AXI_awsize("M06_AXI_awsize"), M06_AXI_awburst("M06_AXI_awburst"), M06_AXI_awlock("M06_AXI_awlock"), M06_AXI_awcache("M06_AXI_awcache"), M06_AXI_awprot("M06_AXI_awprot"), M06_AXI_awqos("M06_AXI_awqos"), M06_AXI_awuser("M06_AXI_awuser"), M06_AXI_awvalid("M06_AXI_awvalid"), M06_AXI_awready("M06_AXI_awready"), M06_AXI_wdata("M06_AXI_wdata"), M06_AXI_wstrb("M06_AXI_wstrb"), M06_AXI_wlast("M06_AXI_wlast"), M06_AXI_wvalid("M06_AXI_wvalid"), M06_AXI_wready("M06_AXI_wready"), M06_AXI_bresp("M06_AXI_bresp"), M06_AXI_bvalid("M06_AXI_bvalid"), M06_AXI_bready("M06_AXI_bready"), M06_AXI_araddr("M06_AXI_araddr"), M06_AXI_arlen("M06_AXI_arlen"), M06_AXI_arsize("M06_AXI_arsize"), M06_AXI_arburst("M06_AXI_arburst"), M06_AXI_arlock("M06_AXI_arlock"), M06_AXI_arcache("M06_AXI_arcache"), M06_AXI_arprot("M06_AXI_arprot"), M06_AXI_arqos("M06_AXI_arqos"), M06_AXI_aruser("M06_AXI_aruser"), M06_AXI_arvalid("M06_AXI_arvalid"), M06_AXI_arready("M06_AXI_arready"), M06_AXI_rdata("M06_AXI_rdata"), M06_AXI_rresp("M06_AXI_rresp"), M06_AXI_rlast("M06_AXI_rlast"), M06_AXI_rvalid("M06_AXI_rvalid"), M06_AXI_rready("M06_AXI_rready"), M07_AXI_awaddr("M07_AXI_awaddr"), M07_AXI_awlen("M07_AXI_awlen"), M07_AXI_awsize("M07_AXI_awsize"), M07_AXI_awburst("M07_AXI_awburst"), M07_AXI_awlock("M07_AXI_awlock"), M07_AXI_awcache("M07_AXI_awcache"), M07_AXI_awprot("M07_AXI_awprot"), M07_AXI_awqos("M07_AXI_awqos"), M07_AXI_awuser("M07_AXI_awuser"), M07_AXI_awvalid("M07_AXI_awvalid"), M07_AXI_awready("M07_AXI_awready"), M07_AXI_wdata("M07_AXI_wdata"), M07_AXI_wstrb("M07_AXI_wstrb"), M07_AXI_wlast("M07_AXI_wlast"), M07_AXI_wvalid("M07_AXI_wvalid"), M07_AXI_wready("M07_AXI_wready"), M07_AXI_bresp("M07_AXI_bresp"), M07_AXI_bvalid("M07_AXI_bvalid"), M07_AXI_bready("M07_AXI_bready"), M07_AXI_araddr("M07_AXI_araddr"), M07_AXI_arlen("M07_AXI_arlen"), M07_AXI_arsize("M07_AXI_arsize"), M07_AXI_arburst("M07_AXI_arburst"), M07_AXI_arlock("M07_AXI_arlock"), M07_AXI_arcache("M07_AXI_arcache"), M07_AXI_arprot("M07_AXI_arprot"), M07_AXI_arqos("M07_AXI_arqos"), M07_AXI_aruser("M07_AXI_aruser"), M07_AXI_arvalid("M07_AXI_arvalid"), M07_AXI_arready("M07_AXI_arready"), M07_AXI_rdata("M07_AXI_rdata"), M07_AXI_rresp("M07_AXI_rresp"), M07_AXI_rlast("M07_AXI_rlast"), M07_AXI_rvalid("M07_AXI_rvalid"), M07_AXI_rready("M07_AXI_rready"), M08_AXI_awaddr("M08_AXI_awaddr"), M08_AXI_awlen("M08_AXI_awlen"), M08_AXI_awsize("M08_AXI_awsize"), M08_AXI_awburst("M08_AXI_awburst"), M08_AXI_awlock("M08_AXI_awlock"), M08_AXI_awcache("M08_AXI_awcache"), M08_AXI_awprot("M08_AXI_awprot"), M08_AXI_awqos("M08_AXI_awqos"), M08_AXI_awuser("M08_AXI_awuser"), M08_AXI_awvalid("M08_AXI_awvalid"), M08_AXI_awready("M08_AXI_awready"), M08_AXI_wdata("M08_AXI_wdata"), M08_AXI_wstrb("M08_AXI_wstrb"), M08_AXI_wlast("M08_AXI_wlast"), M08_AXI_wvalid("M08_AXI_wvalid"), M08_AXI_wready("M08_AXI_wready"), M08_AXI_bresp("M08_AXI_bresp"), M08_AXI_bvalid("M08_AXI_bvalid"), M08_AXI_bready("M08_AXI_bready"), M08_AXI_araddr("M08_AXI_araddr"), M08_AXI_arlen("M08_AXI_arlen"), M08_AXI_arsize("M08_AXI_arsize"), M08_AXI_arburst("M08_AXI_arburst"), M08_AXI_arlock("M08_AXI_arlock"), M08_AXI_arcache("M08_AXI_arcache"), M08_AXI_arprot("M08_AXI_arprot"), M08_AXI_arqos("M08_AXI_arqos"), M08_AXI_aruser("M08_AXI_aruser"), M08_AXI_arvalid("M08_AXI_arvalid"), M08_AXI_arready("M08_AXI_arready"), M08_AXI_rdata("M08_AXI_rdata"), M08_AXI_rresp("M08_AXI_rresp"), M08_AXI_rlast("M08_AXI_rlast"), M08_AXI_rvalid("M08_AXI_rvalid"), M08_AXI_rready("M08_AXI_rready"), M09_AXI_awaddr("M09_AXI_awaddr"), M09_AXI_awlen("M09_AXI_awlen"), M09_AXI_awsize("M09_AXI_awsize"), M09_AXI_awburst("M09_AXI_awburst"), M09_AXI_awlock("M09_AXI_awlock"), M09_AXI_awcache("M09_AXI_awcache"), M09_AXI_awprot("M09_AXI_awprot"), M09_AXI_awqos("M09_AXI_awqos"), M09_AXI_awuser("M09_AXI_awuser"), M09_AXI_awvalid("M09_AXI_awvalid"), M09_AXI_awready("M09_AXI_awready"), M09_AXI_wdata("M09_AXI_wdata"), M09_AXI_wstrb("M09_AXI_wstrb"), M09_AXI_wlast("M09_AXI_wlast"), M09_AXI_wvalid("M09_AXI_wvalid"), M09_AXI_wready("M09_AXI_wready"), M09_AXI_bresp("M09_AXI_bresp"), M09_AXI_bvalid("M09_AXI_bvalid"), M09_AXI_bready("M09_AXI_bready"), M09_AXI_araddr("M09_AXI_araddr"), M09_AXI_arlen("M09_AXI_arlen"), M09_AXI_arsize("M09_AXI_arsize"), M09_AXI_arburst("M09_AXI_arburst"), M09_AXI_arlock("M09_AXI_arlock"), M09_AXI_arcache("M09_AXI_arcache"), M09_AXI_arprot("M09_AXI_arprot"), M09_AXI_arqos("M09_AXI_arqos"), M09_AXI_aruser("M09_AXI_aruser"), M09_AXI_arvalid("M09_AXI_arvalid"), M09_AXI_arready("M09_AXI_arready"), M09_AXI_rdata("M09_AXI_rdata"), M09_AXI_rresp("M09_AXI_rresp"), M09_AXI_rlast("M09_AXI_rlast"), M09_AXI_rvalid("M09_AXI_rvalid"), M09_AXI_rready("M09_AXI_rready"), M10_AXI_awaddr("M10_AXI_awaddr"), M10_AXI_awlen("M10_AXI_awlen"), M10_AXI_awsize("M10_AXI_awsize"), M10_AXI_awburst("M10_AXI_awburst"), M10_AXI_awlock("M10_AXI_awlock"), M10_AXI_awcache("M10_AXI_awcache"), M10_AXI_awprot("M10_AXI_awprot"), M10_AXI_awqos("M10_AXI_awqos"), M10_AXI_awuser("M10_AXI_awuser"), M10_AXI_awvalid("M10_AXI_awvalid"), M10_AXI_awready("M10_AXI_awready"), M10_AXI_wdata("M10_AXI_wdata"), M10_AXI_wstrb("M10_AXI_wstrb"), M10_AXI_wlast("M10_AXI_wlast"), M10_AXI_wvalid("M10_AXI_wvalid"), M10_AXI_wready("M10_AXI_wready"), M10_AXI_bresp("M10_AXI_bresp"), M10_AXI_bvalid("M10_AXI_bvalid"), M10_AXI_bready("M10_AXI_bready"), M10_AXI_araddr("M10_AXI_araddr"), M10_AXI_arlen("M10_AXI_arlen"), M10_AXI_arsize("M10_AXI_arsize"), M10_AXI_arburst("M10_AXI_arburst"), M10_AXI_arlock("M10_AXI_arlock"), M10_AXI_arcache("M10_AXI_arcache"), M10_AXI_arprot("M10_AXI_arprot"), M10_AXI_arqos("M10_AXI_arqos"), M10_AXI_aruser("M10_AXI_aruser"), M10_AXI_arvalid("M10_AXI_arvalid"), M10_AXI_arready("M10_AXI_arready"), M10_AXI_rdata("M10_AXI_rdata"), M10_AXI_rresp("M10_AXI_rresp"), M10_AXI_rlast("M10_AXI_rlast"), M10_AXI_rvalid("M10_AXI_rvalid"), M10_AXI_rready("M10_AXI_rready"), M11_AXI_awaddr("M11_AXI_awaddr"), M11_AXI_awlen("M11_AXI_awlen"), M11_AXI_awsize("M11_AXI_awsize"), M11_AXI_awburst("M11_AXI_awburst"), M11_AXI_awlock("M11_AXI_awlock"), M11_AXI_awcache("M11_AXI_awcache"), M11_AXI_awprot("M11_AXI_awprot"), M11_AXI_awqos("M11_AXI_awqos"), M11_AXI_awuser("M11_AXI_awuser"), M11_AXI_awvalid("M11_AXI_awvalid"), M11_AXI_awready("M11_AXI_awready"), M11_AXI_wdata("M11_AXI_wdata"), M11_AXI_wstrb("M11_AXI_wstrb"), M11_AXI_wlast("M11_AXI_wlast"), M11_AXI_wvalid("M11_AXI_wvalid"), M11_AXI_wready("M11_AXI_wready"), M11_AXI_bresp("M11_AXI_bresp"), M11_AXI_bvalid("M11_AXI_bvalid"), M11_AXI_bready("M11_AXI_bready"), M11_AXI_araddr("M11_AXI_araddr"), M11_AXI_arlen("M11_AXI_arlen"), M11_AXI_arsize("M11_AXI_arsize"), M11_AXI_arburst("M11_AXI_arburst"), M11_AXI_arlock("M11_AXI_arlock"), M11_AXI_arcache("M11_AXI_arcache"), M11_AXI_arprot("M11_AXI_arprot"), M11_AXI_arqos("M11_AXI_arqos"), M11_AXI_aruser("M11_AXI_aruser"), M11_AXI_arvalid("M11_AXI_arvalid"), M11_AXI_arready("M11_AXI_arready"), M11_AXI_rdata("M11_AXI_rdata"), M11_AXI_rresp("M11_AXI_rresp"), M11_AXI_rlast("M11_AXI_rlast"), M11_AXI_rvalid("M11_AXI_rvalid"), M11_AXI_rready("M11_AXI_rready"), M12_AXI_awaddr("M12_AXI_awaddr"), M12_AXI_awprot("M12_AXI_awprot"), M12_AXI_awvalid("M12_AXI_awvalid"), M12_AXI_awready("M12_AXI_awready"), M12_AXI_wdata("M12_AXI_wdata"), M12_AXI_wstrb("M12_AXI_wstrb"), M12_AXI_wvalid("M12_AXI_wvalid"), M12_AXI_wready("M12_AXI_wready"), M12_AXI_bresp("M12_AXI_bresp"), M12_AXI_bvalid("M12_AXI_bvalid"), M12_AXI_bready("M12_AXI_bready"), M12_AXI_araddr("M12_AXI_araddr"), M12_AXI_arprot("M12_AXI_arprot"), M12_AXI_arvalid("M12_AXI_arvalid"), M12_AXI_arready("M12_AXI_arready"), M12_AXI_rdata("M12_AXI_rdata"), M12_AXI_rresp("M12_AXI_rresp"), M12_AXI_rvalid("M12_AXI_rvalid"), M12_AXI_rready("M12_AXI_rready"), M13_AXI_awaddr("M13_AXI_awaddr"), M13_AXI_awprot("M13_AXI_awprot"), M13_AXI_awvalid("M13_AXI_awvalid"), M13_AXI_awready("M13_AXI_awready"), M13_AXI_wdata("M13_AXI_wdata"), M13_AXI_wstrb("M13_AXI_wstrb"), M13_AXI_wvalid("M13_AXI_wvalid"), M13_AXI_wready("M13_AXI_wready"), M13_AXI_bresp("M13_AXI_bresp"), M13_AXI_bvalid("M13_AXI_bvalid"), M13_AXI_bready("M13_AXI_bready"), M13_AXI_araddr("M13_AXI_araddr"), M13_AXI_arprot("M13_AXI_arprot"), M13_AXI_arvalid("M13_AXI_arvalid"), M13_AXI_arready("M13_AXI_arready"), M13_AXI_rdata("M13_AXI_rdata"), M13_AXI_rresp("M13_AXI_rresp"), M13_AXI_rvalid("M13_AXI_rvalid"), M13_AXI_rready("M13_AXI_rready"), M14_AXI_awaddr("M14_AXI_awaddr"), M14_AXI_awprot("M14_AXI_awprot"), M14_AXI_awvalid("M14_AXI_awvalid"), M14_AXI_awready("M14_AXI_awready"), M14_AXI_wdata("M14_AXI_wdata"), M14_AXI_wstrb("M14_AXI_wstrb"), M14_AXI_wvalid("M14_AXI_wvalid"), M14_AXI_wready("M14_AXI_wready"), M14_AXI_bresp("M14_AXI_bresp"), M14_AXI_bvalid("M14_AXI_bvalid"), M14_AXI_bready("M14_AXI_bready"), M14_AXI_araddr("M14_AXI_araddr"), M14_AXI_arprot("M14_AXI_arprot"), M14_AXI_arvalid("M14_AXI_arvalid"), M14_AXI_arready("M14_AXI_arready"), M14_AXI_rdata("M14_AXI_rdata"), M14_AXI_rresp("M14_AXI_rresp"), M14_AXI_rvalid("M14_AXI_rvalid"), M14_AXI_rready("M14_AXI_rready"), M15_AXI_awaddr("M15_AXI_awaddr"), M15_AXI_awprot("M15_AXI_awprot"), M15_AXI_awvalid("M15_AXI_awvalid"), M15_AXI_awready("M15_AXI_awready"), M15_AXI_wdata("M15_AXI_wdata"), M15_AXI_wstrb("M15_AXI_wstrb"), M15_AXI_wvalid("M15_AXI_wvalid"), M15_AXI_wready("M15_AXI_wready"), M15_AXI_bresp("M15_AXI_bresp"), M15_AXI_bvalid("M15_AXI_bvalid"), M15_AXI_bready("M15_AXI_bready"), M15_AXI_araddr("M15_AXI_araddr"), M15_AXI_arprot("M15_AXI_arprot"), M15_AXI_arvalid("M15_AXI_arvalid"), M15_AXI_arready("M15_AXI_arready"), M15_AXI_rdata("M15_AXI_rdata"), M15_AXI_rresp("M15_AXI_rresp"), M15_AXI_rvalid("M15_AXI_rvalid"), M15_AXI_rready("M15_AXI_rready"), M16_AXI_awaddr("M16_AXI_awaddr"), M16_AXI_awprot("M16_AXI_awprot"), M16_AXI_awvalid("M16_AXI_awvalid"), M16_AXI_awready("M16_AXI_awready"), M16_AXI_wdata("M16_AXI_wdata"), M16_AXI_wstrb("M16_AXI_wstrb"), M16_AXI_wvalid("M16_AXI_wvalid"), M16_AXI_wready("M16_AXI_wready"), M16_AXI_bresp("M16_AXI_bresp"), M16_AXI_bvalid("M16_AXI_bvalid"), M16_AXI_bready("M16_AXI_bready"), M16_AXI_araddr("M16_AXI_araddr"), M16_AXI_arprot("M16_AXI_arprot"), M16_AXI_arvalid("M16_AXI_arvalid"), M16_AXI_arready("M16_AXI_arready"), M16_AXI_rdata("M16_AXI_rdata"), M16_AXI_rresp("M16_AXI_rresp"), M16_AXI_rvalid("M16_AXI_rvalid"), M16_AXI_rready("M16_AXI_rready"), M17_AXI_awaddr("M17_AXI_awaddr"), M17_AXI_awprot("M17_AXI_awprot"), M17_AXI_awvalid("M17_AXI_awvalid"), M17_AXI_awready("M17_AXI_awready"), M17_AXI_wdata("M17_AXI_wdata"), M17_AXI_wstrb("M17_AXI_wstrb"), M17_AXI_wvalid("M17_AXI_wvalid"), M17_AXI_wready("M17_AXI_wready"), M17_AXI_bresp("M17_AXI_bresp"), M17_AXI_bvalid("M17_AXI_bvalid"), M17_AXI_bready("M17_AXI_bready"), M17_AXI_araddr("M17_AXI_araddr"), M17_AXI_arprot("M17_AXI_arprot"), M17_AXI_arvalid("M17_AXI_arvalid"), M17_AXI_arready("M17_AXI_arready"), M17_AXI_rdata("M17_AXI_rdata"), M17_AXI_rresp("M17_AXI_rresp"), M17_AXI_rvalid("M17_AXI_rvalid"), M17_AXI_rready("M17_AXI_rready"), M18_AXI_awaddr("M18_AXI_awaddr"), M18_AXI_awprot("M18_AXI_awprot"), M18_AXI_awvalid("M18_AXI_awvalid"), M18_AXI_awready("M18_AXI_awready"), M18_AXI_wdata("M18_AXI_wdata"), M18_AXI_wstrb("M18_AXI_wstrb"), M18_AXI_wvalid("M18_AXI_wvalid"), M18_AXI_wready("M18_AXI_wready"), M18_AXI_bresp("M18_AXI_bresp"), M18_AXI_bvalid("M18_AXI_bvalid"), M18_AXI_bready("M18_AXI_bready"), M18_AXI_araddr("M18_AXI_araddr"), M18_AXI_arprot("M18_AXI_arprot"), M18_AXI_arvalid("M18_AXI_arvalid"), M18_AXI_arready("M18_AXI_arready"), M18_AXI_rdata("M18_AXI_rdata"), M18_AXI_rresp("M18_AXI_rresp"), M18_AXI_rvalid("M18_AXI_rvalid"), M18_AXI_rready("M18_AXI_rready"), M19_AXI_awaddr("M19_AXI_awaddr"), M19_AXI_awprot("M19_AXI_awprot"), M19_AXI_awvalid("M19_AXI_awvalid"), M19_AXI_awready("M19_AXI_awready"), M19_AXI_wdata("M19_AXI_wdata"), M19_AXI_wstrb("M19_AXI_wstrb"), M19_AXI_wvalid("M19_AXI_wvalid"), M19_AXI_wready("M19_AXI_wready"), M19_AXI_bresp("M19_AXI_bresp"), M19_AXI_bvalid("M19_AXI_bvalid"), M19_AXI_bready("M19_AXI_bready"), M19_AXI_araddr("M19_AXI_araddr"), M19_AXI_arprot("M19_AXI_arprot"), M19_AXI_arvalid("M19_AXI_arvalid"), M19_AXI_arready("M19_AXI_arready"), M19_AXI_rdata("M19_AXI_rdata"), M19_AXI_rresp("M19_AXI_rresp"), M19_AXI_rvalid("M19_AXI_rvalid"), M19_AXI_rready("M19_AXI_rready"), M20_AXI_awaddr("M20_AXI_awaddr"), M20_AXI_awprot("M20_AXI_awprot"), M20_AXI_awvalid("M20_AXI_awvalid"), M20_AXI_awready("M20_AXI_awready"), M20_AXI_wdata("M20_AXI_wdata"), M20_AXI_wstrb("M20_AXI_wstrb"), M20_AXI_wvalid("M20_AXI_wvalid"), M20_AXI_wready("M20_AXI_wready"), M20_AXI_bresp("M20_AXI_bresp"), M20_AXI_bvalid("M20_AXI_bvalid"), M20_AXI_bready("M20_AXI_bready"), M20_AXI_araddr("M20_AXI_araddr"), M20_AXI_arprot("M20_AXI_arprot"), M20_AXI_arvalid("M20_AXI_arvalid"), M20_AXI_arready("M20_AXI_arready"), M20_AXI_rdata("M20_AXI_rdata"), M20_AXI_rresp("M20_AXI_rresp"), M20_AXI_rvalid("M20_AXI_rvalid"), M20_AXI_rready("M20_AXI_rready"), M21_AXI_awaddr("M21_AXI_awaddr"), M21_AXI_awprot("M21_AXI_awprot"), M21_AXI_awvalid("M21_AXI_awvalid"), M21_AXI_awready("M21_AXI_awready"), M21_AXI_wdata("M21_AXI_wdata"), M21_AXI_wstrb("M21_AXI_wstrb"), M21_AXI_wvalid("M21_AXI_wvalid"), M21_AXI_wready("M21_AXI_wready"), M21_AXI_bresp("M21_AXI_bresp"), M21_AXI_bvalid("M21_AXI_bvalid"), M21_AXI_bready("M21_AXI_bready"), M21_AXI_araddr("M21_AXI_araddr"), M21_AXI_arprot("M21_AXI_arprot"), M21_AXI_arvalid("M21_AXI_arvalid"), M21_AXI_arready("M21_AXI_arready"), M21_AXI_rdata("M21_AXI_rdata"), M21_AXI_rresp("M21_AXI_rresp"), M21_AXI_rvalid("M21_AXI_rvalid"), M21_AXI_rready("M21_AXI_rready"), M22_AXI_awaddr("M22_AXI_awaddr"), M22_AXI_awprot("M22_AXI_awprot"), M22_AXI_awvalid("M22_AXI_awvalid"), M22_AXI_awready("M22_AXI_awready"), M22_AXI_wdata("M22_AXI_wdata"), M22_AXI_wstrb("M22_AXI_wstrb"), M22_AXI_wvalid("M22_AXI_wvalid"), M22_AXI_wready("M22_AXI_wready"), M22_AXI_bresp("M22_AXI_bresp"), M22_AXI_bvalid("M22_AXI_bvalid"), M22_AXI_bready("M22_AXI_bready"), M22_AXI_araddr("M22_AXI_araddr"), M22_AXI_arprot("M22_AXI_arprot"), M22_AXI_arvalid("M22_AXI_arvalid"), M22_AXI_arready("M22_AXI_arready"), M22_AXI_rdata("M22_AXI_rdata"), M22_AXI_rresp("M22_AXI_rresp"), M22_AXI_rvalid("M22_AXI_rvalid"), M22_AXI_rready("M22_AXI_rready"), M23_AXI_awaddr("M23_AXI_awaddr"), M23_AXI_awprot("M23_AXI_awprot"), M23_AXI_awvalid("M23_AXI_awvalid"), M23_AXI_awready("M23_AXI_awready"), M23_AXI_wdata("M23_AXI_wdata"), M23_AXI_wstrb("M23_AXI_wstrb"), M23_AXI_wvalid("M23_AXI_wvalid"), M23_AXI_wready("M23_AXI_wready"), M23_AXI_bresp("M23_AXI_bresp"), M23_AXI_bvalid("M23_AXI_bvalid"), M23_AXI_bready("M23_AXI_bready"), M23_AXI_araddr("M23_AXI_araddr"), M23_AXI_arprot("M23_AXI_arprot"), M23_AXI_arvalid("M23_AXI_arvalid"), M23_AXI_arready("M23_AXI_arready"), M23_AXI_rdata("M23_AXI_rdata"), M23_AXI_rresp("M23_AXI_rresp"), M23_AXI_rvalid("M23_AXI_rvalid"), M23_AXI_rready("M23_AXI_rready"), M24_AXI_awaddr("M24_AXI_awaddr"), M24_AXI_awprot("M24_AXI_awprot"), M24_AXI_awvalid("M24_AXI_awvalid"), M24_AXI_awready("M24_AXI_awready"), M24_AXI_wdata("M24_AXI_wdata"), M24_AXI_wstrb("M24_AXI_wstrb"), M24_AXI_wvalid("M24_AXI_wvalid"), M24_AXI_wready("M24_AXI_wready"), M24_AXI_bresp("M24_AXI_bresp"), M24_AXI_bvalid("M24_AXI_bvalid"), M24_AXI_bready("M24_AXI_bready"), M24_AXI_araddr("M24_AXI_araddr"), M24_AXI_arprot("M24_AXI_arprot"), M24_AXI_arvalid("M24_AXI_arvalid"), M24_AXI_arready("M24_AXI_arready"), M24_AXI_rdata("M24_AXI_rdata"), M24_AXI_rresp("M24_AXI_rresp"), M24_AXI_rvalid("M24_AXI_rvalid"), M24_AXI_rready("M24_AXI_rready"), M25_AXI_awaddr("M25_AXI_awaddr"), M25_AXI_awprot("M25_AXI_awprot"), M25_AXI_awvalid("M25_AXI_awvalid"), M25_AXI_awready("M25_AXI_awready"), M25_AXI_wdata("M25_AXI_wdata"), M25_AXI_wstrb("M25_AXI_wstrb"), M25_AXI_wvalid("M25_AXI_wvalid"), M25_AXI_wready("M25_AXI_wready"), M25_AXI_bresp("M25_AXI_bresp"), M25_AXI_bvalid("M25_AXI_bvalid"), M25_AXI_bready("M25_AXI_bready"), M25_AXI_araddr("M25_AXI_araddr"), M25_AXI_arprot("M25_AXI_arprot"), M25_AXI_arvalid("M25_AXI_arvalid"), M25_AXI_arready("M25_AXI_arready"), M25_AXI_rdata("M25_AXI_rdata"), M25_AXI_rresp("M25_AXI_rresp"), M25_AXI_rvalid("M25_AXI_rvalid"), M25_AXI_rready("M25_AXI_rready"), M26_AXI_awaddr("M26_AXI_awaddr"), M26_AXI_awprot("M26_AXI_awprot"), M26_AXI_awvalid("M26_AXI_awvalid"), M26_AXI_awready("M26_AXI_awready"), M26_AXI_wdata("M26_AXI_wdata"), M26_AXI_wstrb("M26_AXI_wstrb"), M26_AXI_wvalid("M26_AXI_wvalid"), M26_AXI_wready("M26_AXI_wready"), M26_AXI_bresp("M26_AXI_bresp"), M26_AXI_bvalid("M26_AXI_bvalid"), M26_AXI_bready("M26_AXI_bready"), M26_AXI_araddr("M26_AXI_araddr"), M26_AXI_arprot("M26_AXI_arprot"), M26_AXI_arvalid("M26_AXI_arvalid"), M26_AXI_arready("M26_AXI_arready"), M26_AXI_rdata("M26_AXI_rdata"), M26_AXI_rresp("M26_AXI_rresp"), M26_AXI_rvalid("M26_AXI_rvalid"), M26_AXI_rready("M26_AXI_rready"), M27_AXI_awaddr("M27_AXI_awaddr"), M27_AXI_awprot("M27_AXI_awprot"), M27_AXI_awvalid("M27_AXI_awvalid"), M27_AXI_awready("M27_AXI_awready"), M27_AXI_wdata("M27_AXI_wdata"), M27_AXI_wstrb("M27_AXI_wstrb"), M27_AXI_wvalid("M27_AXI_wvalid"), M27_AXI_wready("M27_AXI_wready"), M27_AXI_bresp("M27_AXI_bresp"), M27_AXI_bvalid("M27_AXI_bvalid"), M27_AXI_bready("M27_AXI_bready"), M27_AXI_araddr("M27_AXI_araddr"), M27_AXI_arprot("M27_AXI_arprot"), M27_AXI_arvalid("M27_AXI_arvalid"), M27_AXI_arready("M27_AXI_arready"), M27_AXI_rdata("M27_AXI_rdata"), M27_AXI_rresp("M27_AXI_rresp"), M27_AXI_rvalid("M27_AXI_rvalid"), M27_AXI_rready("M27_AXI_rready"), M28_AXI_awaddr("M28_AXI_awaddr"), M28_AXI_awprot("M28_AXI_awprot"), M28_AXI_awvalid("M28_AXI_awvalid"), M28_AXI_awready("M28_AXI_awready"), M28_AXI_wdata("M28_AXI_wdata"), M28_AXI_wstrb("M28_AXI_wstrb"), M28_AXI_wvalid("M28_AXI_wvalid"), M28_AXI_wready("M28_AXI_wready"), M28_AXI_bresp("M28_AXI_bresp"), M28_AXI_bvalid("M28_AXI_bvalid"), M28_AXI_bready("M28_AXI_bready"), M28_AXI_araddr("M28_AXI_araddr"), M28_AXI_arprot("M28_AXI_arprot"), M28_AXI_arvalid("M28_AXI_arvalid"), M28_AXI_arready("M28_AXI_arready"), M28_AXI_rdata("M28_AXI_rdata"), M28_AXI_rresp("M28_AXI_rresp"), M28_AXI_rvalid("M28_AXI_rvalid"), M28_AXI_rready("M28_AXI_rready"), M29_AXI_awaddr("M29_AXI_awaddr"), M29_AXI_awprot("M29_AXI_awprot"), M29_AXI_awvalid("M29_AXI_awvalid"), M29_AXI_awready("M29_AXI_awready"), M29_AXI_wdata("M29_AXI_wdata"), M29_AXI_wstrb("M29_AXI_wstrb"), M29_AXI_wvalid("M29_AXI_wvalid"), M29_AXI_wready("M29_AXI_wready"), M29_AXI_bresp("M29_AXI_bresp"), M29_AXI_bvalid("M29_AXI_bvalid"), M29_AXI_bready("M29_AXI_bready"), M29_AXI_araddr("M29_AXI_araddr"), M29_AXI_arprot("M29_AXI_arprot"), M29_AXI_arvalid("M29_AXI_arvalid"), M29_AXI_arready("M29_AXI_arready"), M29_AXI_rdata("M29_AXI_rdata"), M29_AXI_rresp("M29_AXI_rresp"), M29_AXI_rvalid("M29_AXI_rvalid"), M29_AXI_rready("M29_AXI_rready"), M30_AXI_awaddr("M30_AXI_awaddr"), M30_AXI_awprot("M30_AXI_awprot"), M30_AXI_awvalid("M30_AXI_awvalid"), M30_AXI_awready("M30_AXI_awready"), M30_AXI_wdata("M30_AXI_wdata"), M30_AXI_wstrb("M30_AXI_wstrb"), M30_AXI_wvalid("M30_AXI_wvalid"), M30_AXI_wready("M30_AXI_wready"), M30_AXI_bresp("M30_AXI_bresp"), M30_AXI_bvalid("M30_AXI_bvalid"), M30_AXI_bready("M30_AXI_bready"), M30_AXI_araddr("M30_AXI_araddr"), M30_AXI_arprot("M30_AXI_arprot"), M30_AXI_arvalid("M30_AXI_arvalid"), M30_AXI_arready("M30_AXI_arready"), M30_AXI_rdata("M30_AXI_rdata"), M30_AXI_rresp("M30_AXI_rresp"), M30_AXI_rvalid("M30_AXI_rvalid"), M30_AXI_rready("M30_AXI_rready"), M31_AXI_awaddr("M31_AXI_awaddr"), M31_AXI_awprot("M31_AXI_awprot"), M31_AXI_awvalid("M31_AXI_awvalid"), M31_AXI_awready("M31_AXI_awready"), M31_AXI_wdata("M31_AXI_wdata"), M31_AXI_wstrb("M31_AXI_wstrb"), M31_AXI_wvalid("M31_AXI_wvalid"), M31_AXI_wready("M31_AXI_wready"), M31_AXI_bresp("M31_AXI_bresp"), M31_AXI_bvalid("M31_AXI_bvalid"), M31_AXI_bready("M31_AXI_bready"), M31_AXI_araddr("M31_AXI_araddr"), M31_AXI_arprot("M31_AXI_arprot"), M31_AXI_arvalid("M31_AXI_arvalid"), M31_AXI_arready("M31_AXI_arready"), M31_AXI_rdata("M31_AXI_rdata"), M31_AXI_rresp("M31_AXI_rresp"), M31_AXI_rvalid("M31_AXI_rvalid"), M31_AXI_rready("M31_AXI_rready"), M32_AXI_awaddr("M32_AXI_awaddr"), M32_AXI_awprot("M32_AXI_awprot"), M32_AXI_awvalid("M32_AXI_awvalid"), M32_AXI_awready("M32_AXI_awready"), M32_AXI_wdata("M32_AXI_wdata"), M32_AXI_wstrb("M32_AXI_wstrb"), M32_AXI_wvalid("M32_AXI_wvalid"), M32_AXI_wready("M32_AXI_wready"), M32_AXI_bresp("M32_AXI_bresp"), M32_AXI_bvalid("M32_AXI_bvalid"), M32_AXI_bready("M32_AXI_bready"), M32_AXI_araddr("M32_AXI_araddr"), M32_AXI_arprot("M32_AXI_arprot"), M32_AXI_arvalid("M32_AXI_arvalid"), M32_AXI_arready("M32_AXI_arready"), M32_AXI_rdata("M32_AXI_rdata"), M32_AXI_rresp("M32_AXI_rresp"), M32_AXI_rvalid("M32_AXI_rvalid"), M32_AXI_rready("M32_AXI_rready"), M33_AXI_awaddr("M33_AXI_awaddr"), M33_AXI_awprot("M33_AXI_awprot"), M33_AXI_awvalid("M33_AXI_awvalid"), M33_AXI_awready("M33_AXI_awready"), M33_AXI_wdata("M33_AXI_wdata"), M33_AXI_wstrb("M33_AXI_wstrb"), M33_AXI_wvalid("M33_AXI_wvalid"), M33_AXI_wready("M33_AXI_wready"), M33_AXI_bresp("M33_AXI_bresp"), M33_AXI_bvalid("M33_AXI_bvalid"), M33_AXI_bready("M33_AXI_bready"), M33_AXI_araddr("M33_AXI_araddr"), M33_AXI_arprot("M33_AXI_arprot"), M33_AXI_arvalid("M33_AXI_arvalid"), M33_AXI_arready("M33_AXI_arready"), M33_AXI_rdata("M33_AXI_rdata"), M33_AXI_rresp("M33_AXI_rresp"), M33_AXI_rvalid("M33_AXI_rvalid"), M33_AXI_rready("M33_AXI_rready"), M34_AXI_awaddr("M34_AXI_awaddr"), M34_AXI_awprot("M34_AXI_awprot"), M34_AXI_awvalid("M34_AXI_awvalid"), M34_AXI_awready("M34_AXI_awready"), M34_AXI_wdata("M34_AXI_wdata"), M34_AXI_wstrb("M34_AXI_wstrb"), M34_AXI_wvalid("M34_AXI_wvalid"), M34_AXI_wready("M34_AXI_wready"), M34_AXI_bresp("M34_AXI_bresp"), M34_AXI_bvalid("M34_AXI_bvalid"), M34_AXI_bready("M34_AXI_bready"), M34_AXI_araddr("M34_AXI_araddr"), M34_AXI_arprot("M34_AXI_arprot"), M34_AXI_arvalid("M34_AXI_arvalid"), M34_AXI_arready("M34_AXI_arready"), M34_AXI_rdata("M34_AXI_rdata"), M34_AXI_rresp("M34_AXI_rresp"), M34_AXI_rvalid("M34_AXI_rvalid"), M34_AXI_rready("M34_AXI_rready"), M35_AXI_awaddr("M35_AXI_awaddr"), M35_AXI_awprot("M35_AXI_awprot"), M35_AXI_awvalid("M35_AXI_awvalid"), M35_AXI_awready("M35_AXI_awready"), M35_AXI_wdata("M35_AXI_wdata"), M35_AXI_wstrb("M35_AXI_wstrb"), M35_AXI_wvalid("M35_AXI_wvalid"), M35_AXI_wready("M35_AXI_wready"), M35_AXI_bresp("M35_AXI_bresp"), M35_AXI_bvalid("M35_AXI_bvalid"), M35_AXI_bready("M35_AXI_bready"), M35_AXI_araddr("M35_AXI_araddr"), M35_AXI_arprot("M35_AXI_arprot"), M35_AXI_arvalid("M35_AXI_arvalid"), M35_AXI_arready("M35_AXI_arready"), M35_AXI_rdata("M35_AXI_rdata"), M35_AXI_rresp("M35_AXI_rresp"), M35_AXI_rvalid("M35_AXI_rvalid"), M35_AXI_rready("M35_AXI_rready"), M36_AXI_awaddr("M36_AXI_awaddr"), M36_AXI_awprot("M36_AXI_awprot"), M36_AXI_awvalid("M36_AXI_awvalid"), M36_AXI_awready("M36_AXI_awready"), M36_AXI_wdata("M36_AXI_wdata"), M36_AXI_wstrb("M36_AXI_wstrb"), M36_AXI_wvalid("M36_AXI_wvalid"), M36_AXI_wready("M36_AXI_wready"), M36_AXI_bresp("M36_AXI_bresp"), M36_AXI_bvalid("M36_AXI_bvalid"), M36_AXI_bready("M36_AXI_bready"), M36_AXI_araddr("M36_AXI_araddr"), M36_AXI_arprot("M36_AXI_arprot"), M36_AXI_arvalid("M36_AXI_arvalid"), M36_AXI_arready("M36_AXI_arready"), M36_AXI_rdata("M36_AXI_rdata"), M36_AXI_rresp("M36_AXI_rresp"), M36_AXI_rvalid("M36_AXI_rvalid"), M36_AXI_rready("M36_AXI_rready"), M37_AXI_awaddr("M37_AXI_awaddr"), M37_AXI_awprot("M37_AXI_awprot"), M37_AXI_awvalid("M37_AXI_awvalid"), M37_AXI_awready("M37_AXI_awready"), M37_AXI_wdata("M37_AXI_wdata"), M37_AXI_wstrb("M37_AXI_wstrb"), M37_AXI_wvalid("M37_AXI_wvalid"), M37_AXI_wready("M37_AXI_wready"), M37_AXI_bresp("M37_AXI_bresp"), M37_AXI_bvalid("M37_AXI_bvalid"), M37_AXI_bready("M37_AXI_bready"), M37_AXI_araddr("M37_AXI_araddr"), M37_AXI_arprot("M37_AXI_arprot"), M37_AXI_arvalid("M37_AXI_arvalid"), M37_AXI_arready("M37_AXI_arready"), M37_AXI_rdata("M37_AXI_rdata"), M37_AXI_rresp("M37_AXI_rresp"), M37_AXI_rvalid("M37_AXI_rvalid"), M37_AXI_rready("M37_AXI_rready"), M38_AXI_awaddr("M38_AXI_awaddr"), M38_AXI_awprot("M38_AXI_awprot"), M38_AXI_awvalid("M38_AXI_awvalid"), M38_AXI_awready("M38_AXI_awready"), M38_AXI_wdata("M38_AXI_wdata"), M38_AXI_wstrb("M38_AXI_wstrb"), M38_AXI_wvalid("M38_AXI_wvalid"), M38_AXI_wready("M38_AXI_wready"), M38_AXI_bresp("M38_AXI_bresp"), M38_AXI_bvalid("M38_AXI_bvalid"), M38_AXI_bready("M38_AXI_bready"), M38_AXI_araddr("M38_AXI_araddr"), M38_AXI_arprot("M38_AXI_arprot"), M38_AXI_arvalid("M38_AXI_arvalid"), M38_AXI_arready("M38_AXI_arready"), M38_AXI_rdata("M38_AXI_rdata"), M38_AXI_rresp("M38_AXI_rresp"), M38_AXI_rvalid("M38_AXI_rvalid"), M38_AXI_rready("M38_AXI_rready"), M39_AXI_awaddr("M39_AXI_awaddr"), M39_AXI_awprot("M39_AXI_awprot"), M39_AXI_awvalid("M39_AXI_awvalid"), M39_AXI_awready("M39_AXI_awready"), M39_AXI_wdata("M39_AXI_wdata"), M39_AXI_wstrb("M39_AXI_wstrb"), M39_AXI_wvalid("M39_AXI_wvalid"), M39_AXI_wready("M39_AXI_wready"), M39_AXI_bresp("M39_AXI_bresp"), M39_AXI_bvalid("M39_AXI_bvalid"), M39_AXI_bready("M39_AXI_bready"), M39_AXI_araddr("M39_AXI_araddr"), M39_AXI_arprot("M39_AXI_arprot"), M39_AXI_arvalid("M39_AXI_arvalid"), M39_AXI_arready("M39_AXI_arready"), M39_AXI_rdata("M39_AXI_rdata"), M39_AXI_rresp("M39_AXI_rresp"), M39_AXI_rvalid("M39_AXI_rvalid"), M39_AXI_rready("M39_AXI_rready"), M40_AXI_awaddr("M40_AXI_awaddr"), M40_AXI_awprot("M40_AXI_awprot"), M40_AXI_awvalid("M40_AXI_awvalid"), M40_AXI_awready("M40_AXI_awready"), M40_AXI_wdata("M40_AXI_wdata"), M40_AXI_wstrb("M40_AXI_wstrb"), M40_AXI_wvalid("M40_AXI_wvalid"), M40_AXI_wready("M40_AXI_wready"), M40_AXI_bresp("M40_AXI_bresp"), M40_AXI_bvalid("M40_AXI_bvalid"), M40_AXI_bready("M40_AXI_bready"), M40_AXI_araddr("M40_AXI_araddr"), M40_AXI_arprot("M40_AXI_arprot"), M40_AXI_arvalid("M40_AXI_arvalid"), M40_AXI_arready("M40_AXI_arready"), M40_AXI_rdata("M40_AXI_rdata"), M40_AXI_rresp("M40_AXI_rresp"), M40_AXI_rvalid("M40_AXI_rvalid"), M40_AXI_rready("M40_AXI_rready"), M41_AXI_awaddr("M41_AXI_awaddr"), M41_AXI_awprot("M41_AXI_awprot"), M41_AXI_awvalid("M41_AXI_awvalid"), M41_AXI_awready("M41_AXI_awready"), M41_AXI_wdata("M41_AXI_wdata"), M41_AXI_wstrb("M41_AXI_wstrb"), M41_AXI_wvalid("M41_AXI_wvalid"), M41_AXI_wready("M41_AXI_wready"), M41_AXI_bresp("M41_AXI_bresp"), M41_AXI_bvalid("M41_AXI_bvalid"), M41_AXI_bready("M41_AXI_bready"), M41_AXI_araddr("M41_AXI_araddr"), M41_AXI_arprot("M41_AXI_arprot"), M41_AXI_arvalid("M41_AXI_arvalid"), M41_AXI_arready("M41_AXI_arready"), M41_AXI_rdata("M41_AXI_rdata"), M41_AXI_rresp("M41_AXI_rresp"), M41_AXI_rvalid("M41_AXI_rvalid"), M41_AXI_rready("M41_AXI_rready"), M42_AXI_awaddr("M42_AXI_awaddr"), M42_AXI_awprot("M42_AXI_awprot"), M42_AXI_awvalid("M42_AXI_awvalid"), M42_AXI_awready("M42_AXI_awready"), M42_AXI_wdata("M42_AXI_wdata"), M42_AXI_wstrb("M42_AXI_wstrb"), M42_AXI_wvalid("M42_AXI_wvalid"), M42_AXI_wready("M42_AXI_wready"), M42_AXI_bresp("M42_AXI_bresp"), M42_AXI_bvalid("M42_AXI_bvalid"), M42_AXI_bready("M42_AXI_bready"), M42_AXI_araddr("M42_AXI_araddr"), M42_AXI_arprot("M42_AXI_arprot"), M42_AXI_arvalid("M42_AXI_arvalid"), M42_AXI_arready("M42_AXI_arready"), M42_AXI_rdata("M42_AXI_rdata"), M42_AXI_rresp("M42_AXI_rresp"), M42_AXI_rvalid("M42_AXI_rvalid"), M42_AXI_rready("M42_AXI_rready"), M43_AXI_awaddr("M43_AXI_awaddr"), M43_AXI_awprot("M43_AXI_awprot"), M43_AXI_awvalid("M43_AXI_awvalid"), M43_AXI_awready("M43_AXI_awready"), M43_AXI_wdata("M43_AXI_wdata"), M43_AXI_wstrb("M43_AXI_wstrb"), M43_AXI_wvalid("M43_AXI_wvalid"), M43_AXI_wready("M43_AXI_wready"), M43_AXI_bresp("M43_AXI_bresp"), M43_AXI_bvalid("M43_AXI_bvalid"), M43_AXI_bready("M43_AXI_bready"), M43_AXI_araddr("M43_AXI_araddr"), M43_AXI_arprot("M43_AXI_arprot"), M43_AXI_arvalid("M43_AXI_arvalid"), M43_AXI_arready("M43_AXI_arready"), M43_AXI_rdata("M43_AXI_rdata"), M43_AXI_rresp("M43_AXI_rresp"), M43_AXI_rvalid("M43_AXI_rvalid"), M43_AXI_rready("M43_AXI_rready"), M44_AXI_awaddr("M44_AXI_awaddr"), M44_AXI_awprot("M44_AXI_awprot"), M44_AXI_awvalid("M44_AXI_awvalid"), M44_AXI_awready("M44_AXI_awready"), M44_AXI_wdata("M44_AXI_wdata"), M44_AXI_wstrb("M44_AXI_wstrb"), M44_AXI_wvalid("M44_AXI_wvalid"), M44_AXI_wready("M44_AXI_wready"), M44_AXI_bresp("M44_AXI_bresp"), M44_AXI_bvalid("M44_AXI_bvalid"), M44_AXI_bready("M44_AXI_bready"), M44_AXI_araddr("M44_AXI_araddr"), M44_AXI_arprot("M44_AXI_arprot"), M44_AXI_arvalid("M44_AXI_arvalid"), M44_AXI_arready("M44_AXI_arready"), M44_AXI_rdata("M44_AXI_rdata"), M44_AXI_rresp("M44_AXI_rresp"), M44_AXI_rvalid("M44_AXI_rvalid"), M44_AXI_rready("M44_AXI_rready"), M45_AXI_awaddr("M45_AXI_awaddr"), M45_AXI_awprot("M45_AXI_awprot"), M45_AXI_awvalid("M45_AXI_awvalid"), M45_AXI_awready("M45_AXI_awready"), M45_AXI_wdata("M45_AXI_wdata"), M45_AXI_wstrb("M45_AXI_wstrb"), M45_AXI_wvalid("M45_AXI_wvalid"), M45_AXI_wready("M45_AXI_wready"), M45_AXI_bresp("M45_AXI_bresp"), M45_AXI_bvalid("M45_AXI_bvalid"), M45_AXI_bready("M45_AXI_bready"), M45_AXI_araddr("M45_AXI_araddr"), M45_AXI_arprot("M45_AXI_arprot"), M45_AXI_arvalid("M45_AXI_arvalid"), M45_AXI_arready("M45_AXI_arready"), M45_AXI_rdata("M45_AXI_rdata"), M45_AXI_rresp("M45_AXI_rresp"), M45_AXI_rvalid("M45_AXI_rvalid"), M45_AXI_rready("M45_AXI_rready"), M46_AXI_awaddr("M46_AXI_awaddr"), M46_AXI_awprot("M46_AXI_awprot"), M46_AXI_awvalid("M46_AXI_awvalid"), M46_AXI_awready("M46_AXI_awready"), M46_AXI_wdata("M46_AXI_wdata"), M46_AXI_wstrb("M46_AXI_wstrb"), M46_AXI_wvalid("M46_AXI_wvalid"), M46_AXI_wready("M46_AXI_wready"), M46_AXI_bresp("M46_AXI_bresp"), M46_AXI_bvalid("M46_AXI_bvalid"), M46_AXI_bready("M46_AXI_bready"), M46_AXI_araddr("M46_AXI_araddr"), M46_AXI_arprot("M46_AXI_arprot"), M46_AXI_arvalid("M46_AXI_arvalid"), M46_AXI_arready("M46_AXI_arready"), M46_AXI_rdata("M46_AXI_rdata"), M46_AXI_rresp("M46_AXI_rresp"), M46_AXI_rvalid("M46_AXI_rvalid"), M46_AXI_rready("M46_AXI_rready"), M47_AXI_awaddr("M47_AXI_awaddr"), M47_AXI_awprot("M47_AXI_awprot"), M47_AXI_awvalid("M47_AXI_awvalid"), M47_AXI_awready("M47_AXI_awready"), M47_AXI_wdata("M47_AXI_wdata"), M47_AXI_wstrb("M47_AXI_wstrb"), M47_AXI_wvalid("M47_AXI_wvalid"), M47_AXI_wready("M47_AXI_wready"), M47_AXI_bresp("M47_AXI_bresp"), M47_AXI_bvalid("M47_AXI_bvalid"), M47_AXI_bready("M47_AXI_bready"), M47_AXI_araddr("M47_AXI_araddr"), M47_AXI_arprot("M47_AXI_arprot"), M47_AXI_arvalid("M47_AXI_arvalid"), M47_AXI_arready("M47_AXI_arready"), M47_AXI_rdata("M47_AXI_rdata"), M47_AXI_rresp("M47_AXI_rresp"), M47_AXI_rvalid("M47_AXI_rvalid"), M47_AXI_rready("M47_AXI_rready"), M48_AXI_awaddr("M48_AXI_awaddr"), M48_AXI_awprot("M48_AXI_awprot"), M48_AXI_awvalid("M48_AXI_awvalid"), M48_AXI_awready("M48_AXI_awready"), M48_AXI_wdata("M48_AXI_wdata"), M48_AXI_wstrb("M48_AXI_wstrb"), M48_AXI_wvalid("M48_AXI_wvalid"), M48_AXI_wready("M48_AXI_wready"), M48_AXI_bresp("M48_AXI_bresp"), M48_AXI_bvalid("M48_AXI_bvalid"), M48_AXI_bready("M48_AXI_bready"), M48_AXI_araddr("M48_AXI_araddr"), M48_AXI_arprot("M48_AXI_arprot"), M48_AXI_arvalid("M48_AXI_arvalid"), M48_AXI_arready("M48_AXI_arready"), M48_AXI_rdata("M48_AXI_rdata"), M48_AXI_rresp("M48_AXI_rresp"), M48_AXI_rvalid("M48_AXI_rvalid"), M48_AXI_rready("M48_AXI_rready"), M49_AXI_awaddr("M49_AXI_awaddr"), M49_AXI_awprot("M49_AXI_awprot"), M49_AXI_awvalid("M49_AXI_awvalid"), M49_AXI_awready("M49_AXI_awready"), M49_AXI_wdata("M49_AXI_wdata"), M49_AXI_wstrb("M49_AXI_wstrb"), M49_AXI_wvalid("M49_AXI_wvalid"), M49_AXI_wready("M49_AXI_wready"), M49_AXI_bresp("M49_AXI_bresp"), M49_AXI_bvalid("M49_AXI_bvalid"), M49_AXI_bready("M49_AXI_bready"), M49_AXI_araddr("M49_AXI_araddr"), M49_AXI_arprot("M49_AXI_arprot"), M49_AXI_arvalid("M49_AXI_arvalid"), M49_AXI_arready("M49_AXI_arready"), M49_AXI_rdata("M49_AXI_rdata"), M49_AXI_rresp("M49_AXI_rresp"), M49_AXI_rvalid("M49_AXI_rvalid"), M49_AXI_rready("M49_AXI_rready"), M50_AXI_awaddr("M50_AXI_awaddr"), M50_AXI_awprot("M50_AXI_awprot"), M50_AXI_awvalid("M50_AXI_awvalid"), M50_AXI_awready("M50_AXI_awready"), M50_AXI_wdata("M50_AXI_wdata"), M50_AXI_wstrb("M50_AXI_wstrb"), M50_AXI_wvalid("M50_AXI_wvalid"), M50_AXI_wready("M50_AXI_wready"), M50_AXI_bresp("M50_AXI_bresp"), M50_AXI_bvalid("M50_AXI_bvalid"), M50_AXI_bready("M50_AXI_bready"), M50_AXI_araddr("M50_AXI_araddr"), M50_AXI_arprot("M50_AXI_arprot"), M50_AXI_arvalid("M50_AXI_arvalid"), M50_AXI_arready("M50_AXI_arready"), M50_AXI_rdata("M50_AXI_rdata"), M50_AXI_rresp("M50_AXI_rresp"), M50_AXI_rvalid("M50_AXI_rvalid"), M50_AXI_rready("M50_AXI_rready")
{
  // initialize pins
  mp_impl->aclk(aclk);
  mp_impl->aresetn(aresetn);

  // initialize transactors
  mp_S00_AXI_transactor = NULL;
  mp_S00_AXI_awlock_converter = NULL;
  mp_S00_AXI_arlock_converter = NULL;
  mp_M00_AXI_transactor = NULL;
  mp_M00_AXI_awlock_converter = NULL;
  mp_M00_AXI_arlock_converter = NULL;
  mp_M01_AXI_transactor = NULL;
  mp_M01_AXI_awlock_converter = NULL;
  mp_M01_AXI_arlock_converter = NULL;
  mp_M02_AXI_transactor = NULL;
  mp_M02_AXI_awlock_converter = NULL;
  mp_M02_AXI_arlock_converter = NULL;
  mp_M03_AXI_transactor = NULL;
  mp_M03_AXI_awlock_converter = NULL;
  mp_M03_AXI_arlock_converter = NULL;
  mp_M04_AXI_transactor = NULL;
  mp_M04_AXI_awlock_converter = NULL;
  mp_M04_AXI_arlock_converter = NULL;
  mp_M05_AXI_transactor = NULL;
  mp_M05_AXI_awlock_converter = NULL;
  mp_M05_AXI_arlock_converter = NULL;
  mp_M06_AXI_transactor = NULL;
  mp_M06_AXI_awlock_converter = NULL;
  mp_M06_AXI_arlock_converter = NULL;
  mp_M07_AXI_transactor = NULL;
  mp_M07_AXI_awlock_converter = NULL;
  mp_M07_AXI_arlock_converter = NULL;
  mp_M08_AXI_transactor = NULL;
  mp_M08_AXI_awlock_converter = NULL;
  mp_M08_AXI_arlock_converter = NULL;
  mp_M09_AXI_transactor = NULL;
  mp_M09_AXI_awlock_converter = NULL;
  mp_M09_AXI_arlock_converter = NULL;
  mp_M10_AXI_transactor = NULL;
  mp_M10_AXI_awlock_converter = NULL;
  mp_M10_AXI_arlock_converter = NULL;
  mp_M11_AXI_transactor = NULL;
  mp_M11_AXI_awlock_converter = NULL;
  mp_M11_AXI_arlock_converter = NULL;
  mp_M12_AXI_transactor = NULL;
  mp_M13_AXI_transactor = NULL;
  mp_M14_AXI_transactor = NULL;
  mp_M15_AXI_transactor = NULL;
  mp_M16_AXI_transactor = NULL;
  mp_M17_AXI_transactor = NULL;
  mp_M18_AXI_transactor = NULL;
  mp_M19_AXI_transactor = NULL;
  mp_M20_AXI_transactor = NULL;
  mp_M21_AXI_transactor = NULL;
  mp_M22_AXI_transactor = NULL;
  mp_M23_AXI_transactor = NULL;
  mp_M24_AXI_transactor = NULL;
  mp_M25_AXI_transactor = NULL;
  mp_M26_AXI_transactor = NULL;
  mp_M27_AXI_transactor = NULL;
  mp_M28_AXI_transactor = NULL;
  mp_M29_AXI_transactor = NULL;
  mp_M30_AXI_transactor = NULL;
  mp_M31_AXI_transactor = NULL;
  mp_M32_AXI_transactor = NULL;
  mp_M33_AXI_transactor = NULL;
  mp_M34_AXI_transactor = NULL;
  mp_M35_AXI_transactor = NULL;
  mp_M36_AXI_transactor = NULL;
  mp_M37_AXI_transactor = NULL;
  mp_M38_AXI_transactor = NULL;
  mp_M39_AXI_transactor = NULL;
  mp_M40_AXI_transactor = NULL;
  mp_M41_AXI_transactor = NULL;
  mp_M42_AXI_transactor = NULL;
  mp_M43_AXI_transactor = NULL;
  mp_M44_AXI_transactor = NULL;
  mp_M45_AXI_transactor = NULL;
  mp_M46_AXI_transactor = NULL;
  mp_M47_AXI_transactor = NULL;
  mp_M48_AXI_transactor = NULL;
  mp_M49_AXI_transactor = NULL;
  mp_M50_AXI_transactor = NULL;

  // Instantiate Socket Stubs

  // configure S00_AXI_transactor
    xsc::common_cpp::properties S00_AXI_transactor_param_props;
    S00_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    S00_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    S00_AXI_transactor_param_props.addLong("ID_WIDTH", "16");
    S00_AXI_transactor_param_props.addLong("ADDR_WIDTH", "40");
    S00_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    S00_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    S00_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    S00_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    S00_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    S00_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    S00_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    S00_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    S00_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    S00_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    S00_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    S00_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    S00_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    S00_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    S00_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "1");
    S00_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    S00_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    S00_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    S00_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "4");
    S00_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "4");
    S00_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    S00_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    S00_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    S00_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    S00_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    S00_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    S00_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    S00_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_S00_AXI_transactor = new xtlm::xaximm_pin2xtlm_t<32,40,16,16,1,1,16,1>("S00_AXI_transactor", S00_AXI_transactor_param_props);
  mp_S00_AXI_transactor->AWID(S00_AXI_awid);
  mp_S00_AXI_transactor->AWADDR(S00_AXI_awaddr);
  mp_S00_AXI_transactor->AWLEN(S00_AXI_awlen);
  mp_S00_AXI_transactor->AWSIZE(S00_AXI_awsize);
  mp_S00_AXI_transactor->AWBURST(S00_AXI_awburst);
  mp_S00_AXI_awlock_converter = new xsc::common::vectorN2scalar_converter<1>("S00_AXI_awlock_converter");
  mp_S00_AXI_awlock_converter->vector_in(S00_AXI_awlock);
  mp_S00_AXI_awlock_converter->scalar_out(m_S00_AXI_awlock_converter_signal);
  mp_S00_AXI_transactor->AWLOCK(m_S00_AXI_awlock_converter_signal);
  mp_S00_AXI_transactor->AWCACHE(S00_AXI_awcache);
  mp_S00_AXI_transactor->AWPROT(S00_AXI_awprot);
  mp_S00_AXI_transactor->AWQOS(S00_AXI_awqos);
  mp_S00_AXI_transactor->AWUSER(S00_AXI_awuser);
  mp_S00_AXI_transactor->AWVALID(S00_AXI_awvalid);
  mp_S00_AXI_transactor->AWREADY(S00_AXI_awready);
  mp_S00_AXI_transactor->WDATA(S00_AXI_wdata);
  mp_S00_AXI_transactor->WSTRB(S00_AXI_wstrb);
  mp_S00_AXI_transactor->WLAST(S00_AXI_wlast);
  mp_S00_AXI_transactor->WVALID(S00_AXI_wvalid);
  mp_S00_AXI_transactor->WREADY(S00_AXI_wready);
  mp_S00_AXI_transactor->BID(S00_AXI_bid);
  mp_S00_AXI_transactor->BRESP(S00_AXI_bresp);
  mp_S00_AXI_transactor->BVALID(S00_AXI_bvalid);
  mp_S00_AXI_transactor->BREADY(S00_AXI_bready);
  mp_S00_AXI_transactor->ARID(S00_AXI_arid);
  mp_S00_AXI_transactor->ARADDR(S00_AXI_araddr);
  mp_S00_AXI_transactor->ARLEN(S00_AXI_arlen);
  mp_S00_AXI_transactor->ARSIZE(S00_AXI_arsize);
  mp_S00_AXI_transactor->ARBURST(S00_AXI_arburst);
  mp_S00_AXI_arlock_converter = new xsc::common::vectorN2scalar_converter<1>("S00_AXI_arlock_converter");
  mp_S00_AXI_arlock_converter->vector_in(S00_AXI_arlock);
  mp_S00_AXI_arlock_converter->scalar_out(m_S00_AXI_arlock_converter_signal);
  mp_S00_AXI_transactor->ARLOCK(m_S00_AXI_arlock_converter_signal);
  mp_S00_AXI_transactor->ARCACHE(S00_AXI_arcache);
  mp_S00_AXI_transactor->ARPROT(S00_AXI_arprot);
  mp_S00_AXI_transactor->ARQOS(S00_AXI_arqos);
  mp_S00_AXI_transactor->ARUSER(S00_AXI_aruser);
  mp_S00_AXI_transactor->ARVALID(S00_AXI_arvalid);
  mp_S00_AXI_transactor->ARREADY(S00_AXI_arready);
  mp_S00_AXI_transactor->RID(S00_AXI_rid);
  mp_S00_AXI_transactor->RDATA(S00_AXI_rdata);
  mp_S00_AXI_transactor->RRESP(S00_AXI_rresp);
  mp_S00_AXI_transactor->RLAST(S00_AXI_rlast);
  mp_S00_AXI_transactor->RVALID(S00_AXI_rvalid);
  mp_S00_AXI_transactor->RREADY(S00_AXI_rready);
  mp_S00_AXI_transactor->CLK(aclk);
  mp_S00_AXI_transactor->RST(aresetn);
  // configure M00_AXI_transactor
    xsc::common_cpp::properties M00_AXI_transactor_param_props;
    M00_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M00_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M00_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M00_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M00_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M00_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M00_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M00_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M00_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M00_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M00_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M00_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M00_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M00_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M00_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M00_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M00_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M00_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M00_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M00_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M00_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M00_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M00_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M00_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M00_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M00_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M00_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M00_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M00_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M00_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M00_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M00_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M00_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M00_AXI_transactor", M00_AXI_transactor_param_props);
  mp_M00_AXI_transactor->AWADDR(M00_AXI_awaddr);
  mp_M00_AXI_transactor->AWLEN(M00_AXI_awlen);
  mp_M00_AXI_transactor->AWSIZE(M00_AXI_awsize);
  mp_M00_AXI_transactor->AWBURST(M00_AXI_awburst);
  mp_M00_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M00_AXI_awlock_converter");
  mp_M00_AXI_awlock_converter->scalar_in(m_M00_AXI_awlock_converter_signal);
  mp_M00_AXI_awlock_converter->vector_out(M00_AXI_awlock);
  mp_M00_AXI_transactor->AWLOCK(m_M00_AXI_awlock_converter_signal);
  mp_M00_AXI_transactor->AWCACHE(M00_AXI_awcache);
  mp_M00_AXI_transactor->AWPROT(M00_AXI_awprot);
  mp_M00_AXI_transactor->AWQOS(M00_AXI_awqos);
  mp_M00_AXI_transactor->AWUSER(M00_AXI_awuser);
  mp_M00_AXI_transactor->AWVALID(M00_AXI_awvalid);
  mp_M00_AXI_transactor->AWREADY(M00_AXI_awready);
  mp_M00_AXI_transactor->WDATA(M00_AXI_wdata);
  mp_M00_AXI_transactor->WSTRB(M00_AXI_wstrb);
  mp_M00_AXI_transactor->WLAST(M00_AXI_wlast);
  mp_M00_AXI_transactor->WVALID(M00_AXI_wvalid);
  mp_M00_AXI_transactor->WREADY(M00_AXI_wready);
  mp_M00_AXI_transactor->BRESP(M00_AXI_bresp);
  mp_M00_AXI_transactor->BVALID(M00_AXI_bvalid);
  mp_M00_AXI_transactor->BREADY(M00_AXI_bready);
  mp_M00_AXI_transactor->ARADDR(M00_AXI_araddr);
  mp_M00_AXI_transactor->ARLEN(M00_AXI_arlen);
  mp_M00_AXI_transactor->ARSIZE(M00_AXI_arsize);
  mp_M00_AXI_transactor->ARBURST(M00_AXI_arburst);
  mp_M00_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M00_AXI_arlock_converter");
  mp_M00_AXI_arlock_converter->scalar_in(m_M00_AXI_arlock_converter_signal);
  mp_M00_AXI_arlock_converter->vector_out(M00_AXI_arlock);
  mp_M00_AXI_transactor->ARLOCK(m_M00_AXI_arlock_converter_signal);
  mp_M00_AXI_transactor->ARCACHE(M00_AXI_arcache);
  mp_M00_AXI_transactor->ARPROT(M00_AXI_arprot);
  mp_M00_AXI_transactor->ARQOS(M00_AXI_arqos);
  mp_M00_AXI_transactor->ARUSER(M00_AXI_aruser);
  mp_M00_AXI_transactor->ARVALID(M00_AXI_arvalid);
  mp_M00_AXI_transactor->ARREADY(M00_AXI_arready);
  mp_M00_AXI_transactor->RDATA(M00_AXI_rdata);
  mp_M00_AXI_transactor->RRESP(M00_AXI_rresp);
  mp_M00_AXI_transactor->RLAST(M00_AXI_rlast);
  mp_M00_AXI_transactor->RVALID(M00_AXI_rvalid);
  mp_M00_AXI_transactor->RREADY(M00_AXI_rready);
  mp_M00_AXI_transactor->CLK(aclk);
  mp_M00_AXI_transactor->RST(aresetn);
  // configure M01_AXI_transactor
    xsc::common_cpp::properties M01_AXI_transactor_param_props;
    M01_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M01_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M01_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M01_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M01_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M01_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M01_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M01_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M01_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M01_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M01_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M01_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M01_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M01_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M01_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M01_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M01_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M01_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M01_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M01_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M01_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M01_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M01_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M01_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M01_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M01_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M01_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M01_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M01_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M01_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M01_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M01_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M01_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M01_AXI_transactor", M01_AXI_transactor_param_props);
  mp_M01_AXI_transactor->AWADDR(M01_AXI_awaddr);
  mp_M01_AXI_transactor->AWLEN(M01_AXI_awlen);
  mp_M01_AXI_transactor->AWSIZE(M01_AXI_awsize);
  mp_M01_AXI_transactor->AWBURST(M01_AXI_awburst);
  mp_M01_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M01_AXI_awlock_converter");
  mp_M01_AXI_awlock_converter->scalar_in(m_M01_AXI_awlock_converter_signal);
  mp_M01_AXI_awlock_converter->vector_out(M01_AXI_awlock);
  mp_M01_AXI_transactor->AWLOCK(m_M01_AXI_awlock_converter_signal);
  mp_M01_AXI_transactor->AWCACHE(M01_AXI_awcache);
  mp_M01_AXI_transactor->AWPROT(M01_AXI_awprot);
  mp_M01_AXI_transactor->AWQOS(M01_AXI_awqos);
  mp_M01_AXI_transactor->AWUSER(M01_AXI_awuser);
  mp_M01_AXI_transactor->AWVALID(M01_AXI_awvalid);
  mp_M01_AXI_transactor->AWREADY(M01_AXI_awready);
  mp_M01_AXI_transactor->WDATA(M01_AXI_wdata);
  mp_M01_AXI_transactor->WSTRB(M01_AXI_wstrb);
  mp_M01_AXI_transactor->WLAST(M01_AXI_wlast);
  mp_M01_AXI_transactor->WVALID(M01_AXI_wvalid);
  mp_M01_AXI_transactor->WREADY(M01_AXI_wready);
  mp_M01_AXI_transactor->BRESP(M01_AXI_bresp);
  mp_M01_AXI_transactor->BVALID(M01_AXI_bvalid);
  mp_M01_AXI_transactor->BREADY(M01_AXI_bready);
  mp_M01_AXI_transactor->ARADDR(M01_AXI_araddr);
  mp_M01_AXI_transactor->ARLEN(M01_AXI_arlen);
  mp_M01_AXI_transactor->ARSIZE(M01_AXI_arsize);
  mp_M01_AXI_transactor->ARBURST(M01_AXI_arburst);
  mp_M01_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M01_AXI_arlock_converter");
  mp_M01_AXI_arlock_converter->scalar_in(m_M01_AXI_arlock_converter_signal);
  mp_M01_AXI_arlock_converter->vector_out(M01_AXI_arlock);
  mp_M01_AXI_transactor->ARLOCK(m_M01_AXI_arlock_converter_signal);
  mp_M01_AXI_transactor->ARCACHE(M01_AXI_arcache);
  mp_M01_AXI_transactor->ARPROT(M01_AXI_arprot);
  mp_M01_AXI_transactor->ARQOS(M01_AXI_arqos);
  mp_M01_AXI_transactor->ARUSER(M01_AXI_aruser);
  mp_M01_AXI_transactor->ARVALID(M01_AXI_arvalid);
  mp_M01_AXI_transactor->ARREADY(M01_AXI_arready);
  mp_M01_AXI_transactor->RDATA(M01_AXI_rdata);
  mp_M01_AXI_transactor->RRESP(M01_AXI_rresp);
  mp_M01_AXI_transactor->RLAST(M01_AXI_rlast);
  mp_M01_AXI_transactor->RVALID(M01_AXI_rvalid);
  mp_M01_AXI_transactor->RREADY(M01_AXI_rready);
  mp_M01_AXI_transactor->CLK(aclk);
  mp_M01_AXI_transactor->RST(aresetn);
  // configure M02_AXI_transactor
    xsc::common_cpp::properties M02_AXI_transactor_param_props;
    M02_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M02_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M02_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M02_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M02_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M02_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M02_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M02_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M02_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M02_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M02_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M02_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M02_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M02_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M02_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M02_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M02_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M02_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M02_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M02_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M02_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M02_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M02_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M02_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M02_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M02_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M02_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M02_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M02_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M02_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M02_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M02_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M02_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M02_AXI_transactor", M02_AXI_transactor_param_props);
  mp_M02_AXI_transactor->AWADDR(M02_AXI_awaddr);
  mp_M02_AXI_transactor->AWLEN(M02_AXI_awlen);
  mp_M02_AXI_transactor->AWSIZE(M02_AXI_awsize);
  mp_M02_AXI_transactor->AWBURST(M02_AXI_awburst);
  mp_M02_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M02_AXI_awlock_converter");
  mp_M02_AXI_awlock_converter->scalar_in(m_M02_AXI_awlock_converter_signal);
  mp_M02_AXI_awlock_converter->vector_out(M02_AXI_awlock);
  mp_M02_AXI_transactor->AWLOCK(m_M02_AXI_awlock_converter_signal);
  mp_M02_AXI_transactor->AWCACHE(M02_AXI_awcache);
  mp_M02_AXI_transactor->AWPROT(M02_AXI_awprot);
  mp_M02_AXI_transactor->AWQOS(M02_AXI_awqos);
  mp_M02_AXI_transactor->AWUSER(M02_AXI_awuser);
  mp_M02_AXI_transactor->AWVALID(M02_AXI_awvalid);
  mp_M02_AXI_transactor->AWREADY(M02_AXI_awready);
  mp_M02_AXI_transactor->WDATA(M02_AXI_wdata);
  mp_M02_AXI_transactor->WSTRB(M02_AXI_wstrb);
  mp_M02_AXI_transactor->WLAST(M02_AXI_wlast);
  mp_M02_AXI_transactor->WVALID(M02_AXI_wvalid);
  mp_M02_AXI_transactor->WREADY(M02_AXI_wready);
  mp_M02_AXI_transactor->BRESP(M02_AXI_bresp);
  mp_M02_AXI_transactor->BVALID(M02_AXI_bvalid);
  mp_M02_AXI_transactor->BREADY(M02_AXI_bready);
  mp_M02_AXI_transactor->ARADDR(M02_AXI_araddr);
  mp_M02_AXI_transactor->ARLEN(M02_AXI_arlen);
  mp_M02_AXI_transactor->ARSIZE(M02_AXI_arsize);
  mp_M02_AXI_transactor->ARBURST(M02_AXI_arburst);
  mp_M02_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M02_AXI_arlock_converter");
  mp_M02_AXI_arlock_converter->scalar_in(m_M02_AXI_arlock_converter_signal);
  mp_M02_AXI_arlock_converter->vector_out(M02_AXI_arlock);
  mp_M02_AXI_transactor->ARLOCK(m_M02_AXI_arlock_converter_signal);
  mp_M02_AXI_transactor->ARCACHE(M02_AXI_arcache);
  mp_M02_AXI_transactor->ARPROT(M02_AXI_arprot);
  mp_M02_AXI_transactor->ARQOS(M02_AXI_arqos);
  mp_M02_AXI_transactor->ARUSER(M02_AXI_aruser);
  mp_M02_AXI_transactor->ARVALID(M02_AXI_arvalid);
  mp_M02_AXI_transactor->ARREADY(M02_AXI_arready);
  mp_M02_AXI_transactor->RDATA(M02_AXI_rdata);
  mp_M02_AXI_transactor->RRESP(M02_AXI_rresp);
  mp_M02_AXI_transactor->RLAST(M02_AXI_rlast);
  mp_M02_AXI_transactor->RVALID(M02_AXI_rvalid);
  mp_M02_AXI_transactor->RREADY(M02_AXI_rready);
  mp_M02_AXI_transactor->CLK(aclk);
  mp_M02_AXI_transactor->RST(aresetn);
  // configure M03_AXI_transactor
    xsc::common_cpp::properties M03_AXI_transactor_param_props;
    M03_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M03_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M03_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M03_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M03_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M03_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M03_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M03_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M03_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M03_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M03_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M03_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M03_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M03_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M03_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M03_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M03_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M03_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M03_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M03_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M03_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M03_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M03_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M03_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M03_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M03_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M03_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M03_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M03_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M03_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M03_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M03_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M03_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M03_AXI_transactor", M03_AXI_transactor_param_props);
  mp_M03_AXI_transactor->AWADDR(M03_AXI_awaddr);
  mp_M03_AXI_transactor->AWLEN(M03_AXI_awlen);
  mp_M03_AXI_transactor->AWSIZE(M03_AXI_awsize);
  mp_M03_AXI_transactor->AWBURST(M03_AXI_awburst);
  mp_M03_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M03_AXI_awlock_converter");
  mp_M03_AXI_awlock_converter->scalar_in(m_M03_AXI_awlock_converter_signal);
  mp_M03_AXI_awlock_converter->vector_out(M03_AXI_awlock);
  mp_M03_AXI_transactor->AWLOCK(m_M03_AXI_awlock_converter_signal);
  mp_M03_AXI_transactor->AWCACHE(M03_AXI_awcache);
  mp_M03_AXI_transactor->AWPROT(M03_AXI_awprot);
  mp_M03_AXI_transactor->AWQOS(M03_AXI_awqos);
  mp_M03_AXI_transactor->AWUSER(M03_AXI_awuser);
  mp_M03_AXI_transactor->AWVALID(M03_AXI_awvalid);
  mp_M03_AXI_transactor->AWREADY(M03_AXI_awready);
  mp_M03_AXI_transactor->WDATA(M03_AXI_wdata);
  mp_M03_AXI_transactor->WSTRB(M03_AXI_wstrb);
  mp_M03_AXI_transactor->WLAST(M03_AXI_wlast);
  mp_M03_AXI_transactor->WVALID(M03_AXI_wvalid);
  mp_M03_AXI_transactor->WREADY(M03_AXI_wready);
  mp_M03_AXI_transactor->BRESP(M03_AXI_bresp);
  mp_M03_AXI_transactor->BVALID(M03_AXI_bvalid);
  mp_M03_AXI_transactor->BREADY(M03_AXI_bready);
  mp_M03_AXI_transactor->ARADDR(M03_AXI_araddr);
  mp_M03_AXI_transactor->ARLEN(M03_AXI_arlen);
  mp_M03_AXI_transactor->ARSIZE(M03_AXI_arsize);
  mp_M03_AXI_transactor->ARBURST(M03_AXI_arburst);
  mp_M03_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M03_AXI_arlock_converter");
  mp_M03_AXI_arlock_converter->scalar_in(m_M03_AXI_arlock_converter_signal);
  mp_M03_AXI_arlock_converter->vector_out(M03_AXI_arlock);
  mp_M03_AXI_transactor->ARLOCK(m_M03_AXI_arlock_converter_signal);
  mp_M03_AXI_transactor->ARCACHE(M03_AXI_arcache);
  mp_M03_AXI_transactor->ARPROT(M03_AXI_arprot);
  mp_M03_AXI_transactor->ARQOS(M03_AXI_arqos);
  mp_M03_AXI_transactor->ARUSER(M03_AXI_aruser);
  mp_M03_AXI_transactor->ARVALID(M03_AXI_arvalid);
  mp_M03_AXI_transactor->ARREADY(M03_AXI_arready);
  mp_M03_AXI_transactor->RDATA(M03_AXI_rdata);
  mp_M03_AXI_transactor->RRESP(M03_AXI_rresp);
  mp_M03_AXI_transactor->RLAST(M03_AXI_rlast);
  mp_M03_AXI_transactor->RVALID(M03_AXI_rvalid);
  mp_M03_AXI_transactor->RREADY(M03_AXI_rready);
  mp_M03_AXI_transactor->CLK(aclk);
  mp_M03_AXI_transactor->RST(aresetn);
  // configure M04_AXI_transactor
    xsc::common_cpp::properties M04_AXI_transactor_param_props;
    M04_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M04_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M04_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M04_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M04_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M04_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M04_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M04_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M04_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M04_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M04_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M04_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M04_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M04_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M04_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M04_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M04_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M04_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M04_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M04_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M04_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M04_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M04_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M04_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M04_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M04_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M04_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M04_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M04_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M04_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M04_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M04_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M04_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M04_AXI_transactor", M04_AXI_transactor_param_props);
  mp_M04_AXI_transactor->AWADDR(M04_AXI_awaddr);
  mp_M04_AXI_transactor->AWLEN(M04_AXI_awlen);
  mp_M04_AXI_transactor->AWSIZE(M04_AXI_awsize);
  mp_M04_AXI_transactor->AWBURST(M04_AXI_awburst);
  mp_M04_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M04_AXI_awlock_converter");
  mp_M04_AXI_awlock_converter->scalar_in(m_M04_AXI_awlock_converter_signal);
  mp_M04_AXI_awlock_converter->vector_out(M04_AXI_awlock);
  mp_M04_AXI_transactor->AWLOCK(m_M04_AXI_awlock_converter_signal);
  mp_M04_AXI_transactor->AWCACHE(M04_AXI_awcache);
  mp_M04_AXI_transactor->AWPROT(M04_AXI_awprot);
  mp_M04_AXI_transactor->AWQOS(M04_AXI_awqos);
  mp_M04_AXI_transactor->AWUSER(M04_AXI_awuser);
  mp_M04_AXI_transactor->AWVALID(M04_AXI_awvalid);
  mp_M04_AXI_transactor->AWREADY(M04_AXI_awready);
  mp_M04_AXI_transactor->WDATA(M04_AXI_wdata);
  mp_M04_AXI_transactor->WSTRB(M04_AXI_wstrb);
  mp_M04_AXI_transactor->WLAST(M04_AXI_wlast);
  mp_M04_AXI_transactor->WVALID(M04_AXI_wvalid);
  mp_M04_AXI_transactor->WREADY(M04_AXI_wready);
  mp_M04_AXI_transactor->BRESP(M04_AXI_bresp);
  mp_M04_AXI_transactor->BVALID(M04_AXI_bvalid);
  mp_M04_AXI_transactor->BREADY(M04_AXI_bready);
  mp_M04_AXI_transactor->ARADDR(M04_AXI_araddr);
  mp_M04_AXI_transactor->ARLEN(M04_AXI_arlen);
  mp_M04_AXI_transactor->ARSIZE(M04_AXI_arsize);
  mp_M04_AXI_transactor->ARBURST(M04_AXI_arburst);
  mp_M04_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M04_AXI_arlock_converter");
  mp_M04_AXI_arlock_converter->scalar_in(m_M04_AXI_arlock_converter_signal);
  mp_M04_AXI_arlock_converter->vector_out(M04_AXI_arlock);
  mp_M04_AXI_transactor->ARLOCK(m_M04_AXI_arlock_converter_signal);
  mp_M04_AXI_transactor->ARCACHE(M04_AXI_arcache);
  mp_M04_AXI_transactor->ARPROT(M04_AXI_arprot);
  mp_M04_AXI_transactor->ARQOS(M04_AXI_arqos);
  mp_M04_AXI_transactor->ARUSER(M04_AXI_aruser);
  mp_M04_AXI_transactor->ARVALID(M04_AXI_arvalid);
  mp_M04_AXI_transactor->ARREADY(M04_AXI_arready);
  mp_M04_AXI_transactor->RDATA(M04_AXI_rdata);
  mp_M04_AXI_transactor->RRESP(M04_AXI_rresp);
  mp_M04_AXI_transactor->RLAST(M04_AXI_rlast);
  mp_M04_AXI_transactor->RVALID(M04_AXI_rvalid);
  mp_M04_AXI_transactor->RREADY(M04_AXI_rready);
  mp_M04_AXI_transactor->CLK(aclk);
  mp_M04_AXI_transactor->RST(aresetn);
  // configure M05_AXI_transactor
    xsc::common_cpp::properties M05_AXI_transactor_param_props;
    M05_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M05_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M05_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M05_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M05_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M05_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M05_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M05_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M05_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M05_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M05_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M05_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M05_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M05_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M05_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M05_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M05_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M05_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M05_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M05_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M05_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M05_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M05_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M05_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M05_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M05_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M05_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M05_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M05_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M05_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M05_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M05_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M05_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M05_AXI_transactor", M05_AXI_transactor_param_props);
  mp_M05_AXI_transactor->AWADDR(M05_AXI_awaddr);
  mp_M05_AXI_transactor->AWLEN(M05_AXI_awlen);
  mp_M05_AXI_transactor->AWSIZE(M05_AXI_awsize);
  mp_M05_AXI_transactor->AWBURST(M05_AXI_awburst);
  mp_M05_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M05_AXI_awlock_converter");
  mp_M05_AXI_awlock_converter->scalar_in(m_M05_AXI_awlock_converter_signal);
  mp_M05_AXI_awlock_converter->vector_out(M05_AXI_awlock);
  mp_M05_AXI_transactor->AWLOCK(m_M05_AXI_awlock_converter_signal);
  mp_M05_AXI_transactor->AWCACHE(M05_AXI_awcache);
  mp_M05_AXI_transactor->AWPROT(M05_AXI_awprot);
  mp_M05_AXI_transactor->AWQOS(M05_AXI_awqos);
  mp_M05_AXI_transactor->AWUSER(M05_AXI_awuser);
  mp_M05_AXI_transactor->AWVALID(M05_AXI_awvalid);
  mp_M05_AXI_transactor->AWREADY(M05_AXI_awready);
  mp_M05_AXI_transactor->WDATA(M05_AXI_wdata);
  mp_M05_AXI_transactor->WSTRB(M05_AXI_wstrb);
  mp_M05_AXI_transactor->WLAST(M05_AXI_wlast);
  mp_M05_AXI_transactor->WVALID(M05_AXI_wvalid);
  mp_M05_AXI_transactor->WREADY(M05_AXI_wready);
  mp_M05_AXI_transactor->BRESP(M05_AXI_bresp);
  mp_M05_AXI_transactor->BVALID(M05_AXI_bvalid);
  mp_M05_AXI_transactor->BREADY(M05_AXI_bready);
  mp_M05_AXI_transactor->ARADDR(M05_AXI_araddr);
  mp_M05_AXI_transactor->ARLEN(M05_AXI_arlen);
  mp_M05_AXI_transactor->ARSIZE(M05_AXI_arsize);
  mp_M05_AXI_transactor->ARBURST(M05_AXI_arburst);
  mp_M05_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M05_AXI_arlock_converter");
  mp_M05_AXI_arlock_converter->scalar_in(m_M05_AXI_arlock_converter_signal);
  mp_M05_AXI_arlock_converter->vector_out(M05_AXI_arlock);
  mp_M05_AXI_transactor->ARLOCK(m_M05_AXI_arlock_converter_signal);
  mp_M05_AXI_transactor->ARCACHE(M05_AXI_arcache);
  mp_M05_AXI_transactor->ARPROT(M05_AXI_arprot);
  mp_M05_AXI_transactor->ARQOS(M05_AXI_arqos);
  mp_M05_AXI_transactor->ARUSER(M05_AXI_aruser);
  mp_M05_AXI_transactor->ARVALID(M05_AXI_arvalid);
  mp_M05_AXI_transactor->ARREADY(M05_AXI_arready);
  mp_M05_AXI_transactor->RDATA(M05_AXI_rdata);
  mp_M05_AXI_transactor->RRESP(M05_AXI_rresp);
  mp_M05_AXI_transactor->RLAST(M05_AXI_rlast);
  mp_M05_AXI_transactor->RVALID(M05_AXI_rvalid);
  mp_M05_AXI_transactor->RREADY(M05_AXI_rready);
  mp_M05_AXI_transactor->CLK(aclk);
  mp_M05_AXI_transactor->RST(aresetn);
  // configure M06_AXI_transactor
    xsc::common_cpp::properties M06_AXI_transactor_param_props;
    M06_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M06_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M06_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M06_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M06_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M06_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M06_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M06_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M06_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M06_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M06_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M06_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M06_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M06_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M06_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M06_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M06_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M06_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M06_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M06_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M06_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M06_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M06_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M06_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M06_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M06_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M06_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M06_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M06_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M06_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M06_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M06_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M06_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M06_AXI_transactor", M06_AXI_transactor_param_props);
  mp_M06_AXI_transactor->AWADDR(M06_AXI_awaddr);
  mp_M06_AXI_transactor->AWLEN(M06_AXI_awlen);
  mp_M06_AXI_transactor->AWSIZE(M06_AXI_awsize);
  mp_M06_AXI_transactor->AWBURST(M06_AXI_awburst);
  mp_M06_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M06_AXI_awlock_converter");
  mp_M06_AXI_awlock_converter->scalar_in(m_M06_AXI_awlock_converter_signal);
  mp_M06_AXI_awlock_converter->vector_out(M06_AXI_awlock);
  mp_M06_AXI_transactor->AWLOCK(m_M06_AXI_awlock_converter_signal);
  mp_M06_AXI_transactor->AWCACHE(M06_AXI_awcache);
  mp_M06_AXI_transactor->AWPROT(M06_AXI_awprot);
  mp_M06_AXI_transactor->AWQOS(M06_AXI_awqos);
  mp_M06_AXI_transactor->AWUSER(M06_AXI_awuser);
  mp_M06_AXI_transactor->AWVALID(M06_AXI_awvalid);
  mp_M06_AXI_transactor->AWREADY(M06_AXI_awready);
  mp_M06_AXI_transactor->WDATA(M06_AXI_wdata);
  mp_M06_AXI_transactor->WSTRB(M06_AXI_wstrb);
  mp_M06_AXI_transactor->WLAST(M06_AXI_wlast);
  mp_M06_AXI_transactor->WVALID(M06_AXI_wvalid);
  mp_M06_AXI_transactor->WREADY(M06_AXI_wready);
  mp_M06_AXI_transactor->BRESP(M06_AXI_bresp);
  mp_M06_AXI_transactor->BVALID(M06_AXI_bvalid);
  mp_M06_AXI_transactor->BREADY(M06_AXI_bready);
  mp_M06_AXI_transactor->ARADDR(M06_AXI_araddr);
  mp_M06_AXI_transactor->ARLEN(M06_AXI_arlen);
  mp_M06_AXI_transactor->ARSIZE(M06_AXI_arsize);
  mp_M06_AXI_transactor->ARBURST(M06_AXI_arburst);
  mp_M06_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M06_AXI_arlock_converter");
  mp_M06_AXI_arlock_converter->scalar_in(m_M06_AXI_arlock_converter_signal);
  mp_M06_AXI_arlock_converter->vector_out(M06_AXI_arlock);
  mp_M06_AXI_transactor->ARLOCK(m_M06_AXI_arlock_converter_signal);
  mp_M06_AXI_transactor->ARCACHE(M06_AXI_arcache);
  mp_M06_AXI_transactor->ARPROT(M06_AXI_arprot);
  mp_M06_AXI_transactor->ARQOS(M06_AXI_arqos);
  mp_M06_AXI_transactor->ARUSER(M06_AXI_aruser);
  mp_M06_AXI_transactor->ARVALID(M06_AXI_arvalid);
  mp_M06_AXI_transactor->ARREADY(M06_AXI_arready);
  mp_M06_AXI_transactor->RDATA(M06_AXI_rdata);
  mp_M06_AXI_transactor->RRESP(M06_AXI_rresp);
  mp_M06_AXI_transactor->RLAST(M06_AXI_rlast);
  mp_M06_AXI_transactor->RVALID(M06_AXI_rvalid);
  mp_M06_AXI_transactor->RREADY(M06_AXI_rready);
  mp_M06_AXI_transactor->CLK(aclk);
  mp_M06_AXI_transactor->RST(aresetn);
  // configure M07_AXI_transactor
    xsc::common_cpp::properties M07_AXI_transactor_param_props;
    M07_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M07_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M07_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M07_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M07_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M07_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M07_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M07_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M07_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M07_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M07_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M07_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M07_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M07_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M07_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M07_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M07_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M07_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M07_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M07_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M07_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M07_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M07_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M07_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M07_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M07_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M07_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M07_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M07_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M07_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M07_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M07_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M07_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M07_AXI_transactor", M07_AXI_transactor_param_props);
  mp_M07_AXI_transactor->AWADDR(M07_AXI_awaddr);
  mp_M07_AXI_transactor->AWLEN(M07_AXI_awlen);
  mp_M07_AXI_transactor->AWSIZE(M07_AXI_awsize);
  mp_M07_AXI_transactor->AWBURST(M07_AXI_awburst);
  mp_M07_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M07_AXI_awlock_converter");
  mp_M07_AXI_awlock_converter->scalar_in(m_M07_AXI_awlock_converter_signal);
  mp_M07_AXI_awlock_converter->vector_out(M07_AXI_awlock);
  mp_M07_AXI_transactor->AWLOCK(m_M07_AXI_awlock_converter_signal);
  mp_M07_AXI_transactor->AWCACHE(M07_AXI_awcache);
  mp_M07_AXI_transactor->AWPROT(M07_AXI_awprot);
  mp_M07_AXI_transactor->AWQOS(M07_AXI_awqos);
  mp_M07_AXI_transactor->AWUSER(M07_AXI_awuser);
  mp_M07_AXI_transactor->AWVALID(M07_AXI_awvalid);
  mp_M07_AXI_transactor->AWREADY(M07_AXI_awready);
  mp_M07_AXI_transactor->WDATA(M07_AXI_wdata);
  mp_M07_AXI_transactor->WSTRB(M07_AXI_wstrb);
  mp_M07_AXI_transactor->WLAST(M07_AXI_wlast);
  mp_M07_AXI_transactor->WVALID(M07_AXI_wvalid);
  mp_M07_AXI_transactor->WREADY(M07_AXI_wready);
  mp_M07_AXI_transactor->BRESP(M07_AXI_bresp);
  mp_M07_AXI_transactor->BVALID(M07_AXI_bvalid);
  mp_M07_AXI_transactor->BREADY(M07_AXI_bready);
  mp_M07_AXI_transactor->ARADDR(M07_AXI_araddr);
  mp_M07_AXI_transactor->ARLEN(M07_AXI_arlen);
  mp_M07_AXI_transactor->ARSIZE(M07_AXI_arsize);
  mp_M07_AXI_transactor->ARBURST(M07_AXI_arburst);
  mp_M07_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M07_AXI_arlock_converter");
  mp_M07_AXI_arlock_converter->scalar_in(m_M07_AXI_arlock_converter_signal);
  mp_M07_AXI_arlock_converter->vector_out(M07_AXI_arlock);
  mp_M07_AXI_transactor->ARLOCK(m_M07_AXI_arlock_converter_signal);
  mp_M07_AXI_transactor->ARCACHE(M07_AXI_arcache);
  mp_M07_AXI_transactor->ARPROT(M07_AXI_arprot);
  mp_M07_AXI_transactor->ARQOS(M07_AXI_arqos);
  mp_M07_AXI_transactor->ARUSER(M07_AXI_aruser);
  mp_M07_AXI_transactor->ARVALID(M07_AXI_arvalid);
  mp_M07_AXI_transactor->ARREADY(M07_AXI_arready);
  mp_M07_AXI_transactor->RDATA(M07_AXI_rdata);
  mp_M07_AXI_transactor->RRESP(M07_AXI_rresp);
  mp_M07_AXI_transactor->RLAST(M07_AXI_rlast);
  mp_M07_AXI_transactor->RVALID(M07_AXI_rvalid);
  mp_M07_AXI_transactor->RREADY(M07_AXI_rready);
  mp_M07_AXI_transactor->CLK(aclk);
  mp_M07_AXI_transactor->RST(aresetn);
  // configure M08_AXI_transactor
    xsc::common_cpp::properties M08_AXI_transactor_param_props;
    M08_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M08_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M08_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M08_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M08_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M08_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M08_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M08_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M08_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M08_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M08_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M08_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M08_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M08_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M08_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M08_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M08_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M08_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M08_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M08_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M08_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M08_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M08_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M08_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M08_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M08_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M08_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M08_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M08_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M08_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M08_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M08_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M08_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M08_AXI_transactor", M08_AXI_transactor_param_props);
  mp_M08_AXI_transactor->AWADDR(M08_AXI_awaddr);
  mp_M08_AXI_transactor->AWLEN(M08_AXI_awlen);
  mp_M08_AXI_transactor->AWSIZE(M08_AXI_awsize);
  mp_M08_AXI_transactor->AWBURST(M08_AXI_awburst);
  mp_M08_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M08_AXI_awlock_converter");
  mp_M08_AXI_awlock_converter->scalar_in(m_M08_AXI_awlock_converter_signal);
  mp_M08_AXI_awlock_converter->vector_out(M08_AXI_awlock);
  mp_M08_AXI_transactor->AWLOCK(m_M08_AXI_awlock_converter_signal);
  mp_M08_AXI_transactor->AWCACHE(M08_AXI_awcache);
  mp_M08_AXI_transactor->AWPROT(M08_AXI_awprot);
  mp_M08_AXI_transactor->AWQOS(M08_AXI_awqos);
  mp_M08_AXI_transactor->AWUSER(M08_AXI_awuser);
  mp_M08_AXI_transactor->AWVALID(M08_AXI_awvalid);
  mp_M08_AXI_transactor->AWREADY(M08_AXI_awready);
  mp_M08_AXI_transactor->WDATA(M08_AXI_wdata);
  mp_M08_AXI_transactor->WSTRB(M08_AXI_wstrb);
  mp_M08_AXI_transactor->WLAST(M08_AXI_wlast);
  mp_M08_AXI_transactor->WVALID(M08_AXI_wvalid);
  mp_M08_AXI_transactor->WREADY(M08_AXI_wready);
  mp_M08_AXI_transactor->BRESP(M08_AXI_bresp);
  mp_M08_AXI_transactor->BVALID(M08_AXI_bvalid);
  mp_M08_AXI_transactor->BREADY(M08_AXI_bready);
  mp_M08_AXI_transactor->ARADDR(M08_AXI_araddr);
  mp_M08_AXI_transactor->ARLEN(M08_AXI_arlen);
  mp_M08_AXI_transactor->ARSIZE(M08_AXI_arsize);
  mp_M08_AXI_transactor->ARBURST(M08_AXI_arburst);
  mp_M08_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M08_AXI_arlock_converter");
  mp_M08_AXI_arlock_converter->scalar_in(m_M08_AXI_arlock_converter_signal);
  mp_M08_AXI_arlock_converter->vector_out(M08_AXI_arlock);
  mp_M08_AXI_transactor->ARLOCK(m_M08_AXI_arlock_converter_signal);
  mp_M08_AXI_transactor->ARCACHE(M08_AXI_arcache);
  mp_M08_AXI_transactor->ARPROT(M08_AXI_arprot);
  mp_M08_AXI_transactor->ARQOS(M08_AXI_arqos);
  mp_M08_AXI_transactor->ARUSER(M08_AXI_aruser);
  mp_M08_AXI_transactor->ARVALID(M08_AXI_arvalid);
  mp_M08_AXI_transactor->ARREADY(M08_AXI_arready);
  mp_M08_AXI_transactor->RDATA(M08_AXI_rdata);
  mp_M08_AXI_transactor->RRESP(M08_AXI_rresp);
  mp_M08_AXI_transactor->RLAST(M08_AXI_rlast);
  mp_M08_AXI_transactor->RVALID(M08_AXI_rvalid);
  mp_M08_AXI_transactor->RREADY(M08_AXI_rready);
  mp_M08_AXI_transactor->CLK(aclk);
  mp_M08_AXI_transactor->RST(aresetn);
  // configure M09_AXI_transactor
    xsc::common_cpp::properties M09_AXI_transactor_param_props;
    M09_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M09_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M09_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M09_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M09_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M09_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M09_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M09_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M09_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M09_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M09_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M09_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M09_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M09_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M09_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M09_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M09_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M09_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M09_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M09_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M09_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M09_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M09_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M09_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M09_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M09_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M09_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M09_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M09_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M09_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M09_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M09_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M09_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M09_AXI_transactor", M09_AXI_transactor_param_props);
  mp_M09_AXI_transactor->AWADDR(M09_AXI_awaddr);
  mp_M09_AXI_transactor->AWLEN(M09_AXI_awlen);
  mp_M09_AXI_transactor->AWSIZE(M09_AXI_awsize);
  mp_M09_AXI_transactor->AWBURST(M09_AXI_awburst);
  mp_M09_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M09_AXI_awlock_converter");
  mp_M09_AXI_awlock_converter->scalar_in(m_M09_AXI_awlock_converter_signal);
  mp_M09_AXI_awlock_converter->vector_out(M09_AXI_awlock);
  mp_M09_AXI_transactor->AWLOCK(m_M09_AXI_awlock_converter_signal);
  mp_M09_AXI_transactor->AWCACHE(M09_AXI_awcache);
  mp_M09_AXI_transactor->AWPROT(M09_AXI_awprot);
  mp_M09_AXI_transactor->AWQOS(M09_AXI_awqos);
  mp_M09_AXI_transactor->AWUSER(M09_AXI_awuser);
  mp_M09_AXI_transactor->AWVALID(M09_AXI_awvalid);
  mp_M09_AXI_transactor->AWREADY(M09_AXI_awready);
  mp_M09_AXI_transactor->WDATA(M09_AXI_wdata);
  mp_M09_AXI_transactor->WSTRB(M09_AXI_wstrb);
  mp_M09_AXI_transactor->WLAST(M09_AXI_wlast);
  mp_M09_AXI_transactor->WVALID(M09_AXI_wvalid);
  mp_M09_AXI_transactor->WREADY(M09_AXI_wready);
  mp_M09_AXI_transactor->BRESP(M09_AXI_bresp);
  mp_M09_AXI_transactor->BVALID(M09_AXI_bvalid);
  mp_M09_AXI_transactor->BREADY(M09_AXI_bready);
  mp_M09_AXI_transactor->ARADDR(M09_AXI_araddr);
  mp_M09_AXI_transactor->ARLEN(M09_AXI_arlen);
  mp_M09_AXI_transactor->ARSIZE(M09_AXI_arsize);
  mp_M09_AXI_transactor->ARBURST(M09_AXI_arburst);
  mp_M09_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M09_AXI_arlock_converter");
  mp_M09_AXI_arlock_converter->scalar_in(m_M09_AXI_arlock_converter_signal);
  mp_M09_AXI_arlock_converter->vector_out(M09_AXI_arlock);
  mp_M09_AXI_transactor->ARLOCK(m_M09_AXI_arlock_converter_signal);
  mp_M09_AXI_transactor->ARCACHE(M09_AXI_arcache);
  mp_M09_AXI_transactor->ARPROT(M09_AXI_arprot);
  mp_M09_AXI_transactor->ARQOS(M09_AXI_arqos);
  mp_M09_AXI_transactor->ARUSER(M09_AXI_aruser);
  mp_M09_AXI_transactor->ARVALID(M09_AXI_arvalid);
  mp_M09_AXI_transactor->ARREADY(M09_AXI_arready);
  mp_M09_AXI_transactor->RDATA(M09_AXI_rdata);
  mp_M09_AXI_transactor->RRESP(M09_AXI_rresp);
  mp_M09_AXI_transactor->RLAST(M09_AXI_rlast);
  mp_M09_AXI_transactor->RVALID(M09_AXI_rvalid);
  mp_M09_AXI_transactor->RREADY(M09_AXI_rready);
  mp_M09_AXI_transactor->CLK(aclk);
  mp_M09_AXI_transactor->RST(aresetn);
  // configure M10_AXI_transactor
    xsc::common_cpp::properties M10_AXI_transactor_param_props;
    M10_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M10_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M10_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M10_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M10_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M10_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M10_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M10_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M10_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M10_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M10_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M10_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M10_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M10_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M10_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M10_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M10_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M10_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M10_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M10_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M10_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M10_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M10_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M10_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M10_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M10_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M10_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M10_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M10_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M10_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M10_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M10_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M10_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M10_AXI_transactor", M10_AXI_transactor_param_props);
  mp_M10_AXI_transactor->AWADDR(M10_AXI_awaddr);
  mp_M10_AXI_transactor->AWLEN(M10_AXI_awlen);
  mp_M10_AXI_transactor->AWSIZE(M10_AXI_awsize);
  mp_M10_AXI_transactor->AWBURST(M10_AXI_awburst);
  mp_M10_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M10_AXI_awlock_converter");
  mp_M10_AXI_awlock_converter->scalar_in(m_M10_AXI_awlock_converter_signal);
  mp_M10_AXI_awlock_converter->vector_out(M10_AXI_awlock);
  mp_M10_AXI_transactor->AWLOCK(m_M10_AXI_awlock_converter_signal);
  mp_M10_AXI_transactor->AWCACHE(M10_AXI_awcache);
  mp_M10_AXI_transactor->AWPROT(M10_AXI_awprot);
  mp_M10_AXI_transactor->AWQOS(M10_AXI_awqos);
  mp_M10_AXI_transactor->AWUSER(M10_AXI_awuser);
  mp_M10_AXI_transactor->AWVALID(M10_AXI_awvalid);
  mp_M10_AXI_transactor->AWREADY(M10_AXI_awready);
  mp_M10_AXI_transactor->WDATA(M10_AXI_wdata);
  mp_M10_AXI_transactor->WSTRB(M10_AXI_wstrb);
  mp_M10_AXI_transactor->WLAST(M10_AXI_wlast);
  mp_M10_AXI_transactor->WVALID(M10_AXI_wvalid);
  mp_M10_AXI_transactor->WREADY(M10_AXI_wready);
  mp_M10_AXI_transactor->BRESP(M10_AXI_bresp);
  mp_M10_AXI_transactor->BVALID(M10_AXI_bvalid);
  mp_M10_AXI_transactor->BREADY(M10_AXI_bready);
  mp_M10_AXI_transactor->ARADDR(M10_AXI_araddr);
  mp_M10_AXI_transactor->ARLEN(M10_AXI_arlen);
  mp_M10_AXI_transactor->ARSIZE(M10_AXI_arsize);
  mp_M10_AXI_transactor->ARBURST(M10_AXI_arburst);
  mp_M10_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M10_AXI_arlock_converter");
  mp_M10_AXI_arlock_converter->scalar_in(m_M10_AXI_arlock_converter_signal);
  mp_M10_AXI_arlock_converter->vector_out(M10_AXI_arlock);
  mp_M10_AXI_transactor->ARLOCK(m_M10_AXI_arlock_converter_signal);
  mp_M10_AXI_transactor->ARCACHE(M10_AXI_arcache);
  mp_M10_AXI_transactor->ARPROT(M10_AXI_arprot);
  mp_M10_AXI_transactor->ARQOS(M10_AXI_arqos);
  mp_M10_AXI_transactor->ARUSER(M10_AXI_aruser);
  mp_M10_AXI_transactor->ARVALID(M10_AXI_arvalid);
  mp_M10_AXI_transactor->ARREADY(M10_AXI_arready);
  mp_M10_AXI_transactor->RDATA(M10_AXI_rdata);
  mp_M10_AXI_transactor->RRESP(M10_AXI_rresp);
  mp_M10_AXI_transactor->RLAST(M10_AXI_rlast);
  mp_M10_AXI_transactor->RVALID(M10_AXI_rvalid);
  mp_M10_AXI_transactor->RREADY(M10_AXI_rready);
  mp_M10_AXI_transactor->CLK(aclk);
  mp_M10_AXI_transactor->RST(aresetn);
  // configure M11_AXI_transactor
    xsc::common_cpp::properties M11_AXI_transactor_param_props;
    M11_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M11_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M11_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M11_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M11_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M11_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M11_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M11_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M11_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M11_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M11_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M11_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M11_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M11_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M11_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M11_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M11_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M11_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M11_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M11_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M11_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M11_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M11_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M11_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M11_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M11_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M11_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M11_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M11_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M11_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M11_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M11_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M11_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M11_AXI_transactor", M11_AXI_transactor_param_props);
  mp_M11_AXI_transactor->AWADDR(M11_AXI_awaddr);
  mp_M11_AXI_transactor->AWLEN(M11_AXI_awlen);
  mp_M11_AXI_transactor->AWSIZE(M11_AXI_awsize);
  mp_M11_AXI_transactor->AWBURST(M11_AXI_awburst);
  mp_M11_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M11_AXI_awlock_converter");
  mp_M11_AXI_awlock_converter->scalar_in(m_M11_AXI_awlock_converter_signal);
  mp_M11_AXI_awlock_converter->vector_out(M11_AXI_awlock);
  mp_M11_AXI_transactor->AWLOCK(m_M11_AXI_awlock_converter_signal);
  mp_M11_AXI_transactor->AWCACHE(M11_AXI_awcache);
  mp_M11_AXI_transactor->AWPROT(M11_AXI_awprot);
  mp_M11_AXI_transactor->AWQOS(M11_AXI_awqos);
  mp_M11_AXI_transactor->AWUSER(M11_AXI_awuser);
  mp_M11_AXI_transactor->AWVALID(M11_AXI_awvalid);
  mp_M11_AXI_transactor->AWREADY(M11_AXI_awready);
  mp_M11_AXI_transactor->WDATA(M11_AXI_wdata);
  mp_M11_AXI_transactor->WSTRB(M11_AXI_wstrb);
  mp_M11_AXI_transactor->WLAST(M11_AXI_wlast);
  mp_M11_AXI_transactor->WVALID(M11_AXI_wvalid);
  mp_M11_AXI_transactor->WREADY(M11_AXI_wready);
  mp_M11_AXI_transactor->BRESP(M11_AXI_bresp);
  mp_M11_AXI_transactor->BVALID(M11_AXI_bvalid);
  mp_M11_AXI_transactor->BREADY(M11_AXI_bready);
  mp_M11_AXI_transactor->ARADDR(M11_AXI_araddr);
  mp_M11_AXI_transactor->ARLEN(M11_AXI_arlen);
  mp_M11_AXI_transactor->ARSIZE(M11_AXI_arsize);
  mp_M11_AXI_transactor->ARBURST(M11_AXI_arburst);
  mp_M11_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M11_AXI_arlock_converter");
  mp_M11_AXI_arlock_converter->scalar_in(m_M11_AXI_arlock_converter_signal);
  mp_M11_AXI_arlock_converter->vector_out(M11_AXI_arlock);
  mp_M11_AXI_transactor->ARLOCK(m_M11_AXI_arlock_converter_signal);
  mp_M11_AXI_transactor->ARCACHE(M11_AXI_arcache);
  mp_M11_AXI_transactor->ARPROT(M11_AXI_arprot);
  mp_M11_AXI_transactor->ARQOS(M11_AXI_arqos);
  mp_M11_AXI_transactor->ARUSER(M11_AXI_aruser);
  mp_M11_AXI_transactor->ARVALID(M11_AXI_arvalid);
  mp_M11_AXI_transactor->ARREADY(M11_AXI_arready);
  mp_M11_AXI_transactor->RDATA(M11_AXI_rdata);
  mp_M11_AXI_transactor->RRESP(M11_AXI_rresp);
  mp_M11_AXI_transactor->RLAST(M11_AXI_rlast);
  mp_M11_AXI_transactor->RVALID(M11_AXI_rvalid);
  mp_M11_AXI_transactor->RREADY(M11_AXI_rready);
  mp_M11_AXI_transactor->CLK(aclk);
  mp_M11_AXI_transactor->RST(aresetn);
  // configure M12_AXI_transactor
    xsc::common_cpp::properties M12_AXI_transactor_param_props;
    M12_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M12_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M12_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M12_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M12_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M12_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M12_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M12_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M12_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M12_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M12_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M12_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M12_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M12_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M12_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M12_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M12_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M12_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M12_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M12_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M12_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M12_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M12_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M12_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M12_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M12_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M12_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M12_AXI_transactor", M12_AXI_transactor_param_props);
  mp_M12_AXI_transactor->AWADDR(M12_AXI_awaddr);
  mp_M12_AXI_transactor->AWPROT(M12_AXI_awprot);
  mp_M12_AXI_transactor->AWVALID(M12_AXI_awvalid);
  mp_M12_AXI_transactor->AWREADY(M12_AXI_awready);
  mp_M12_AXI_transactor->WDATA(M12_AXI_wdata);
  mp_M12_AXI_transactor->WSTRB(M12_AXI_wstrb);
  mp_M12_AXI_transactor->WVALID(M12_AXI_wvalid);
  mp_M12_AXI_transactor->WREADY(M12_AXI_wready);
  mp_M12_AXI_transactor->BRESP(M12_AXI_bresp);
  mp_M12_AXI_transactor->BVALID(M12_AXI_bvalid);
  mp_M12_AXI_transactor->BREADY(M12_AXI_bready);
  mp_M12_AXI_transactor->ARADDR(M12_AXI_araddr);
  mp_M12_AXI_transactor->ARPROT(M12_AXI_arprot);
  mp_M12_AXI_transactor->ARVALID(M12_AXI_arvalid);
  mp_M12_AXI_transactor->ARREADY(M12_AXI_arready);
  mp_M12_AXI_transactor->RDATA(M12_AXI_rdata);
  mp_M12_AXI_transactor->RRESP(M12_AXI_rresp);
  mp_M12_AXI_transactor->RVALID(M12_AXI_rvalid);
  mp_M12_AXI_transactor->RREADY(M12_AXI_rready);
  mp_M12_AXI_transactor->CLK(aclk);
  mp_M12_AXI_transactor->RST(aresetn);
  // configure M13_AXI_transactor
    xsc::common_cpp::properties M13_AXI_transactor_param_props;
    M13_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M13_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M13_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M13_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M13_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M13_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M13_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M13_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M13_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M13_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M13_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M13_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M13_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M13_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M13_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M13_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M13_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M13_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M13_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M13_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M13_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M13_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M13_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M13_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M13_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M13_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M13_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M13_AXI_transactor", M13_AXI_transactor_param_props);
  mp_M13_AXI_transactor->AWADDR(M13_AXI_awaddr);
  mp_M13_AXI_transactor->AWPROT(M13_AXI_awprot);
  mp_M13_AXI_transactor->AWVALID(M13_AXI_awvalid);
  mp_M13_AXI_transactor->AWREADY(M13_AXI_awready);
  mp_M13_AXI_transactor->WDATA(M13_AXI_wdata);
  mp_M13_AXI_transactor->WSTRB(M13_AXI_wstrb);
  mp_M13_AXI_transactor->WVALID(M13_AXI_wvalid);
  mp_M13_AXI_transactor->WREADY(M13_AXI_wready);
  mp_M13_AXI_transactor->BRESP(M13_AXI_bresp);
  mp_M13_AXI_transactor->BVALID(M13_AXI_bvalid);
  mp_M13_AXI_transactor->BREADY(M13_AXI_bready);
  mp_M13_AXI_transactor->ARADDR(M13_AXI_araddr);
  mp_M13_AXI_transactor->ARPROT(M13_AXI_arprot);
  mp_M13_AXI_transactor->ARVALID(M13_AXI_arvalid);
  mp_M13_AXI_transactor->ARREADY(M13_AXI_arready);
  mp_M13_AXI_transactor->RDATA(M13_AXI_rdata);
  mp_M13_AXI_transactor->RRESP(M13_AXI_rresp);
  mp_M13_AXI_transactor->RVALID(M13_AXI_rvalid);
  mp_M13_AXI_transactor->RREADY(M13_AXI_rready);
  mp_M13_AXI_transactor->CLK(aclk);
  mp_M13_AXI_transactor->RST(aresetn);
  // configure M14_AXI_transactor
    xsc::common_cpp::properties M14_AXI_transactor_param_props;
    M14_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M14_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M14_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M14_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M14_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M14_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M14_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M14_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M14_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M14_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M14_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M14_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M14_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M14_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M14_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M14_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M14_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M14_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M14_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M14_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M14_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M14_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M14_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M14_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M14_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M14_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M14_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M14_AXI_transactor", M14_AXI_transactor_param_props);
  mp_M14_AXI_transactor->AWADDR(M14_AXI_awaddr);
  mp_M14_AXI_transactor->AWPROT(M14_AXI_awprot);
  mp_M14_AXI_transactor->AWVALID(M14_AXI_awvalid);
  mp_M14_AXI_transactor->AWREADY(M14_AXI_awready);
  mp_M14_AXI_transactor->WDATA(M14_AXI_wdata);
  mp_M14_AXI_transactor->WSTRB(M14_AXI_wstrb);
  mp_M14_AXI_transactor->WVALID(M14_AXI_wvalid);
  mp_M14_AXI_transactor->WREADY(M14_AXI_wready);
  mp_M14_AXI_transactor->BRESP(M14_AXI_bresp);
  mp_M14_AXI_transactor->BVALID(M14_AXI_bvalid);
  mp_M14_AXI_transactor->BREADY(M14_AXI_bready);
  mp_M14_AXI_transactor->ARADDR(M14_AXI_araddr);
  mp_M14_AXI_transactor->ARPROT(M14_AXI_arprot);
  mp_M14_AXI_transactor->ARVALID(M14_AXI_arvalid);
  mp_M14_AXI_transactor->ARREADY(M14_AXI_arready);
  mp_M14_AXI_transactor->RDATA(M14_AXI_rdata);
  mp_M14_AXI_transactor->RRESP(M14_AXI_rresp);
  mp_M14_AXI_transactor->RVALID(M14_AXI_rvalid);
  mp_M14_AXI_transactor->RREADY(M14_AXI_rready);
  mp_M14_AXI_transactor->CLK(aclk);
  mp_M14_AXI_transactor->RST(aresetn);
  // configure M15_AXI_transactor
    xsc::common_cpp::properties M15_AXI_transactor_param_props;
    M15_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M15_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M15_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M15_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M15_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M15_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M15_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M15_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M15_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M15_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M15_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M15_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M15_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M15_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M15_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M15_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M15_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M15_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M15_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M15_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M15_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M15_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M15_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M15_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M15_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M15_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M15_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M15_AXI_transactor", M15_AXI_transactor_param_props);
  mp_M15_AXI_transactor->AWADDR(M15_AXI_awaddr);
  mp_M15_AXI_transactor->AWPROT(M15_AXI_awprot);
  mp_M15_AXI_transactor->AWVALID(M15_AXI_awvalid);
  mp_M15_AXI_transactor->AWREADY(M15_AXI_awready);
  mp_M15_AXI_transactor->WDATA(M15_AXI_wdata);
  mp_M15_AXI_transactor->WSTRB(M15_AXI_wstrb);
  mp_M15_AXI_transactor->WVALID(M15_AXI_wvalid);
  mp_M15_AXI_transactor->WREADY(M15_AXI_wready);
  mp_M15_AXI_transactor->BRESP(M15_AXI_bresp);
  mp_M15_AXI_transactor->BVALID(M15_AXI_bvalid);
  mp_M15_AXI_transactor->BREADY(M15_AXI_bready);
  mp_M15_AXI_transactor->ARADDR(M15_AXI_araddr);
  mp_M15_AXI_transactor->ARPROT(M15_AXI_arprot);
  mp_M15_AXI_transactor->ARVALID(M15_AXI_arvalid);
  mp_M15_AXI_transactor->ARREADY(M15_AXI_arready);
  mp_M15_AXI_transactor->RDATA(M15_AXI_rdata);
  mp_M15_AXI_transactor->RRESP(M15_AXI_rresp);
  mp_M15_AXI_transactor->RVALID(M15_AXI_rvalid);
  mp_M15_AXI_transactor->RREADY(M15_AXI_rready);
  mp_M15_AXI_transactor->CLK(aclk);
  mp_M15_AXI_transactor->RST(aresetn);
  // configure M16_AXI_transactor
    xsc::common_cpp::properties M16_AXI_transactor_param_props;
    M16_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M16_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M16_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M16_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M16_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M16_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M16_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M16_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M16_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M16_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M16_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M16_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M16_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M16_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M16_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M16_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M16_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M16_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M16_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M16_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M16_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M16_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M16_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M16_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M16_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M16_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M16_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M16_AXI_transactor", M16_AXI_transactor_param_props);
  mp_M16_AXI_transactor->AWADDR(M16_AXI_awaddr);
  mp_M16_AXI_transactor->AWPROT(M16_AXI_awprot);
  mp_M16_AXI_transactor->AWVALID(M16_AXI_awvalid);
  mp_M16_AXI_transactor->AWREADY(M16_AXI_awready);
  mp_M16_AXI_transactor->WDATA(M16_AXI_wdata);
  mp_M16_AXI_transactor->WSTRB(M16_AXI_wstrb);
  mp_M16_AXI_transactor->WVALID(M16_AXI_wvalid);
  mp_M16_AXI_transactor->WREADY(M16_AXI_wready);
  mp_M16_AXI_transactor->BRESP(M16_AXI_bresp);
  mp_M16_AXI_transactor->BVALID(M16_AXI_bvalid);
  mp_M16_AXI_transactor->BREADY(M16_AXI_bready);
  mp_M16_AXI_transactor->ARADDR(M16_AXI_araddr);
  mp_M16_AXI_transactor->ARPROT(M16_AXI_arprot);
  mp_M16_AXI_transactor->ARVALID(M16_AXI_arvalid);
  mp_M16_AXI_transactor->ARREADY(M16_AXI_arready);
  mp_M16_AXI_transactor->RDATA(M16_AXI_rdata);
  mp_M16_AXI_transactor->RRESP(M16_AXI_rresp);
  mp_M16_AXI_transactor->RVALID(M16_AXI_rvalid);
  mp_M16_AXI_transactor->RREADY(M16_AXI_rready);
  mp_M16_AXI_transactor->CLK(aclk);
  mp_M16_AXI_transactor->RST(aresetn);
  // configure M17_AXI_transactor
    xsc::common_cpp::properties M17_AXI_transactor_param_props;
    M17_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M17_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M17_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M17_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M17_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M17_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M17_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M17_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M17_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M17_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M17_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M17_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M17_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M17_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M17_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M17_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M17_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M17_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M17_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M17_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M17_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M17_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M17_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M17_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M17_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M17_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M17_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M17_AXI_transactor", M17_AXI_transactor_param_props);
  mp_M17_AXI_transactor->AWADDR(M17_AXI_awaddr);
  mp_M17_AXI_transactor->AWPROT(M17_AXI_awprot);
  mp_M17_AXI_transactor->AWVALID(M17_AXI_awvalid);
  mp_M17_AXI_transactor->AWREADY(M17_AXI_awready);
  mp_M17_AXI_transactor->WDATA(M17_AXI_wdata);
  mp_M17_AXI_transactor->WSTRB(M17_AXI_wstrb);
  mp_M17_AXI_transactor->WVALID(M17_AXI_wvalid);
  mp_M17_AXI_transactor->WREADY(M17_AXI_wready);
  mp_M17_AXI_transactor->BRESP(M17_AXI_bresp);
  mp_M17_AXI_transactor->BVALID(M17_AXI_bvalid);
  mp_M17_AXI_transactor->BREADY(M17_AXI_bready);
  mp_M17_AXI_transactor->ARADDR(M17_AXI_araddr);
  mp_M17_AXI_transactor->ARPROT(M17_AXI_arprot);
  mp_M17_AXI_transactor->ARVALID(M17_AXI_arvalid);
  mp_M17_AXI_transactor->ARREADY(M17_AXI_arready);
  mp_M17_AXI_transactor->RDATA(M17_AXI_rdata);
  mp_M17_AXI_transactor->RRESP(M17_AXI_rresp);
  mp_M17_AXI_transactor->RVALID(M17_AXI_rvalid);
  mp_M17_AXI_transactor->RREADY(M17_AXI_rready);
  mp_M17_AXI_transactor->CLK(aclk);
  mp_M17_AXI_transactor->RST(aresetn);
  // configure M18_AXI_transactor
    xsc::common_cpp::properties M18_AXI_transactor_param_props;
    M18_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M18_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M18_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M18_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M18_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M18_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M18_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M18_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M18_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M18_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M18_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M18_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M18_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M18_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M18_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M18_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M18_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M18_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M18_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M18_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M18_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M18_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M18_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M18_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M18_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M18_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M18_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M18_AXI_transactor", M18_AXI_transactor_param_props);
  mp_M18_AXI_transactor->AWADDR(M18_AXI_awaddr);
  mp_M18_AXI_transactor->AWPROT(M18_AXI_awprot);
  mp_M18_AXI_transactor->AWVALID(M18_AXI_awvalid);
  mp_M18_AXI_transactor->AWREADY(M18_AXI_awready);
  mp_M18_AXI_transactor->WDATA(M18_AXI_wdata);
  mp_M18_AXI_transactor->WSTRB(M18_AXI_wstrb);
  mp_M18_AXI_transactor->WVALID(M18_AXI_wvalid);
  mp_M18_AXI_transactor->WREADY(M18_AXI_wready);
  mp_M18_AXI_transactor->BRESP(M18_AXI_bresp);
  mp_M18_AXI_transactor->BVALID(M18_AXI_bvalid);
  mp_M18_AXI_transactor->BREADY(M18_AXI_bready);
  mp_M18_AXI_transactor->ARADDR(M18_AXI_araddr);
  mp_M18_AXI_transactor->ARPROT(M18_AXI_arprot);
  mp_M18_AXI_transactor->ARVALID(M18_AXI_arvalid);
  mp_M18_AXI_transactor->ARREADY(M18_AXI_arready);
  mp_M18_AXI_transactor->RDATA(M18_AXI_rdata);
  mp_M18_AXI_transactor->RRESP(M18_AXI_rresp);
  mp_M18_AXI_transactor->RVALID(M18_AXI_rvalid);
  mp_M18_AXI_transactor->RREADY(M18_AXI_rready);
  mp_M18_AXI_transactor->CLK(aclk);
  mp_M18_AXI_transactor->RST(aresetn);
  // configure M19_AXI_transactor
    xsc::common_cpp::properties M19_AXI_transactor_param_props;
    M19_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M19_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M19_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M19_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M19_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M19_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M19_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M19_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M19_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M19_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M19_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M19_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M19_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M19_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M19_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M19_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M19_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M19_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M19_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M19_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M19_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M19_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M19_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M19_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M19_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M19_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M19_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M19_AXI_transactor", M19_AXI_transactor_param_props);
  mp_M19_AXI_transactor->AWADDR(M19_AXI_awaddr);
  mp_M19_AXI_transactor->AWPROT(M19_AXI_awprot);
  mp_M19_AXI_transactor->AWVALID(M19_AXI_awvalid);
  mp_M19_AXI_transactor->AWREADY(M19_AXI_awready);
  mp_M19_AXI_transactor->WDATA(M19_AXI_wdata);
  mp_M19_AXI_transactor->WSTRB(M19_AXI_wstrb);
  mp_M19_AXI_transactor->WVALID(M19_AXI_wvalid);
  mp_M19_AXI_transactor->WREADY(M19_AXI_wready);
  mp_M19_AXI_transactor->BRESP(M19_AXI_bresp);
  mp_M19_AXI_transactor->BVALID(M19_AXI_bvalid);
  mp_M19_AXI_transactor->BREADY(M19_AXI_bready);
  mp_M19_AXI_transactor->ARADDR(M19_AXI_araddr);
  mp_M19_AXI_transactor->ARPROT(M19_AXI_arprot);
  mp_M19_AXI_transactor->ARVALID(M19_AXI_arvalid);
  mp_M19_AXI_transactor->ARREADY(M19_AXI_arready);
  mp_M19_AXI_transactor->RDATA(M19_AXI_rdata);
  mp_M19_AXI_transactor->RRESP(M19_AXI_rresp);
  mp_M19_AXI_transactor->RVALID(M19_AXI_rvalid);
  mp_M19_AXI_transactor->RREADY(M19_AXI_rready);
  mp_M19_AXI_transactor->CLK(aclk);
  mp_M19_AXI_transactor->RST(aresetn);
  // configure M20_AXI_transactor
    xsc::common_cpp::properties M20_AXI_transactor_param_props;
    M20_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M20_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M20_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M20_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M20_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M20_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M20_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M20_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M20_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M20_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M20_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M20_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M20_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M20_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M20_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M20_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M20_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M20_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M20_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M20_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M20_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M20_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M20_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M20_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M20_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M20_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M20_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M20_AXI_transactor", M20_AXI_transactor_param_props);
  mp_M20_AXI_transactor->AWADDR(M20_AXI_awaddr);
  mp_M20_AXI_transactor->AWPROT(M20_AXI_awprot);
  mp_M20_AXI_transactor->AWVALID(M20_AXI_awvalid);
  mp_M20_AXI_transactor->AWREADY(M20_AXI_awready);
  mp_M20_AXI_transactor->WDATA(M20_AXI_wdata);
  mp_M20_AXI_transactor->WSTRB(M20_AXI_wstrb);
  mp_M20_AXI_transactor->WVALID(M20_AXI_wvalid);
  mp_M20_AXI_transactor->WREADY(M20_AXI_wready);
  mp_M20_AXI_transactor->BRESP(M20_AXI_bresp);
  mp_M20_AXI_transactor->BVALID(M20_AXI_bvalid);
  mp_M20_AXI_transactor->BREADY(M20_AXI_bready);
  mp_M20_AXI_transactor->ARADDR(M20_AXI_araddr);
  mp_M20_AXI_transactor->ARPROT(M20_AXI_arprot);
  mp_M20_AXI_transactor->ARVALID(M20_AXI_arvalid);
  mp_M20_AXI_transactor->ARREADY(M20_AXI_arready);
  mp_M20_AXI_transactor->RDATA(M20_AXI_rdata);
  mp_M20_AXI_transactor->RRESP(M20_AXI_rresp);
  mp_M20_AXI_transactor->RVALID(M20_AXI_rvalid);
  mp_M20_AXI_transactor->RREADY(M20_AXI_rready);
  mp_M20_AXI_transactor->CLK(aclk);
  mp_M20_AXI_transactor->RST(aresetn);
  // configure M21_AXI_transactor
    xsc::common_cpp::properties M21_AXI_transactor_param_props;
    M21_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M21_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M21_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M21_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M21_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M21_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M21_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M21_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M21_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M21_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M21_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M21_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M21_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M21_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M21_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M21_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M21_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M21_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M21_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M21_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M21_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M21_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M21_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M21_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M21_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M21_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M21_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M21_AXI_transactor", M21_AXI_transactor_param_props);
  mp_M21_AXI_transactor->AWADDR(M21_AXI_awaddr);
  mp_M21_AXI_transactor->AWPROT(M21_AXI_awprot);
  mp_M21_AXI_transactor->AWVALID(M21_AXI_awvalid);
  mp_M21_AXI_transactor->AWREADY(M21_AXI_awready);
  mp_M21_AXI_transactor->WDATA(M21_AXI_wdata);
  mp_M21_AXI_transactor->WSTRB(M21_AXI_wstrb);
  mp_M21_AXI_transactor->WVALID(M21_AXI_wvalid);
  mp_M21_AXI_transactor->WREADY(M21_AXI_wready);
  mp_M21_AXI_transactor->BRESP(M21_AXI_bresp);
  mp_M21_AXI_transactor->BVALID(M21_AXI_bvalid);
  mp_M21_AXI_transactor->BREADY(M21_AXI_bready);
  mp_M21_AXI_transactor->ARADDR(M21_AXI_araddr);
  mp_M21_AXI_transactor->ARPROT(M21_AXI_arprot);
  mp_M21_AXI_transactor->ARVALID(M21_AXI_arvalid);
  mp_M21_AXI_transactor->ARREADY(M21_AXI_arready);
  mp_M21_AXI_transactor->RDATA(M21_AXI_rdata);
  mp_M21_AXI_transactor->RRESP(M21_AXI_rresp);
  mp_M21_AXI_transactor->RVALID(M21_AXI_rvalid);
  mp_M21_AXI_transactor->RREADY(M21_AXI_rready);
  mp_M21_AXI_transactor->CLK(aclk);
  mp_M21_AXI_transactor->RST(aresetn);
  // configure M22_AXI_transactor
    xsc::common_cpp::properties M22_AXI_transactor_param_props;
    M22_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M22_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M22_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M22_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M22_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M22_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M22_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M22_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M22_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M22_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M22_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M22_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M22_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M22_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M22_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M22_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M22_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M22_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M22_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M22_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M22_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M22_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M22_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M22_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M22_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M22_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M22_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M22_AXI_transactor", M22_AXI_transactor_param_props);
  mp_M22_AXI_transactor->AWADDR(M22_AXI_awaddr);
  mp_M22_AXI_transactor->AWPROT(M22_AXI_awprot);
  mp_M22_AXI_transactor->AWVALID(M22_AXI_awvalid);
  mp_M22_AXI_transactor->AWREADY(M22_AXI_awready);
  mp_M22_AXI_transactor->WDATA(M22_AXI_wdata);
  mp_M22_AXI_transactor->WSTRB(M22_AXI_wstrb);
  mp_M22_AXI_transactor->WVALID(M22_AXI_wvalid);
  mp_M22_AXI_transactor->WREADY(M22_AXI_wready);
  mp_M22_AXI_transactor->BRESP(M22_AXI_bresp);
  mp_M22_AXI_transactor->BVALID(M22_AXI_bvalid);
  mp_M22_AXI_transactor->BREADY(M22_AXI_bready);
  mp_M22_AXI_transactor->ARADDR(M22_AXI_araddr);
  mp_M22_AXI_transactor->ARPROT(M22_AXI_arprot);
  mp_M22_AXI_transactor->ARVALID(M22_AXI_arvalid);
  mp_M22_AXI_transactor->ARREADY(M22_AXI_arready);
  mp_M22_AXI_transactor->RDATA(M22_AXI_rdata);
  mp_M22_AXI_transactor->RRESP(M22_AXI_rresp);
  mp_M22_AXI_transactor->RVALID(M22_AXI_rvalid);
  mp_M22_AXI_transactor->RREADY(M22_AXI_rready);
  mp_M22_AXI_transactor->CLK(aclk);
  mp_M22_AXI_transactor->RST(aresetn);
  // configure M23_AXI_transactor
    xsc::common_cpp::properties M23_AXI_transactor_param_props;
    M23_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M23_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M23_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M23_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M23_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M23_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M23_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M23_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M23_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M23_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M23_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M23_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M23_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M23_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M23_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M23_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M23_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M23_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M23_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M23_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M23_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M23_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M23_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M23_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M23_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M23_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M23_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M23_AXI_transactor", M23_AXI_transactor_param_props);
  mp_M23_AXI_transactor->AWADDR(M23_AXI_awaddr);
  mp_M23_AXI_transactor->AWPROT(M23_AXI_awprot);
  mp_M23_AXI_transactor->AWVALID(M23_AXI_awvalid);
  mp_M23_AXI_transactor->AWREADY(M23_AXI_awready);
  mp_M23_AXI_transactor->WDATA(M23_AXI_wdata);
  mp_M23_AXI_transactor->WSTRB(M23_AXI_wstrb);
  mp_M23_AXI_transactor->WVALID(M23_AXI_wvalid);
  mp_M23_AXI_transactor->WREADY(M23_AXI_wready);
  mp_M23_AXI_transactor->BRESP(M23_AXI_bresp);
  mp_M23_AXI_transactor->BVALID(M23_AXI_bvalid);
  mp_M23_AXI_transactor->BREADY(M23_AXI_bready);
  mp_M23_AXI_transactor->ARADDR(M23_AXI_araddr);
  mp_M23_AXI_transactor->ARPROT(M23_AXI_arprot);
  mp_M23_AXI_transactor->ARVALID(M23_AXI_arvalid);
  mp_M23_AXI_transactor->ARREADY(M23_AXI_arready);
  mp_M23_AXI_transactor->RDATA(M23_AXI_rdata);
  mp_M23_AXI_transactor->RRESP(M23_AXI_rresp);
  mp_M23_AXI_transactor->RVALID(M23_AXI_rvalid);
  mp_M23_AXI_transactor->RREADY(M23_AXI_rready);
  mp_M23_AXI_transactor->CLK(aclk);
  mp_M23_AXI_transactor->RST(aresetn);
  // configure M24_AXI_transactor
    xsc::common_cpp::properties M24_AXI_transactor_param_props;
    M24_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M24_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M24_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M24_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M24_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M24_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M24_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M24_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M24_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M24_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M24_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M24_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M24_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M24_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M24_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M24_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M24_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M24_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M24_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M24_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M24_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M24_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M24_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M24_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M24_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M24_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M24_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M24_AXI_transactor", M24_AXI_transactor_param_props);
  mp_M24_AXI_transactor->AWADDR(M24_AXI_awaddr);
  mp_M24_AXI_transactor->AWPROT(M24_AXI_awprot);
  mp_M24_AXI_transactor->AWVALID(M24_AXI_awvalid);
  mp_M24_AXI_transactor->AWREADY(M24_AXI_awready);
  mp_M24_AXI_transactor->WDATA(M24_AXI_wdata);
  mp_M24_AXI_transactor->WSTRB(M24_AXI_wstrb);
  mp_M24_AXI_transactor->WVALID(M24_AXI_wvalid);
  mp_M24_AXI_transactor->WREADY(M24_AXI_wready);
  mp_M24_AXI_transactor->BRESP(M24_AXI_bresp);
  mp_M24_AXI_transactor->BVALID(M24_AXI_bvalid);
  mp_M24_AXI_transactor->BREADY(M24_AXI_bready);
  mp_M24_AXI_transactor->ARADDR(M24_AXI_araddr);
  mp_M24_AXI_transactor->ARPROT(M24_AXI_arprot);
  mp_M24_AXI_transactor->ARVALID(M24_AXI_arvalid);
  mp_M24_AXI_transactor->ARREADY(M24_AXI_arready);
  mp_M24_AXI_transactor->RDATA(M24_AXI_rdata);
  mp_M24_AXI_transactor->RRESP(M24_AXI_rresp);
  mp_M24_AXI_transactor->RVALID(M24_AXI_rvalid);
  mp_M24_AXI_transactor->RREADY(M24_AXI_rready);
  mp_M24_AXI_transactor->CLK(aclk);
  mp_M24_AXI_transactor->RST(aresetn);
  // configure M25_AXI_transactor
    xsc::common_cpp::properties M25_AXI_transactor_param_props;
    M25_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M25_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M25_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M25_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M25_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M25_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M25_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M25_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M25_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M25_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M25_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M25_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M25_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M25_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M25_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M25_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M25_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M25_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M25_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M25_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M25_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M25_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M25_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M25_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M25_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M25_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M25_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M25_AXI_transactor", M25_AXI_transactor_param_props);
  mp_M25_AXI_transactor->AWADDR(M25_AXI_awaddr);
  mp_M25_AXI_transactor->AWPROT(M25_AXI_awprot);
  mp_M25_AXI_transactor->AWVALID(M25_AXI_awvalid);
  mp_M25_AXI_transactor->AWREADY(M25_AXI_awready);
  mp_M25_AXI_transactor->WDATA(M25_AXI_wdata);
  mp_M25_AXI_transactor->WSTRB(M25_AXI_wstrb);
  mp_M25_AXI_transactor->WVALID(M25_AXI_wvalid);
  mp_M25_AXI_transactor->WREADY(M25_AXI_wready);
  mp_M25_AXI_transactor->BRESP(M25_AXI_bresp);
  mp_M25_AXI_transactor->BVALID(M25_AXI_bvalid);
  mp_M25_AXI_transactor->BREADY(M25_AXI_bready);
  mp_M25_AXI_transactor->ARADDR(M25_AXI_araddr);
  mp_M25_AXI_transactor->ARPROT(M25_AXI_arprot);
  mp_M25_AXI_transactor->ARVALID(M25_AXI_arvalid);
  mp_M25_AXI_transactor->ARREADY(M25_AXI_arready);
  mp_M25_AXI_transactor->RDATA(M25_AXI_rdata);
  mp_M25_AXI_transactor->RRESP(M25_AXI_rresp);
  mp_M25_AXI_transactor->RVALID(M25_AXI_rvalid);
  mp_M25_AXI_transactor->RREADY(M25_AXI_rready);
  mp_M25_AXI_transactor->CLK(aclk);
  mp_M25_AXI_transactor->RST(aresetn);
  // configure M26_AXI_transactor
    xsc::common_cpp::properties M26_AXI_transactor_param_props;
    M26_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M26_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M26_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M26_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M26_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M26_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M26_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M26_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M26_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M26_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M26_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M26_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M26_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M26_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M26_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M26_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M26_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M26_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M26_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M26_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M26_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M26_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M26_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M26_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M26_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M26_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M26_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M26_AXI_transactor", M26_AXI_transactor_param_props);
  mp_M26_AXI_transactor->AWADDR(M26_AXI_awaddr);
  mp_M26_AXI_transactor->AWPROT(M26_AXI_awprot);
  mp_M26_AXI_transactor->AWVALID(M26_AXI_awvalid);
  mp_M26_AXI_transactor->AWREADY(M26_AXI_awready);
  mp_M26_AXI_transactor->WDATA(M26_AXI_wdata);
  mp_M26_AXI_transactor->WSTRB(M26_AXI_wstrb);
  mp_M26_AXI_transactor->WVALID(M26_AXI_wvalid);
  mp_M26_AXI_transactor->WREADY(M26_AXI_wready);
  mp_M26_AXI_transactor->BRESP(M26_AXI_bresp);
  mp_M26_AXI_transactor->BVALID(M26_AXI_bvalid);
  mp_M26_AXI_transactor->BREADY(M26_AXI_bready);
  mp_M26_AXI_transactor->ARADDR(M26_AXI_araddr);
  mp_M26_AXI_transactor->ARPROT(M26_AXI_arprot);
  mp_M26_AXI_transactor->ARVALID(M26_AXI_arvalid);
  mp_M26_AXI_transactor->ARREADY(M26_AXI_arready);
  mp_M26_AXI_transactor->RDATA(M26_AXI_rdata);
  mp_M26_AXI_transactor->RRESP(M26_AXI_rresp);
  mp_M26_AXI_transactor->RVALID(M26_AXI_rvalid);
  mp_M26_AXI_transactor->RREADY(M26_AXI_rready);
  mp_M26_AXI_transactor->CLK(aclk);
  mp_M26_AXI_transactor->RST(aresetn);
  // configure M27_AXI_transactor
    xsc::common_cpp::properties M27_AXI_transactor_param_props;
    M27_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M27_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M27_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M27_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M27_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M27_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M27_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M27_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M27_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M27_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M27_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M27_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M27_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M27_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M27_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M27_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M27_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M27_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M27_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M27_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M27_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M27_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M27_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M27_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M27_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M27_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M27_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M27_AXI_transactor", M27_AXI_transactor_param_props);
  mp_M27_AXI_transactor->AWADDR(M27_AXI_awaddr);
  mp_M27_AXI_transactor->AWPROT(M27_AXI_awprot);
  mp_M27_AXI_transactor->AWVALID(M27_AXI_awvalid);
  mp_M27_AXI_transactor->AWREADY(M27_AXI_awready);
  mp_M27_AXI_transactor->WDATA(M27_AXI_wdata);
  mp_M27_AXI_transactor->WSTRB(M27_AXI_wstrb);
  mp_M27_AXI_transactor->WVALID(M27_AXI_wvalid);
  mp_M27_AXI_transactor->WREADY(M27_AXI_wready);
  mp_M27_AXI_transactor->BRESP(M27_AXI_bresp);
  mp_M27_AXI_transactor->BVALID(M27_AXI_bvalid);
  mp_M27_AXI_transactor->BREADY(M27_AXI_bready);
  mp_M27_AXI_transactor->ARADDR(M27_AXI_araddr);
  mp_M27_AXI_transactor->ARPROT(M27_AXI_arprot);
  mp_M27_AXI_transactor->ARVALID(M27_AXI_arvalid);
  mp_M27_AXI_transactor->ARREADY(M27_AXI_arready);
  mp_M27_AXI_transactor->RDATA(M27_AXI_rdata);
  mp_M27_AXI_transactor->RRESP(M27_AXI_rresp);
  mp_M27_AXI_transactor->RVALID(M27_AXI_rvalid);
  mp_M27_AXI_transactor->RREADY(M27_AXI_rready);
  mp_M27_AXI_transactor->CLK(aclk);
  mp_M27_AXI_transactor->RST(aresetn);
  // configure M28_AXI_transactor
    xsc::common_cpp::properties M28_AXI_transactor_param_props;
    M28_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M28_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M28_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M28_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M28_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M28_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M28_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M28_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M28_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M28_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M28_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M28_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M28_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M28_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M28_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M28_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M28_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M28_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M28_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M28_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M28_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M28_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M28_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M28_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M28_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M28_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M28_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M28_AXI_transactor", M28_AXI_transactor_param_props);
  mp_M28_AXI_transactor->AWADDR(M28_AXI_awaddr);
  mp_M28_AXI_transactor->AWPROT(M28_AXI_awprot);
  mp_M28_AXI_transactor->AWVALID(M28_AXI_awvalid);
  mp_M28_AXI_transactor->AWREADY(M28_AXI_awready);
  mp_M28_AXI_transactor->WDATA(M28_AXI_wdata);
  mp_M28_AXI_transactor->WSTRB(M28_AXI_wstrb);
  mp_M28_AXI_transactor->WVALID(M28_AXI_wvalid);
  mp_M28_AXI_transactor->WREADY(M28_AXI_wready);
  mp_M28_AXI_transactor->BRESP(M28_AXI_bresp);
  mp_M28_AXI_transactor->BVALID(M28_AXI_bvalid);
  mp_M28_AXI_transactor->BREADY(M28_AXI_bready);
  mp_M28_AXI_transactor->ARADDR(M28_AXI_araddr);
  mp_M28_AXI_transactor->ARPROT(M28_AXI_arprot);
  mp_M28_AXI_transactor->ARVALID(M28_AXI_arvalid);
  mp_M28_AXI_transactor->ARREADY(M28_AXI_arready);
  mp_M28_AXI_transactor->RDATA(M28_AXI_rdata);
  mp_M28_AXI_transactor->RRESP(M28_AXI_rresp);
  mp_M28_AXI_transactor->RVALID(M28_AXI_rvalid);
  mp_M28_AXI_transactor->RREADY(M28_AXI_rready);
  mp_M28_AXI_transactor->CLK(aclk);
  mp_M28_AXI_transactor->RST(aresetn);
  // configure M29_AXI_transactor
    xsc::common_cpp::properties M29_AXI_transactor_param_props;
    M29_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M29_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M29_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M29_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M29_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M29_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M29_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M29_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M29_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M29_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M29_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M29_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M29_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M29_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M29_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M29_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M29_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M29_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M29_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M29_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M29_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M29_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M29_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M29_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M29_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M29_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M29_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M29_AXI_transactor", M29_AXI_transactor_param_props);
  mp_M29_AXI_transactor->AWADDR(M29_AXI_awaddr);
  mp_M29_AXI_transactor->AWPROT(M29_AXI_awprot);
  mp_M29_AXI_transactor->AWVALID(M29_AXI_awvalid);
  mp_M29_AXI_transactor->AWREADY(M29_AXI_awready);
  mp_M29_AXI_transactor->WDATA(M29_AXI_wdata);
  mp_M29_AXI_transactor->WSTRB(M29_AXI_wstrb);
  mp_M29_AXI_transactor->WVALID(M29_AXI_wvalid);
  mp_M29_AXI_transactor->WREADY(M29_AXI_wready);
  mp_M29_AXI_transactor->BRESP(M29_AXI_bresp);
  mp_M29_AXI_transactor->BVALID(M29_AXI_bvalid);
  mp_M29_AXI_transactor->BREADY(M29_AXI_bready);
  mp_M29_AXI_transactor->ARADDR(M29_AXI_araddr);
  mp_M29_AXI_transactor->ARPROT(M29_AXI_arprot);
  mp_M29_AXI_transactor->ARVALID(M29_AXI_arvalid);
  mp_M29_AXI_transactor->ARREADY(M29_AXI_arready);
  mp_M29_AXI_transactor->RDATA(M29_AXI_rdata);
  mp_M29_AXI_transactor->RRESP(M29_AXI_rresp);
  mp_M29_AXI_transactor->RVALID(M29_AXI_rvalid);
  mp_M29_AXI_transactor->RREADY(M29_AXI_rready);
  mp_M29_AXI_transactor->CLK(aclk);
  mp_M29_AXI_transactor->RST(aresetn);
  // configure M30_AXI_transactor
    xsc::common_cpp::properties M30_AXI_transactor_param_props;
    M30_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M30_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M30_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M30_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M30_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M30_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M30_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M30_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M30_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M30_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M30_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M30_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M30_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M30_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M30_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M30_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M30_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M30_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M30_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M30_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M30_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M30_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M30_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M30_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M30_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M30_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M30_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M30_AXI_transactor", M30_AXI_transactor_param_props);
  mp_M30_AXI_transactor->AWADDR(M30_AXI_awaddr);
  mp_M30_AXI_transactor->AWPROT(M30_AXI_awprot);
  mp_M30_AXI_transactor->AWVALID(M30_AXI_awvalid);
  mp_M30_AXI_transactor->AWREADY(M30_AXI_awready);
  mp_M30_AXI_transactor->WDATA(M30_AXI_wdata);
  mp_M30_AXI_transactor->WSTRB(M30_AXI_wstrb);
  mp_M30_AXI_transactor->WVALID(M30_AXI_wvalid);
  mp_M30_AXI_transactor->WREADY(M30_AXI_wready);
  mp_M30_AXI_transactor->BRESP(M30_AXI_bresp);
  mp_M30_AXI_transactor->BVALID(M30_AXI_bvalid);
  mp_M30_AXI_transactor->BREADY(M30_AXI_bready);
  mp_M30_AXI_transactor->ARADDR(M30_AXI_araddr);
  mp_M30_AXI_transactor->ARPROT(M30_AXI_arprot);
  mp_M30_AXI_transactor->ARVALID(M30_AXI_arvalid);
  mp_M30_AXI_transactor->ARREADY(M30_AXI_arready);
  mp_M30_AXI_transactor->RDATA(M30_AXI_rdata);
  mp_M30_AXI_transactor->RRESP(M30_AXI_rresp);
  mp_M30_AXI_transactor->RVALID(M30_AXI_rvalid);
  mp_M30_AXI_transactor->RREADY(M30_AXI_rready);
  mp_M30_AXI_transactor->CLK(aclk);
  mp_M30_AXI_transactor->RST(aresetn);
  // configure M31_AXI_transactor
    xsc::common_cpp::properties M31_AXI_transactor_param_props;
    M31_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M31_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M31_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M31_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M31_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M31_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M31_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M31_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M31_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M31_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M31_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M31_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M31_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M31_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M31_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M31_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M31_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M31_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M31_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M31_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M31_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M31_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M31_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M31_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M31_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M31_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M31_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M31_AXI_transactor", M31_AXI_transactor_param_props);
  mp_M31_AXI_transactor->AWADDR(M31_AXI_awaddr);
  mp_M31_AXI_transactor->AWPROT(M31_AXI_awprot);
  mp_M31_AXI_transactor->AWVALID(M31_AXI_awvalid);
  mp_M31_AXI_transactor->AWREADY(M31_AXI_awready);
  mp_M31_AXI_transactor->WDATA(M31_AXI_wdata);
  mp_M31_AXI_transactor->WSTRB(M31_AXI_wstrb);
  mp_M31_AXI_transactor->WVALID(M31_AXI_wvalid);
  mp_M31_AXI_transactor->WREADY(M31_AXI_wready);
  mp_M31_AXI_transactor->BRESP(M31_AXI_bresp);
  mp_M31_AXI_transactor->BVALID(M31_AXI_bvalid);
  mp_M31_AXI_transactor->BREADY(M31_AXI_bready);
  mp_M31_AXI_transactor->ARADDR(M31_AXI_araddr);
  mp_M31_AXI_transactor->ARPROT(M31_AXI_arprot);
  mp_M31_AXI_transactor->ARVALID(M31_AXI_arvalid);
  mp_M31_AXI_transactor->ARREADY(M31_AXI_arready);
  mp_M31_AXI_transactor->RDATA(M31_AXI_rdata);
  mp_M31_AXI_transactor->RRESP(M31_AXI_rresp);
  mp_M31_AXI_transactor->RVALID(M31_AXI_rvalid);
  mp_M31_AXI_transactor->RREADY(M31_AXI_rready);
  mp_M31_AXI_transactor->CLK(aclk);
  mp_M31_AXI_transactor->RST(aresetn);
  // configure M32_AXI_transactor
    xsc::common_cpp::properties M32_AXI_transactor_param_props;
    M32_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M32_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M32_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M32_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M32_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M32_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M32_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M32_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M32_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M32_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M32_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M32_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M32_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M32_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M32_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M32_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M32_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M32_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M32_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M32_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M32_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M32_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M32_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M32_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M32_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M32_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M32_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M32_AXI_transactor", M32_AXI_transactor_param_props);
  mp_M32_AXI_transactor->AWADDR(M32_AXI_awaddr);
  mp_M32_AXI_transactor->AWPROT(M32_AXI_awprot);
  mp_M32_AXI_transactor->AWVALID(M32_AXI_awvalid);
  mp_M32_AXI_transactor->AWREADY(M32_AXI_awready);
  mp_M32_AXI_transactor->WDATA(M32_AXI_wdata);
  mp_M32_AXI_transactor->WSTRB(M32_AXI_wstrb);
  mp_M32_AXI_transactor->WVALID(M32_AXI_wvalid);
  mp_M32_AXI_transactor->WREADY(M32_AXI_wready);
  mp_M32_AXI_transactor->BRESP(M32_AXI_bresp);
  mp_M32_AXI_transactor->BVALID(M32_AXI_bvalid);
  mp_M32_AXI_transactor->BREADY(M32_AXI_bready);
  mp_M32_AXI_transactor->ARADDR(M32_AXI_araddr);
  mp_M32_AXI_transactor->ARPROT(M32_AXI_arprot);
  mp_M32_AXI_transactor->ARVALID(M32_AXI_arvalid);
  mp_M32_AXI_transactor->ARREADY(M32_AXI_arready);
  mp_M32_AXI_transactor->RDATA(M32_AXI_rdata);
  mp_M32_AXI_transactor->RRESP(M32_AXI_rresp);
  mp_M32_AXI_transactor->RVALID(M32_AXI_rvalid);
  mp_M32_AXI_transactor->RREADY(M32_AXI_rready);
  mp_M32_AXI_transactor->CLK(aclk);
  mp_M32_AXI_transactor->RST(aresetn);
  // configure M33_AXI_transactor
    xsc::common_cpp::properties M33_AXI_transactor_param_props;
    M33_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M33_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M33_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M33_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M33_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M33_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M33_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M33_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M33_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M33_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M33_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M33_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M33_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M33_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M33_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M33_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M33_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M33_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M33_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M33_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M33_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M33_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M33_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M33_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M33_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M33_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M33_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M33_AXI_transactor", M33_AXI_transactor_param_props);
  mp_M33_AXI_transactor->AWADDR(M33_AXI_awaddr);
  mp_M33_AXI_transactor->AWPROT(M33_AXI_awprot);
  mp_M33_AXI_transactor->AWVALID(M33_AXI_awvalid);
  mp_M33_AXI_transactor->AWREADY(M33_AXI_awready);
  mp_M33_AXI_transactor->WDATA(M33_AXI_wdata);
  mp_M33_AXI_transactor->WSTRB(M33_AXI_wstrb);
  mp_M33_AXI_transactor->WVALID(M33_AXI_wvalid);
  mp_M33_AXI_transactor->WREADY(M33_AXI_wready);
  mp_M33_AXI_transactor->BRESP(M33_AXI_bresp);
  mp_M33_AXI_transactor->BVALID(M33_AXI_bvalid);
  mp_M33_AXI_transactor->BREADY(M33_AXI_bready);
  mp_M33_AXI_transactor->ARADDR(M33_AXI_araddr);
  mp_M33_AXI_transactor->ARPROT(M33_AXI_arprot);
  mp_M33_AXI_transactor->ARVALID(M33_AXI_arvalid);
  mp_M33_AXI_transactor->ARREADY(M33_AXI_arready);
  mp_M33_AXI_transactor->RDATA(M33_AXI_rdata);
  mp_M33_AXI_transactor->RRESP(M33_AXI_rresp);
  mp_M33_AXI_transactor->RVALID(M33_AXI_rvalid);
  mp_M33_AXI_transactor->RREADY(M33_AXI_rready);
  mp_M33_AXI_transactor->CLK(aclk);
  mp_M33_AXI_transactor->RST(aresetn);
  // configure M34_AXI_transactor
    xsc::common_cpp::properties M34_AXI_transactor_param_props;
    M34_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M34_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M34_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M34_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M34_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M34_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M34_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M34_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M34_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M34_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M34_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M34_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M34_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M34_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M34_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M34_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M34_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M34_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M34_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M34_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M34_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M34_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M34_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M34_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M34_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M34_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M34_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M34_AXI_transactor", M34_AXI_transactor_param_props);
  mp_M34_AXI_transactor->AWADDR(M34_AXI_awaddr);
  mp_M34_AXI_transactor->AWPROT(M34_AXI_awprot);
  mp_M34_AXI_transactor->AWVALID(M34_AXI_awvalid);
  mp_M34_AXI_transactor->AWREADY(M34_AXI_awready);
  mp_M34_AXI_transactor->WDATA(M34_AXI_wdata);
  mp_M34_AXI_transactor->WSTRB(M34_AXI_wstrb);
  mp_M34_AXI_transactor->WVALID(M34_AXI_wvalid);
  mp_M34_AXI_transactor->WREADY(M34_AXI_wready);
  mp_M34_AXI_transactor->BRESP(M34_AXI_bresp);
  mp_M34_AXI_transactor->BVALID(M34_AXI_bvalid);
  mp_M34_AXI_transactor->BREADY(M34_AXI_bready);
  mp_M34_AXI_transactor->ARADDR(M34_AXI_araddr);
  mp_M34_AXI_transactor->ARPROT(M34_AXI_arprot);
  mp_M34_AXI_transactor->ARVALID(M34_AXI_arvalid);
  mp_M34_AXI_transactor->ARREADY(M34_AXI_arready);
  mp_M34_AXI_transactor->RDATA(M34_AXI_rdata);
  mp_M34_AXI_transactor->RRESP(M34_AXI_rresp);
  mp_M34_AXI_transactor->RVALID(M34_AXI_rvalid);
  mp_M34_AXI_transactor->RREADY(M34_AXI_rready);
  mp_M34_AXI_transactor->CLK(aclk);
  mp_M34_AXI_transactor->RST(aresetn);
  // configure M35_AXI_transactor
    xsc::common_cpp::properties M35_AXI_transactor_param_props;
    M35_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M35_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M35_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M35_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M35_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M35_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M35_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M35_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M35_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M35_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M35_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M35_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M35_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M35_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M35_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M35_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M35_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M35_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M35_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M35_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M35_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M35_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M35_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M35_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M35_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M35_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M35_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M35_AXI_transactor", M35_AXI_transactor_param_props);
  mp_M35_AXI_transactor->AWADDR(M35_AXI_awaddr);
  mp_M35_AXI_transactor->AWPROT(M35_AXI_awprot);
  mp_M35_AXI_transactor->AWVALID(M35_AXI_awvalid);
  mp_M35_AXI_transactor->AWREADY(M35_AXI_awready);
  mp_M35_AXI_transactor->WDATA(M35_AXI_wdata);
  mp_M35_AXI_transactor->WSTRB(M35_AXI_wstrb);
  mp_M35_AXI_transactor->WVALID(M35_AXI_wvalid);
  mp_M35_AXI_transactor->WREADY(M35_AXI_wready);
  mp_M35_AXI_transactor->BRESP(M35_AXI_bresp);
  mp_M35_AXI_transactor->BVALID(M35_AXI_bvalid);
  mp_M35_AXI_transactor->BREADY(M35_AXI_bready);
  mp_M35_AXI_transactor->ARADDR(M35_AXI_araddr);
  mp_M35_AXI_transactor->ARPROT(M35_AXI_arprot);
  mp_M35_AXI_transactor->ARVALID(M35_AXI_arvalid);
  mp_M35_AXI_transactor->ARREADY(M35_AXI_arready);
  mp_M35_AXI_transactor->RDATA(M35_AXI_rdata);
  mp_M35_AXI_transactor->RRESP(M35_AXI_rresp);
  mp_M35_AXI_transactor->RVALID(M35_AXI_rvalid);
  mp_M35_AXI_transactor->RREADY(M35_AXI_rready);
  mp_M35_AXI_transactor->CLK(aclk);
  mp_M35_AXI_transactor->RST(aresetn);
  // configure M36_AXI_transactor
    xsc::common_cpp::properties M36_AXI_transactor_param_props;
    M36_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M36_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M36_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M36_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M36_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M36_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M36_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M36_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M36_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M36_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M36_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M36_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M36_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M36_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M36_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M36_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M36_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M36_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M36_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M36_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M36_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M36_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M36_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M36_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M36_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M36_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M36_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M36_AXI_transactor", M36_AXI_transactor_param_props);
  mp_M36_AXI_transactor->AWADDR(M36_AXI_awaddr);
  mp_M36_AXI_transactor->AWPROT(M36_AXI_awprot);
  mp_M36_AXI_transactor->AWVALID(M36_AXI_awvalid);
  mp_M36_AXI_transactor->AWREADY(M36_AXI_awready);
  mp_M36_AXI_transactor->WDATA(M36_AXI_wdata);
  mp_M36_AXI_transactor->WSTRB(M36_AXI_wstrb);
  mp_M36_AXI_transactor->WVALID(M36_AXI_wvalid);
  mp_M36_AXI_transactor->WREADY(M36_AXI_wready);
  mp_M36_AXI_transactor->BRESP(M36_AXI_bresp);
  mp_M36_AXI_transactor->BVALID(M36_AXI_bvalid);
  mp_M36_AXI_transactor->BREADY(M36_AXI_bready);
  mp_M36_AXI_transactor->ARADDR(M36_AXI_araddr);
  mp_M36_AXI_transactor->ARPROT(M36_AXI_arprot);
  mp_M36_AXI_transactor->ARVALID(M36_AXI_arvalid);
  mp_M36_AXI_transactor->ARREADY(M36_AXI_arready);
  mp_M36_AXI_transactor->RDATA(M36_AXI_rdata);
  mp_M36_AXI_transactor->RRESP(M36_AXI_rresp);
  mp_M36_AXI_transactor->RVALID(M36_AXI_rvalid);
  mp_M36_AXI_transactor->RREADY(M36_AXI_rready);
  mp_M36_AXI_transactor->CLK(aclk);
  mp_M36_AXI_transactor->RST(aresetn);
  // configure M37_AXI_transactor
    xsc::common_cpp::properties M37_AXI_transactor_param_props;
    M37_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M37_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M37_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M37_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M37_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M37_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M37_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M37_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M37_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M37_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M37_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M37_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M37_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M37_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M37_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M37_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M37_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M37_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M37_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M37_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M37_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M37_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M37_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M37_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M37_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M37_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M37_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M37_AXI_transactor", M37_AXI_transactor_param_props);
  mp_M37_AXI_transactor->AWADDR(M37_AXI_awaddr);
  mp_M37_AXI_transactor->AWPROT(M37_AXI_awprot);
  mp_M37_AXI_transactor->AWVALID(M37_AXI_awvalid);
  mp_M37_AXI_transactor->AWREADY(M37_AXI_awready);
  mp_M37_AXI_transactor->WDATA(M37_AXI_wdata);
  mp_M37_AXI_transactor->WSTRB(M37_AXI_wstrb);
  mp_M37_AXI_transactor->WVALID(M37_AXI_wvalid);
  mp_M37_AXI_transactor->WREADY(M37_AXI_wready);
  mp_M37_AXI_transactor->BRESP(M37_AXI_bresp);
  mp_M37_AXI_transactor->BVALID(M37_AXI_bvalid);
  mp_M37_AXI_transactor->BREADY(M37_AXI_bready);
  mp_M37_AXI_transactor->ARADDR(M37_AXI_araddr);
  mp_M37_AXI_transactor->ARPROT(M37_AXI_arprot);
  mp_M37_AXI_transactor->ARVALID(M37_AXI_arvalid);
  mp_M37_AXI_transactor->ARREADY(M37_AXI_arready);
  mp_M37_AXI_transactor->RDATA(M37_AXI_rdata);
  mp_M37_AXI_transactor->RRESP(M37_AXI_rresp);
  mp_M37_AXI_transactor->RVALID(M37_AXI_rvalid);
  mp_M37_AXI_transactor->RREADY(M37_AXI_rready);
  mp_M37_AXI_transactor->CLK(aclk);
  mp_M37_AXI_transactor->RST(aresetn);
  // configure M38_AXI_transactor
    xsc::common_cpp::properties M38_AXI_transactor_param_props;
    M38_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M38_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M38_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M38_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M38_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M38_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M38_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M38_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M38_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M38_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M38_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M38_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M38_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M38_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M38_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M38_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M38_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M38_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M38_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M38_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M38_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M38_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M38_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M38_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M38_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M38_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M38_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M38_AXI_transactor", M38_AXI_transactor_param_props);
  mp_M38_AXI_transactor->AWADDR(M38_AXI_awaddr);
  mp_M38_AXI_transactor->AWPROT(M38_AXI_awprot);
  mp_M38_AXI_transactor->AWVALID(M38_AXI_awvalid);
  mp_M38_AXI_transactor->AWREADY(M38_AXI_awready);
  mp_M38_AXI_transactor->WDATA(M38_AXI_wdata);
  mp_M38_AXI_transactor->WSTRB(M38_AXI_wstrb);
  mp_M38_AXI_transactor->WVALID(M38_AXI_wvalid);
  mp_M38_AXI_transactor->WREADY(M38_AXI_wready);
  mp_M38_AXI_transactor->BRESP(M38_AXI_bresp);
  mp_M38_AXI_transactor->BVALID(M38_AXI_bvalid);
  mp_M38_AXI_transactor->BREADY(M38_AXI_bready);
  mp_M38_AXI_transactor->ARADDR(M38_AXI_araddr);
  mp_M38_AXI_transactor->ARPROT(M38_AXI_arprot);
  mp_M38_AXI_transactor->ARVALID(M38_AXI_arvalid);
  mp_M38_AXI_transactor->ARREADY(M38_AXI_arready);
  mp_M38_AXI_transactor->RDATA(M38_AXI_rdata);
  mp_M38_AXI_transactor->RRESP(M38_AXI_rresp);
  mp_M38_AXI_transactor->RVALID(M38_AXI_rvalid);
  mp_M38_AXI_transactor->RREADY(M38_AXI_rready);
  mp_M38_AXI_transactor->CLK(aclk);
  mp_M38_AXI_transactor->RST(aresetn);
  // configure M39_AXI_transactor
    xsc::common_cpp::properties M39_AXI_transactor_param_props;
    M39_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M39_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M39_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M39_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M39_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M39_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M39_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M39_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M39_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M39_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M39_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M39_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M39_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M39_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M39_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M39_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M39_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M39_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M39_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M39_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M39_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M39_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M39_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M39_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M39_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M39_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M39_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M39_AXI_transactor", M39_AXI_transactor_param_props);
  mp_M39_AXI_transactor->AWADDR(M39_AXI_awaddr);
  mp_M39_AXI_transactor->AWPROT(M39_AXI_awprot);
  mp_M39_AXI_transactor->AWVALID(M39_AXI_awvalid);
  mp_M39_AXI_transactor->AWREADY(M39_AXI_awready);
  mp_M39_AXI_transactor->WDATA(M39_AXI_wdata);
  mp_M39_AXI_transactor->WSTRB(M39_AXI_wstrb);
  mp_M39_AXI_transactor->WVALID(M39_AXI_wvalid);
  mp_M39_AXI_transactor->WREADY(M39_AXI_wready);
  mp_M39_AXI_transactor->BRESP(M39_AXI_bresp);
  mp_M39_AXI_transactor->BVALID(M39_AXI_bvalid);
  mp_M39_AXI_transactor->BREADY(M39_AXI_bready);
  mp_M39_AXI_transactor->ARADDR(M39_AXI_araddr);
  mp_M39_AXI_transactor->ARPROT(M39_AXI_arprot);
  mp_M39_AXI_transactor->ARVALID(M39_AXI_arvalid);
  mp_M39_AXI_transactor->ARREADY(M39_AXI_arready);
  mp_M39_AXI_transactor->RDATA(M39_AXI_rdata);
  mp_M39_AXI_transactor->RRESP(M39_AXI_rresp);
  mp_M39_AXI_transactor->RVALID(M39_AXI_rvalid);
  mp_M39_AXI_transactor->RREADY(M39_AXI_rready);
  mp_M39_AXI_transactor->CLK(aclk);
  mp_M39_AXI_transactor->RST(aresetn);
  // configure M40_AXI_transactor
    xsc::common_cpp::properties M40_AXI_transactor_param_props;
    M40_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M40_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M40_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M40_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M40_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M40_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M40_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M40_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M40_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M40_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M40_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M40_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M40_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M40_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M40_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M40_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M40_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M40_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M40_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M40_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M40_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M40_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M40_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M40_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M40_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M40_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M40_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M40_AXI_transactor", M40_AXI_transactor_param_props);
  mp_M40_AXI_transactor->AWADDR(M40_AXI_awaddr);
  mp_M40_AXI_transactor->AWPROT(M40_AXI_awprot);
  mp_M40_AXI_transactor->AWVALID(M40_AXI_awvalid);
  mp_M40_AXI_transactor->AWREADY(M40_AXI_awready);
  mp_M40_AXI_transactor->WDATA(M40_AXI_wdata);
  mp_M40_AXI_transactor->WSTRB(M40_AXI_wstrb);
  mp_M40_AXI_transactor->WVALID(M40_AXI_wvalid);
  mp_M40_AXI_transactor->WREADY(M40_AXI_wready);
  mp_M40_AXI_transactor->BRESP(M40_AXI_bresp);
  mp_M40_AXI_transactor->BVALID(M40_AXI_bvalid);
  mp_M40_AXI_transactor->BREADY(M40_AXI_bready);
  mp_M40_AXI_transactor->ARADDR(M40_AXI_araddr);
  mp_M40_AXI_transactor->ARPROT(M40_AXI_arprot);
  mp_M40_AXI_transactor->ARVALID(M40_AXI_arvalid);
  mp_M40_AXI_transactor->ARREADY(M40_AXI_arready);
  mp_M40_AXI_transactor->RDATA(M40_AXI_rdata);
  mp_M40_AXI_transactor->RRESP(M40_AXI_rresp);
  mp_M40_AXI_transactor->RVALID(M40_AXI_rvalid);
  mp_M40_AXI_transactor->RREADY(M40_AXI_rready);
  mp_M40_AXI_transactor->CLK(aclk);
  mp_M40_AXI_transactor->RST(aresetn);
  // configure M41_AXI_transactor
    xsc::common_cpp::properties M41_AXI_transactor_param_props;
    M41_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M41_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M41_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M41_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M41_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M41_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M41_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M41_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M41_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M41_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M41_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M41_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M41_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M41_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M41_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M41_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M41_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M41_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M41_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M41_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M41_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M41_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M41_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M41_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M41_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M41_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M41_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M41_AXI_transactor", M41_AXI_transactor_param_props);
  mp_M41_AXI_transactor->AWADDR(M41_AXI_awaddr);
  mp_M41_AXI_transactor->AWPROT(M41_AXI_awprot);
  mp_M41_AXI_transactor->AWVALID(M41_AXI_awvalid);
  mp_M41_AXI_transactor->AWREADY(M41_AXI_awready);
  mp_M41_AXI_transactor->WDATA(M41_AXI_wdata);
  mp_M41_AXI_transactor->WSTRB(M41_AXI_wstrb);
  mp_M41_AXI_transactor->WVALID(M41_AXI_wvalid);
  mp_M41_AXI_transactor->WREADY(M41_AXI_wready);
  mp_M41_AXI_transactor->BRESP(M41_AXI_bresp);
  mp_M41_AXI_transactor->BVALID(M41_AXI_bvalid);
  mp_M41_AXI_transactor->BREADY(M41_AXI_bready);
  mp_M41_AXI_transactor->ARADDR(M41_AXI_araddr);
  mp_M41_AXI_transactor->ARPROT(M41_AXI_arprot);
  mp_M41_AXI_transactor->ARVALID(M41_AXI_arvalid);
  mp_M41_AXI_transactor->ARREADY(M41_AXI_arready);
  mp_M41_AXI_transactor->RDATA(M41_AXI_rdata);
  mp_M41_AXI_transactor->RRESP(M41_AXI_rresp);
  mp_M41_AXI_transactor->RVALID(M41_AXI_rvalid);
  mp_M41_AXI_transactor->RREADY(M41_AXI_rready);
  mp_M41_AXI_transactor->CLK(aclk);
  mp_M41_AXI_transactor->RST(aresetn);
  // configure M42_AXI_transactor
    xsc::common_cpp::properties M42_AXI_transactor_param_props;
    M42_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M42_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M42_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M42_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M42_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M42_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M42_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M42_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M42_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M42_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M42_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M42_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M42_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M42_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M42_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M42_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M42_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M42_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M42_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M42_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M42_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M42_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M42_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M42_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M42_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M42_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M42_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M42_AXI_transactor", M42_AXI_transactor_param_props);
  mp_M42_AXI_transactor->AWADDR(M42_AXI_awaddr);
  mp_M42_AXI_transactor->AWPROT(M42_AXI_awprot);
  mp_M42_AXI_transactor->AWVALID(M42_AXI_awvalid);
  mp_M42_AXI_transactor->AWREADY(M42_AXI_awready);
  mp_M42_AXI_transactor->WDATA(M42_AXI_wdata);
  mp_M42_AXI_transactor->WSTRB(M42_AXI_wstrb);
  mp_M42_AXI_transactor->WVALID(M42_AXI_wvalid);
  mp_M42_AXI_transactor->WREADY(M42_AXI_wready);
  mp_M42_AXI_transactor->BRESP(M42_AXI_bresp);
  mp_M42_AXI_transactor->BVALID(M42_AXI_bvalid);
  mp_M42_AXI_transactor->BREADY(M42_AXI_bready);
  mp_M42_AXI_transactor->ARADDR(M42_AXI_araddr);
  mp_M42_AXI_transactor->ARPROT(M42_AXI_arprot);
  mp_M42_AXI_transactor->ARVALID(M42_AXI_arvalid);
  mp_M42_AXI_transactor->ARREADY(M42_AXI_arready);
  mp_M42_AXI_transactor->RDATA(M42_AXI_rdata);
  mp_M42_AXI_transactor->RRESP(M42_AXI_rresp);
  mp_M42_AXI_transactor->RVALID(M42_AXI_rvalid);
  mp_M42_AXI_transactor->RREADY(M42_AXI_rready);
  mp_M42_AXI_transactor->CLK(aclk);
  mp_M42_AXI_transactor->RST(aresetn);
  // configure M43_AXI_transactor
    xsc::common_cpp::properties M43_AXI_transactor_param_props;
    M43_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M43_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M43_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M43_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M43_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M43_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M43_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M43_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M43_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M43_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M43_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M43_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M43_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M43_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M43_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M43_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M43_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M43_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M43_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M43_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M43_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M43_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M43_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M43_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M43_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M43_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M43_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M43_AXI_transactor", M43_AXI_transactor_param_props);
  mp_M43_AXI_transactor->AWADDR(M43_AXI_awaddr);
  mp_M43_AXI_transactor->AWPROT(M43_AXI_awprot);
  mp_M43_AXI_transactor->AWVALID(M43_AXI_awvalid);
  mp_M43_AXI_transactor->AWREADY(M43_AXI_awready);
  mp_M43_AXI_transactor->WDATA(M43_AXI_wdata);
  mp_M43_AXI_transactor->WSTRB(M43_AXI_wstrb);
  mp_M43_AXI_transactor->WVALID(M43_AXI_wvalid);
  mp_M43_AXI_transactor->WREADY(M43_AXI_wready);
  mp_M43_AXI_transactor->BRESP(M43_AXI_bresp);
  mp_M43_AXI_transactor->BVALID(M43_AXI_bvalid);
  mp_M43_AXI_transactor->BREADY(M43_AXI_bready);
  mp_M43_AXI_transactor->ARADDR(M43_AXI_araddr);
  mp_M43_AXI_transactor->ARPROT(M43_AXI_arprot);
  mp_M43_AXI_transactor->ARVALID(M43_AXI_arvalid);
  mp_M43_AXI_transactor->ARREADY(M43_AXI_arready);
  mp_M43_AXI_transactor->RDATA(M43_AXI_rdata);
  mp_M43_AXI_transactor->RRESP(M43_AXI_rresp);
  mp_M43_AXI_transactor->RVALID(M43_AXI_rvalid);
  mp_M43_AXI_transactor->RREADY(M43_AXI_rready);
  mp_M43_AXI_transactor->CLK(aclk);
  mp_M43_AXI_transactor->RST(aresetn);
  // configure M44_AXI_transactor
    xsc::common_cpp::properties M44_AXI_transactor_param_props;
    M44_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M44_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M44_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M44_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M44_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M44_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M44_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M44_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M44_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M44_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M44_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M44_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M44_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M44_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M44_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M44_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M44_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M44_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M44_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M44_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M44_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M44_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M44_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M44_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M44_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M44_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M44_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M44_AXI_transactor", M44_AXI_transactor_param_props);
  mp_M44_AXI_transactor->AWADDR(M44_AXI_awaddr);
  mp_M44_AXI_transactor->AWPROT(M44_AXI_awprot);
  mp_M44_AXI_transactor->AWVALID(M44_AXI_awvalid);
  mp_M44_AXI_transactor->AWREADY(M44_AXI_awready);
  mp_M44_AXI_transactor->WDATA(M44_AXI_wdata);
  mp_M44_AXI_transactor->WSTRB(M44_AXI_wstrb);
  mp_M44_AXI_transactor->WVALID(M44_AXI_wvalid);
  mp_M44_AXI_transactor->WREADY(M44_AXI_wready);
  mp_M44_AXI_transactor->BRESP(M44_AXI_bresp);
  mp_M44_AXI_transactor->BVALID(M44_AXI_bvalid);
  mp_M44_AXI_transactor->BREADY(M44_AXI_bready);
  mp_M44_AXI_transactor->ARADDR(M44_AXI_araddr);
  mp_M44_AXI_transactor->ARPROT(M44_AXI_arprot);
  mp_M44_AXI_transactor->ARVALID(M44_AXI_arvalid);
  mp_M44_AXI_transactor->ARREADY(M44_AXI_arready);
  mp_M44_AXI_transactor->RDATA(M44_AXI_rdata);
  mp_M44_AXI_transactor->RRESP(M44_AXI_rresp);
  mp_M44_AXI_transactor->RVALID(M44_AXI_rvalid);
  mp_M44_AXI_transactor->RREADY(M44_AXI_rready);
  mp_M44_AXI_transactor->CLK(aclk);
  mp_M44_AXI_transactor->RST(aresetn);
  // configure M45_AXI_transactor
    xsc::common_cpp::properties M45_AXI_transactor_param_props;
    M45_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M45_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M45_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M45_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M45_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M45_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M45_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M45_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M45_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M45_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M45_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M45_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M45_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M45_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M45_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M45_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M45_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M45_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M45_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M45_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M45_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M45_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M45_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M45_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M45_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M45_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M45_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M45_AXI_transactor", M45_AXI_transactor_param_props);
  mp_M45_AXI_transactor->AWADDR(M45_AXI_awaddr);
  mp_M45_AXI_transactor->AWPROT(M45_AXI_awprot);
  mp_M45_AXI_transactor->AWVALID(M45_AXI_awvalid);
  mp_M45_AXI_transactor->AWREADY(M45_AXI_awready);
  mp_M45_AXI_transactor->WDATA(M45_AXI_wdata);
  mp_M45_AXI_transactor->WSTRB(M45_AXI_wstrb);
  mp_M45_AXI_transactor->WVALID(M45_AXI_wvalid);
  mp_M45_AXI_transactor->WREADY(M45_AXI_wready);
  mp_M45_AXI_transactor->BRESP(M45_AXI_bresp);
  mp_M45_AXI_transactor->BVALID(M45_AXI_bvalid);
  mp_M45_AXI_transactor->BREADY(M45_AXI_bready);
  mp_M45_AXI_transactor->ARADDR(M45_AXI_araddr);
  mp_M45_AXI_transactor->ARPROT(M45_AXI_arprot);
  mp_M45_AXI_transactor->ARVALID(M45_AXI_arvalid);
  mp_M45_AXI_transactor->ARREADY(M45_AXI_arready);
  mp_M45_AXI_transactor->RDATA(M45_AXI_rdata);
  mp_M45_AXI_transactor->RRESP(M45_AXI_rresp);
  mp_M45_AXI_transactor->RVALID(M45_AXI_rvalid);
  mp_M45_AXI_transactor->RREADY(M45_AXI_rready);
  mp_M45_AXI_transactor->CLK(aclk);
  mp_M45_AXI_transactor->RST(aresetn);
  // configure M46_AXI_transactor
    xsc::common_cpp::properties M46_AXI_transactor_param_props;
    M46_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M46_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M46_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M46_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M46_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M46_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M46_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M46_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M46_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M46_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M46_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M46_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M46_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M46_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M46_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M46_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M46_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M46_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M46_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M46_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M46_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M46_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M46_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M46_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M46_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M46_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M46_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M46_AXI_transactor", M46_AXI_transactor_param_props);
  mp_M46_AXI_transactor->AWADDR(M46_AXI_awaddr);
  mp_M46_AXI_transactor->AWPROT(M46_AXI_awprot);
  mp_M46_AXI_transactor->AWVALID(M46_AXI_awvalid);
  mp_M46_AXI_transactor->AWREADY(M46_AXI_awready);
  mp_M46_AXI_transactor->WDATA(M46_AXI_wdata);
  mp_M46_AXI_transactor->WSTRB(M46_AXI_wstrb);
  mp_M46_AXI_transactor->WVALID(M46_AXI_wvalid);
  mp_M46_AXI_transactor->WREADY(M46_AXI_wready);
  mp_M46_AXI_transactor->BRESP(M46_AXI_bresp);
  mp_M46_AXI_transactor->BVALID(M46_AXI_bvalid);
  mp_M46_AXI_transactor->BREADY(M46_AXI_bready);
  mp_M46_AXI_transactor->ARADDR(M46_AXI_araddr);
  mp_M46_AXI_transactor->ARPROT(M46_AXI_arprot);
  mp_M46_AXI_transactor->ARVALID(M46_AXI_arvalid);
  mp_M46_AXI_transactor->ARREADY(M46_AXI_arready);
  mp_M46_AXI_transactor->RDATA(M46_AXI_rdata);
  mp_M46_AXI_transactor->RRESP(M46_AXI_rresp);
  mp_M46_AXI_transactor->RVALID(M46_AXI_rvalid);
  mp_M46_AXI_transactor->RREADY(M46_AXI_rready);
  mp_M46_AXI_transactor->CLK(aclk);
  mp_M46_AXI_transactor->RST(aresetn);
  // configure M47_AXI_transactor
    xsc::common_cpp::properties M47_AXI_transactor_param_props;
    M47_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M47_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M47_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M47_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M47_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M47_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M47_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M47_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M47_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M47_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M47_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M47_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M47_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M47_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M47_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M47_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M47_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M47_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M47_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M47_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M47_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M47_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M47_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M47_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M47_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M47_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M47_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M47_AXI_transactor", M47_AXI_transactor_param_props);
  mp_M47_AXI_transactor->AWADDR(M47_AXI_awaddr);
  mp_M47_AXI_transactor->AWPROT(M47_AXI_awprot);
  mp_M47_AXI_transactor->AWVALID(M47_AXI_awvalid);
  mp_M47_AXI_transactor->AWREADY(M47_AXI_awready);
  mp_M47_AXI_transactor->WDATA(M47_AXI_wdata);
  mp_M47_AXI_transactor->WSTRB(M47_AXI_wstrb);
  mp_M47_AXI_transactor->WVALID(M47_AXI_wvalid);
  mp_M47_AXI_transactor->WREADY(M47_AXI_wready);
  mp_M47_AXI_transactor->BRESP(M47_AXI_bresp);
  mp_M47_AXI_transactor->BVALID(M47_AXI_bvalid);
  mp_M47_AXI_transactor->BREADY(M47_AXI_bready);
  mp_M47_AXI_transactor->ARADDR(M47_AXI_araddr);
  mp_M47_AXI_transactor->ARPROT(M47_AXI_arprot);
  mp_M47_AXI_transactor->ARVALID(M47_AXI_arvalid);
  mp_M47_AXI_transactor->ARREADY(M47_AXI_arready);
  mp_M47_AXI_transactor->RDATA(M47_AXI_rdata);
  mp_M47_AXI_transactor->RRESP(M47_AXI_rresp);
  mp_M47_AXI_transactor->RVALID(M47_AXI_rvalid);
  mp_M47_AXI_transactor->RREADY(M47_AXI_rready);
  mp_M47_AXI_transactor->CLK(aclk);
  mp_M47_AXI_transactor->RST(aresetn);
  // configure M48_AXI_transactor
    xsc::common_cpp::properties M48_AXI_transactor_param_props;
    M48_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M48_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M48_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M48_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M48_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M48_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M48_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M48_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M48_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M48_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M48_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M48_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M48_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M48_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M48_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M48_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M48_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M48_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M48_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M48_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M48_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M48_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M48_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M48_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M48_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M48_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M48_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M48_AXI_transactor", M48_AXI_transactor_param_props);
  mp_M48_AXI_transactor->AWADDR(M48_AXI_awaddr);
  mp_M48_AXI_transactor->AWPROT(M48_AXI_awprot);
  mp_M48_AXI_transactor->AWVALID(M48_AXI_awvalid);
  mp_M48_AXI_transactor->AWREADY(M48_AXI_awready);
  mp_M48_AXI_transactor->WDATA(M48_AXI_wdata);
  mp_M48_AXI_transactor->WSTRB(M48_AXI_wstrb);
  mp_M48_AXI_transactor->WVALID(M48_AXI_wvalid);
  mp_M48_AXI_transactor->WREADY(M48_AXI_wready);
  mp_M48_AXI_transactor->BRESP(M48_AXI_bresp);
  mp_M48_AXI_transactor->BVALID(M48_AXI_bvalid);
  mp_M48_AXI_transactor->BREADY(M48_AXI_bready);
  mp_M48_AXI_transactor->ARADDR(M48_AXI_araddr);
  mp_M48_AXI_transactor->ARPROT(M48_AXI_arprot);
  mp_M48_AXI_transactor->ARVALID(M48_AXI_arvalid);
  mp_M48_AXI_transactor->ARREADY(M48_AXI_arready);
  mp_M48_AXI_transactor->RDATA(M48_AXI_rdata);
  mp_M48_AXI_transactor->RRESP(M48_AXI_rresp);
  mp_M48_AXI_transactor->RVALID(M48_AXI_rvalid);
  mp_M48_AXI_transactor->RREADY(M48_AXI_rready);
  mp_M48_AXI_transactor->CLK(aclk);
  mp_M48_AXI_transactor->RST(aresetn);
  // configure M49_AXI_transactor
    xsc::common_cpp::properties M49_AXI_transactor_param_props;
    M49_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M49_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M49_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M49_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M49_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M49_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M49_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M49_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M49_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M49_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M49_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M49_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M49_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M49_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M49_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M49_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M49_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M49_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M49_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M49_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M49_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M49_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M49_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M49_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M49_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M49_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M49_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M49_AXI_transactor", M49_AXI_transactor_param_props);
  mp_M49_AXI_transactor->AWADDR(M49_AXI_awaddr);
  mp_M49_AXI_transactor->AWPROT(M49_AXI_awprot);
  mp_M49_AXI_transactor->AWVALID(M49_AXI_awvalid);
  mp_M49_AXI_transactor->AWREADY(M49_AXI_awready);
  mp_M49_AXI_transactor->WDATA(M49_AXI_wdata);
  mp_M49_AXI_transactor->WSTRB(M49_AXI_wstrb);
  mp_M49_AXI_transactor->WVALID(M49_AXI_wvalid);
  mp_M49_AXI_transactor->WREADY(M49_AXI_wready);
  mp_M49_AXI_transactor->BRESP(M49_AXI_bresp);
  mp_M49_AXI_transactor->BVALID(M49_AXI_bvalid);
  mp_M49_AXI_transactor->BREADY(M49_AXI_bready);
  mp_M49_AXI_transactor->ARADDR(M49_AXI_araddr);
  mp_M49_AXI_transactor->ARPROT(M49_AXI_arprot);
  mp_M49_AXI_transactor->ARVALID(M49_AXI_arvalid);
  mp_M49_AXI_transactor->ARREADY(M49_AXI_arready);
  mp_M49_AXI_transactor->RDATA(M49_AXI_rdata);
  mp_M49_AXI_transactor->RRESP(M49_AXI_rresp);
  mp_M49_AXI_transactor->RVALID(M49_AXI_rvalid);
  mp_M49_AXI_transactor->RREADY(M49_AXI_rready);
  mp_M49_AXI_transactor->CLK(aclk);
  mp_M49_AXI_transactor->RST(aresetn);
  // configure M50_AXI_transactor
    xsc::common_cpp::properties M50_AXI_transactor_param_props;
    M50_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M50_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M50_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M50_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M50_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M50_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M50_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M50_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M50_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M50_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M50_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M50_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M50_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M50_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M50_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M50_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M50_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M50_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M50_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M50_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M50_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M50_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M50_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M50_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M50_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M50_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M50_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M50_AXI_transactor", M50_AXI_transactor_param_props);
  mp_M50_AXI_transactor->AWADDR(M50_AXI_awaddr);
  mp_M50_AXI_transactor->AWPROT(M50_AXI_awprot);
  mp_M50_AXI_transactor->AWVALID(M50_AXI_awvalid);
  mp_M50_AXI_transactor->AWREADY(M50_AXI_awready);
  mp_M50_AXI_transactor->WDATA(M50_AXI_wdata);
  mp_M50_AXI_transactor->WSTRB(M50_AXI_wstrb);
  mp_M50_AXI_transactor->WVALID(M50_AXI_wvalid);
  mp_M50_AXI_transactor->WREADY(M50_AXI_wready);
  mp_M50_AXI_transactor->BRESP(M50_AXI_bresp);
  mp_M50_AXI_transactor->BVALID(M50_AXI_bvalid);
  mp_M50_AXI_transactor->BREADY(M50_AXI_bready);
  mp_M50_AXI_transactor->ARADDR(M50_AXI_araddr);
  mp_M50_AXI_transactor->ARPROT(M50_AXI_arprot);
  mp_M50_AXI_transactor->ARVALID(M50_AXI_arvalid);
  mp_M50_AXI_transactor->ARREADY(M50_AXI_arready);
  mp_M50_AXI_transactor->RDATA(M50_AXI_rdata);
  mp_M50_AXI_transactor->RRESP(M50_AXI_rresp);
  mp_M50_AXI_transactor->RVALID(M50_AXI_rvalid);
  mp_M50_AXI_transactor->RREADY(M50_AXI_rready);
  mp_M50_AXI_transactor->CLK(aclk);
  mp_M50_AXI_transactor->RST(aresetn);

  // initialize transactors stubs
  S00_AXI_transactor_target_wr_socket_stub = nullptr;
  S00_AXI_transactor_target_rd_socket_stub = nullptr;
  M00_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M00_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M01_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M01_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M02_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M02_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M03_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M03_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M04_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M04_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M05_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M05_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M06_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M06_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M07_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M07_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M08_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M08_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M09_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M09_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M10_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M10_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M11_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M11_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M12_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M12_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M13_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M13_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M14_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M14_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M15_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M15_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M16_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M16_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M17_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M17_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M18_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M18_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M19_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M19_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M20_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M20_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M21_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M21_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M22_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M22_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M23_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M23_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M24_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M24_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M25_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M25_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M26_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M26_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M27_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M27_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M28_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M28_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M29_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M29_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M30_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M30_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M31_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M31_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M32_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M32_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M33_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M33_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M34_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M34_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M35_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M35_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M36_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M36_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M37_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M37_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M38_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M38_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M39_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M39_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M40_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M40_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M41_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M41_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M42_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M42_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M43_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M43_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M44_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M44_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M45_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M45_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M46_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M46_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M47_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M47_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M48_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M48_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M49_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M49_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M50_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M50_AXI_transactor_initiator_rd_socket_stub = nullptr;

}

void design_1_axi_smc_0::before_end_of_elaboration()
{
  // configure 'S00_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "S00_AXI_TLM_MODE") != 1)
  {
    mp_impl->S00_AXI_tlm_aximm_read_socket->bind(*(mp_S00_AXI_transactor->rd_socket));
    mp_impl->S00_AXI_tlm_aximm_write_socket->bind(*(mp_S00_AXI_transactor->wr_socket));
  
  }
  else
  {
    S00_AXI_transactor_target_wr_socket_stub = new xtlm::xtlm_aximm_target_stub("wr_socket",0);
    S00_AXI_transactor_target_wr_socket_stub->bind(*(mp_S00_AXI_transactor->wr_socket));
    S00_AXI_transactor_target_rd_socket_stub = new xtlm::xtlm_aximm_target_stub("rd_socket",0);
    S00_AXI_transactor_target_rd_socket_stub->bind(*(mp_S00_AXI_transactor->rd_socket));
    mp_S00_AXI_transactor->disable_transactor();
  }

  // configure 'M00_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M00_AXI_TLM_MODE") != 1)
  {
    mp_impl->M00_AXI_tlm_aximm_read_socket->bind(*(mp_M00_AXI_transactor->rd_socket));
    mp_impl->M00_AXI_tlm_aximm_write_socket->bind(*(mp_M00_AXI_transactor->wr_socket));
  
  }
  else
  {
    M00_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M00_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M00_AXI_transactor->wr_socket));
    M00_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M00_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M00_AXI_transactor->rd_socket));
    mp_M00_AXI_transactor->disable_transactor();
  }

  // configure 'M01_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M01_AXI_TLM_MODE") != 1)
  {
    mp_impl->M01_AXI_tlm_aximm_read_socket->bind(*(mp_M01_AXI_transactor->rd_socket));
    mp_impl->M01_AXI_tlm_aximm_write_socket->bind(*(mp_M01_AXI_transactor->wr_socket));
  
  }
  else
  {
    M01_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M01_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M01_AXI_transactor->wr_socket));
    M01_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M01_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M01_AXI_transactor->rd_socket));
    mp_M01_AXI_transactor->disable_transactor();
  }

  // configure 'M02_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M02_AXI_TLM_MODE") != 1)
  {
    mp_impl->M02_AXI_tlm_aximm_read_socket->bind(*(mp_M02_AXI_transactor->rd_socket));
    mp_impl->M02_AXI_tlm_aximm_write_socket->bind(*(mp_M02_AXI_transactor->wr_socket));
  
  }
  else
  {
    M02_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M02_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M02_AXI_transactor->wr_socket));
    M02_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M02_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M02_AXI_transactor->rd_socket));
    mp_M02_AXI_transactor->disable_transactor();
  }

  // configure 'M03_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M03_AXI_TLM_MODE") != 1)
  {
    mp_impl->M03_AXI_tlm_aximm_read_socket->bind(*(mp_M03_AXI_transactor->rd_socket));
    mp_impl->M03_AXI_tlm_aximm_write_socket->bind(*(mp_M03_AXI_transactor->wr_socket));
  
  }
  else
  {
    M03_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M03_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M03_AXI_transactor->wr_socket));
    M03_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M03_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M03_AXI_transactor->rd_socket));
    mp_M03_AXI_transactor->disable_transactor();
  }

  // configure 'M04_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M04_AXI_TLM_MODE") != 1)
  {
    mp_impl->M04_AXI_tlm_aximm_read_socket->bind(*(mp_M04_AXI_transactor->rd_socket));
    mp_impl->M04_AXI_tlm_aximm_write_socket->bind(*(mp_M04_AXI_transactor->wr_socket));
  
  }
  else
  {
    M04_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M04_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M04_AXI_transactor->wr_socket));
    M04_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M04_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M04_AXI_transactor->rd_socket));
    mp_M04_AXI_transactor->disable_transactor();
  }

  // configure 'M05_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M05_AXI_TLM_MODE") != 1)
  {
    mp_impl->M05_AXI_tlm_aximm_read_socket->bind(*(mp_M05_AXI_transactor->rd_socket));
    mp_impl->M05_AXI_tlm_aximm_write_socket->bind(*(mp_M05_AXI_transactor->wr_socket));
  
  }
  else
  {
    M05_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M05_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M05_AXI_transactor->wr_socket));
    M05_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M05_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M05_AXI_transactor->rd_socket));
    mp_M05_AXI_transactor->disable_transactor();
  }

  // configure 'M06_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M06_AXI_TLM_MODE") != 1)
  {
    mp_impl->M06_AXI_tlm_aximm_read_socket->bind(*(mp_M06_AXI_transactor->rd_socket));
    mp_impl->M06_AXI_tlm_aximm_write_socket->bind(*(mp_M06_AXI_transactor->wr_socket));
  
  }
  else
  {
    M06_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M06_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M06_AXI_transactor->wr_socket));
    M06_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M06_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M06_AXI_transactor->rd_socket));
    mp_M06_AXI_transactor->disable_transactor();
  }

  // configure 'M07_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M07_AXI_TLM_MODE") != 1)
  {
    mp_impl->M07_AXI_tlm_aximm_read_socket->bind(*(mp_M07_AXI_transactor->rd_socket));
    mp_impl->M07_AXI_tlm_aximm_write_socket->bind(*(mp_M07_AXI_transactor->wr_socket));
  
  }
  else
  {
    M07_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M07_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M07_AXI_transactor->wr_socket));
    M07_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M07_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M07_AXI_transactor->rd_socket));
    mp_M07_AXI_transactor->disable_transactor();
  }

  // configure 'M08_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M08_AXI_TLM_MODE") != 1)
  {
    mp_impl->M08_AXI_tlm_aximm_read_socket->bind(*(mp_M08_AXI_transactor->rd_socket));
    mp_impl->M08_AXI_tlm_aximm_write_socket->bind(*(mp_M08_AXI_transactor->wr_socket));
  
  }
  else
  {
    M08_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M08_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M08_AXI_transactor->wr_socket));
    M08_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M08_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M08_AXI_transactor->rd_socket));
    mp_M08_AXI_transactor->disable_transactor();
  }

  // configure 'M09_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M09_AXI_TLM_MODE") != 1)
  {
    mp_impl->M09_AXI_tlm_aximm_read_socket->bind(*(mp_M09_AXI_transactor->rd_socket));
    mp_impl->M09_AXI_tlm_aximm_write_socket->bind(*(mp_M09_AXI_transactor->wr_socket));
  
  }
  else
  {
    M09_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M09_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M09_AXI_transactor->wr_socket));
    M09_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M09_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M09_AXI_transactor->rd_socket));
    mp_M09_AXI_transactor->disable_transactor();
  }

  // configure 'M10_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M10_AXI_TLM_MODE") != 1)
  {
    mp_impl->M10_AXI_tlm_aximm_read_socket->bind(*(mp_M10_AXI_transactor->rd_socket));
    mp_impl->M10_AXI_tlm_aximm_write_socket->bind(*(mp_M10_AXI_transactor->wr_socket));
  
  }
  else
  {
    M10_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M10_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M10_AXI_transactor->wr_socket));
    M10_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M10_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M10_AXI_transactor->rd_socket));
    mp_M10_AXI_transactor->disable_transactor();
  }

  // configure 'M11_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M11_AXI_TLM_MODE") != 1)
  {
    mp_impl->M11_AXI_tlm_aximm_read_socket->bind(*(mp_M11_AXI_transactor->rd_socket));
    mp_impl->M11_AXI_tlm_aximm_write_socket->bind(*(mp_M11_AXI_transactor->wr_socket));
  
  }
  else
  {
    M11_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M11_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M11_AXI_transactor->wr_socket));
    M11_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M11_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M11_AXI_transactor->rd_socket));
    mp_M11_AXI_transactor->disable_transactor();
  }

  // configure 'M12_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M12_AXI_TLM_MODE") != 1)
  {
    mp_impl->M12_AXI_tlm_aximm_read_socket->bind(*(mp_M12_AXI_transactor->rd_socket));
    mp_impl->M12_AXI_tlm_aximm_write_socket->bind(*(mp_M12_AXI_transactor->wr_socket));
  
  }
  else
  {
    M12_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M12_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M12_AXI_transactor->wr_socket));
    M12_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M12_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M12_AXI_transactor->rd_socket));
    mp_M12_AXI_transactor->disable_transactor();
  }

  // configure 'M13_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M13_AXI_TLM_MODE") != 1)
  {
    mp_impl->M13_AXI_tlm_aximm_read_socket->bind(*(mp_M13_AXI_transactor->rd_socket));
    mp_impl->M13_AXI_tlm_aximm_write_socket->bind(*(mp_M13_AXI_transactor->wr_socket));
  
  }
  else
  {
    M13_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M13_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M13_AXI_transactor->wr_socket));
    M13_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M13_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M13_AXI_transactor->rd_socket));
    mp_M13_AXI_transactor->disable_transactor();
  }

  // configure 'M14_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M14_AXI_TLM_MODE") != 1)
  {
    mp_impl->M14_AXI_tlm_aximm_read_socket->bind(*(mp_M14_AXI_transactor->rd_socket));
    mp_impl->M14_AXI_tlm_aximm_write_socket->bind(*(mp_M14_AXI_transactor->wr_socket));
  
  }
  else
  {
    M14_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M14_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M14_AXI_transactor->wr_socket));
    M14_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M14_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M14_AXI_transactor->rd_socket));
    mp_M14_AXI_transactor->disable_transactor();
  }

  // configure 'M15_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M15_AXI_TLM_MODE") != 1)
  {
    mp_impl->M15_AXI_tlm_aximm_read_socket->bind(*(mp_M15_AXI_transactor->rd_socket));
    mp_impl->M15_AXI_tlm_aximm_write_socket->bind(*(mp_M15_AXI_transactor->wr_socket));
  
  }
  else
  {
    M15_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M15_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M15_AXI_transactor->wr_socket));
    M15_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M15_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M15_AXI_transactor->rd_socket));
    mp_M15_AXI_transactor->disable_transactor();
  }

  // configure 'M16_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M16_AXI_TLM_MODE") != 1)
  {
    mp_impl->M16_AXI_tlm_aximm_read_socket->bind(*(mp_M16_AXI_transactor->rd_socket));
    mp_impl->M16_AXI_tlm_aximm_write_socket->bind(*(mp_M16_AXI_transactor->wr_socket));
  
  }
  else
  {
    M16_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M16_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M16_AXI_transactor->wr_socket));
    M16_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M16_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M16_AXI_transactor->rd_socket));
    mp_M16_AXI_transactor->disable_transactor();
  }

  // configure 'M17_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M17_AXI_TLM_MODE") != 1)
  {
    mp_impl->M17_AXI_tlm_aximm_read_socket->bind(*(mp_M17_AXI_transactor->rd_socket));
    mp_impl->M17_AXI_tlm_aximm_write_socket->bind(*(mp_M17_AXI_transactor->wr_socket));
  
  }
  else
  {
    M17_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M17_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M17_AXI_transactor->wr_socket));
    M17_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M17_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M17_AXI_transactor->rd_socket));
    mp_M17_AXI_transactor->disable_transactor();
  }

  // configure 'M18_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M18_AXI_TLM_MODE") != 1)
  {
    mp_impl->M18_AXI_tlm_aximm_read_socket->bind(*(mp_M18_AXI_transactor->rd_socket));
    mp_impl->M18_AXI_tlm_aximm_write_socket->bind(*(mp_M18_AXI_transactor->wr_socket));
  
  }
  else
  {
    M18_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M18_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M18_AXI_transactor->wr_socket));
    M18_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M18_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M18_AXI_transactor->rd_socket));
    mp_M18_AXI_transactor->disable_transactor();
  }

  // configure 'M19_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M19_AXI_TLM_MODE") != 1)
  {
    mp_impl->M19_AXI_tlm_aximm_read_socket->bind(*(mp_M19_AXI_transactor->rd_socket));
    mp_impl->M19_AXI_tlm_aximm_write_socket->bind(*(mp_M19_AXI_transactor->wr_socket));
  
  }
  else
  {
    M19_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M19_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M19_AXI_transactor->wr_socket));
    M19_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M19_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M19_AXI_transactor->rd_socket));
    mp_M19_AXI_transactor->disable_transactor();
  }

  // configure 'M20_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M20_AXI_TLM_MODE") != 1)
  {
    mp_impl->M20_AXI_tlm_aximm_read_socket->bind(*(mp_M20_AXI_transactor->rd_socket));
    mp_impl->M20_AXI_tlm_aximm_write_socket->bind(*(mp_M20_AXI_transactor->wr_socket));
  
  }
  else
  {
    M20_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M20_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M20_AXI_transactor->wr_socket));
    M20_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M20_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M20_AXI_transactor->rd_socket));
    mp_M20_AXI_transactor->disable_transactor();
  }

  // configure 'M21_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M21_AXI_TLM_MODE") != 1)
  {
    mp_impl->M21_AXI_tlm_aximm_read_socket->bind(*(mp_M21_AXI_transactor->rd_socket));
    mp_impl->M21_AXI_tlm_aximm_write_socket->bind(*(mp_M21_AXI_transactor->wr_socket));
  
  }
  else
  {
    M21_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M21_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M21_AXI_transactor->wr_socket));
    M21_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M21_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M21_AXI_transactor->rd_socket));
    mp_M21_AXI_transactor->disable_transactor();
  }

  // configure 'M22_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M22_AXI_TLM_MODE") != 1)
  {
    mp_impl->M22_AXI_tlm_aximm_read_socket->bind(*(mp_M22_AXI_transactor->rd_socket));
    mp_impl->M22_AXI_tlm_aximm_write_socket->bind(*(mp_M22_AXI_transactor->wr_socket));
  
  }
  else
  {
    M22_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M22_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M22_AXI_transactor->wr_socket));
    M22_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M22_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M22_AXI_transactor->rd_socket));
    mp_M22_AXI_transactor->disable_transactor();
  }

  // configure 'M23_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M23_AXI_TLM_MODE") != 1)
  {
    mp_impl->M23_AXI_tlm_aximm_read_socket->bind(*(mp_M23_AXI_transactor->rd_socket));
    mp_impl->M23_AXI_tlm_aximm_write_socket->bind(*(mp_M23_AXI_transactor->wr_socket));
  
  }
  else
  {
    M23_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M23_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M23_AXI_transactor->wr_socket));
    M23_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M23_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M23_AXI_transactor->rd_socket));
    mp_M23_AXI_transactor->disable_transactor();
  }

  // configure 'M24_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M24_AXI_TLM_MODE") != 1)
  {
    mp_impl->M24_AXI_tlm_aximm_read_socket->bind(*(mp_M24_AXI_transactor->rd_socket));
    mp_impl->M24_AXI_tlm_aximm_write_socket->bind(*(mp_M24_AXI_transactor->wr_socket));
  
  }
  else
  {
    M24_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M24_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M24_AXI_transactor->wr_socket));
    M24_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M24_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M24_AXI_transactor->rd_socket));
    mp_M24_AXI_transactor->disable_transactor();
  }

  // configure 'M25_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M25_AXI_TLM_MODE") != 1)
  {
    mp_impl->M25_AXI_tlm_aximm_read_socket->bind(*(mp_M25_AXI_transactor->rd_socket));
    mp_impl->M25_AXI_tlm_aximm_write_socket->bind(*(mp_M25_AXI_transactor->wr_socket));
  
  }
  else
  {
    M25_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M25_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M25_AXI_transactor->wr_socket));
    M25_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M25_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M25_AXI_transactor->rd_socket));
    mp_M25_AXI_transactor->disable_transactor();
  }

  // configure 'M26_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M26_AXI_TLM_MODE") != 1)
  {
    mp_impl->M26_AXI_tlm_aximm_read_socket->bind(*(mp_M26_AXI_transactor->rd_socket));
    mp_impl->M26_AXI_tlm_aximm_write_socket->bind(*(mp_M26_AXI_transactor->wr_socket));
  
  }
  else
  {
    M26_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M26_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M26_AXI_transactor->wr_socket));
    M26_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M26_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M26_AXI_transactor->rd_socket));
    mp_M26_AXI_transactor->disable_transactor();
  }

  // configure 'M27_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M27_AXI_TLM_MODE") != 1)
  {
    mp_impl->M27_AXI_tlm_aximm_read_socket->bind(*(mp_M27_AXI_transactor->rd_socket));
    mp_impl->M27_AXI_tlm_aximm_write_socket->bind(*(mp_M27_AXI_transactor->wr_socket));
  
  }
  else
  {
    M27_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M27_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M27_AXI_transactor->wr_socket));
    M27_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M27_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M27_AXI_transactor->rd_socket));
    mp_M27_AXI_transactor->disable_transactor();
  }

  // configure 'M28_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M28_AXI_TLM_MODE") != 1)
  {
    mp_impl->M28_AXI_tlm_aximm_read_socket->bind(*(mp_M28_AXI_transactor->rd_socket));
    mp_impl->M28_AXI_tlm_aximm_write_socket->bind(*(mp_M28_AXI_transactor->wr_socket));
  
  }
  else
  {
    M28_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M28_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M28_AXI_transactor->wr_socket));
    M28_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M28_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M28_AXI_transactor->rd_socket));
    mp_M28_AXI_transactor->disable_transactor();
  }

  // configure 'M29_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M29_AXI_TLM_MODE") != 1)
  {
    mp_impl->M29_AXI_tlm_aximm_read_socket->bind(*(mp_M29_AXI_transactor->rd_socket));
    mp_impl->M29_AXI_tlm_aximm_write_socket->bind(*(mp_M29_AXI_transactor->wr_socket));
  
  }
  else
  {
    M29_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M29_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M29_AXI_transactor->wr_socket));
    M29_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M29_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M29_AXI_transactor->rd_socket));
    mp_M29_AXI_transactor->disable_transactor();
  }

  // configure 'M30_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M30_AXI_TLM_MODE") != 1)
  {
    mp_impl->M30_AXI_tlm_aximm_read_socket->bind(*(mp_M30_AXI_transactor->rd_socket));
    mp_impl->M30_AXI_tlm_aximm_write_socket->bind(*(mp_M30_AXI_transactor->wr_socket));
  
  }
  else
  {
    M30_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M30_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M30_AXI_transactor->wr_socket));
    M30_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M30_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M30_AXI_transactor->rd_socket));
    mp_M30_AXI_transactor->disable_transactor();
  }

  // configure 'M31_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M31_AXI_TLM_MODE") != 1)
  {
    mp_impl->M31_AXI_tlm_aximm_read_socket->bind(*(mp_M31_AXI_transactor->rd_socket));
    mp_impl->M31_AXI_tlm_aximm_write_socket->bind(*(mp_M31_AXI_transactor->wr_socket));
  
  }
  else
  {
    M31_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M31_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M31_AXI_transactor->wr_socket));
    M31_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M31_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M31_AXI_transactor->rd_socket));
    mp_M31_AXI_transactor->disable_transactor();
  }

  // configure 'M32_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M32_AXI_TLM_MODE") != 1)
  {
    mp_impl->M32_AXI_tlm_aximm_read_socket->bind(*(mp_M32_AXI_transactor->rd_socket));
    mp_impl->M32_AXI_tlm_aximm_write_socket->bind(*(mp_M32_AXI_transactor->wr_socket));
  
  }
  else
  {
    M32_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M32_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M32_AXI_transactor->wr_socket));
    M32_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M32_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M32_AXI_transactor->rd_socket));
    mp_M32_AXI_transactor->disable_transactor();
  }

  // configure 'M33_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M33_AXI_TLM_MODE") != 1)
  {
    mp_impl->M33_AXI_tlm_aximm_read_socket->bind(*(mp_M33_AXI_transactor->rd_socket));
    mp_impl->M33_AXI_tlm_aximm_write_socket->bind(*(mp_M33_AXI_transactor->wr_socket));
  
  }
  else
  {
    M33_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M33_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M33_AXI_transactor->wr_socket));
    M33_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M33_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M33_AXI_transactor->rd_socket));
    mp_M33_AXI_transactor->disable_transactor();
  }

  // configure 'M34_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M34_AXI_TLM_MODE") != 1)
  {
    mp_impl->M34_AXI_tlm_aximm_read_socket->bind(*(mp_M34_AXI_transactor->rd_socket));
    mp_impl->M34_AXI_tlm_aximm_write_socket->bind(*(mp_M34_AXI_transactor->wr_socket));
  
  }
  else
  {
    M34_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M34_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M34_AXI_transactor->wr_socket));
    M34_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M34_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M34_AXI_transactor->rd_socket));
    mp_M34_AXI_transactor->disable_transactor();
  }

  // configure 'M35_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M35_AXI_TLM_MODE") != 1)
  {
    mp_impl->M35_AXI_tlm_aximm_read_socket->bind(*(mp_M35_AXI_transactor->rd_socket));
    mp_impl->M35_AXI_tlm_aximm_write_socket->bind(*(mp_M35_AXI_transactor->wr_socket));
  
  }
  else
  {
    M35_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M35_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M35_AXI_transactor->wr_socket));
    M35_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M35_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M35_AXI_transactor->rd_socket));
    mp_M35_AXI_transactor->disable_transactor();
  }

  // configure 'M36_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M36_AXI_TLM_MODE") != 1)
  {
    mp_impl->M36_AXI_tlm_aximm_read_socket->bind(*(mp_M36_AXI_transactor->rd_socket));
    mp_impl->M36_AXI_tlm_aximm_write_socket->bind(*(mp_M36_AXI_transactor->wr_socket));
  
  }
  else
  {
    M36_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M36_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M36_AXI_transactor->wr_socket));
    M36_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M36_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M36_AXI_transactor->rd_socket));
    mp_M36_AXI_transactor->disable_transactor();
  }

  // configure 'M37_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M37_AXI_TLM_MODE") != 1)
  {
    mp_impl->M37_AXI_tlm_aximm_read_socket->bind(*(mp_M37_AXI_transactor->rd_socket));
    mp_impl->M37_AXI_tlm_aximm_write_socket->bind(*(mp_M37_AXI_transactor->wr_socket));
  
  }
  else
  {
    M37_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M37_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M37_AXI_transactor->wr_socket));
    M37_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M37_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M37_AXI_transactor->rd_socket));
    mp_M37_AXI_transactor->disable_transactor();
  }

  // configure 'M38_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M38_AXI_TLM_MODE") != 1)
  {
    mp_impl->M38_AXI_tlm_aximm_read_socket->bind(*(mp_M38_AXI_transactor->rd_socket));
    mp_impl->M38_AXI_tlm_aximm_write_socket->bind(*(mp_M38_AXI_transactor->wr_socket));
  
  }
  else
  {
    M38_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M38_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M38_AXI_transactor->wr_socket));
    M38_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M38_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M38_AXI_transactor->rd_socket));
    mp_M38_AXI_transactor->disable_transactor();
  }

  // configure 'M39_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M39_AXI_TLM_MODE") != 1)
  {
    mp_impl->M39_AXI_tlm_aximm_read_socket->bind(*(mp_M39_AXI_transactor->rd_socket));
    mp_impl->M39_AXI_tlm_aximm_write_socket->bind(*(mp_M39_AXI_transactor->wr_socket));
  
  }
  else
  {
    M39_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M39_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M39_AXI_transactor->wr_socket));
    M39_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M39_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M39_AXI_transactor->rd_socket));
    mp_M39_AXI_transactor->disable_transactor();
  }

  // configure 'M40_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M40_AXI_TLM_MODE") != 1)
  {
    mp_impl->M40_AXI_tlm_aximm_read_socket->bind(*(mp_M40_AXI_transactor->rd_socket));
    mp_impl->M40_AXI_tlm_aximm_write_socket->bind(*(mp_M40_AXI_transactor->wr_socket));
  
  }
  else
  {
    M40_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M40_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M40_AXI_transactor->wr_socket));
    M40_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M40_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M40_AXI_transactor->rd_socket));
    mp_M40_AXI_transactor->disable_transactor();
  }

  // configure 'M41_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M41_AXI_TLM_MODE") != 1)
  {
    mp_impl->M41_AXI_tlm_aximm_read_socket->bind(*(mp_M41_AXI_transactor->rd_socket));
    mp_impl->M41_AXI_tlm_aximm_write_socket->bind(*(mp_M41_AXI_transactor->wr_socket));
  
  }
  else
  {
    M41_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M41_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M41_AXI_transactor->wr_socket));
    M41_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M41_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M41_AXI_transactor->rd_socket));
    mp_M41_AXI_transactor->disable_transactor();
  }

  // configure 'M42_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M42_AXI_TLM_MODE") != 1)
  {
    mp_impl->M42_AXI_tlm_aximm_read_socket->bind(*(mp_M42_AXI_transactor->rd_socket));
    mp_impl->M42_AXI_tlm_aximm_write_socket->bind(*(mp_M42_AXI_transactor->wr_socket));
  
  }
  else
  {
    M42_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M42_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M42_AXI_transactor->wr_socket));
    M42_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M42_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M42_AXI_transactor->rd_socket));
    mp_M42_AXI_transactor->disable_transactor();
  }

  // configure 'M43_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M43_AXI_TLM_MODE") != 1)
  {
    mp_impl->M43_AXI_tlm_aximm_read_socket->bind(*(mp_M43_AXI_transactor->rd_socket));
    mp_impl->M43_AXI_tlm_aximm_write_socket->bind(*(mp_M43_AXI_transactor->wr_socket));
  
  }
  else
  {
    M43_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M43_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M43_AXI_transactor->wr_socket));
    M43_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M43_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M43_AXI_transactor->rd_socket));
    mp_M43_AXI_transactor->disable_transactor();
  }

  // configure 'M44_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M44_AXI_TLM_MODE") != 1)
  {
    mp_impl->M44_AXI_tlm_aximm_read_socket->bind(*(mp_M44_AXI_transactor->rd_socket));
    mp_impl->M44_AXI_tlm_aximm_write_socket->bind(*(mp_M44_AXI_transactor->wr_socket));
  
  }
  else
  {
    M44_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M44_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M44_AXI_transactor->wr_socket));
    M44_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M44_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M44_AXI_transactor->rd_socket));
    mp_M44_AXI_transactor->disable_transactor();
  }

  // configure 'M45_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M45_AXI_TLM_MODE") != 1)
  {
    mp_impl->M45_AXI_tlm_aximm_read_socket->bind(*(mp_M45_AXI_transactor->rd_socket));
    mp_impl->M45_AXI_tlm_aximm_write_socket->bind(*(mp_M45_AXI_transactor->wr_socket));
  
  }
  else
  {
    M45_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M45_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M45_AXI_transactor->wr_socket));
    M45_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M45_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M45_AXI_transactor->rd_socket));
    mp_M45_AXI_transactor->disable_transactor();
  }

  // configure 'M46_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M46_AXI_TLM_MODE") != 1)
  {
    mp_impl->M46_AXI_tlm_aximm_read_socket->bind(*(mp_M46_AXI_transactor->rd_socket));
    mp_impl->M46_AXI_tlm_aximm_write_socket->bind(*(mp_M46_AXI_transactor->wr_socket));
  
  }
  else
  {
    M46_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M46_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M46_AXI_transactor->wr_socket));
    M46_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M46_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M46_AXI_transactor->rd_socket));
    mp_M46_AXI_transactor->disable_transactor();
  }

  // configure 'M47_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M47_AXI_TLM_MODE") != 1)
  {
    mp_impl->M47_AXI_tlm_aximm_read_socket->bind(*(mp_M47_AXI_transactor->rd_socket));
    mp_impl->M47_AXI_tlm_aximm_write_socket->bind(*(mp_M47_AXI_transactor->wr_socket));
  
  }
  else
  {
    M47_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M47_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M47_AXI_transactor->wr_socket));
    M47_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M47_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M47_AXI_transactor->rd_socket));
    mp_M47_AXI_transactor->disable_transactor();
  }

  // configure 'M48_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M48_AXI_TLM_MODE") != 1)
  {
    mp_impl->M48_AXI_tlm_aximm_read_socket->bind(*(mp_M48_AXI_transactor->rd_socket));
    mp_impl->M48_AXI_tlm_aximm_write_socket->bind(*(mp_M48_AXI_transactor->wr_socket));
  
  }
  else
  {
    M48_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M48_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M48_AXI_transactor->wr_socket));
    M48_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M48_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M48_AXI_transactor->rd_socket));
    mp_M48_AXI_transactor->disable_transactor();
  }

  // configure 'M49_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M49_AXI_TLM_MODE") != 1)
  {
    mp_impl->M49_AXI_tlm_aximm_read_socket->bind(*(mp_M49_AXI_transactor->rd_socket));
    mp_impl->M49_AXI_tlm_aximm_write_socket->bind(*(mp_M49_AXI_transactor->wr_socket));
  
  }
  else
  {
    M49_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M49_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M49_AXI_transactor->wr_socket));
    M49_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M49_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M49_AXI_transactor->rd_socket));
    mp_M49_AXI_transactor->disable_transactor();
  }

  // configure 'M50_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M50_AXI_TLM_MODE") != 1)
  {
    mp_impl->M50_AXI_tlm_aximm_read_socket->bind(*(mp_M50_AXI_transactor->rd_socket));
    mp_impl->M50_AXI_tlm_aximm_write_socket->bind(*(mp_M50_AXI_transactor->wr_socket));
  
  }
  else
  {
    M50_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M50_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M50_AXI_transactor->wr_socket));
    M50_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M50_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M50_AXI_transactor->rd_socket));
    mp_M50_AXI_transactor->disable_transactor();
  }

}

#endif // VCSSYSTEMC




#ifdef MTI_SYSTEMC
design_1_axi_smc_0::design_1_axi_smc_0(const sc_core::sc_module_name& nm) : design_1_axi_smc_0_sc(nm),  aclk("aclk"), aresetn("aresetn"), S00_AXI_awid("S00_AXI_awid"), S00_AXI_awaddr("S00_AXI_awaddr"), S00_AXI_awlen("S00_AXI_awlen"), S00_AXI_awsize("S00_AXI_awsize"), S00_AXI_awburst("S00_AXI_awburst"), S00_AXI_awlock("S00_AXI_awlock"), S00_AXI_awcache("S00_AXI_awcache"), S00_AXI_awprot("S00_AXI_awprot"), S00_AXI_awqos("S00_AXI_awqos"), S00_AXI_awuser("S00_AXI_awuser"), S00_AXI_awvalid("S00_AXI_awvalid"), S00_AXI_awready("S00_AXI_awready"), S00_AXI_wdata("S00_AXI_wdata"), S00_AXI_wstrb("S00_AXI_wstrb"), S00_AXI_wlast("S00_AXI_wlast"), S00_AXI_wvalid("S00_AXI_wvalid"), S00_AXI_wready("S00_AXI_wready"), S00_AXI_bid("S00_AXI_bid"), S00_AXI_bresp("S00_AXI_bresp"), S00_AXI_bvalid("S00_AXI_bvalid"), S00_AXI_bready("S00_AXI_bready"), S00_AXI_arid("S00_AXI_arid"), S00_AXI_araddr("S00_AXI_araddr"), S00_AXI_arlen("S00_AXI_arlen"), S00_AXI_arsize("S00_AXI_arsize"), S00_AXI_arburst("S00_AXI_arburst"), S00_AXI_arlock("S00_AXI_arlock"), S00_AXI_arcache("S00_AXI_arcache"), S00_AXI_arprot("S00_AXI_arprot"), S00_AXI_arqos("S00_AXI_arqos"), S00_AXI_aruser("S00_AXI_aruser"), S00_AXI_arvalid("S00_AXI_arvalid"), S00_AXI_arready("S00_AXI_arready"), S00_AXI_rid("S00_AXI_rid"), S00_AXI_rdata("S00_AXI_rdata"), S00_AXI_rresp("S00_AXI_rresp"), S00_AXI_rlast("S00_AXI_rlast"), S00_AXI_rvalid("S00_AXI_rvalid"), S00_AXI_rready("S00_AXI_rready"), M00_AXI_awaddr("M00_AXI_awaddr"), M00_AXI_awlen("M00_AXI_awlen"), M00_AXI_awsize("M00_AXI_awsize"), M00_AXI_awburst("M00_AXI_awburst"), M00_AXI_awlock("M00_AXI_awlock"), M00_AXI_awcache("M00_AXI_awcache"), M00_AXI_awprot("M00_AXI_awprot"), M00_AXI_awqos("M00_AXI_awqos"), M00_AXI_awuser("M00_AXI_awuser"), M00_AXI_awvalid("M00_AXI_awvalid"), M00_AXI_awready("M00_AXI_awready"), M00_AXI_wdata("M00_AXI_wdata"), M00_AXI_wstrb("M00_AXI_wstrb"), M00_AXI_wlast("M00_AXI_wlast"), M00_AXI_wvalid("M00_AXI_wvalid"), M00_AXI_wready("M00_AXI_wready"), M00_AXI_bresp("M00_AXI_bresp"), M00_AXI_bvalid("M00_AXI_bvalid"), M00_AXI_bready("M00_AXI_bready"), M00_AXI_araddr("M00_AXI_araddr"), M00_AXI_arlen("M00_AXI_arlen"), M00_AXI_arsize("M00_AXI_arsize"), M00_AXI_arburst("M00_AXI_arburst"), M00_AXI_arlock("M00_AXI_arlock"), M00_AXI_arcache("M00_AXI_arcache"), M00_AXI_arprot("M00_AXI_arprot"), M00_AXI_arqos("M00_AXI_arqos"), M00_AXI_aruser("M00_AXI_aruser"), M00_AXI_arvalid("M00_AXI_arvalid"), M00_AXI_arready("M00_AXI_arready"), M00_AXI_rdata("M00_AXI_rdata"), M00_AXI_rresp("M00_AXI_rresp"), M00_AXI_rlast("M00_AXI_rlast"), M00_AXI_rvalid("M00_AXI_rvalid"), M00_AXI_rready("M00_AXI_rready"), M01_AXI_awaddr("M01_AXI_awaddr"), M01_AXI_awlen("M01_AXI_awlen"), M01_AXI_awsize("M01_AXI_awsize"), M01_AXI_awburst("M01_AXI_awburst"), M01_AXI_awlock("M01_AXI_awlock"), M01_AXI_awcache("M01_AXI_awcache"), M01_AXI_awprot("M01_AXI_awprot"), M01_AXI_awqos("M01_AXI_awqos"), M01_AXI_awuser("M01_AXI_awuser"), M01_AXI_awvalid("M01_AXI_awvalid"), M01_AXI_awready("M01_AXI_awready"), M01_AXI_wdata("M01_AXI_wdata"), M01_AXI_wstrb("M01_AXI_wstrb"), M01_AXI_wlast("M01_AXI_wlast"), M01_AXI_wvalid("M01_AXI_wvalid"), M01_AXI_wready("M01_AXI_wready"), M01_AXI_bresp("M01_AXI_bresp"), M01_AXI_bvalid("M01_AXI_bvalid"), M01_AXI_bready("M01_AXI_bready"), M01_AXI_araddr("M01_AXI_araddr"), M01_AXI_arlen("M01_AXI_arlen"), M01_AXI_arsize("M01_AXI_arsize"), M01_AXI_arburst("M01_AXI_arburst"), M01_AXI_arlock("M01_AXI_arlock"), M01_AXI_arcache("M01_AXI_arcache"), M01_AXI_arprot("M01_AXI_arprot"), M01_AXI_arqos("M01_AXI_arqos"), M01_AXI_aruser("M01_AXI_aruser"), M01_AXI_arvalid("M01_AXI_arvalid"), M01_AXI_arready("M01_AXI_arready"), M01_AXI_rdata("M01_AXI_rdata"), M01_AXI_rresp("M01_AXI_rresp"), M01_AXI_rlast("M01_AXI_rlast"), M01_AXI_rvalid("M01_AXI_rvalid"), M01_AXI_rready("M01_AXI_rready"), M02_AXI_awaddr("M02_AXI_awaddr"), M02_AXI_awlen("M02_AXI_awlen"), M02_AXI_awsize("M02_AXI_awsize"), M02_AXI_awburst("M02_AXI_awburst"), M02_AXI_awlock("M02_AXI_awlock"), M02_AXI_awcache("M02_AXI_awcache"), M02_AXI_awprot("M02_AXI_awprot"), M02_AXI_awqos("M02_AXI_awqos"), M02_AXI_awuser("M02_AXI_awuser"), M02_AXI_awvalid("M02_AXI_awvalid"), M02_AXI_awready("M02_AXI_awready"), M02_AXI_wdata("M02_AXI_wdata"), M02_AXI_wstrb("M02_AXI_wstrb"), M02_AXI_wlast("M02_AXI_wlast"), M02_AXI_wvalid("M02_AXI_wvalid"), M02_AXI_wready("M02_AXI_wready"), M02_AXI_bresp("M02_AXI_bresp"), M02_AXI_bvalid("M02_AXI_bvalid"), M02_AXI_bready("M02_AXI_bready"), M02_AXI_araddr("M02_AXI_araddr"), M02_AXI_arlen("M02_AXI_arlen"), M02_AXI_arsize("M02_AXI_arsize"), M02_AXI_arburst("M02_AXI_arburst"), M02_AXI_arlock("M02_AXI_arlock"), M02_AXI_arcache("M02_AXI_arcache"), M02_AXI_arprot("M02_AXI_arprot"), M02_AXI_arqos("M02_AXI_arqos"), M02_AXI_aruser("M02_AXI_aruser"), M02_AXI_arvalid("M02_AXI_arvalid"), M02_AXI_arready("M02_AXI_arready"), M02_AXI_rdata("M02_AXI_rdata"), M02_AXI_rresp("M02_AXI_rresp"), M02_AXI_rlast("M02_AXI_rlast"), M02_AXI_rvalid("M02_AXI_rvalid"), M02_AXI_rready("M02_AXI_rready"), M03_AXI_awaddr("M03_AXI_awaddr"), M03_AXI_awlen("M03_AXI_awlen"), M03_AXI_awsize("M03_AXI_awsize"), M03_AXI_awburst("M03_AXI_awburst"), M03_AXI_awlock("M03_AXI_awlock"), M03_AXI_awcache("M03_AXI_awcache"), M03_AXI_awprot("M03_AXI_awprot"), M03_AXI_awqos("M03_AXI_awqos"), M03_AXI_awuser("M03_AXI_awuser"), M03_AXI_awvalid("M03_AXI_awvalid"), M03_AXI_awready("M03_AXI_awready"), M03_AXI_wdata("M03_AXI_wdata"), M03_AXI_wstrb("M03_AXI_wstrb"), M03_AXI_wlast("M03_AXI_wlast"), M03_AXI_wvalid("M03_AXI_wvalid"), M03_AXI_wready("M03_AXI_wready"), M03_AXI_bresp("M03_AXI_bresp"), M03_AXI_bvalid("M03_AXI_bvalid"), M03_AXI_bready("M03_AXI_bready"), M03_AXI_araddr("M03_AXI_araddr"), M03_AXI_arlen("M03_AXI_arlen"), M03_AXI_arsize("M03_AXI_arsize"), M03_AXI_arburst("M03_AXI_arburst"), M03_AXI_arlock("M03_AXI_arlock"), M03_AXI_arcache("M03_AXI_arcache"), M03_AXI_arprot("M03_AXI_arprot"), M03_AXI_arqos("M03_AXI_arqos"), M03_AXI_aruser("M03_AXI_aruser"), M03_AXI_arvalid("M03_AXI_arvalid"), M03_AXI_arready("M03_AXI_arready"), M03_AXI_rdata("M03_AXI_rdata"), M03_AXI_rresp("M03_AXI_rresp"), M03_AXI_rlast("M03_AXI_rlast"), M03_AXI_rvalid("M03_AXI_rvalid"), M03_AXI_rready("M03_AXI_rready"), M04_AXI_awaddr("M04_AXI_awaddr"), M04_AXI_awlen("M04_AXI_awlen"), M04_AXI_awsize("M04_AXI_awsize"), M04_AXI_awburst("M04_AXI_awburst"), M04_AXI_awlock("M04_AXI_awlock"), M04_AXI_awcache("M04_AXI_awcache"), M04_AXI_awprot("M04_AXI_awprot"), M04_AXI_awqos("M04_AXI_awqos"), M04_AXI_awuser("M04_AXI_awuser"), M04_AXI_awvalid("M04_AXI_awvalid"), M04_AXI_awready("M04_AXI_awready"), M04_AXI_wdata("M04_AXI_wdata"), M04_AXI_wstrb("M04_AXI_wstrb"), M04_AXI_wlast("M04_AXI_wlast"), M04_AXI_wvalid("M04_AXI_wvalid"), M04_AXI_wready("M04_AXI_wready"), M04_AXI_bresp("M04_AXI_bresp"), M04_AXI_bvalid("M04_AXI_bvalid"), M04_AXI_bready("M04_AXI_bready"), M04_AXI_araddr("M04_AXI_araddr"), M04_AXI_arlen("M04_AXI_arlen"), M04_AXI_arsize("M04_AXI_arsize"), M04_AXI_arburst("M04_AXI_arburst"), M04_AXI_arlock("M04_AXI_arlock"), M04_AXI_arcache("M04_AXI_arcache"), M04_AXI_arprot("M04_AXI_arprot"), M04_AXI_arqos("M04_AXI_arqos"), M04_AXI_aruser("M04_AXI_aruser"), M04_AXI_arvalid("M04_AXI_arvalid"), M04_AXI_arready("M04_AXI_arready"), M04_AXI_rdata("M04_AXI_rdata"), M04_AXI_rresp("M04_AXI_rresp"), M04_AXI_rlast("M04_AXI_rlast"), M04_AXI_rvalid("M04_AXI_rvalid"), M04_AXI_rready("M04_AXI_rready"), M05_AXI_awaddr("M05_AXI_awaddr"), M05_AXI_awlen("M05_AXI_awlen"), M05_AXI_awsize("M05_AXI_awsize"), M05_AXI_awburst("M05_AXI_awburst"), M05_AXI_awlock("M05_AXI_awlock"), M05_AXI_awcache("M05_AXI_awcache"), M05_AXI_awprot("M05_AXI_awprot"), M05_AXI_awqos("M05_AXI_awqos"), M05_AXI_awuser("M05_AXI_awuser"), M05_AXI_awvalid("M05_AXI_awvalid"), M05_AXI_awready("M05_AXI_awready"), M05_AXI_wdata("M05_AXI_wdata"), M05_AXI_wstrb("M05_AXI_wstrb"), M05_AXI_wlast("M05_AXI_wlast"), M05_AXI_wvalid("M05_AXI_wvalid"), M05_AXI_wready("M05_AXI_wready"), M05_AXI_bresp("M05_AXI_bresp"), M05_AXI_bvalid("M05_AXI_bvalid"), M05_AXI_bready("M05_AXI_bready"), M05_AXI_araddr("M05_AXI_araddr"), M05_AXI_arlen("M05_AXI_arlen"), M05_AXI_arsize("M05_AXI_arsize"), M05_AXI_arburst("M05_AXI_arburst"), M05_AXI_arlock("M05_AXI_arlock"), M05_AXI_arcache("M05_AXI_arcache"), M05_AXI_arprot("M05_AXI_arprot"), M05_AXI_arqos("M05_AXI_arqos"), M05_AXI_aruser("M05_AXI_aruser"), M05_AXI_arvalid("M05_AXI_arvalid"), M05_AXI_arready("M05_AXI_arready"), M05_AXI_rdata("M05_AXI_rdata"), M05_AXI_rresp("M05_AXI_rresp"), M05_AXI_rlast("M05_AXI_rlast"), M05_AXI_rvalid("M05_AXI_rvalid"), M05_AXI_rready("M05_AXI_rready"), M06_AXI_awaddr("M06_AXI_awaddr"), M06_AXI_awlen("M06_AXI_awlen"), M06_AXI_awsize("M06_AXI_awsize"), M06_AXI_awburst("M06_AXI_awburst"), M06_AXI_awlock("M06_AXI_awlock"), M06_AXI_awcache("M06_AXI_awcache"), M06_AXI_awprot("M06_AXI_awprot"), M06_AXI_awqos("M06_AXI_awqos"), M06_AXI_awuser("M06_AXI_awuser"), M06_AXI_awvalid("M06_AXI_awvalid"), M06_AXI_awready("M06_AXI_awready"), M06_AXI_wdata("M06_AXI_wdata"), M06_AXI_wstrb("M06_AXI_wstrb"), M06_AXI_wlast("M06_AXI_wlast"), M06_AXI_wvalid("M06_AXI_wvalid"), M06_AXI_wready("M06_AXI_wready"), M06_AXI_bresp("M06_AXI_bresp"), M06_AXI_bvalid("M06_AXI_bvalid"), M06_AXI_bready("M06_AXI_bready"), M06_AXI_araddr("M06_AXI_araddr"), M06_AXI_arlen("M06_AXI_arlen"), M06_AXI_arsize("M06_AXI_arsize"), M06_AXI_arburst("M06_AXI_arburst"), M06_AXI_arlock("M06_AXI_arlock"), M06_AXI_arcache("M06_AXI_arcache"), M06_AXI_arprot("M06_AXI_arprot"), M06_AXI_arqos("M06_AXI_arqos"), M06_AXI_aruser("M06_AXI_aruser"), M06_AXI_arvalid("M06_AXI_arvalid"), M06_AXI_arready("M06_AXI_arready"), M06_AXI_rdata("M06_AXI_rdata"), M06_AXI_rresp("M06_AXI_rresp"), M06_AXI_rlast("M06_AXI_rlast"), M06_AXI_rvalid("M06_AXI_rvalid"), M06_AXI_rready("M06_AXI_rready"), M07_AXI_awaddr("M07_AXI_awaddr"), M07_AXI_awlen("M07_AXI_awlen"), M07_AXI_awsize("M07_AXI_awsize"), M07_AXI_awburst("M07_AXI_awburst"), M07_AXI_awlock("M07_AXI_awlock"), M07_AXI_awcache("M07_AXI_awcache"), M07_AXI_awprot("M07_AXI_awprot"), M07_AXI_awqos("M07_AXI_awqos"), M07_AXI_awuser("M07_AXI_awuser"), M07_AXI_awvalid("M07_AXI_awvalid"), M07_AXI_awready("M07_AXI_awready"), M07_AXI_wdata("M07_AXI_wdata"), M07_AXI_wstrb("M07_AXI_wstrb"), M07_AXI_wlast("M07_AXI_wlast"), M07_AXI_wvalid("M07_AXI_wvalid"), M07_AXI_wready("M07_AXI_wready"), M07_AXI_bresp("M07_AXI_bresp"), M07_AXI_bvalid("M07_AXI_bvalid"), M07_AXI_bready("M07_AXI_bready"), M07_AXI_araddr("M07_AXI_araddr"), M07_AXI_arlen("M07_AXI_arlen"), M07_AXI_arsize("M07_AXI_arsize"), M07_AXI_arburst("M07_AXI_arburst"), M07_AXI_arlock("M07_AXI_arlock"), M07_AXI_arcache("M07_AXI_arcache"), M07_AXI_arprot("M07_AXI_arprot"), M07_AXI_arqos("M07_AXI_arqos"), M07_AXI_aruser("M07_AXI_aruser"), M07_AXI_arvalid("M07_AXI_arvalid"), M07_AXI_arready("M07_AXI_arready"), M07_AXI_rdata("M07_AXI_rdata"), M07_AXI_rresp("M07_AXI_rresp"), M07_AXI_rlast("M07_AXI_rlast"), M07_AXI_rvalid("M07_AXI_rvalid"), M07_AXI_rready("M07_AXI_rready"), M08_AXI_awaddr("M08_AXI_awaddr"), M08_AXI_awlen("M08_AXI_awlen"), M08_AXI_awsize("M08_AXI_awsize"), M08_AXI_awburst("M08_AXI_awburst"), M08_AXI_awlock("M08_AXI_awlock"), M08_AXI_awcache("M08_AXI_awcache"), M08_AXI_awprot("M08_AXI_awprot"), M08_AXI_awqos("M08_AXI_awqos"), M08_AXI_awuser("M08_AXI_awuser"), M08_AXI_awvalid("M08_AXI_awvalid"), M08_AXI_awready("M08_AXI_awready"), M08_AXI_wdata("M08_AXI_wdata"), M08_AXI_wstrb("M08_AXI_wstrb"), M08_AXI_wlast("M08_AXI_wlast"), M08_AXI_wvalid("M08_AXI_wvalid"), M08_AXI_wready("M08_AXI_wready"), M08_AXI_bresp("M08_AXI_bresp"), M08_AXI_bvalid("M08_AXI_bvalid"), M08_AXI_bready("M08_AXI_bready"), M08_AXI_araddr("M08_AXI_araddr"), M08_AXI_arlen("M08_AXI_arlen"), M08_AXI_arsize("M08_AXI_arsize"), M08_AXI_arburst("M08_AXI_arburst"), M08_AXI_arlock("M08_AXI_arlock"), M08_AXI_arcache("M08_AXI_arcache"), M08_AXI_arprot("M08_AXI_arprot"), M08_AXI_arqos("M08_AXI_arqos"), M08_AXI_aruser("M08_AXI_aruser"), M08_AXI_arvalid("M08_AXI_arvalid"), M08_AXI_arready("M08_AXI_arready"), M08_AXI_rdata("M08_AXI_rdata"), M08_AXI_rresp("M08_AXI_rresp"), M08_AXI_rlast("M08_AXI_rlast"), M08_AXI_rvalid("M08_AXI_rvalid"), M08_AXI_rready("M08_AXI_rready"), M09_AXI_awaddr("M09_AXI_awaddr"), M09_AXI_awlen("M09_AXI_awlen"), M09_AXI_awsize("M09_AXI_awsize"), M09_AXI_awburst("M09_AXI_awburst"), M09_AXI_awlock("M09_AXI_awlock"), M09_AXI_awcache("M09_AXI_awcache"), M09_AXI_awprot("M09_AXI_awprot"), M09_AXI_awqos("M09_AXI_awqos"), M09_AXI_awuser("M09_AXI_awuser"), M09_AXI_awvalid("M09_AXI_awvalid"), M09_AXI_awready("M09_AXI_awready"), M09_AXI_wdata("M09_AXI_wdata"), M09_AXI_wstrb("M09_AXI_wstrb"), M09_AXI_wlast("M09_AXI_wlast"), M09_AXI_wvalid("M09_AXI_wvalid"), M09_AXI_wready("M09_AXI_wready"), M09_AXI_bresp("M09_AXI_bresp"), M09_AXI_bvalid("M09_AXI_bvalid"), M09_AXI_bready("M09_AXI_bready"), M09_AXI_araddr("M09_AXI_araddr"), M09_AXI_arlen("M09_AXI_arlen"), M09_AXI_arsize("M09_AXI_arsize"), M09_AXI_arburst("M09_AXI_arburst"), M09_AXI_arlock("M09_AXI_arlock"), M09_AXI_arcache("M09_AXI_arcache"), M09_AXI_arprot("M09_AXI_arprot"), M09_AXI_arqos("M09_AXI_arqos"), M09_AXI_aruser("M09_AXI_aruser"), M09_AXI_arvalid("M09_AXI_arvalid"), M09_AXI_arready("M09_AXI_arready"), M09_AXI_rdata("M09_AXI_rdata"), M09_AXI_rresp("M09_AXI_rresp"), M09_AXI_rlast("M09_AXI_rlast"), M09_AXI_rvalid("M09_AXI_rvalid"), M09_AXI_rready("M09_AXI_rready"), M10_AXI_awaddr("M10_AXI_awaddr"), M10_AXI_awlen("M10_AXI_awlen"), M10_AXI_awsize("M10_AXI_awsize"), M10_AXI_awburst("M10_AXI_awburst"), M10_AXI_awlock("M10_AXI_awlock"), M10_AXI_awcache("M10_AXI_awcache"), M10_AXI_awprot("M10_AXI_awprot"), M10_AXI_awqos("M10_AXI_awqos"), M10_AXI_awuser("M10_AXI_awuser"), M10_AXI_awvalid("M10_AXI_awvalid"), M10_AXI_awready("M10_AXI_awready"), M10_AXI_wdata("M10_AXI_wdata"), M10_AXI_wstrb("M10_AXI_wstrb"), M10_AXI_wlast("M10_AXI_wlast"), M10_AXI_wvalid("M10_AXI_wvalid"), M10_AXI_wready("M10_AXI_wready"), M10_AXI_bresp("M10_AXI_bresp"), M10_AXI_bvalid("M10_AXI_bvalid"), M10_AXI_bready("M10_AXI_bready"), M10_AXI_araddr("M10_AXI_araddr"), M10_AXI_arlen("M10_AXI_arlen"), M10_AXI_arsize("M10_AXI_arsize"), M10_AXI_arburst("M10_AXI_arburst"), M10_AXI_arlock("M10_AXI_arlock"), M10_AXI_arcache("M10_AXI_arcache"), M10_AXI_arprot("M10_AXI_arprot"), M10_AXI_arqos("M10_AXI_arqos"), M10_AXI_aruser("M10_AXI_aruser"), M10_AXI_arvalid("M10_AXI_arvalid"), M10_AXI_arready("M10_AXI_arready"), M10_AXI_rdata("M10_AXI_rdata"), M10_AXI_rresp("M10_AXI_rresp"), M10_AXI_rlast("M10_AXI_rlast"), M10_AXI_rvalid("M10_AXI_rvalid"), M10_AXI_rready("M10_AXI_rready"), M11_AXI_awaddr("M11_AXI_awaddr"), M11_AXI_awlen("M11_AXI_awlen"), M11_AXI_awsize("M11_AXI_awsize"), M11_AXI_awburst("M11_AXI_awburst"), M11_AXI_awlock("M11_AXI_awlock"), M11_AXI_awcache("M11_AXI_awcache"), M11_AXI_awprot("M11_AXI_awprot"), M11_AXI_awqos("M11_AXI_awqos"), M11_AXI_awuser("M11_AXI_awuser"), M11_AXI_awvalid("M11_AXI_awvalid"), M11_AXI_awready("M11_AXI_awready"), M11_AXI_wdata("M11_AXI_wdata"), M11_AXI_wstrb("M11_AXI_wstrb"), M11_AXI_wlast("M11_AXI_wlast"), M11_AXI_wvalid("M11_AXI_wvalid"), M11_AXI_wready("M11_AXI_wready"), M11_AXI_bresp("M11_AXI_bresp"), M11_AXI_bvalid("M11_AXI_bvalid"), M11_AXI_bready("M11_AXI_bready"), M11_AXI_araddr("M11_AXI_araddr"), M11_AXI_arlen("M11_AXI_arlen"), M11_AXI_arsize("M11_AXI_arsize"), M11_AXI_arburst("M11_AXI_arburst"), M11_AXI_arlock("M11_AXI_arlock"), M11_AXI_arcache("M11_AXI_arcache"), M11_AXI_arprot("M11_AXI_arprot"), M11_AXI_arqos("M11_AXI_arqos"), M11_AXI_aruser("M11_AXI_aruser"), M11_AXI_arvalid("M11_AXI_arvalid"), M11_AXI_arready("M11_AXI_arready"), M11_AXI_rdata("M11_AXI_rdata"), M11_AXI_rresp("M11_AXI_rresp"), M11_AXI_rlast("M11_AXI_rlast"), M11_AXI_rvalid("M11_AXI_rvalid"), M11_AXI_rready("M11_AXI_rready"), M12_AXI_awaddr("M12_AXI_awaddr"), M12_AXI_awprot("M12_AXI_awprot"), M12_AXI_awvalid("M12_AXI_awvalid"), M12_AXI_awready("M12_AXI_awready"), M12_AXI_wdata("M12_AXI_wdata"), M12_AXI_wstrb("M12_AXI_wstrb"), M12_AXI_wvalid("M12_AXI_wvalid"), M12_AXI_wready("M12_AXI_wready"), M12_AXI_bresp("M12_AXI_bresp"), M12_AXI_bvalid("M12_AXI_bvalid"), M12_AXI_bready("M12_AXI_bready"), M12_AXI_araddr("M12_AXI_araddr"), M12_AXI_arprot("M12_AXI_arprot"), M12_AXI_arvalid("M12_AXI_arvalid"), M12_AXI_arready("M12_AXI_arready"), M12_AXI_rdata("M12_AXI_rdata"), M12_AXI_rresp("M12_AXI_rresp"), M12_AXI_rvalid("M12_AXI_rvalid"), M12_AXI_rready("M12_AXI_rready"), M13_AXI_awaddr("M13_AXI_awaddr"), M13_AXI_awprot("M13_AXI_awprot"), M13_AXI_awvalid("M13_AXI_awvalid"), M13_AXI_awready("M13_AXI_awready"), M13_AXI_wdata("M13_AXI_wdata"), M13_AXI_wstrb("M13_AXI_wstrb"), M13_AXI_wvalid("M13_AXI_wvalid"), M13_AXI_wready("M13_AXI_wready"), M13_AXI_bresp("M13_AXI_bresp"), M13_AXI_bvalid("M13_AXI_bvalid"), M13_AXI_bready("M13_AXI_bready"), M13_AXI_araddr("M13_AXI_araddr"), M13_AXI_arprot("M13_AXI_arprot"), M13_AXI_arvalid("M13_AXI_arvalid"), M13_AXI_arready("M13_AXI_arready"), M13_AXI_rdata("M13_AXI_rdata"), M13_AXI_rresp("M13_AXI_rresp"), M13_AXI_rvalid("M13_AXI_rvalid"), M13_AXI_rready("M13_AXI_rready"), M14_AXI_awaddr("M14_AXI_awaddr"), M14_AXI_awprot("M14_AXI_awprot"), M14_AXI_awvalid("M14_AXI_awvalid"), M14_AXI_awready("M14_AXI_awready"), M14_AXI_wdata("M14_AXI_wdata"), M14_AXI_wstrb("M14_AXI_wstrb"), M14_AXI_wvalid("M14_AXI_wvalid"), M14_AXI_wready("M14_AXI_wready"), M14_AXI_bresp("M14_AXI_bresp"), M14_AXI_bvalid("M14_AXI_bvalid"), M14_AXI_bready("M14_AXI_bready"), M14_AXI_araddr("M14_AXI_araddr"), M14_AXI_arprot("M14_AXI_arprot"), M14_AXI_arvalid("M14_AXI_arvalid"), M14_AXI_arready("M14_AXI_arready"), M14_AXI_rdata("M14_AXI_rdata"), M14_AXI_rresp("M14_AXI_rresp"), M14_AXI_rvalid("M14_AXI_rvalid"), M14_AXI_rready("M14_AXI_rready"), M15_AXI_awaddr("M15_AXI_awaddr"), M15_AXI_awprot("M15_AXI_awprot"), M15_AXI_awvalid("M15_AXI_awvalid"), M15_AXI_awready("M15_AXI_awready"), M15_AXI_wdata("M15_AXI_wdata"), M15_AXI_wstrb("M15_AXI_wstrb"), M15_AXI_wvalid("M15_AXI_wvalid"), M15_AXI_wready("M15_AXI_wready"), M15_AXI_bresp("M15_AXI_bresp"), M15_AXI_bvalid("M15_AXI_bvalid"), M15_AXI_bready("M15_AXI_bready"), M15_AXI_araddr("M15_AXI_araddr"), M15_AXI_arprot("M15_AXI_arprot"), M15_AXI_arvalid("M15_AXI_arvalid"), M15_AXI_arready("M15_AXI_arready"), M15_AXI_rdata("M15_AXI_rdata"), M15_AXI_rresp("M15_AXI_rresp"), M15_AXI_rvalid("M15_AXI_rvalid"), M15_AXI_rready("M15_AXI_rready"), M16_AXI_awaddr("M16_AXI_awaddr"), M16_AXI_awprot("M16_AXI_awprot"), M16_AXI_awvalid("M16_AXI_awvalid"), M16_AXI_awready("M16_AXI_awready"), M16_AXI_wdata("M16_AXI_wdata"), M16_AXI_wstrb("M16_AXI_wstrb"), M16_AXI_wvalid("M16_AXI_wvalid"), M16_AXI_wready("M16_AXI_wready"), M16_AXI_bresp("M16_AXI_bresp"), M16_AXI_bvalid("M16_AXI_bvalid"), M16_AXI_bready("M16_AXI_bready"), M16_AXI_araddr("M16_AXI_araddr"), M16_AXI_arprot("M16_AXI_arprot"), M16_AXI_arvalid("M16_AXI_arvalid"), M16_AXI_arready("M16_AXI_arready"), M16_AXI_rdata("M16_AXI_rdata"), M16_AXI_rresp("M16_AXI_rresp"), M16_AXI_rvalid("M16_AXI_rvalid"), M16_AXI_rready("M16_AXI_rready"), M17_AXI_awaddr("M17_AXI_awaddr"), M17_AXI_awprot("M17_AXI_awprot"), M17_AXI_awvalid("M17_AXI_awvalid"), M17_AXI_awready("M17_AXI_awready"), M17_AXI_wdata("M17_AXI_wdata"), M17_AXI_wstrb("M17_AXI_wstrb"), M17_AXI_wvalid("M17_AXI_wvalid"), M17_AXI_wready("M17_AXI_wready"), M17_AXI_bresp("M17_AXI_bresp"), M17_AXI_bvalid("M17_AXI_bvalid"), M17_AXI_bready("M17_AXI_bready"), M17_AXI_araddr("M17_AXI_araddr"), M17_AXI_arprot("M17_AXI_arprot"), M17_AXI_arvalid("M17_AXI_arvalid"), M17_AXI_arready("M17_AXI_arready"), M17_AXI_rdata("M17_AXI_rdata"), M17_AXI_rresp("M17_AXI_rresp"), M17_AXI_rvalid("M17_AXI_rvalid"), M17_AXI_rready("M17_AXI_rready"), M18_AXI_awaddr("M18_AXI_awaddr"), M18_AXI_awprot("M18_AXI_awprot"), M18_AXI_awvalid("M18_AXI_awvalid"), M18_AXI_awready("M18_AXI_awready"), M18_AXI_wdata("M18_AXI_wdata"), M18_AXI_wstrb("M18_AXI_wstrb"), M18_AXI_wvalid("M18_AXI_wvalid"), M18_AXI_wready("M18_AXI_wready"), M18_AXI_bresp("M18_AXI_bresp"), M18_AXI_bvalid("M18_AXI_bvalid"), M18_AXI_bready("M18_AXI_bready"), M18_AXI_araddr("M18_AXI_araddr"), M18_AXI_arprot("M18_AXI_arprot"), M18_AXI_arvalid("M18_AXI_arvalid"), M18_AXI_arready("M18_AXI_arready"), M18_AXI_rdata("M18_AXI_rdata"), M18_AXI_rresp("M18_AXI_rresp"), M18_AXI_rvalid("M18_AXI_rvalid"), M18_AXI_rready("M18_AXI_rready"), M19_AXI_awaddr("M19_AXI_awaddr"), M19_AXI_awprot("M19_AXI_awprot"), M19_AXI_awvalid("M19_AXI_awvalid"), M19_AXI_awready("M19_AXI_awready"), M19_AXI_wdata("M19_AXI_wdata"), M19_AXI_wstrb("M19_AXI_wstrb"), M19_AXI_wvalid("M19_AXI_wvalid"), M19_AXI_wready("M19_AXI_wready"), M19_AXI_bresp("M19_AXI_bresp"), M19_AXI_bvalid("M19_AXI_bvalid"), M19_AXI_bready("M19_AXI_bready"), M19_AXI_araddr("M19_AXI_araddr"), M19_AXI_arprot("M19_AXI_arprot"), M19_AXI_arvalid("M19_AXI_arvalid"), M19_AXI_arready("M19_AXI_arready"), M19_AXI_rdata("M19_AXI_rdata"), M19_AXI_rresp("M19_AXI_rresp"), M19_AXI_rvalid("M19_AXI_rvalid"), M19_AXI_rready("M19_AXI_rready"), M20_AXI_awaddr("M20_AXI_awaddr"), M20_AXI_awprot("M20_AXI_awprot"), M20_AXI_awvalid("M20_AXI_awvalid"), M20_AXI_awready("M20_AXI_awready"), M20_AXI_wdata("M20_AXI_wdata"), M20_AXI_wstrb("M20_AXI_wstrb"), M20_AXI_wvalid("M20_AXI_wvalid"), M20_AXI_wready("M20_AXI_wready"), M20_AXI_bresp("M20_AXI_bresp"), M20_AXI_bvalid("M20_AXI_bvalid"), M20_AXI_bready("M20_AXI_bready"), M20_AXI_araddr("M20_AXI_araddr"), M20_AXI_arprot("M20_AXI_arprot"), M20_AXI_arvalid("M20_AXI_arvalid"), M20_AXI_arready("M20_AXI_arready"), M20_AXI_rdata("M20_AXI_rdata"), M20_AXI_rresp("M20_AXI_rresp"), M20_AXI_rvalid("M20_AXI_rvalid"), M20_AXI_rready("M20_AXI_rready"), M21_AXI_awaddr("M21_AXI_awaddr"), M21_AXI_awprot("M21_AXI_awprot"), M21_AXI_awvalid("M21_AXI_awvalid"), M21_AXI_awready("M21_AXI_awready"), M21_AXI_wdata("M21_AXI_wdata"), M21_AXI_wstrb("M21_AXI_wstrb"), M21_AXI_wvalid("M21_AXI_wvalid"), M21_AXI_wready("M21_AXI_wready"), M21_AXI_bresp("M21_AXI_bresp"), M21_AXI_bvalid("M21_AXI_bvalid"), M21_AXI_bready("M21_AXI_bready"), M21_AXI_araddr("M21_AXI_araddr"), M21_AXI_arprot("M21_AXI_arprot"), M21_AXI_arvalid("M21_AXI_arvalid"), M21_AXI_arready("M21_AXI_arready"), M21_AXI_rdata("M21_AXI_rdata"), M21_AXI_rresp("M21_AXI_rresp"), M21_AXI_rvalid("M21_AXI_rvalid"), M21_AXI_rready("M21_AXI_rready"), M22_AXI_awaddr("M22_AXI_awaddr"), M22_AXI_awprot("M22_AXI_awprot"), M22_AXI_awvalid("M22_AXI_awvalid"), M22_AXI_awready("M22_AXI_awready"), M22_AXI_wdata("M22_AXI_wdata"), M22_AXI_wstrb("M22_AXI_wstrb"), M22_AXI_wvalid("M22_AXI_wvalid"), M22_AXI_wready("M22_AXI_wready"), M22_AXI_bresp("M22_AXI_bresp"), M22_AXI_bvalid("M22_AXI_bvalid"), M22_AXI_bready("M22_AXI_bready"), M22_AXI_araddr("M22_AXI_araddr"), M22_AXI_arprot("M22_AXI_arprot"), M22_AXI_arvalid("M22_AXI_arvalid"), M22_AXI_arready("M22_AXI_arready"), M22_AXI_rdata("M22_AXI_rdata"), M22_AXI_rresp("M22_AXI_rresp"), M22_AXI_rvalid("M22_AXI_rvalid"), M22_AXI_rready("M22_AXI_rready"), M23_AXI_awaddr("M23_AXI_awaddr"), M23_AXI_awprot("M23_AXI_awprot"), M23_AXI_awvalid("M23_AXI_awvalid"), M23_AXI_awready("M23_AXI_awready"), M23_AXI_wdata("M23_AXI_wdata"), M23_AXI_wstrb("M23_AXI_wstrb"), M23_AXI_wvalid("M23_AXI_wvalid"), M23_AXI_wready("M23_AXI_wready"), M23_AXI_bresp("M23_AXI_bresp"), M23_AXI_bvalid("M23_AXI_bvalid"), M23_AXI_bready("M23_AXI_bready"), M23_AXI_araddr("M23_AXI_araddr"), M23_AXI_arprot("M23_AXI_arprot"), M23_AXI_arvalid("M23_AXI_arvalid"), M23_AXI_arready("M23_AXI_arready"), M23_AXI_rdata("M23_AXI_rdata"), M23_AXI_rresp("M23_AXI_rresp"), M23_AXI_rvalid("M23_AXI_rvalid"), M23_AXI_rready("M23_AXI_rready"), M24_AXI_awaddr("M24_AXI_awaddr"), M24_AXI_awprot("M24_AXI_awprot"), M24_AXI_awvalid("M24_AXI_awvalid"), M24_AXI_awready("M24_AXI_awready"), M24_AXI_wdata("M24_AXI_wdata"), M24_AXI_wstrb("M24_AXI_wstrb"), M24_AXI_wvalid("M24_AXI_wvalid"), M24_AXI_wready("M24_AXI_wready"), M24_AXI_bresp("M24_AXI_bresp"), M24_AXI_bvalid("M24_AXI_bvalid"), M24_AXI_bready("M24_AXI_bready"), M24_AXI_araddr("M24_AXI_araddr"), M24_AXI_arprot("M24_AXI_arprot"), M24_AXI_arvalid("M24_AXI_arvalid"), M24_AXI_arready("M24_AXI_arready"), M24_AXI_rdata("M24_AXI_rdata"), M24_AXI_rresp("M24_AXI_rresp"), M24_AXI_rvalid("M24_AXI_rvalid"), M24_AXI_rready("M24_AXI_rready"), M25_AXI_awaddr("M25_AXI_awaddr"), M25_AXI_awprot("M25_AXI_awprot"), M25_AXI_awvalid("M25_AXI_awvalid"), M25_AXI_awready("M25_AXI_awready"), M25_AXI_wdata("M25_AXI_wdata"), M25_AXI_wstrb("M25_AXI_wstrb"), M25_AXI_wvalid("M25_AXI_wvalid"), M25_AXI_wready("M25_AXI_wready"), M25_AXI_bresp("M25_AXI_bresp"), M25_AXI_bvalid("M25_AXI_bvalid"), M25_AXI_bready("M25_AXI_bready"), M25_AXI_araddr("M25_AXI_araddr"), M25_AXI_arprot("M25_AXI_arprot"), M25_AXI_arvalid("M25_AXI_arvalid"), M25_AXI_arready("M25_AXI_arready"), M25_AXI_rdata("M25_AXI_rdata"), M25_AXI_rresp("M25_AXI_rresp"), M25_AXI_rvalid("M25_AXI_rvalid"), M25_AXI_rready("M25_AXI_rready"), M26_AXI_awaddr("M26_AXI_awaddr"), M26_AXI_awprot("M26_AXI_awprot"), M26_AXI_awvalid("M26_AXI_awvalid"), M26_AXI_awready("M26_AXI_awready"), M26_AXI_wdata("M26_AXI_wdata"), M26_AXI_wstrb("M26_AXI_wstrb"), M26_AXI_wvalid("M26_AXI_wvalid"), M26_AXI_wready("M26_AXI_wready"), M26_AXI_bresp("M26_AXI_bresp"), M26_AXI_bvalid("M26_AXI_bvalid"), M26_AXI_bready("M26_AXI_bready"), M26_AXI_araddr("M26_AXI_araddr"), M26_AXI_arprot("M26_AXI_arprot"), M26_AXI_arvalid("M26_AXI_arvalid"), M26_AXI_arready("M26_AXI_arready"), M26_AXI_rdata("M26_AXI_rdata"), M26_AXI_rresp("M26_AXI_rresp"), M26_AXI_rvalid("M26_AXI_rvalid"), M26_AXI_rready("M26_AXI_rready"), M27_AXI_awaddr("M27_AXI_awaddr"), M27_AXI_awprot("M27_AXI_awprot"), M27_AXI_awvalid("M27_AXI_awvalid"), M27_AXI_awready("M27_AXI_awready"), M27_AXI_wdata("M27_AXI_wdata"), M27_AXI_wstrb("M27_AXI_wstrb"), M27_AXI_wvalid("M27_AXI_wvalid"), M27_AXI_wready("M27_AXI_wready"), M27_AXI_bresp("M27_AXI_bresp"), M27_AXI_bvalid("M27_AXI_bvalid"), M27_AXI_bready("M27_AXI_bready"), M27_AXI_araddr("M27_AXI_araddr"), M27_AXI_arprot("M27_AXI_arprot"), M27_AXI_arvalid("M27_AXI_arvalid"), M27_AXI_arready("M27_AXI_arready"), M27_AXI_rdata("M27_AXI_rdata"), M27_AXI_rresp("M27_AXI_rresp"), M27_AXI_rvalid("M27_AXI_rvalid"), M27_AXI_rready("M27_AXI_rready"), M28_AXI_awaddr("M28_AXI_awaddr"), M28_AXI_awprot("M28_AXI_awprot"), M28_AXI_awvalid("M28_AXI_awvalid"), M28_AXI_awready("M28_AXI_awready"), M28_AXI_wdata("M28_AXI_wdata"), M28_AXI_wstrb("M28_AXI_wstrb"), M28_AXI_wvalid("M28_AXI_wvalid"), M28_AXI_wready("M28_AXI_wready"), M28_AXI_bresp("M28_AXI_bresp"), M28_AXI_bvalid("M28_AXI_bvalid"), M28_AXI_bready("M28_AXI_bready"), M28_AXI_araddr("M28_AXI_araddr"), M28_AXI_arprot("M28_AXI_arprot"), M28_AXI_arvalid("M28_AXI_arvalid"), M28_AXI_arready("M28_AXI_arready"), M28_AXI_rdata("M28_AXI_rdata"), M28_AXI_rresp("M28_AXI_rresp"), M28_AXI_rvalid("M28_AXI_rvalid"), M28_AXI_rready("M28_AXI_rready"), M29_AXI_awaddr("M29_AXI_awaddr"), M29_AXI_awprot("M29_AXI_awprot"), M29_AXI_awvalid("M29_AXI_awvalid"), M29_AXI_awready("M29_AXI_awready"), M29_AXI_wdata("M29_AXI_wdata"), M29_AXI_wstrb("M29_AXI_wstrb"), M29_AXI_wvalid("M29_AXI_wvalid"), M29_AXI_wready("M29_AXI_wready"), M29_AXI_bresp("M29_AXI_bresp"), M29_AXI_bvalid("M29_AXI_bvalid"), M29_AXI_bready("M29_AXI_bready"), M29_AXI_araddr("M29_AXI_araddr"), M29_AXI_arprot("M29_AXI_arprot"), M29_AXI_arvalid("M29_AXI_arvalid"), M29_AXI_arready("M29_AXI_arready"), M29_AXI_rdata("M29_AXI_rdata"), M29_AXI_rresp("M29_AXI_rresp"), M29_AXI_rvalid("M29_AXI_rvalid"), M29_AXI_rready("M29_AXI_rready"), M30_AXI_awaddr("M30_AXI_awaddr"), M30_AXI_awprot("M30_AXI_awprot"), M30_AXI_awvalid("M30_AXI_awvalid"), M30_AXI_awready("M30_AXI_awready"), M30_AXI_wdata("M30_AXI_wdata"), M30_AXI_wstrb("M30_AXI_wstrb"), M30_AXI_wvalid("M30_AXI_wvalid"), M30_AXI_wready("M30_AXI_wready"), M30_AXI_bresp("M30_AXI_bresp"), M30_AXI_bvalid("M30_AXI_bvalid"), M30_AXI_bready("M30_AXI_bready"), M30_AXI_araddr("M30_AXI_araddr"), M30_AXI_arprot("M30_AXI_arprot"), M30_AXI_arvalid("M30_AXI_arvalid"), M30_AXI_arready("M30_AXI_arready"), M30_AXI_rdata("M30_AXI_rdata"), M30_AXI_rresp("M30_AXI_rresp"), M30_AXI_rvalid("M30_AXI_rvalid"), M30_AXI_rready("M30_AXI_rready"), M31_AXI_awaddr("M31_AXI_awaddr"), M31_AXI_awprot("M31_AXI_awprot"), M31_AXI_awvalid("M31_AXI_awvalid"), M31_AXI_awready("M31_AXI_awready"), M31_AXI_wdata("M31_AXI_wdata"), M31_AXI_wstrb("M31_AXI_wstrb"), M31_AXI_wvalid("M31_AXI_wvalid"), M31_AXI_wready("M31_AXI_wready"), M31_AXI_bresp("M31_AXI_bresp"), M31_AXI_bvalid("M31_AXI_bvalid"), M31_AXI_bready("M31_AXI_bready"), M31_AXI_araddr("M31_AXI_araddr"), M31_AXI_arprot("M31_AXI_arprot"), M31_AXI_arvalid("M31_AXI_arvalid"), M31_AXI_arready("M31_AXI_arready"), M31_AXI_rdata("M31_AXI_rdata"), M31_AXI_rresp("M31_AXI_rresp"), M31_AXI_rvalid("M31_AXI_rvalid"), M31_AXI_rready("M31_AXI_rready"), M32_AXI_awaddr("M32_AXI_awaddr"), M32_AXI_awprot("M32_AXI_awprot"), M32_AXI_awvalid("M32_AXI_awvalid"), M32_AXI_awready("M32_AXI_awready"), M32_AXI_wdata("M32_AXI_wdata"), M32_AXI_wstrb("M32_AXI_wstrb"), M32_AXI_wvalid("M32_AXI_wvalid"), M32_AXI_wready("M32_AXI_wready"), M32_AXI_bresp("M32_AXI_bresp"), M32_AXI_bvalid("M32_AXI_bvalid"), M32_AXI_bready("M32_AXI_bready"), M32_AXI_araddr("M32_AXI_araddr"), M32_AXI_arprot("M32_AXI_arprot"), M32_AXI_arvalid("M32_AXI_arvalid"), M32_AXI_arready("M32_AXI_arready"), M32_AXI_rdata("M32_AXI_rdata"), M32_AXI_rresp("M32_AXI_rresp"), M32_AXI_rvalid("M32_AXI_rvalid"), M32_AXI_rready("M32_AXI_rready"), M33_AXI_awaddr("M33_AXI_awaddr"), M33_AXI_awprot("M33_AXI_awprot"), M33_AXI_awvalid("M33_AXI_awvalid"), M33_AXI_awready("M33_AXI_awready"), M33_AXI_wdata("M33_AXI_wdata"), M33_AXI_wstrb("M33_AXI_wstrb"), M33_AXI_wvalid("M33_AXI_wvalid"), M33_AXI_wready("M33_AXI_wready"), M33_AXI_bresp("M33_AXI_bresp"), M33_AXI_bvalid("M33_AXI_bvalid"), M33_AXI_bready("M33_AXI_bready"), M33_AXI_araddr("M33_AXI_araddr"), M33_AXI_arprot("M33_AXI_arprot"), M33_AXI_arvalid("M33_AXI_arvalid"), M33_AXI_arready("M33_AXI_arready"), M33_AXI_rdata("M33_AXI_rdata"), M33_AXI_rresp("M33_AXI_rresp"), M33_AXI_rvalid("M33_AXI_rvalid"), M33_AXI_rready("M33_AXI_rready"), M34_AXI_awaddr("M34_AXI_awaddr"), M34_AXI_awprot("M34_AXI_awprot"), M34_AXI_awvalid("M34_AXI_awvalid"), M34_AXI_awready("M34_AXI_awready"), M34_AXI_wdata("M34_AXI_wdata"), M34_AXI_wstrb("M34_AXI_wstrb"), M34_AXI_wvalid("M34_AXI_wvalid"), M34_AXI_wready("M34_AXI_wready"), M34_AXI_bresp("M34_AXI_bresp"), M34_AXI_bvalid("M34_AXI_bvalid"), M34_AXI_bready("M34_AXI_bready"), M34_AXI_araddr("M34_AXI_araddr"), M34_AXI_arprot("M34_AXI_arprot"), M34_AXI_arvalid("M34_AXI_arvalid"), M34_AXI_arready("M34_AXI_arready"), M34_AXI_rdata("M34_AXI_rdata"), M34_AXI_rresp("M34_AXI_rresp"), M34_AXI_rvalid("M34_AXI_rvalid"), M34_AXI_rready("M34_AXI_rready"), M35_AXI_awaddr("M35_AXI_awaddr"), M35_AXI_awprot("M35_AXI_awprot"), M35_AXI_awvalid("M35_AXI_awvalid"), M35_AXI_awready("M35_AXI_awready"), M35_AXI_wdata("M35_AXI_wdata"), M35_AXI_wstrb("M35_AXI_wstrb"), M35_AXI_wvalid("M35_AXI_wvalid"), M35_AXI_wready("M35_AXI_wready"), M35_AXI_bresp("M35_AXI_bresp"), M35_AXI_bvalid("M35_AXI_bvalid"), M35_AXI_bready("M35_AXI_bready"), M35_AXI_araddr("M35_AXI_araddr"), M35_AXI_arprot("M35_AXI_arprot"), M35_AXI_arvalid("M35_AXI_arvalid"), M35_AXI_arready("M35_AXI_arready"), M35_AXI_rdata("M35_AXI_rdata"), M35_AXI_rresp("M35_AXI_rresp"), M35_AXI_rvalid("M35_AXI_rvalid"), M35_AXI_rready("M35_AXI_rready"), M36_AXI_awaddr("M36_AXI_awaddr"), M36_AXI_awprot("M36_AXI_awprot"), M36_AXI_awvalid("M36_AXI_awvalid"), M36_AXI_awready("M36_AXI_awready"), M36_AXI_wdata("M36_AXI_wdata"), M36_AXI_wstrb("M36_AXI_wstrb"), M36_AXI_wvalid("M36_AXI_wvalid"), M36_AXI_wready("M36_AXI_wready"), M36_AXI_bresp("M36_AXI_bresp"), M36_AXI_bvalid("M36_AXI_bvalid"), M36_AXI_bready("M36_AXI_bready"), M36_AXI_araddr("M36_AXI_araddr"), M36_AXI_arprot("M36_AXI_arprot"), M36_AXI_arvalid("M36_AXI_arvalid"), M36_AXI_arready("M36_AXI_arready"), M36_AXI_rdata("M36_AXI_rdata"), M36_AXI_rresp("M36_AXI_rresp"), M36_AXI_rvalid("M36_AXI_rvalid"), M36_AXI_rready("M36_AXI_rready"), M37_AXI_awaddr("M37_AXI_awaddr"), M37_AXI_awprot("M37_AXI_awprot"), M37_AXI_awvalid("M37_AXI_awvalid"), M37_AXI_awready("M37_AXI_awready"), M37_AXI_wdata("M37_AXI_wdata"), M37_AXI_wstrb("M37_AXI_wstrb"), M37_AXI_wvalid("M37_AXI_wvalid"), M37_AXI_wready("M37_AXI_wready"), M37_AXI_bresp("M37_AXI_bresp"), M37_AXI_bvalid("M37_AXI_bvalid"), M37_AXI_bready("M37_AXI_bready"), M37_AXI_araddr("M37_AXI_araddr"), M37_AXI_arprot("M37_AXI_arprot"), M37_AXI_arvalid("M37_AXI_arvalid"), M37_AXI_arready("M37_AXI_arready"), M37_AXI_rdata("M37_AXI_rdata"), M37_AXI_rresp("M37_AXI_rresp"), M37_AXI_rvalid("M37_AXI_rvalid"), M37_AXI_rready("M37_AXI_rready"), M38_AXI_awaddr("M38_AXI_awaddr"), M38_AXI_awprot("M38_AXI_awprot"), M38_AXI_awvalid("M38_AXI_awvalid"), M38_AXI_awready("M38_AXI_awready"), M38_AXI_wdata("M38_AXI_wdata"), M38_AXI_wstrb("M38_AXI_wstrb"), M38_AXI_wvalid("M38_AXI_wvalid"), M38_AXI_wready("M38_AXI_wready"), M38_AXI_bresp("M38_AXI_bresp"), M38_AXI_bvalid("M38_AXI_bvalid"), M38_AXI_bready("M38_AXI_bready"), M38_AXI_araddr("M38_AXI_araddr"), M38_AXI_arprot("M38_AXI_arprot"), M38_AXI_arvalid("M38_AXI_arvalid"), M38_AXI_arready("M38_AXI_arready"), M38_AXI_rdata("M38_AXI_rdata"), M38_AXI_rresp("M38_AXI_rresp"), M38_AXI_rvalid("M38_AXI_rvalid"), M38_AXI_rready("M38_AXI_rready"), M39_AXI_awaddr("M39_AXI_awaddr"), M39_AXI_awprot("M39_AXI_awprot"), M39_AXI_awvalid("M39_AXI_awvalid"), M39_AXI_awready("M39_AXI_awready"), M39_AXI_wdata("M39_AXI_wdata"), M39_AXI_wstrb("M39_AXI_wstrb"), M39_AXI_wvalid("M39_AXI_wvalid"), M39_AXI_wready("M39_AXI_wready"), M39_AXI_bresp("M39_AXI_bresp"), M39_AXI_bvalid("M39_AXI_bvalid"), M39_AXI_bready("M39_AXI_bready"), M39_AXI_araddr("M39_AXI_araddr"), M39_AXI_arprot("M39_AXI_arprot"), M39_AXI_arvalid("M39_AXI_arvalid"), M39_AXI_arready("M39_AXI_arready"), M39_AXI_rdata("M39_AXI_rdata"), M39_AXI_rresp("M39_AXI_rresp"), M39_AXI_rvalid("M39_AXI_rvalid"), M39_AXI_rready("M39_AXI_rready"), M40_AXI_awaddr("M40_AXI_awaddr"), M40_AXI_awprot("M40_AXI_awprot"), M40_AXI_awvalid("M40_AXI_awvalid"), M40_AXI_awready("M40_AXI_awready"), M40_AXI_wdata("M40_AXI_wdata"), M40_AXI_wstrb("M40_AXI_wstrb"), M40_AXI_wvalid("M40_AXI_wvalid"), M40_AXI_wready("M40_AXI_wready"), M40_AXI_bresp("M40_AXI_bresp"), M40_AXI_bvalid("M40_AXI_bvalid"), M40_AXI_bready("M40_AXI_bready"), M40_AXI_araddr("M40_AXI_araddr"), M40_AXI_arprot("M40_AXI_arprot"), M40_AXI_arvalid("M40_AXI_arvalid"), M40_AXI_arready("M40_AXI_arready"), M40_AXI_rdata("M40_AXI_rdata"), M40_AXI_rresp("M40_AXI_rresp"), M40_AXI_rvalid("M40_AXI_rvalid"), M40_AXI_rready("M40_AXI_rready"), M41_AXI_awaddr("M41_AXI_awaddr"), M41_AXI_awprot("M41_AXI_awprot"), M41_AXI_awvalid("M41_AXI_awvalid"), M41_AXI_awready("M41_AXI_awready"), M41_AXI_wdata("M41_AXI_wdata"), M41_AXI_wstrb("M41_AXI_wstrb"), M41_AXI_wvalid("M41_AXI_wvalid"), M41_AXI_wready("M41_AXI_wready"), M41_AXI_bresp("M41_AXI_bresp"), M41_AXI_bvalid("M41_AXI_bvalid"), M41_AXI_bready("M41_AXI_bready"), M41_AXI_araddr("M41_AXI_araddr"), M41_AXI_arprot("M41_AXI_arprot"), M41_AXI_arvalid("M41_AXI_arvalid"), M41_AXI_arready("M41_AXI_arready"), M41_AXI_rdata("M41_AXI_rdata"), M41_AXI_rresp("M41_AXI_rresp"), M41_AXI_rvalid("M41_AXI_rvalid"), M41_AXI_rready("M41_AXI_rready"), M42_AXI_awaddr("M42_AXI_awaddr"), M42_AXI_awprot("M42_AXI_awprot"), M42_AXI_awvalid("M42_AXI_awvalid"), M42_AXI_awready("M42_AXI_awready"), M42_AXI_wdata("M42_AXI_wdata"), M42_AXI_wstrb("M42_AXI_wstrb"), M42_AXI_wvalid("M42_AXI_wvalid"), M42_AXI_wready("M42_AXI_wready"), M42_AXI_bresp("M42_AXI_bresp"), M42_AXI_bvalid("M42_AXI_bvalid"), M42_AXI_bready("M42_AXI_bready"), M42_AXI_araddr("M42_AXI_araddr"), M42_AXI_arprot("M42_AXI_arprot"), M42_AXI_arvalid("M42_AXI_arvalid"), M42_AXI_arready("M42_AXI_arready"), M42_AXI_rdata("M42_AXI_rdata"), M42_AXI_rresp("M42_AXI_rresp"), M42_AXI_rvalid("M42_AXI_rvalid"), M42_AXI_rready("M42_AXI_rready"), M43_AXI_awaddr("M43_AXI_awaddr"), M43_AXI_awprot("M43_AXI_awprot"), M43_AXI_awvalid("M43_AXI_awvalid"), M43_AXI_awready("M43_AXI_awready"), M43_AXI_wdata("M43_AXI_wdata"), M43_AXI_wstrb("M43_AXI_wstrb"), M43_AXI_wvalid("M43_AXI_wvalid"), M43_AXI_wready("M43_AXI_wready"), M43_AXI_bresp("M43_AXI_bresp"), M43_AXI_bvalid("M43_AXI_bvalid"), M43_AXI_bready("M43_AXI_bready"), M43_AXI_araddr("M43_AXI_araddr"), M43_AXI_arprot("M43_AXI_arprot"), M43_AXI_arvalid("M43_AXI_arvalid"), M43_AXI_arready("M43_AXI_arready"), M43_AXI_rdata("M43_AXI_rdata"), M43_AXI_rresp("M43_AXI_rresp"), M43_AXI_rvalid("M43_AXI_rvalid"), M43_AXI_rready("M43_AXI_rready"), M44_AXI_awaddr("M44_AXI_awaddr"), M44_AXI_awprot("M44_AXI_awprot"), M44_AXI_awvalid("M44_AXI_awvalid"), M44_AXI_awready("M44_AXI_awready"), M44_AXI_wdata("M44_AXI_wdata"), M44_AXI_wstrb("M44_AXI_wstrb"), M44_AXI_wvalid("M44_AXI_wvalid"), M44_AXI_wready("M44_AXI_wready"), M44_AXI_bresp("M44_AXI_bresp"), M44_AXI_bvalid("M44_AXI_bvalid"), M44_AXI_bready("M44_AXI_bready"), M44_AXI_araddr("M44_AXI_araddr"), M44_AXI_arprot("M44_AXI_arprot"), M44_AXI_arvalid("M44_AXI_arvalid"), M44_AXI_arready("M44_AXI_arready"), M44_AXI_rdata("M44_AXI_rdata"), M44_AXI_rresp("M44_AXI_rresp"), M44_AXI_rvalid("M44_AXI_rvalid"), M44_AXI_rready("M44_AXI_rready"), M45_AXI_awaddr("M45_AXI_awaddr"), M45_AXI_awprot("M45_AXI_awprot"), M45_AXI_awvalid("M45_AXI_awvalid"), M45_AXI_awready("M45_AXI_awready"), M45_AXI_wdata("M45_AXI_wdata"), M45_AXI_wstrb("M45_AXI_wstrb"), M45_AXI_wvalid("M45_AXI_wvalid"), M45_AXI_wready("M45_AXI_wready"), M45_AXI_bresp("M45_AXI_bresp"), M45_AXI_bvalid("M45_AXI_bvalid"), M45_AXI_bready("M45_AXI_bready"), M45_AXI_araddr("M45_AXI_araddr"), M45_AXI_arprot("M45_AXI_arprot"), M45_AXI_arvalid("M45_AXI_arvalid"), M45_AXI_arready("M45_AXI_arready"), M45_AXI_rdata("M45_AXI_rdata"), M45_AXI_rresp("M45_AXI_rresp"), M45_AXI_rvalid("M45_AXI_rvalid"), M45_AXI_rready("M45_AXI_rready"), M46_AXI_awaddr("M46_AXI_awaddr"), M46_AXI_awprot("M46_AXI_awprot"), M46_AXI_awvalid("M46_AXI_awvalid"), M46_AXI_awready("M46_AXI_awready"), M46_AXI_wdata("M46_AXI_wdata"), M46_AXI_wstrb("M46_AXI_wstrb"), M46_AXI_wvalid("M46_AXI_wvalid"), M46_AXI_wready("M46_AXI_wready"), M46_AXI_bresp("M46_AXI_bresp"), M46_AXI_bvalid("M46_AXI_bvalid"), M46_AXI_bready("M46_AXI_bready"), M46_AXI_araddr("M46_AXI_araddr"), M46_AXI_arprot("M46_AXI_arprot"), M46_AXI_arvalid("M46_AXI_arvalid"), M46_AXI_arready("M46_AXI_arready"), M46_AXI_rdata("M46_AXI_rdata"), M46_AXI_rresp("M46_AXI_rresp"), M46_AXI_rvalid("M46_AXI_rvalid"), M46_AXI_rready("M46_AXI_rready"), M47_AXI_awaddr("M47_AXI_awaddr"), M47_AXI_awprot("M47_AXI_awprot"), M47_AXI_awvalid("M47_AXI_awvalid"), M47_AXI_awready("M47_AXI_awready"), M47_AXI_wdata("M47_AXI_wdata"), M47_AXI_wstrb("M47_AXI_wstrb"), M47_AXI_wvalid("M47_AXI_wvalid"), M47_AXI_wready("M47_AXI_wready"), M47_AXI_bresp("M47_AXI_bresp"), M47_AXI_bvalid("M47_AXI_bvalid"), M47_AXI_bready("M47_AXI_bready"), M47_AXI_araddr("M47_AXI_araddr"), M47_AXI_arprot("M47_AXI_arprot"), M47_AXI_arvalid("M47_AXI_arvalid"), M47_AXI_arready("M47_AXI_arready"), M47_AXI_rdata("M47_AXI_rdata"), M47_AXI_rresp("M47_AXI_rresp"), M47_AXI_rvalid("M47_AXI_rvalid"), M47_AXI_rready("M47_AXI_rready"), M48_AXI_awaddr("M48_AXI_awaddr"), M48_AXI_awprot("M48_AXI_awprot"), M48_AXI_awvalid("M48_AXI_awvalid"), M48_AXI_awready("M48_AXI_awready"), M48_AXI_wdata("M48_AXI_wdata"), M48_AXI_wstrb("M48_AXI_wstrb"), M48_AXI_wvalid("M48_AXI_wvalid"), M48_AXI_wready("M48_AXI_wready"), M48_AXI_bresp("M48_AXI_bresp"), M48_AXI_bvalid("M48_AXI_bvalid"), M48_AXI_bready("M48_AXI_bready"), M48_AXI_araddr("M48_AXI_araddr"), M48_AXI_arprot("M48_AXI_arprot"), M48_AXI_arvalid("M48_AXI_arvalid"), M48_AXI_arready("M48_AXI_arready"), M48_AXI_rdata("M48_AXI_rdata"), M48_AXI_rresp("M48_AXI_rresp"), M48_AXI_rvalid("M48_AXI_rvalid"), M48_AXI_rready("M48_AXI_rready"), M49_AXI_awaddr("M49_AXI_awaddr"), M49_AXI_awprot("M49_AXI_awprot"), M49_AXI_awvalid("M49_AXI_awvalid"), M49_AXI_awready("M49_AXI_awready"), M49_AXI_wdata("M49_AXI_wdata"), M49_AXI_wstrb("M49_AXI_wstrb"), M49_AXI_wvalid("M49_AXI_wvalid"), M49_AXI_wready("M49_AXI_wready"), M49_AXI_bresp("M49_AXI_bresp"), M49_AXI_bvalid("M49_AXI_bvalid"), M49_AXI_bready("M49_AXI_bready"), M49_AXI_araddr("M49_AXI_araddr"), M49_AXI_arprot("M49_AXI_arprot"), M49_AXI_arvalid("M49_AXI_arvalid"), M49_AXI_arready("M49_AXI_arready"), M49_AXI_rdata("M49_AXI_rdata"), M49_AXI_rresp("M49_AXI_rresp"), M49_AXI_rvalid("M49_AXI_rvalid"), M49_AXI_rready("M49_AXI_rready"), M50_AXI_awaddr("M50_AXI_awaddr"), M50_AXI_awprot("M50_AXI_awprot"), M50_AXI_awvalid("M50_AXI_awvalid"), M50_AXI_awready("M50_AXI_awready"), M50_AXI_wdata("M50_AXI_wdata"), M50_AXI_wstrb("M50_AXI_wstrb"), M50_AXI_wvalid("M50_AXI_wvalid"), M50_AXI_wready("M50_AXI_wready"), M50_AXI_bresp("M50_AXI_bresp"), M50_AXI_bvalid("M50_AXI_bvalid"), M50_AXI_bready("M50_AXI_bready"), M50_AXI_araddr("M50_AXI_araddr"), M50_AXI_arprot("M50_AXI_arprot"), M50_AXI_arvalid("M50_AXI_arvalid"), M50_AXI_arready("M50_AXI_arready"), M50_AXI_rdata("M50_AXI_rdata"), M50_AXI_rresp("M50_AXI_rresp"), M50_AXI_rvalid("M50_AXI_rvalid"), M50_AXI_rready("M50_AXI_rready")
{
  // initialize pins
  mp_impl->aclk(aclk);
  mp_impl->aresetn(aresetn);

  // initialize transactors
  mp_S00_AXI_transactor = NULL;
  mp_S00_AXI_awlock_converter = NULL;
  mp_S00_AXI_arlock_converter = NULL;
  mp_M00_AXI_transactor = NULL;
  mp_M00_AXI_awlock_converter = NULL;
  mp_M00_AXI_arlock_converter = NULL;
  mp_M01_AXI_transactor = NULL;
  mp_M01_AXI_awlock_converter = NULL;
  mp_M01_AXI_arlock_converter = NULL;
  mp_M02_AXI_transactor = NULL;
  mp_M02_AXI_awlock_converter = NULL;
  mp_M02_AXI_arlock_converter = NULL;
  mp_M03_AXI_transactor = NULL;
  mp_M03_AXI_awlock_converter = NULL;
  mp_M03_AXI_arlock_converter = NULL;
  mp_M04_AXI_transactor = NULL;
  mp_M04_AXI_awlock_converter = NULL;
  mp_M04_AXI_arlock_converter = NULL;
  mp_M05_AXI_transactor = NULL;
  mp_M05_AXI_awlock_converter = NULL;
  mp_M05_AXI_arlock_converter = NULL;
  mp_M06_AXI_transactor = NULL;
  mp_M06_AXI_awlock_converter = NULL;
  mp_M06_AXI_arlock_converter = NULL;
  mp_M07_AXI_transactor = NULL;
  mp_M07_AXI_awlock_converter = NULL;
  mp_M07_AXI_arlock_converter = NULL;
  mp_M08_AXI_transactor = NULL;
  mp_M08_AXI_awlock_converter = NULL;
  mp_M08_AXI_arlock_converter = NULL;
  mp_M09_AXI_transactor = NULL;
  mp_M09_AXI_awlock_converter = NULL;
  mp_M09_AXI_arlock_converter = NULL;
  mp_M10_AXI_transactor = NULL;
  mp_M10_AXI_awlock_converter = NULL;
  mp_M10_AXI_arlock_converter = NULL;
  mp_M11_AXI_transactor = NULL;
  mp_M11_AXI_awlock_converter = NULL;
  mp_M11_AXI_arlock_converter = NULL;
  mp_M12_AXI_transactor = NULL;
  mp_M13_AXI_transactor = NULL;
  mp_M14_AXI_transactor = NULL;
  mp_M15_AXI_transactor = NULL;
  mp_M16_AXI_transactor = NULL;
  mp_M17_AXI_transactor = NULL;
  mp_M18_AXI_transactor = NULL;
  mp_M19_AXI_transactor = NULL;
  mp_M20_AXI_transactor = NULL;
  mp_M21_AXI_transactor = NULL;
  mp_M22_AXI_transactor = NULL;
  mp_M23_AXI_transactor = NULL;
  mp_M24_AXI_transactor = NULL;
  mp_M25_AXI_transactor = NULL;
  mp_M26_AXI_transactor = NULL;
  mp_M27_AXI_transactor = NULL;
  mp_M28_AXI_transactor = NULL;
  mp_M29_AXI_transactor = NULL;
  mp_M30_AXI_transactor = NULL;
  mp_M31_AXI_transactor = NULL;
  mp_M32_AXI_transactor = NULL;
  mp_M33_AXI_transactor = NULL;
  mp_M34_AXI_transactor = NULL;
  mp_M35_AXI_transactor = NULL;
  mp_M36_AXI_transactor = NULL;
  mp_M37_AXI_transactor = NULL;
  mp_M38_AXI_transactor = NULL;
  mp_M39_AXI_transactor = NULL;
  mp_M40_AXI_transactor = NULL;
  mp_M41_AXI_transactor = NULL;
  mp_M42_AXI_transactor = NULL;
  mp_M43_AXI_transactor = NULL;
  mp_M44_AXI_transactor = NULL;
  mp_M45_AXI_transactor = NULL;
  mp_M46_AXI_transactor = NULL;
  mp_M47_AXI_transactor = NULL;
  mp_M48_AXI_transactor = NULL;
  mp_M49_AXI_transactor = NULL;
  mp_M50_AXI_transactor = NULL;

  // Instantiate Socket Stubs

  // configure S00_AXI_transactor
    xsc::common_cpp::properties S00_AXI_transactor_param_props;
    S00_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    S00_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    S00_AXI_transactor_param_props.addLong("ID_WIDTH", "16");
    S00_AXI_transactor_param_props.addLong("ADDR_WIDTH", "40");
    S00_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    S00_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    S00_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    S00_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    S00_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    S00_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    S00_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    S00_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    S00_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    S00_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    S00_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    S00_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    S00_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    S00_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    S00_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "1");
    S00_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    S00_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    S00_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    S00_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "4");
    S00_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "4");
    S00_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    S00_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    S00_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    S00_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    S00_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    S00_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    S00_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    S00_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_S00_AXI_transactor = new xtlm::xaximm_pin2xtlm_t<32,40,16,16,1,1,16,1>("S00_AXI_transactor", S00_AXI_transactor_param_props);
  mp_S00_AXI_transactor->AWID(S00_AXI_awid);
  mp_S00_AXI_transactor->AWADDR(S00_AXI_awaddr);
  mp_S00_AXI_transactor->AWLEN(S00_AXI_awlen);
  mp_S00_AXI_transactor->AWSIZE(S00_AXI_awsize);
  mp_S00_AXI_transactor->AWBURST(S00_AXI_awburst);
  mp_S00_AXI_awlock_converter = new xsc::common::vectorN2scalar_converter<1>("S00_AXI_awlock_converter");
  mp_S00_AXI_awlock_converter->vector_in(S00_AXI_awlock);
  mp_S00_AXI_awlock_converter->scalar_out(m_S00_AXI_awlock_converter_signal);
  mp_S00_AXI_transactor->AWLOCK(m_S00_AXI_awlock_converter_signal);
  mp_S00_AXI_transactor->AWCACHE(S00_AXI_awcache);
  mp_S00_AXI_transactor->AWPROT(S00_AXI_awprot);
  mp_S00_AXI_transactor->AWQOS(S00_AXI_awqos);
  mp_S00_AXI_transactor->AWUSER(S00_AXI_awuser);
  mp_S00_AXI_transactor->AWVALID(S00_AXI_awvalid);
  mp_S00_AXI_transactor->AWREADY(S00_AXI_awready);
  mp_S00_AXI_transactor->WDATA(S00_AXI_wdata);
  mp_S00_AXI_transactor->WSTRB(S00_AXI_wstrb);
  mp_S00_AXI_transactor->WLAST(S00_AXI_wlast);
  mp_S00_AXI_transactor->WVALID(S00_AXI_wvalid);
  mp_S00_AXI_transactor->WREADY(S00_AXI_wready);
  mp_S00_AXI_transactor->BID(S00_AXI_bid);
  mp_S00_AXI_transactor->BRESP(S00_AXI_bresp);
  mp_S00_AXI_transactor->BVALID(S00_AXI_bvalid);
  mp_S00_AXI_transactor->BREADY(S00_AXI_bready);
  mp_S00_AXI_transactor->ARID(S00_AXI_arid);
  mp_S00_AXI_transactor->ARADDR(S00_AXI_araddr);
  mp_S00_AXI_transactor->ARLEN(S00_AXI_arlen);
  mp_S00_AXI_transactor->ARSIZE(S00_AXI_arsize);
  mp_S00_AXI_transactor->ARBURST(S00_AXI_arburst);
  mp_S00_AXI_arlock_converter = new xsc::common::vectorN2scalar_converter<1>("S00_AXI_arlock_converter");
  mp_S00_AXI_arlock_converter->vector_in(S00_AXI_arlock);
  mp_S00_AXI_arlock_converter->scalar_out(m_S00_AXI_arlock_converter_signal);
  mp_S00_AXI_transactor->ARLOCK(m_S00_AXI_arlock_converter_signal);
  mp_S00_AXI_transactor->ARCACHE(S00_AXI_arcache);
  mp_S00_AXI_transactor->ARPROT(S00_AXI_arprot);
  mp_S00_AXI_transactor->ARQOS(S00_AXI_arqos);
  mp_S00_AXI_transactor->ARUSER(S00_AXI_aruser);
  mp_S00_AXI_transactor->ARVALID(S00_AXI_arvalid);
  mp_S00_AXI_transactor->ARREADY(S00_AXI_arready);
  mp_S00_AXI_transactor->RID(S00_AXI_rid);
  mp_S00_AXI_transactor->RDATA(S00_AXI_rdata);
  mp_S00_AXI_transactor->RRESP(S00_AXI_rresp);
  mp_S00_AXI_transactor->RLAST(S00_AXI_rlast);
  mp_S00_AXI_transactor->RVALID(S00_AXI_rvalid);
  mp_S00_AXI_transactor->RREADY(S00_AXI_rready);
  mp_S00_AXI_transactor->CLK(aclk);
  mp_S00_AXI_transactor->RST(aresetn);
  // configure M00_AXI_transactor
    xsc::common_cpp::properties M00_AXI_transactor_param_props;
    M00_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M00_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M00_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M00_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M00_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M00_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M00_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M00_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M00_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M00_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M00_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M00_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M00_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M00_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M00_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M00_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M00_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M00_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M00_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M00_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M00_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M00_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M00_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M00_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M00_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M00_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M00_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M00_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M00_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M00_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M00_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M00_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M00_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M00_AXI_transactor", M00_AXI_transactor_param_props);
  mp_M00_AXI_transactor->AWADDR(M00_AXI_awaddr);
  mp_M00_AXI_transactor->AWLEN(M00_AXI_awlen);
  mp_M00_AXI_transactor->AWSIZE(M00_AXI_awsize);
  mp_M00_AXI_transactor->AWBURST(M00_AXI_awburst);
  mp_M00_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M00_AXI_awlock_converter");
  mp_M00_AXI_awlock_converter->scalar_in(m_M00_AXI_awlock_converter_signal);
  mp_M00_AXI_awlock_converter->vector_out(M00_AXI_awlock);
  mp_M00_AXI_transactor->AWLOCK(m_M00_AXI_awlock_converter_signal);
  mp_M00_AXI_transactor->AWCACHE(M00_AXI_awcache);
  mp_M00_AXI_transactor->AWPROT(M00_AXI_awprot);
  mp_M00_AXI_transactor->AWQOS(M00_AXI_awqos);
  mp_M00_AXI_transactor->AWUSER(M00_AXI_awuser);
  mp_M00_AXI_transactor->AWVALID(M00_AXI_awvalid);
  mp_M00_AXI_transactor->AWREADY(M00_AXI_awready);
  mp_M00_AXI_transactor->WDATA(M00_AXI_wdata);
  mp_M00_AXI_transactor->WSTRB(M00_AXI_wstrb);
  mp_M00_AXI_transactor->WLAST(M00_AXI_wlast);
  mp_M00_AXI_transactor->WVALID(M00_AXI_wvalid);
  mp_M00_AXI_transactor->WREADY(M00_AXI_wready);
  mp_M00_AXI_transactor->BRESP(M00_AXI_bresp);
  mp_M00_AXI_transactor->BVALID(M00_AXI_bvalid);
  mp_M00_AXI_transactor->BREADY(M00_AXI_bready);
  mp_M00_AXI_transactor->ARADDR(M00_AXI_araddr);
  mp_M00_AXI_transactor->ARLEN(M00_AXI_arlen);
  mp_M00_AXI_transactor->ARSIZE(M00_AXI_arsize);
  mp_M00_AXI_transactor->ARBURST(M00_AXI_arburst);
  mp_M00_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M00_AXI_arlock_converter");
  mp_M00_AXI_arlock_converter->scalar_in(m_M00_AXI_arlock_converter_signal);
  mp_M00_AXI_arlock_converter->vector_out(M00_AXI_arlock);
  mp_M00_AXI_transactor->ARLOCK(m_M00_AXI_arlock_converter_signal);
  mp_M00_AXI_transactor->ARCACHE(M00_AXI_arcache);
  mp_M00_AXI_transactor->ARPROT(M00_AXI_arprot);
  mp_M00_AXI_transactor->ARQOS(M00_AXI_arqos);
  mp_M00_AXI_transactor->ARUSER(M00_AXI_aruser);
  mp_M00_AXI_transactor->ARVALID(M00_AXI_arvalid);
  mp_M00_AXI_transactor->ARREADY(M00_AXI_arready);
  mp_M00_AXI_transactor->RDATA(M00_AXI_rdata);
  mp_M00_AXI_transactor->RRESP(M00_AXI_rresp);
  mp_M00_AXI_transactor->RLAST(M00_AXI_rlast);
  mp_M00_AXI_transactor->RVALID(M00_AXI_rvalid);
  mp_M00_AXI_transactor->RREADY(M00_AXI_rready);
  mp_M00_AXI_transactor->CLK(aclk);
  mp_M00_AXI_transactor->RST(aresetn);
  // configure M01_AXI_transactor
    xsc::common_cpp::properties M01_AXI_transactor_param_props;
    M01_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M01_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M01_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M01_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M01_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M01_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M01_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M01_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M01_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M01_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M01_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M01_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M01_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M01_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M01_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M01_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M01_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M01_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M01_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M01_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M01_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M01_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M01_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M01_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M01_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M01_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M01_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M01_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M01_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M01_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M01_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M01_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M01_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M01_AXI_transactor", M01_AXI_transactor_param_props);
  mp_M01_AXI_transactor->AWADDR(M01_AXI_awaddr);
  mp_M01_AXI_transactor->AWLEN(M01_AXI_awlen);
  mp_M01_AXI_transactor->AWSIZE(M01_AXI_awsize);
  mp_M01_AXI_transactor->AWBURST(M01_AXI_awburst);
  mp_M01_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M01_AXI_awlock_converter");
  mp_M01_AXI_awlock_converter->scalar_in(m_M01_AXI_awlock_converter_signal);
  mp_M01_AXI_awlock_converter->vector_out(M01_AXI_awlock);
  mp_M01_AXI_transactor->AWLOCK(m_M01_AXI_awlock_converter_signal);
  mp_M01_AXI_transactor->AWCACHE(M01_AXI_awcache);
  mp_M01_AXI_transactor->AWPROT(M01_AXI_awprot);
  mp_M01_AXI_transactor->AWQOS(M01_AXI_awqos);
  mp_M01_AXI_transactor->AWUSER(M01_AXI_awuser);
  mp_M01_AXI_transactor->AWVALID(M01_AXI_awvalid);
  mp_M01_AXI_transactor->AWREADY(M01_AXI_awready);
  mp_M01_AXI_transactor->WDATA(M01_AXI_wdata);
  mp_M01_AXI_transactor->WSTRB(M01_AXI_wstrb);
  mp_M01_AXI_transactor->WLAST(M01_AXI_wlast);
  mp_M01_AXI_transactor->WVALID(M01_AXI_wvalid);
  mp_M01_AXI_transactor->WREADY(M01_AXI_wready);
  mp_M01_AXI_transactor->BRESP(M01_AXI_bresp);
  mp_M01_AXI_transactor->BVALID(M01_AXI_bvalid);
  mp_M01_AXI_transactor->BREADY(M01_AXI_bready);
  mp_M01_AXI_transactor->ARADDR(M01_AXI_araddr);
  mp_M01_AXI_transactor->ARLEN(M01_AXI_arlen);
  mp_M01_AXI_transactor->ARSIZE(M01_AXI_arsize);
  mp_M01_AXI_transactor->ARBURST(M01_AXI_arburst);
  mp_M01_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M01_AXI_arlock_converter");
  mp_M01_AXI_arlock_converter->scalar_in(m_M01_AXI_arlock_converter_signal);
  mp_M01_AXI_arlock_converter->vector_out(M01_AXI_arlock);
  mp_M01_AXI_transactor->ARLOCK(m_M01_AXI_arlock_converter_signal);
  mp_M01_AXI_transactor->ARCACHE(M01_AXI_arcache);
  mp_M01_AXI_transactor->ARPROT(M01_AXI_arprot);
  mp_M01_AXI_transactor->ARQOS(M01_AXI_arqos);
  mp_M01_AXI_transactor->ARUSER(M01_AXI_aruser);
  mp_M01_AXI_transactor->ARVALID(M01_AXI_arvalid);
  mp_M01_AXI_transactor->ARREADY(M01_AXI_arready);
  mp_M01_AXI_transactor->RDATA(M01_AXI_rdata);
  mp_M01_AXI_transactor->RRESP(M01_AXI_rresp);
  mp_M01_AXI_transactor->RLAST(M01_AXI_rlast);
  mp_M01_AXI_transactor->RVALID(M01_AXI_rvalid);
  mp_M01_AXI_transactor->RREADY(M01_AXI_rready);
  mp_M01_AXI_transactor->CLK(aclk);
  mp_M01_AXI_transactor->RST(aresetn);
  // configure M02_AXI_transactor
    xsc::common_cpp::properties M02_AXI_transactor_param_props;
    M02_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M02_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M02_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M02_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M02_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M02_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M02_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M02_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M02_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M02_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M02_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M02_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M02_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M02_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M02_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M02_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M02_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M02_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M02_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M02_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M02_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M02_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M02_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M02_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M02_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M02_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M02_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M02_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M02_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M02_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M02_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M02_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M02_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M02_AXI_transactor", M02_AXI_transactor_param_props);
  mp_M02_AXI_transactor->AWADDR(M02_AXI_awaddr);
  mp_M02_AXI_transactor->AWLEN(M02_AXI_awlen);
  mp_M02_AXI_transactor->AWSIZE(M02_AXI_awsize);
  mp_M02_AXI_transactor->AWBURST(M02_AXI_awburst);
  mp_M02_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M02_AXI_awlock_converter");
  mp_M02_AXI_awlock_converter->scalar_in(m_M02_AXI_awlock_converter_signal);
  mp_M02_AXI_awlock_converter->vector_out(M02_AXI_awlock);
  mp_M02_AXI_transactor->AWLOCK(m_M02_AXI_awlock_converter_signal);
  mp_M02_AXI_transactor->AWCACHE(M02_AXI_awcache);
  mp_M02_AXI_transactor->AWPROT(M02_AXI_awprot);
  mp_M02_AXI_transactor->AWQOS(M02_AXI_awqos);
  mp_M02_AXI_transactor->AWUSER(M02_AXI_awuser);
  mp_M02_AXI_transactor->AWVALID(M02_AXI_awvalid);
  mp_M02_AXI_transactor->AWREADY(M02_AXI_awready);
  mp_M02_AXI_transactor->WDATA(M02_AXI_wdata);
  mp_M02_AXI_transactor->WSTRB(M02_AXI_wstrb);
  mp_M02_AXI_transactor->WLAST(M02_AXI_wlast);
  mp_M02_AXI_transactor->WVALID(M02_AXI_wvalid);
  mp_M02_AXI_transactor->WREADY(M02_AXI_wready);
  mp_M02_AXI_transactor->BRESP(M02_AXI_bresp);
  mp_M02_AXI_transactor->BVALID(M02_AXI_bvalid);
  mp_M02_AXI_transactor->BREADY(M02_AXI_bready);
  mp_M02_AXI_transactor->ARADDR(M02_AXI_araddr);
  mp_M02_AXI_transactor->ARLEN(M02_AXI_arlen);
  mp_M02_AXI_transactor->ARSIZE(M02_AXI_arsize);
  mp_M02_AXI_transactor->ARBURST(M02_AXI_arburst);
  mp_M02_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M02_AXI_arlock_converter");
  mp_M02_AXI_arlock_converter->scalar_in(m_M02_AXI_arlock_converter_signal);
  mp_M02_AXI_arlock_converter->vector_out(M02_AXI_arlock);
  mp_M02_AXI_transactor->ARLOCK(m_M02_AXI_arlock_converter_signal);
  mp_M02_AXI_transactor->ARCACHE(M02_AXI_arcache);
  mp_M02_AXI_transactor->ARPROT(M02_AXI_arprot);
  mp_M02_AXI_transactor->ARQOS(M02_AXI_arqos);
  mp_M02_AXI_transactor->ARUSER(M02_AXI_aruser);
  mp_M02_AXI_transactor->ARVALID(M02_AXI_arvalid);
  mp_M02_AXI_transactor->ARREADY(M02_AXI_arready);
  mp_M02_AXI_transactor->RDATA(M02_AXI_rdata);
  mp_M02_AXI_transactor->RRESP(M02_AXI_rresp);
  mp_M02_AXI_transactor->RLAST(M02_AXI_rlast);
  mp_M02_AXI_transactor->RVALID(M02_AXI_rvalid);
  mp_M02_AXI_transactor->RREADY(M02_AXI_rready);
  mp_M02_AXI_transactor->CLK(aclk);
  mp_M02_AXI_transactor->RST(aresetn);
  // configure M03_AXI_transactor
    xsc::common_cpp::properties M03_AXI_transactor_param_props;
    M03_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M03_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M03_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M03_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M03_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M03_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M03_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M03_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M03_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M03_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M03_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M03_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M03_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M03_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M03_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M03_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M03_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M03_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M03_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M03_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M03_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M03_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M03_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M03_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M03_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M03_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M03_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M03_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M03_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M03_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M03_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M03_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M03_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M03_AXI_transactor", M03_AXI_transactor_param_props);
  mp_M03_AXI_transactor->AWADDR(M03_AXI_awaddr);
  mp_M03_AXI_transactor->AWLEN(M03_AXI_awlen);
  mp_M03_AXI_transactor->AWSIZE(M03_AXI_awsize);
  mp_M03_AXI_transactor->AWBURST(M03_AXI_awburst);
  mp_M03_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M03_AXI_awlock_converter");
  mp_M03_AXI_awlock_converter->scalar_in(m_M03_AXI_awlock_converter_signal);
  mp_M03_AXI_awlock_converter->vector_out(M03_AXI_awlock);
  mp_M03_AXI_transactor->AWLOCK(m_M03_AXI_awlock_converter_signal);
  mp_M03_AXI_transactor->AWCACHE(M03_AXI_awcache);
  mp_M03_AXI_transactor->AWPROT(M03_AXI_awprot);
  mp_M03_AXI_transactor->AWQOS(M03_AXI_awqos);
  mp_M03_AXI_transactor->AWUSER(M03_AXI_awuser);
  mp_M03_AXI_transactor->AWVALID(M03_AXI_awvalid);
  mp_M03_AXI_transactor->AWREADY(M03_AXI_awready);
  mp_M03_AXI_transactor->WDATA(M03_AXI_wdata);
  mp_M03_AXI_transactor->WSTRB(M03_AXI_wstrb);
  mp_M03_AXI_transactor->WLAST(M03_AXI_wlast);
  mp_M03_AXI_transactor->WVALID(M03_AXI_wvalid);
  mp_M03_AXI_transactor->WREADY(M03_AXI_wready);
  mp_M03_AXI_transactor->BRESP(M03_AXI_bresp);
  mp_M03_AXI_transactor->BVALID(M03_AXI_bvalid);
  mp_M03_AXI_transactor->BREADY(M03_AXI_bready);
  mp_M03_AXI_transactor->ARADDR(M03_AXI_araddr);
  mp_M03_AXI_transactor->ARLEN(M03_AXI_arlen);
  mp_M03_AXI_transactor->ARSIZE(M03_AXI_arsize);
  mp_M03_AXI_transactor->ARBURST(M03_AXI_arburst);
  mp_M03_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M03_AXI_arlock_converter");
  mp_M03_AXI_arlock_converter->scalar_in(m_M03_AXI_arlock_converter_signal);
  mp_M03_AXI_arlock_converter->vector_out(M03_AXI_arlock);
  mp_M03_AXI_transactor->ARLOCK(m_M03_AXI_arlock_converter_signal);
  mp_M03_AXI_transactor->ARCACHE(M03_AXI_arcache);
  mp_M03_AXI_transactor->ARPROT(M03_AXI_arprot);
  mp_M03_AXI_transactor->ARQOS(M03_AXI_arqos);
  mp_M03_AXI_transactor->ARUSER(M03_AXI_aruser);
  mp_M03_AXI_transactor->ARVALID(M03_AXI_arvalid);
  mp_M03_AXI_transactor->ARREADY(M03_AXI_arready);
  mp_M03_AXI_transactor->RDATA(M03_AXI_rdata);
  mp_M03_AXI_transactor->RRESP(M03_AXI_rresp);
  mp_M03_AXI_transactor->RLAST(M03_AXI_rlast);
  mp_M03_AXI_transactor->RVALID(M03_AXI_rvalid);
  mp_M03_AXI_transactor->RREADY(M03_AXI_rready);
  mp_M03_AXI_transactor->CLK(aclk);
  mp_M03_AXI_transactor->RST(aresetn);
  // configure M04_AXI_transactor
    xsc::common_cpp::properties M04_AXI_transactor_param_props;
    M04_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M04_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M04_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M04_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M04_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M04_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M04_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M04_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M04_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M04_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M04_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M04_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M04_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M04_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M04_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M04_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M04_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M04_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M04_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M04_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M04_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M04_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M04_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M04_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M04_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M04_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M04_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M04_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M04_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M04_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M04_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M04_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M04_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M04_AXI_transactor", M04_AXI_transactor_param_props);
  mp_M04_AXI_transactor->AWADDR(M04_AXI_awaddr);
  mp_M04_AXI_transactor->AWLEN(M04_AXI_awlen);
  mp_M04_AXI_transactor->AWSIZE(M04_AXI_awsize);
  mp_M04_AXI_transactor->AWBURST(M04_AXI_awburst);
  mp_M04_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M04_AXI_awlock_converter");
  mp_M04_AXI_awlock_converter->scalar_in(m_M04_AXI_awlock_converter_signal);
  mp_M04_AXI_awlock_converter->vector_out(M04_AXI_awlock);
  mp_M04_AXI_transactor->AWLOCK(m_M04_AXI_awlock_converter_signal);
  mp_M04_AXI_transactor->AWCACHE(M04_AXI_awcache);
  mp_M04_AXI_transactor->AWPROT(M04_AXI_awprot);
  mp_M04_AXI_transactor->AWQOS(M04_AXI_awqos);
  mp_M04_AXI_transactor->AWUSER(M04_AXI_awuser);
  mp_M04_AXI_transactor->AWVALID(M04_AXI_awvalid);
  mp_M04_AXI_transactor->AWREADY(M04_AXI_awready);
  mp_M04_AXI_transactor->WDATA(M04_AXI_wdata);
  mp_M04_AXI_transactor->WSTRB(M04_AXI_wstrb);
  mp_M04_AXI_transactor->WLAST(M04_AXI_wlast);
  mp_M04_AXI_transactor->WVALID(M04_AXI_wvalid);
  mp_M04_AXI_transactor->WREADY(M04_AXI_wready);
  mp_M04_AXI_transactor->BRESP(M04_AXI_bresp);
  mp_M04_AXI_transactor->BVALID(M04_AXI_bvalid);
  mp_M04_AXI_transactor->BREADY(M04_AXI_bready);
  mp_M04_AXI_transactor->ARADDR(M04_AXI_araddr);
  mp_M04_AXI_transactor->ARLEN(M04_AXI_arlen);
  mp_M04_AXI_transactor->ARSIZE(M04_AXI_arsize);
  mp_M04_AXI_transactor->ARBURST(M04_AXI_arburst);
  mp_M04_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M04_AXI_arlock_converter");
  mp_M04_AXI_arlock_converter->scalar_in(m_M04_AXI_arlock_converter_signal);
  mp_M04_AXI_arlock_converter->vector_out(M04_AXI_arlock);
  mp_M04_AXI_transactor->ARLOCK(m_M04_AXI_arlock_converter_signal);
  mp_M04_AXI_transactor->ARCACHE(M04_AXI_arcache);
  mp_M04_AXI_transactor->ARPROT(M04_AXI_arprot);
  mp_M04_AXI_transactor->ARQOS(M04_AXI_arqos);
  mp_M04_AXI_transactor->ARUSER(M04_AXI_aruser);
  mp_M04_AXI_transactor->ARVALID(M04_AXI_arvalid);
  mp_M04_AXI_transactor->ARREADY(M04_AXI_arready);
  mp_M04_AXI_transactor->RDATA(M04_AXI_rdata);
  mp_M04_AXI_transactor->RRESP(M04_AXI_rresp);
  mp_M04_AXI_transactor->RLAST(M04_AXI_rlast);
  mp_M04_AXI_transactor->RVALID(M04_AXI_rvalid);
  mp_M04_AXI_transactor->RREADY(M04_AXI_rready);
  mp_M04_AXI_transactor->CLK(aclk);
  mp_M04_AXI_transactor->RST(aresetn);
  // configure M05_AXI_transactor
    xsc::common_cpp::properties M05_AXI_transactor_param_props;
    M05_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M05_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M05_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M05_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M05_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M05_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M05_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M05_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M05_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M05_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M05_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M05_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M05_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M05_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M05_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M05_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M05_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M05_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M05_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M05_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M05_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M05_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M05_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M05_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M05_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M05_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M05_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M05_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M05_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M05_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M05_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M05_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M05_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M05_AXI_transactor", M05_AXI_transactor_param_props);
  mp_M05_AXI_transactor->AWADDR(M05_AXI_awaddr);
  mp_M05_AXI_transactor->AWLEN(M05_AXI_awlen);
  mp_M05_AXI_transactor->AWSIZE(M05_AXI_awsize);
  mp_M05_AXI_transactor->AWBURST(M05_AXI_awburst);
  mp_M05_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M05_AXI_awlock_converter");
  mp_M05_AXI_awlock_converter->scalar_in(m_M05_AXI_awlock_converter_signal);
  mp_M05_AXI_awlock_converter->vector_out(M05_AXI_awlock);
  mp_M05_AXI_transactor->AWLOCK(m_M05_AXI_awlock_converter_signal);
  mp_M05_AXI_transactor->AWCACHE(M05_AXI_awcache);
  mp_M05_AXI_transactor->AWPROT(M05_AXI_awprot);
  mp_M05_AXI_transactor->AWQOS(M05_AXI_awqos);
  mp_M05_AXI_transactor->AWUSER(M05_AXI_awuser);
  mp_M05_AXI_transactor->AWVALID(M05_AXI_awvalid);
  mp_M05_AXI_transactor->AWREADY(M05_AXI_awready);
  mp_M05_AXI_transactor->WDATA(M05_AXI_wdata);
  mp_M05_AXI_transactor->WSTRB(M05_AXI_wstrb);
  mp_M05_AXI_transactor->WLAST(M05_AXI_wlast);
  mp_M05_AXI_transactor->WVALID(M05_AXI_wvalid);
  mp_M05_AXI_transactor->WREADY(M05_AXI_wready);
  mp_M05_AXI_transactor->BRESP(M05_AXI_bresp);
  mp_M05_AXI_transactor->BVALID(M05_AXI_bvalid);
  mp_M05_AXI_transactor->BREADY(M05_AXI_bready);
  mp_M05_AXI_transactor->ARADDR(M05_AXI_araddr);
  mp_M05_AXI_transactor->ARLEN(M05_AXI_arlen);
  mp_M05_AXI_transactor->ARSIZE(M05_AXI_arsize);
  mp_M05_AXI_transactor->ARBURST(M05_AXI_arburst);
  mp_M05_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M05_AXI_arlock_converter");
  mp_M05_AXI_arlock_converter->scalar_in(m_M05_AXI_arlock_converter_signal);
  mp_M05_AXI_arlock_converter->vector_out(M05_AXI_arlock);
  mp_M05_AXI_transactor->ARLOCK(m_M05_AXI_arlock_converter_signal);
  mp_M05_AXI_transactor->ARCACHE(M05_AXI_arcache);
  mp_M05_AXI_transactor->ARPROT(M05_AXI_arprot);
  mp_M05_AXI_transactor->ARQOS(M05_AXI_arqos);
  mp_M05_AXI_transactor->ARUSER(M05_AXI_aruser);
  mp_M05_AXI_transactor->ARVALID(M05_AXI_arvalid);
  mp_M05_AXI_transactor->ARREADY(M05_AXI_arready);
  mp_M05_AXI_transactor->RDATA(M05_AXI_rdata);
  mp_M05_AXI_transactor->RRESP(M05_AXI_rresp);
  mp_M05_AXI_transactor->RLAST(M05_AXI_rlast);
  mp_M05_AXI_transactor->RVALID(M05_AXI_rvalid);
  mp_M05_AXI_transactor->RREADY(M05_AXI_rready);
  mp_M05_AXI_transactor->CLK(aclk);
  mp_M05_AXI_transactor->RST(aresetn);
  // configure M06_AXI_transactor
    xsc::common_cpp::properties M06_AXI_transactor_param_props;
    M06_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M06_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M06_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M06_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M06_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M06_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M06_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M06_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M06_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M06_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M06_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M06_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M06_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M06_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M06_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M06_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M06_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M06_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M06_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M06_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M06_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M06_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M06_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M06_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M06_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M06_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M06_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M06_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M06_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M06_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M06_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M06_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M06_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M06_AXI_transactor", M06_AXI_transactor_param_props);
  mp_M06_AXI_transactor->AWADDR(M06_AXI_awaddr);
  mp_M06_AXI_transactor->AWLEN(M06_AXI_awlen);
  mp_M06_AXI_transactor->AWSIZE(M06_AXI_awsize);
  mp_M06_AXI_transactor->AWBURST(M06_AXI_awburst);
  mp_M06_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M06_AXI_awlock_converter");
  mp_M06_AXI_awlock_converter->scalar_in(m_M06_AXI_awlock_converter_signal);
  mp_M06_AXI_awlock_converter->vector_out(M06_AXI_awlock);
  mp_M06_AXI_transactor->AWLOCK(m_M06_AXI_awlock_converter_signal);
  mp_M06_AXI_transactor->AWCACHE(M06_AXI_awcache);
  mp_M06_AXI_transactor->AWPROT(M06_AXI_awprot);
  mp_M06_AXI_transactor->AWQOS(M06_AXI_awqos);
  mp_M06_AXI_transactor->AWUSER(M06_AXI_awuser);
  mp_M06_AXI_transactor->AWVALID(M06_AXI_awvalid);
  mp_M06_AXI_transactor->AWREADY(M06_AXI_awready);
  mp_M06_AXI_transactor->WDATA(M06_AXI_wdata);
  mp_M06_AXI_transactor->WSTRB(M06_AXI_wstrb);
  mp_M06_AXI_transactor->WLAST(M06_AXI_wlast);
  mp_M06_AXI_transactor->WVALID(M06_AXI_wvalid);
  mp_M06_AXI_transactor->WREADY(M06_AXI_wready);
  mp_M06_AXI_transactor->BRESP(M06_AXI_bresp);
  mp_M06_AXI_transactor->BVALID(M06_AXI_bvalid);
  mp_M06_AXI_transactor->BREADY(M06_AXI_bready);
  mp_M06_AXI_transactor->ARADDR(M06_AXI_araddr);
  mp_M06_AXI_transactor->ARLEN(M06_AXI_arlen);
  mp_M06_AXI_transactor->ARSIZE(M06_AXI_arsize);
  mp_M06_AXI_transactor->ARBURST(M06_AXI_arburst);
  mp_M06_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M06_AXI_arlock_converter");
  mp_M06_AXI_arlock_converter->scalar_in(m_M06_AXI_arlock_converter_signal);
  mp_M06_AXI_arlock_converter->vector_out(M06_AXI_arlock);
  mp_M06_AXI_transactor->ARLOCK(m_M06_AXI_arlock_converter_signal);
  mp_M06_AXI_transactor->ARCACHE(M06_AXI_arcache);
  mp_M06_AXI_transactor->ARPROT(M06_AXI_arprot);
  mp_M06_AXI_transactor->ARQOS(M06_AXI_arqos);
  mp_M06_AXI_transactor->ARUSER(M06_AXI_aruser);
  mp_M06_AXI_transactor->ARVALID(M06_AXI_arvalid);
  mp_M06_AXI_transactor->ARREADY(M06_AXI_arready);
  mp_M06_AXI_transactor->RDATA(M06_AXI_rdata);
  mp_M06_AXI_transactor->RRESP(M06_AXI_rresp);
  mp_M06_AXI_transactor->RLAST(M06_AXI_rlast);
  mp_M06_AXI_transactor->RVALID(M06_AXI_rvalid);
  mp_M06_AXI_transactor->RREADY(M06_AXI_rready);
  mp_M06_AXI_transactor->CLK(aclk);
  mp_M06_AXI_transactor->RST(aresetn);
  // configure M07_AXI_transactor
    xsc::common_cpp::properties M07_AXI_transactor_param_props;
    M07_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M07_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M07_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M07_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M07_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M07_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M07_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M07_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M07_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M07_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M07_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M07_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M07_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M07_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M07_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M07_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M07_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M07_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M07_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M07_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M07_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M07_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M07_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M07_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M07_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M07_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M07_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M07_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M07_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M07_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M07_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M07_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M07_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M07_AXI_transactor", M07_AXI_transactor_param_props);
  mp_M07_AXI_transactor->AWADDR(M07_AXI_awaddr);
  mp_M07_AXI_transactor->AWLEN(M07_AXI_awlen);
  mp_M07_AXI_transactor->AWSIZE(M07_AXI_awsize);
  mp_M07_AXI_transactor->AWBURST(M07_AXI_awburst);
  mp_M07_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M07_AXI_awlock_converter");
  mp_M07_AXI_awlock_converter->scalar_in(m_M07_AXI_awlock_converter_signal);
  mp_M07_AXI_awlock_converter->vector_out(M07_AXI_awlock);
  mp_M07_AXI_transactor->AWLOCK(m_M07_AXI_awlock_converter_signal);
  mp_M07_AXI_transactor->AWCACHE(M07_AXI_awcache);
  mp_M07_AXI_transactor->AWPROT(M07_AXI_awprot);
  mp_M07_AXI_transactor->AWQOS(M07_AXI_awqos);
  mp_M07_AXI_transactor->AWUSER(M07_AXI_awuser);
  mp_M07_AXI_transactor->AWVALID(M07_AXI_awvalid);
  mp_M07_AXI_transactor->AWREADY(M07_AXI_awready);
  mp_M07_AXI_transactor->WDATA(M07_AXI_wdata);
  mp_M07_AXI_transactor->WSTRB(M07_AXI_wstrb);
  mp_M07_AXI_transactor->WLAST(M07_AXI_wlast);
  mp_M07_AXI_transactor->WVALID(M07_AXI_wvalid);
  mp_M07_AXI_transactor->WREADY(M07_AXI_wready);
  mp_M07_AXI_transactor->BRESP(M07_AXI_bresp);
  mp_M07_AXI_transactor->BVALID(M07_AXI_bvalid);
  mp_M07_AXI_transactor->BREADY(M07_AXI_bready);
  mp_M07_AXI_transactor->ARADDR(M07_AXI_araddr);
  mp_M07_AXI_transactor->ARLEN(M07_AXI_arlen);
  mp_M07_AXI_transactor->ARSIZE(M07_AXI_arsize);
  mp_M07_AXI_transactor->ARBURST(M07_AXI_arburst);
  mp_M07_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M07_AXI_arlock_converter");
  mp_M07_AXI_arlock_converter->scalar_in(m_M07_AXI_arlock_converter_signal);
  mp_M07_AXI_arlock_converter->vector_out(M07_AXI_arlock);
  mp_M07_AXI_transactor->ARLOCK(m_M07_AXI_arlock_converter_signal);
  mp_M07_AXI_transactor->ARCACHE(M07_AXI_arcache);
  mp_M07_AXI_transactor->ARPROT(M07_AXI_arprot);
  mp_M07_AXI_transactor->ARQOS(M07_AXI_arqos);
  mp_M07_AXI_transactor->ARUSER(M07_AXI_aruser);
  mp_M07_AXI_transactor->ARVALID(M07_AXI_arvalid);
  mp_M07_AXI_transactor->ARREADY(M07_AXI_arready);
  mp_M07_AXI_transactor->RDATA(M07_AXI_rdata);
  mp_M07_AXI_transactor->RRESP(M07_AXI_rresp);
  mp_M07_AXI_transactor->RLAST(M07_AXI_rlast);
  mp_M07_AXI_transactor->RVALID(M07_AXI_rvalid);
  mp_M07_AXI_transactor->RREADY(M07_AXI_rready);
  mp_M07_AXI_transactor->CLK(aclk);
  mp_M07_AXI_transactor->RST(aresetn);
  // configure M08_AXI_transactor
    xsc::common_cpp::properties M08_AXI_transactor_param_props;
    M08_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M08_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M08_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M08_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M08_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M08_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M08_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M08_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M08_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M08_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M08_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M08_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M08_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M08_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M08_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M08_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M08_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M08_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M08_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M08_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M08_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M08_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M08_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M08_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M08_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M08_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M08_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M08_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M08_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M08_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M08_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M08_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M08_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M08_AXI_transactor", M08_AXI_transactor_param_props);
  mp_M08_AXI_transactor->AWADDR(M08_AXI_awaddr);
  mp_M08_AXI_transactor->AWLEN(M08_AXI_awlen);
  mp_M08_AXI_transactor->AWSIZE(M08_AXI_awsize);
  mp_M08_AXI_transactor->AWBURST(M08_AXI_awburst);
  mp_M08_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M08_AXI_awlock_converter");
  mp_M08_AXI_awlock_converter->scalar_in(m_M08_AXI_awlock_converter_signal);
  mp_M08_AXI_awlock_converter->vector_out(M08_AXI_awlock);
  mp_M08_AXI_transactor->AWLOCK(m_M08_AXI_awlock_converter_signal);
  mp_M08_AXI_transactor->AWCACHE(M08_AXI_awcache);
  mp_M08_AXI_transactor->AWPROT(M08_AXI_awprot);
  mp_M08_AXI_transactor->AWQOS(M08_AXI_awqos);
  mp_M08_AXI_transactor->AWUSER(M08_AXI_awuser);
  mp_M08_AXI_transactor->AWVALID(M08_AXI_awvalid);
  mp_M08_AXI_transactor->AWREADY(M08_AXI_awready);
  mp_M08_AXI_transactor->WDATA(M08_AXI_wdata);
  mp_M08_AXI_transactor->WSTRB(M08_AXI_wstrb);
  mp_M08_AXI_transactor->WLAST(M08_AXI_wlast);
  mp_M08_AXI_transactor->WVALID(M08_AXI_wvalid);
  mp_M08_AXI_transactor->WREADY(M08_AXI_wready);
  mp_M08_AXI_transactor->BRESP(M08_AXI_bresp);
  mp_M08_AXI_transactor->BVALID(M08_AXI_bvalid);
  mp_M08_AXI_transactor->BREADY(M08_AXI_bready);
  mp_M08_AXI_transactor->ARADDR(M08_AXI_araddr);
  mp_M08_AXI_transactor->ARLEN(M08_AXI_arlen);
  mp_M08_AXI_transactor->ARSIZE(M08_AXI_arsize);
  mp_M08_AXI_transactor->ARBURST(M08_AXI_arburst);
  mp_M08_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M08_AXI_arlock_converter");
  mp_M08_AXI_arlock_converter->scalar_in(m_M08_AXI_arlock_converter_signal);
  mp_M08_AXI_arlock_converter->vector_out(M08_AXI_arlock);
  mp_M08_AXI_transactor->ARLOCK(m_M08_AXI_arlock_converter_signal);
  mp_M08_AXI_transactor->ARCACHE(M08_AXI_arcache);
  mp_M08_AXI_transactor->ARPROT(M08_AXI_arprot);
  mp_M08_AXI_transactor->ARQOS(M08_AXI_arqos);
  mp_M08_AXI_transactor->ARUSER(M08_AXI_aruser);
  mp_M08_AXI_transactor->ARVALID(M08_AXI_arvalid);
  mp_M08_AXI_transactor->ARREADY(M08_AXI_arready);
  mp_M08_AXI_transactor->RDATA(M08_AXI_rdata);
  mp_M08_AXI_transactor->RRESP(M08_AXI_rresp);
  mp_M08_AXI_transactor->RLAST(M08_AXI_rlast);
  mp_M08_AXI_transactor->RVALID(M08_AXI_rvalid);
  mp_M08_AXI_transactor->RREADY(M08_AXI_rready);
  mp_M08_AXI_transactor->CLK(aclk);
  mp_M08_AXI_transactor->RST(aresetn);
  // configure M09_AXI_transactor
    xsc::common_cpp::properties M09_AXI_transactor_param_props;
    M09_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M09_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M09_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M09_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M09_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M09_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M09_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M09_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M09_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M09_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M09_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M09_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M09_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M09_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M09_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M09_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M09_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M09_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M09_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M09_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M09_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M09_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M09_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M09_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M09_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M09_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M09_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M09_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M09_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M09_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M09_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M09_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M09_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M09_AXI_transactor", M09_AXI_transactor_param_props);
  mp_M09_AXI_transactor->AWADDR(M09_AXI_awaddr);
  mp_M09_AXI_transactor->AWLEN(M09_AXI_awlen);
  mp_M09_AXI_transactor->AWSIZE(M09_AXI_awsize);
  mp_M09_AXI_transactor->AWBURST(M09_AXI_awburst);
  mp_M09_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M09_AXI_awlock_converter");
  mp_M09_AXI_awlock_converter->scalar_in(m_M09_AXI_awlock_converter_signal);
  mp_M09_AXI_awlock_converter->vector_out(M09_AXI_awlock);
  mp_M09_AXI_transactor->AWLOCK(m_M09_AXI_awlock_converter_signal);
  mp_M09_AXI_transactor->AWCACHE(M09_AXI_awcache);
  mp_M09_AXI_transactor->AWPROT(M09_AXI_awprot);
  mp_M09_AXI_transactor->AWQOS(M09_AXI_awqos);
  mp_M09_AXI_transactor->AWUSER(M09_AXI_awuser);
  mp_M09_AXI_transactor->AWVALID(M09_AXI_awvalid);
  mp_M09_AXI_transactor->AWREADY(M09_AXI_awready);
  mp_M09_AXI_transactor->WDATA(M09_AXI_wdata);
  mp_M09_AXI_transactor->WSTRB(M09_AXI_wstrb);
  mp_M09_AXI_transactor->WLAST(M09_AXI_wlast);
  mp_M09_AXI_transactor->WVALID(M09_AXI_wvalid);
  mp_M09_AXI_transactor->WREADY(M09_AXI_wready);
  mp_M09_AXI_transactor->BRESP(M09_AXI_bresp);
  mp_M09_AXI_transactor->BVALID(M09_AXI_bvalid);
  mp_M09_AXI_transactor->BREADY(M09_AXI_bready);
  mp_M09_AXI_transactor->ARADDR(M09_AXI_araddr);
  mp_M09_AXI_transactor->ARLEN(M09_AXI_arlen);
  mp_M09_AXI_transactor->ARSIZE(M09_AXI_arsize);
  mp_M09_AXI_transactor->ARBURST(M09_AXI_arburst);
  mp_M09_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M09_AXI_arlock_converter");
  mp_M09_AXI_arlock_converter->scalar_in(m_M09_AXI_arlock_converter_signal);
  mp_M09_AXI_arlock_converter->vector_out(M09_AXI_arlock);
  mp_M09_AXI_transactor->ARLOCK(m_M09_AXI_arlock_converter_signal);
  mp_M09_AXI_transactor->ARCACHE(M09_AXI_arcache);
  mp_M09_AXI_transactor->ARPROT(M09_AXI_arprot);
  mp_M09_AXI_transactor->ARQOS(M09_AXI_arqos);
  mp_M09_AXI_transactor->ARUSER(M09_AXI_aruser);
  mp_M09_AXI_transactor->ARVALID(M09_AXI_arvalid);
  mp_M09_AXI_transactor->ARREADY(M09_AXI_arready);
  mp_M09_AXI_transactor->RDATA(M09_AXI_rdata);
  mp_M09_AXI_transactor->RRESP(M09_AXI_rresp);
  mp_M09_AXI_transactor->RLAST(M09_AXI_rlast);
  mp_M09_AXI_transactor->RVALID(M09_AXI_rvalid);
  mp_M09_AXI_transactor->RREADY(M09_AXI_rready);
  mp_M09_AXI_transactor->CLK(aclk);
  mp_M09_AXI_transactor->RST(aresetn);
  // configure M10_AXI_transactor
    xsc::common_cpp::properties M10_AXI_transactor_param_props;
    M10_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M10_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M10_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M10_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M10_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M10_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M10_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M10_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M10_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M10_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M10_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M10_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M10_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M10_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M10_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M10_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M10_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M10_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M10_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M10_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M10_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M10_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M10_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M10_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M10_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M10_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M10_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M10_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M10_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M10_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M10_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M10_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M10_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M10_AXI_transactor", M10_AXI_transactor_param_props);
  mp_M10_AXI_transactor->AWADDR(M10_AXI_awaddr);
  mp_M10_AXI_transactor->AWLEN(M10_AXI_awlen);
  mp_M10_AXI_transactor->AWSIZE(M10_AXI_awsize);
  mp_M10_AXI_transactor->AWBURST(M10_AXI_awburst);
  mp_M10_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M10_AXI_awlock_converter");
  mp_M10_AXI_awlock_converter->scalar_in(m_M10_AXI_awlock_converter_signal);
  mp_M10_AXI_awlock_converter->vector_out(M10_AXI_awlock);
  mp_M10_AXI_transactor->AWLOCK(m_M10_AXI_awlock_converter_signal);
  mp_M10_AXI_transactor->AWCACHE(M10_AXI_awcache);
  mp_M10_AXI_transactor->AWPROT(M10_AXI_awprot);
  mp_M10_AXI_transactor->AWQOS(M10_AXI_awqos);
  mp_M10_AXI_transactor->AWUSER(M10_AXI_awuser);
  mp_M10_AXI_transactor->AWVALID(M10_AXI_awvalid);
  mp_M10_AXI_transactor->AWREADY(M10_AXI_awready);
  mp_M10_AXI_transactor->WDATA(M10_AXI_wdata);
  mp_M10_AXI_transactor->WSTRB(M10_AXI_wstrb);
  mp_M10_AXI_transactor->WLAST(M10_AXI_wlast);
  mp_M10_AXI_transactor->WVALID(M10_AXI_wvalid);
  mp_M10_AXI_transactor->WREADY(M10_AXI_wready);
  mp_M10_AXI_transactor->BRESP(M10_AXI_bresp);
  mp_M10_AXI_transactor->BVALID(M10_AXI_bvalid);
  mp_M10_AXI_transactor->BREADY(M10_AXI_bready);
  mp_M10_AXI_transactor->ARADDR(M10_AXI_araddr);
  mp_M10_AXI_transactor->ARLEN(M10_AXI_arlen);
  mp_M10_AXI_transactor->ARSIZE(M10_AXI_arsize);
  mp_M10_AXI_transactor->ARBURST(M10_AXI_arburst);
  mp_M10_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M10_AXI_arlock_converter");
  mp_M10_AXI_arlock_converter->scalar_in(m_M10_AXI_arlock_converter_signal);
  mp_M10_AXI_arlock_converter->vector_out(M10_AXI_arlock);
  mp_M10_AXI_transactor->ARLOCK(m_M10_AXI_arlock_converter_signal);
  mp_M10_AXI_transactor->ARCACHE(M10_AXI_arcache);
  mp_M10_AXI_transactor->ARPROT(M10_AXI_arprot);
  mp_M10_AXI_transactor->ARQOS(M10_AXI_arqos);
  mp_M10_AXI_transactor->ARUSER(M10_AXI_aruser);
  mp_M10_AXI_transactor->ARVALID(M10_AXI_arvalid);
  mp_M10_AXI_transactor->ARREADY(M10_AXI_arready);
  mp_M10_AXI_transactor->RDATA(M10_AXI_rdata);
  mp_M10_AXI_transactor->RRESP(M10_AXI_rresp);
  mp_M10_AXI_transactor->RLAST(M10_AXI_rlast);
  mp_M10_AXI_transactor->RVALID(M10_AXI_rvalid);
  mp_M10_AXI_transactor->RREADY(M10_AXI_rready);
  mp_M10_AXI_transactor->CLK(aclk);
  mp_M10_AXI_transactor->RST(aresetn);
  // configure M11_AXI_transactor
    xsc::common_cpp::properties M11_AXI_transactor_param_props;
    M11_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M11_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M11_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M11_AXI_transactor_param_props.addLong("ADDR_WIDTH", "13");
    M11_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "16");
    M11_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "16");
    M11_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M11_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M11_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M11_AXI_transactor_param_props.addLong("HAS_BURST", "1");
    M11_AXI_transactor_param_props.addLong("HAS_LOCK", "1");
    M11_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M11_AXI_transactor_param_props.addLong("HAS_CACHE", "1");
    M11_AXI_transactor_param_props.addLong("HAS_QOS", "1");
    M11_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M11_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M11_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M11_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M11_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M11_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M11_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M11_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "256");
    M11_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M11_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M11_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M11_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M11_AXI_transactor_param_props.addLong("HAS_SIZE", "1");
    M11_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M11_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M11_AXI_transactor_param_props.addString("PROTOCOL", "AXI4");
    M11_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M11_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M11_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,13,1,16,1,1,16,1>("M11_AXI_transactor", M11_AXI_transactor_param_props);
  mp_M11_AXI_transactor->AWADDR(M11_AXI_awaddr);
  mp_M11_AXI_transactor->AWLEN(M11_AXI_awlen);
  mp_M11_AXI_transactor->AWSIZE(M11_AXI_awsize);
  mp_M11_AXI_transactor->AWBURST(M11_AXI_awburst);
  mp_M11_AXI_awlock_converter = new xsc::common::scalar2vectorN_converter<1>("M11_AXI_awlock_converter");
  mp_M11_AXI_awlock_converter->scalar_in(m_M11_AXI_awlock_converter_signal);
  mp_M11_AXI_awlock_converter->vector_out(M11_AXI_awlock);
  mp_M11_AXI_transactor->AWLOCK(m_M11_AXI_awlock_converter_signal);
  mp_M11_AXI_transactor->AWCACHE(M11_AXI_awcache);
  mp_M11_AXI_transactor->AWPROT(M11_AXI_awprot);
  mp_M11_AXI_transactor->AWQOS(M11_AXI_awqos);
  mp_M11_AXI_transactor->AWUSER(M11_AXI_awuser);
  mp_M11_AXI_transactor->AWVALID(M11_AXI_awvalid);
  mp_M11_AXI_transactor->AWREADY(M11_AXI_awready);
  mp_M11_AXI_transactor->WDATA(M11_AXI_wdata);
  mp_M11_AXI_transactor->WSTRB(M11_AXI_wstrb);
  mp_M11_AXI_transactor->WLAST(M11_AXI_wlast);
  mp_M11_AXI_transactor->WVALID(M11_AXI_wvalid);
  mp_M11_AXI_transactor->WREADY(M11_AXI_wready);
  mp_M11_AXI_transactor->BRESP(M11_AXI_bresp);
  mp_M11_AXI_transactor->BVALID(M11_AXI_bvalid);
  mp_M11_AXI_transactor->BREADY(M11_AXI_bready);
  mp_M11_AXI_transactor->ARADDR(M11_AXI_araddr);
  mp_M11_AXI_transactor->ARLEN(M11_AXI_arlen);
  mp_M11_AXI_transactor->ARSIZE(M11_AXI_arsize);
  mp_M11_AXI_transactor->ARBURST(M11_AXI_arburst);
  mp_M11_AXI_arlock_converter = new xsc::common::scalar2vectorN_converter<1>("M11_AXI_arlock_converter");
  mp_M11_AXI_arlock_converter->scalar_in(m_M11_AXI_arlock_converter_signal);
  mp_M11_AXI_arlock_converter->vector_out(M11_AXI_arlock);
  mp_M11_AXI_transactor->ARLOCK(m_M11_AXI_arlock_converter_signal);
  mp_M11_AXI_transactor->ARCACHE(M11_AXI_arcache);
  mp_M11_AXI_transactor->ARPROT(M11_AXI_arprot);
  mp_M11_AXI_transactor->ARQOS(M11_AXI_arqos);
  mp_M11_AXI_transactor->ARUSER(M11_AXI_aruser);
  mp_M11_AXI_transactor->ARVALID(M11_AXI_arvalid);
  mp_M11_AXI_transactor->ARREADY(M11_AXI_arready);
  mp_M11_AXI_transactor->RDATA(M11_AXI_rdata);
  mp_M11_AXI_transactor->RRESP(M11_AXI_rresp);
  mp_M11_AXI_transactor->RLAST(M11_AXI_rlast);
  mp_M11_AXI_transactor->RVALID(M11_AXI_rvalid);
  mp_M11_AXI_transactor->RREADY(M11_AXI_rready);
  mp_M11_AXI_transactor->CLK(aclk);
  mp_M11_AXI_transactor->RST(aresetn);
  // configure M12_AXI_transactor
    xsc::common_cpp::properties M12_AXI_transactor_param_props;
    M12_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M12_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M12_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M12_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M12_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M12_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M12_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M12_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M12_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M12_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M12_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M12_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M12_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M12_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M12_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M12_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M12_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M12_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M12_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M12_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M12_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M12_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M12_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M12_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M12_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M12_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M12_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M12_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M12_AXI_transactor", M12_AXI_transactor_param_props);
  mp_M12_AXI_transactor->AWADDR(M12_AXI_awaddr);
  mp_M12_AXI_transactor->AWPROT(M12_AXI_awprot);
  mp_M12_AXI_transactor->AWVALID(M12_AXI_awvalid);
  mp_M12_AXI_transactor->AWREADY(M12_AXI_awready);
  mp_M12_AXI_transactor->WDATA(M12_AXI_wdata);
  mp_M12_AXI_transactor->WSTRB(M12_AXI_wstrb);
  mp_M12_AXI_transactor->WVALID(M12_AXI_wvalid);
  mp_M12_AXI_transactor->WREADY(M12_AXI_wready);
  mp_M12_AXI_transactor->BRESP(M12_AXI_bresp);
  mp_M12_AXI_transactor->BVALID(M12_AXI_bvalid);
  mp_M12_AXI_transactor->BREADY(M12_AXI_bready);
  mp_M12_AXI_transactor->ARADDR(M12_AXI_araddr);
  mp_M12_AXI_transactor->ARPROT(M12_AXI_arprot);
  mp_M12_AXI_transactor->ARVALID(M12_AXI_arvalid);
  mp_M12_AXI_transactor->ARREADY(M12_AXI_arready);
  mp_M12_AXI_transactor->RDATA(M12_AXI_rdata);
  mp_M12_AXI_transactor->RRESP(M12_AXI_rresp);
  mp_M12_AXI_transactor->RVALID(M12_AXI_rvalid);
  mp_M12_AXI_transactor->RREADY(M12_AXI_rready);
  mp_M12_AXI_transactor->CLK(aclk);
  mp_M12_AXI_transactor->RST(aresetn);
  // configure M13_AXI_transactor
    xsc::common_cpp::properties M13_AXI_transactor_param_props;
    M13_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M13_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M13_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M13_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M13_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M13_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M13_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M13_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M13_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M13_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M13_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M13_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M13_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M13_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M13_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M13_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M13_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M13_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M13_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M13_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M13_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M13_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M13_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M13_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M13_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M13_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M13_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M13_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M13_AXI_transactor", M13_AXI_transactor_param_props);
  mp_M13_AXI_transactor->AWADDR(M13_AXI_awaddr);
  mp_M13_AXI_transactor->AWPROT(M13_AXI_awprot);
  mp_M13_AXI_transactor->AWVALID(M13_AXI_awvalid);
  mp_M13_AXI_transactor->AWREADY(M13_AXI_awready);
  mp_M13_AXI_transactor->WDATA(M13_AXI_wdata);
  mp_M13_AXI_transactor->WSTRB(M13_AXI_wstrb);
  mp_M13_AXI_transactor->WVALID(M13_AXI_wvalid);
  mp_M13_AXI_transactor->WREADY(M13_AXI_wready);
  mp_M13_AXI_transactor->BRESP(M13_AXI_bresp);
  mp_M13_AXI_transactor->BVALID(M13_AXI_bvalid);
  mp_M13_AXI_transactor->BREADY(M13_AXI_bready);
  mp_M13_AXI_transactor->ARADDR(M13_AXI_araddr);
  mp_M13_AXI_transactor->ARPROT(M13_AXI_arprot);
  mp_M13_AXI_transactor->ARVALID(M13_AXI_arvalid);
  mp_M13_AXI_transactor->ARREADY(M13_AXI_arready);
  mp_M13_AXI_transactor->RDATA(M13_AXI_rdata);
  mp_M13_AXI_transactor->RRESP(M13_AXI_rresp);
  mp_M13_AXI_transactor->RVALID(M13_AXI_rvalid);
  mp_M13_AXI_transactor->RREADY(M13_AXI_rready);
  mp_M13_AXI_transactor->CLK(aclk);
  mp_M13_AXI_transactor->RST(aresetn);
  // configure M14_AXI_transactor
    xsc::common_cpp::properties M14_AXI_transactor_param_props;
    M14_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M14_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M14_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M14_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M14_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M14_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M14_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M14_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M14_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M14_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M14_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M14_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M14_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M14_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M14_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M14_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M14_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M14_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M14_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M14_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M14_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M14_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M14_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M14_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M14_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M14_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M14_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M14_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M14_AXI_transactor", M14_AXI_transactor_param_props);
  mp_M14_AXI_transactor->AWADDR(M14_AXI_awaddr);
  mp_M14_AXI_transactor->AWPROT(M14_AXI_awprot);
  mp_M14_AXI_transactor->AWVALID(M14_AXI_awvalid);
  mp_M14_AXI_transactor->AWREADY(M14_AXI_awready);
  mp_M14_AXI_transactor->WDATA(M14_AXI_wdata);
  mp_M14_AXI_transactor->WSTRB(M14_AXI_wstrb);
  mp_M14_AXI_transactor->WVALID(M14_AXI_wvalid);
  mp_M14_AXI_transactor->WREADY(M14_AXI_wready);
  mp_M14_AXI_transactor->BRESP(M14_AXI_bresp);
  mp_M14_AXI_transactor->BVALID(M14_AXI_bvalid);
  mp_M14_AXI_transactor->BREADY(M14_AXI_bready);
  mp_M14_AXI_transactor->ARADDR(M14_AXI_araddr);
  mp_M14_AXI_transactor->ARPROT(M14_AXI_arprot);
  mp_M14_AXI_transactor->ARVALID(M14_AXI_arvalid);
  mp_M14_AXI_transactor->ARREADY(M14_AXI_arready);
  mp_M14_AXI_transactor->RDATA(M14_AXI_rdata);
  mp_M14_AXI_transactor->RRESP(M14_AXI_rresp);
  mp_M14_AXI_transactor->RVALID(M14_AXI_rvalid);
  mp_M14_AXI_transactor->RREADY(M14_AXI_rready);
  mp_M14_AXI_transactor->CLK(aclk);
  mp_M14_AXI_transactor->RST(aresetn);
  // configure M15_AXI_transactor
    xsc::common_cpp::properties M15_AXI_transactor_param_props;
    M15_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M15_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M15_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M15_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M15_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M15_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M15_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M15_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M15_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M15_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M15_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M15_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M15_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M15_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M15_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M15_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M15_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M15_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M15_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M15_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M15_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M15_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M15_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M15_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M15_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M15_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M15_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M15_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M15_AXI_transactor", M15_AXI_transactor_param_props);
  mp_M15_AXI_transactor->AWADDR(M15_AXI_awaddr);
  mp_M15_AXI_transactor->AWPROT(M15_AXI_awprot);
  mp_M15_AXI_transactor->AWVALID(M15_AXI_awvalid);
  mp_M15_AXI_transactor->AWREADY(M15_AXI_awready);
  mp_M15_AXI_transactor->WDATA(M15_AXI_wdata);
  mp_M15_AXI_transactor->WSTRB(M15_AXI_wstrb);
  mp_M15_AXI_transactor->WVALID(M15_AXI_wvalid);
  mp_M15_AXI_transactor->WREADY(M15_AXI_wready);
  mp_M15_AXI_transactor->BRESP(M15_AXI_bresp);
  mp_M15_AXI_transactor->BVALID(M15_AXI_bvalid);
  mp_M15_AXI_transactor->BREADY(M15_AXI_bready);
  mp_M15_AXI_transactor->ARADDR(M15_AXI_araddr);
  mp_M15_AXI_transactor->ARPROT(M15_AXI_arprot);
  mp_M15_AXI_transactor->ARVALID(M15_AXI_arvalid);
  mp_M15_AXI_transactor->ARREADY(M15_AXI_arready);
  mp_M15_AXI_transactor->RDATA(M15_AXI_rdata);
  mp_M15_AXI_transactor->RRESP(M15_AXI_rresp);
  mp_M15_AXI_transactor->RVALID(M15_AXI_rvalid);
  mp_M15_AXI_transactor->RREADY(M15_AXI_rready);
  mp_M15_AXI_transactor->CLK(aclk);
  mp_M15_AXI_transactor->RST(aresetn);
  // configure M16_AXI_transactor
    xsc::common_cpp::properties M16_AXI_transactor_param_props;
    M16_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M16_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M16_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M16_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M16_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M16_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M16_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M16_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M16_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M16_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M16_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M16_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M16_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M16_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M16_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M16_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M16_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M16_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M16_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M16_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M16_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M16_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M16_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M16_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M16_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M16_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M16_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M16_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M16_AXI_transactor", M16_AXI_transactor_param_props);
  mp_M16_AXI_transactor->AWADDR(M16_AXI_awaddr);
  mp_M16_AXI_transactor->AWPROT(M16_AXI_awprot);
  mp_M16_AXI_transactor->AWVALID(M16_AXI_awvalid);
  mp_M16_AXI_transactor->AWREADY(M16_AXI_awready);
  mp_M16_AXI_transactor->WDATA(M16_AXI_wdata);
  mp_M16_AXI_transactor->WSTRB(M16_AXI_wstrb);
  mp_M16_AXI_transactor->WVALID(M16_AXI_wvalid);
  mp_M16_AXI_transactor->WREADY(M16_AXI_wready);
  mp_M16_AXI_transactor->BRESP(M16_AXI_bresp);
  mp_M16_AXI_transactor->BVALID(M16_AXI_bvalid);
  mp_M16_AXI_transactor->BREADY(M16_AXI_bready);
  mp_M16_AXI_transactor->ARADDR(M16_AXI_araddr);
  mp_M16_AXI_transactor->ARPROT(M16_AXI_arprot);
  mp_M16_AXI_transactor->ARVALID(M16_AXI_arvalid);
  mp_M16_AXI_transactor->ARREADY(M16_AXI_arready);
  mp_M16_AXI_transactor->RDATA(M16_AXI_rdata);
  mp_M16_AXI_transactor->RRESP(M16_AXI_rresp);
  mp_M16_AXI_transactor->RVALID(M16_AXI_rvalid);
  mp_M16_AXI_transactor->RREADY(M16_AXI_rready);
  mp_M16_AXI_transactor->CLK(aclk);
  mp_M16_AXI_transactor->RST(aresetn);
  // configure M17_AXI_transactor
    xsc::common_cpp::properties M17_AXI_transactor_param_props;
    M17_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M17_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M17_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M17_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M17_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M17_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M17_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M17_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M17_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M17_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M17_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M17_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M17_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M17_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M17_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M17_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M17_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M17_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M17_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M17_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M17_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M17_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M17_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M17_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M17_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M17_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M17_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M17_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M17_AXI_transactor", M17_AXI_transactor_param_props);
  mp_M17_AXI_transactor->AWADDR(M17_AXI_awaddr);
  mp_M17_AXI_transactor->AWPROT(M17_AXI_awprot);
  mp_M17_AXI_transactor->AWVALID(M17_AXI_awvalid);
  mp_M17_AXI_transactor->AWREADY(M17_AXI_awready);
  mp_M17_AXI_transactor->WDATA(M17_AXI_wdata);
  mp_M17_AXI_transactor->WSTRB(M17_AXI_wstrb);
  mp_M17_AXI_transactor->WVALID(M17_AXI_wvalid);
  mp_M17_AXI_transactor->WREADY(M17_AXI_wready);
  mp_M17_AXI_transactor->BRESP(M17_AXI_bresp);
  mp_M17_AXI_transactor->BVALID(M17_AXI_bvalid);
  mp_M17_AXI_transactor->BREADY(M17_AXI_bready);
  mp_M17_AXI_transactor->ARADDR(M17_AXI_araddr);
  mp_M17_AXI_transactor->ARPROT(M17_AXI_arprot);
  mp_M17_AXI_transactor->ARVALID(M17_AXI_arvalid);
  mp_M17_AXI_transactor->ARREADY(M17_AXI_arready);
  mp_M17_AXI_transactor->RDATA(M17_AXI_rdata);
  mp_M17_AXI_transactor->RRESP(M17_AXI_rresp);
  mp_M17_AXI_transactor->RVALID(M17_AXI_rvalid);
  mp_M17_AXI_transactor->RREADY(M17_AXI_rready);
  mp_M17_AXI_transactor->CLK(aclk);
  mp_M17_AXI_transactor->RST(aresetn);
  // configure M18_AXI_transactor
    xsc::common_cpp::properties M18_AXI_transactor_param_props;
    M18_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M18_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M18_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M18_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M18_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M18_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M18_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M18_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M18_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M18_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M18_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M18_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M18_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M18_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M18_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M18_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M18_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M18_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M18_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M18_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M18_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M18_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M18_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M18_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M18_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M18_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M18_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M18_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M18_AXI_transactor", M18_AXI_transactor_param_props);
  mp_M18_AXI_transactor->AWADDR(M18_AXI_awaddr);
  mp_M18_AXI_transactor->AWPROT(M18_AXI_awprot);
  mp_M18_AXI_transactor->AWVALID(M18_AXI_awvalid);
  mp_M18_AXI_transactor->AWREADY(M18_AXI_awready);
  mp_M18_AXI_transactor->WDATA(M18_AXI_wdata);
  mp_M18_AXI_transactor->WSTRB(M18_AXI_wstrb);
  mp_M18_AXI_transactor->WVALID(M18_AXI_wvalid);
  mp_M18_AXI_transactor->WREADY(M18_AXI_wready);
  mp_M18_AXI_transactor->BRESP(M18_AXI_bresp);
  mp_M18_AXI_transactor->BVALID(M18_AXI_bvalid);
  mp_M18_AXI_transactor->BREADY(M18_AXI_bready);
  mp_M18_AXI_transactor->ARADDR(M18_AXI_araddr);
  mp_M18_AXI_transactor->ARPROT(M18_AXI_arprot);
  mp_M18_AXI_transactor->ARVALID(M18_AXI_arvalid);
  mp_M18_AXI_transactor->ARREADY(M18_AXI_arready);
  mp_M18_AXI_transactor->RDATA(M18_AXI_rdata);
  mp_M18_AXI_transactor->RRESP(M18_AXI_rresp);
  mp_M18_AXI_transactor->RVALID(M18_AXI_rvalid);
  mp_M18_AXI_transactor->RREADY(M18_AXI_rready);
  mp_M18_AXI_transactor->CLK(aclk);
  mp_M18_AXI_transactor->RST(aresetn);
  // configure M19_AXI_transactor
    xsc::common_cpp::properties M19_AXI_transactor_param_props;
    M19_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M19_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M19_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M19_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M19_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M19_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M19_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M19_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M19_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M19_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M19_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M19_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M19_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M19_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M19_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M19_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M19_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M19_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M19_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M19_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M19_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M19_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M19_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M19_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M19_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M19_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M19_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M19_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M19_AXI_transactor", M19_AXI_transactor_param_props);
  mp_M19_AXI_transactor->AWADDR(M19_AXI_awaddr);
  mp_M19_AXI_transactor->AWPROT(M19_AXI_awprot);
  mp_M19_AXI_transactor->AWVALID(M19_AXI_awvalid);
  mp_M19_AXI_transactor->AWREADY(M19_AXI_awready);
  mp_M19_AXI_transactor->WDATA(M19_AXI_wdata);
  mp_M19_AXI_transactor->WSTRB(M19_AXI_wstrb);
  mp_M19_AXI_transactor->WVALID(M19_AXI_wvalid);
  mp_M19_AXI_transactor->WREADY(M19_AXI_wready);
  mp_M19_AXI_transactor->BRESP(M19_AXI_bresp);
  mp_M19_AXI_transactor->BVALID(M19_AXI_bvalid);
  mp_M19_AXI_transactor->BREADY(M19_AXI_bready);
  mp_M19_AXI_transactor->ARADDR(M19_AXI_araddr);
  mp_M19_AXI_transactor->ARPROT(M19_AXI_arprot);
  mp_M19_AXI_transactor->ARVALID(M19_AXI_arvalid);
  mp_M19_AXI_transactor->ARREADY(M19_AXI_arready);
  mp_M19_AXI_transactor->RDATA(M19_AXI_rdata);
  mp_M19_AXI_transactor->RRESP(M19_AXI_rresp);
  mp_M19_AXI_transactor->RVALID(M19_AXI_rvalid);
  mp_M19_AXI_transactor->RREADY(M19_AXI_rready);
  mp_M19_AXI_transactor->CLK(aclk);
  mp_M19_AXI_transactor->RST(aresetn);
  // configure M20_AXI_transactor
    xsc::common_cpp::properties M20_AXI_transactor_param_props;
    M20_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M20_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M20_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M20_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M20_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M20_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M20_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M20_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M20_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M20_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M20_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M20_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M20_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M20_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M20_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M20_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M20_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M20_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M20_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M20_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M20_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M20_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M20_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M20_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M20_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M20_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M20_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M20_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M20_AXI_transactor", M20_AXI_transactor_param_props);
  mp_M20_AXI_transactor->AWADDR(M20_AXI_awaddr);
  mp_M20_AXI_transactor->AWPROT(M20_AXI_awprot);
  mp_M20_AXI_transactor->AWVALID(M20_AXI_awvalid);
  mp_M20_AXI_transactor->AWREADY(M20_AXI_awready);
  mp_M20_AXI_transactor->WDATA(M20_AXI_wdata);
  mp_M20_AXI_transactor->WSTRB(M20_AXI_wstrb);
  mp_M20_AXI_transactor->WVALID(M20_AXI_wvalid);
  mp_M20_AXI_transactor->WREADY(M20_AXI_wready);
  mp_M20_AXI_transactor->BRESP(M20_AXI_bresp);
  mp_M20_AXI_transactor->BVALID(M20_AXI_bvalid);
  mp_M20_AXI_transactor->BREADY(M20_AXI_bready);
  mp_M20_AXI_transactor->ARADDR(M20_AXI_araddr);
  mp_M20_AXI_transactor->ARPROT(M20_AXI_arprot);
  mp_M20_AXI_transactor->ARVALID(M20_AXI_arvalid);
  mp_M20_AXI_transactor->ARREADY(M20_AXI_arready);
  mp_M20_AXI_transactor->RDATA(M20_AXI_rdata);
  mp_M20_AXI_transactor->RRESP(M20_AXI_rresp);
  mp_M20_AXI_transactor->RVALID(M20_AXI_rvalid);
  mp_M20_AXI_transactor->RREADY(M20_AXI_rready);
  mp_M20_AXI_transactor->CLK(aclk);
  mp_M20_AXI_transactor->RST(aresetn);
  // configure M21_AXI_transactor
    xsc::common_cpp::properties M21_AXI_transactor_param_props;
    M21_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M21_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M21_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M21_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M21_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M21_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M21_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M21_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M21_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M21_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M21_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M21_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M21_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M21_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M21_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M21_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M21_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M21_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M21_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M21_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M21_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M21_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M21_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M21_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M21_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M21_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M21_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M21_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M21_AXI_transactor", M21_AXI_transactor_param_props);
  mp_M21_AXI_transactor->AWADDR(M21_AXI_awaddr);
  mp_M21_AXI_transactor->AWPROT(M21_AXI_awprot);
  mp_M21_AXI_transactor->AWVALID(M21_AXI_awvalid);
  mp_M21_AXI_transactor->AWREADY(M21_AXI_awready);
  mp_M21_AXI_transactor->WDATA(M21_AXI_wdata);
  mp_M21_AXI_transactor->WSTRB(M21_AXI_wstrb);
  mp_M21_AXI_transactor->WVALID(M21_AXI_wvalid);
  mp_M21_AXI_transactor->WREADY(M21_AXI_wready);
  mp_M21_AXI_transactor->BRESP(M21_AXI_bresp);
  mp_M21_AXI_transactor->BVALID(M21_AXI_bvalid);
  mp_M21_AXI_transactor->BREADY(M21_AXI_bready);
  mp_M21_AXI_transactor->ARADDR(M21_AXI_araddr);
  mp_M21_AXI_transactor->ARPROT(M21_AXI_arprot);
  mp_M21_AXI_transactor->ARVALID(M21_AXI_arvalid);
  mp_M21_AXI_transactor->ARREADY(M21_AXI_arready);
  mp_M21_AXI_transactor->RDATA(M21_AXI_rdata);
  mp_M21_AXI_transactor->RRESP(M21_AXI_rresp);
  mp_M21_AXI_transactor->RVALID(M21_AXI_rvalid);
  mp_M21_AXI_transactor->RREADY(M21_AXI_rready);
  mp_M21_AXI_transactor->CLK(aclk);
  mp_M21_AXI_transactor->RST(aresetn);
  // configure M22_AXI_transactor
    xsc::common_cpp::properties M22_AXI_transactor_param_props;
    M22_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M22_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M22_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M22_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M22_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M22_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M22_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M22_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M22_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M22_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M22_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M22_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M22_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M22_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M22_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M22_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M22_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M22_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M22_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M22_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M22_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M22_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M22_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M22_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M22_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M22_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M22_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M22_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M22_AXI_transactor", M22_AXI_transactor_param_props);
  mp_M22_AXI_transactor->AWADDR(M22_AXI_awaddr);
  mp_M22_AXI_transactor->AWPROT(M22_AXI_awprot);
  mp_M22_AXI_transactor->AWVALID(M22_AXI_awvalid);
  mp_M22_AXI_transactor->AWREADY(M22_AXI_awready);
  mp_M22_AXI_transactor->WDATA(M22_AXI_wdata);
  mp_M22_AXI_transactor->WSTRB(M22_AXI_wstrb);
  mp_M22_AXI_transactor->WVALID(M22_AXI_wvalid);
  mp_M22_AXI_transactor->WREADY(M22_AXI_wready);
  mp_M22_AXI_transactor->BRESP(M22_AXI_bresp);
  mp_M22_AXI_transactor->BVALID(M22_AXI_bvalid);
  mp_M22_AXI_transactor->BREADY(M22_AXI_bready);
  mp_M22_AXI_transactor->ARADDR(M22_AXI_araddr);
  mp_M22_AXI_transactor->ARPROT(M22_AXI_arprot);
  mp_M22_AXI_transactor->ARVALID(M22_AXI_arvalid);
  mp_M22_AXI_transactor->ARREADY(M22_AXI_arready);
  mp_M22_AXI_transactor->RDATA(M22_AXI_rdata);
  mp_M22_AXI_transactor->RRESP(M22_AXI_rresp);
  mp_M22_AXI_transactor->RVALID(M22_AXI_rvalid);
  mp_M22_AXI_transactor->RREADY(M22_AXI_rready);
  mp_M22_AXI_transactor->CLK(aclk);
  mp_M22_AXI_transactor->RST(aresetn);
  // configure M23_AXI_transactor
    xsc::common_cpp::properties M23_AXI_transactor_param_props;
    M23_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M23_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M23_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M23_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M23_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M23_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M23_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M23_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M23_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M23_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M23_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M23_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M23_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M23_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M23_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M23_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M23_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M23_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M23_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M23_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M23_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M23_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M23_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M23_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M23_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M23_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M23_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M23_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M23_AXI_transactor", M23_AXI_transactor_param_props);
  mp_M23_AXI_transactor->AWADDR(M23_AXI_awaddr);
  mp_M23_AXI_transactor->AWPROT(M23_AXI_awprot);
  mp_M23_AXI_transactor->AWVALID(M23_AXI_awvalid);
  mp_M23_AXI_transactor->AWREADY(M23_AXI_awready);
  mp_M23_AXI_transactor->WDATA(M23_AXI_wdata);
  mp_M23_AXI_transactor->WSTRB(M23_AXI_wstrb);
  mp_M23_AXI_transactor->WVALID(M23_AXI_wvalid);
  mp_M23_AXI_transactor->WREADY(M23_AXI_wready);
  mp_M23_AXI_transactor->BRESP(M23_AXI_bresp);
  mp_M23_AXI_transactor->BVALID(M23_AXI_bvalid);
  mp_M23_AXI_transactor->BREADY(M23_AXI_bready);
  mp_M23_AXI_transactor->ARADDR(M23_AXI_araddr);
  mp_M23_AXI_transactor->ARPROT(M23_AXI_arprot);
  mp_M23_AXI_transactor->ARVALID(M23_AXI_arvalid);
  mp_M23_AXI_transactor->ARREADY(M23_AXI_arready);
  mp_M23_AXI_transactor->RDATA(M23_AXI_rdata);
  mp_M23_AXI_transactor->RRESP(M23_AXI_rresp);
  mp_M23_AXI_transactor->RVALID(M23_AXI_rvalid);
  mp_M23_AXI_transactor->RREADY(M23_AXI_rready);
  mp_M23_AXI_transactor->CLK(aclk);
  mp_M23_AXI_transactor->RST(aresetn);
  // configure M24_AXI_transactor
    xsc::common_cpp::properties M24_AXI_transactor_param_props;
    M24_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M24_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M24_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M24_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M24_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M24_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M24_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M24_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M24_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M24_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M24_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M24_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M24_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M24_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M24_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M24_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M24_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M24_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M24_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M24_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M24_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M24_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M24_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M24_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M24_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M24_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M24_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M24_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M24_AXI_transactor", M24_AXI_transactor_param_props);
  mp_M24_AXI_transactor->AWADDR(M24_AXI_awaddr);
  mp_M24_AXI_transactor->AWPROT(M24_AXI_awprot);
  mp_M24_AXI_transactor->AWVALID(M24_AXI_awvalid);
  mp_M24_AXI_transactor->AWREADY(M24_AXI_awready);
  mp_M24_AXI_transactor->WDATA(M24_AXI_wdata);
  mp_M24_AXI_transactor->WSTRB(M24_AXI_wstrb);
  mp_M24_AXI_transactor->WVALID(M24_AXI_wvalid);
  mp_M24_AXI_transactor->WREADY(M24_AXI_wready);
  mp_M24_AXI_transactor->BRESP(M24_AXI_bresp);
  mp_M24_AXI_transactor->BVALID(M24_AXI_bvalid);
  mp_M24_AXI_transactor->BREADY(M24_AXI_bready);
  mp_M24_AXI_transactor->ARADDR(M24_AXI_araddr);
  mp_M24_AXI_transactor->ARPROT(M24_AXI_arprot);
  mp_M24_AXI_transactor->ARVALID(M24_AXI_arvalid);
  mp_M24_AXI_transactor->ARREADY(M24_AXI_arready);
  mp_M24_AXI_transactor->RDATA(M24_AXI_rdata);
  mp_M24_AXI_transactor->RRESP(M24_AXI_rresp);
  mp_M24_AXI_transactor->RVALID(M24_AXI_rvalid);
  mp_M24_AXI_transactor->RREADY(M24_AXI_rready);
  mp_M24_AXI_transactor->CLK(aclk);
  mp_M24_AXI_transactor->RST(aresetn);
  // configure M25_AXI_transactor
    xsc::common_cpp::properties M25_AXI_transactor_param_props;
    M25_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M25_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M25_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M25_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M25_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M25_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M25_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M25_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M25_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M25_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M25_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M25_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M25_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M25_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M25_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M25_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M25_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M25_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M25_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M25_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M25_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M25_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M25_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M25_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M25_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M25_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M25_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M25_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M25_AXI_transactor", M25_AXI_transactor_param_props);
  mp_M25_AXI_transactor->AWADDR(M25_AXI_awaddr);
  mp_M25_AXI_transactor->AWPROT(M25_AXI_awprot);
  mp_M25_AXI_transactor->AWVALID(M25_AXI_awvalid);
  mp_M25_AXI_transactor->AWREADY(M25_AXI_awready);
  mp_M25_AXI_transactor->WDATA(M25_AXI_wdata);
  mp_M25_AXI_transactor->WSTRB(M25_AXI_wstrb);
  mp_M25_AXI_transactor->WVALID(M25_AXI_wvalid);
  mp_M25_AXI_transactor->WREADY(M25_AXI_wready);
  mp_M25_AXI_transactor->BRESP(M25_AXI_bresp);
  mp_M25_AXI_transactor->BVALID(M25_AXI_bvalid);
  mp_M25_AXI_transactor->BREADY(M25_AXI_bready);
  mp_M25_AXI_transactor->ARADDR(M25_AXI_araddr);
  mp_M25_AXI_transactor->ARPROT(M25_AXI_arprot);
  mp_M25_AXI_transactor->ARVALID(M25_AXI_arvalid);
  mp_M25_AXI_transactor->ARREADY(M25_AXI_arready);
  mp_M25_AXI_transactor->RDATA(M25_AXI_rdata);
  mp_M25_AXI_transactor->RRESP(M25_AXI_rresp);
  mp_M25_AXI_transactor->RVALID(M25_AXI_rvalid);
  mp_M25_AXI_transactor->RREADY(M25_AXI_rready);
  mp_M25_AXI_transactor->CLK(aclk);
  mp_M25_AXI_transactor->RST(aresetn);
  // configure M26_AXI_transactor
    xsc::common_cpp::properties M26_AXI_transactor_param_props;
    M26_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M26_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M26_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M26_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M26_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M26_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M26_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M26_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M26_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M26_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M26_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M26_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M26_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M26_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M26_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M26_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M26_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M26_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M26_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M26_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M26_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M26_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M26_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M26_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M26_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M26_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M26_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M26_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M26_AXI_transactor", M26_AXI_transactor_param_props);
  mp_M26_AXI_transactor->AWADDR(M26_AXI_awaddr);
  mp_M26_AXI_transactor->AWPROT(M26_AXI_awprot);
  mp_M26_AXI_transactor->AWVALID(M26_AXI_awvalid);
  mp_M26_AXI_transactor->AWREADY(M26_AXI_awready);
  mp_M26_AXI_transactor->WDATA(M26_AXI_wdata);
  mp_M26_AXI_transactor->WSTRB(M26_AXI_wstrb);
  mp_M26_AXI_transactor->WVALID(M26_AXI_wvalid);
  mp_M26_AXI_transactor->WREADY(M26_AXI_wready);
  mp_M26_AXI_transactor->BRESP(M26_AXI_bresp);
  mp_M26_AXI_transactor->BVALID(M26_AXI_bvalid);
  mp_M26_AXI_transactor->BREADY(M26_AXI_bready);
  mp_M26_AXI_transactor->ARADDR(M26_AXI_araddr);
  mp_M26_AXI_transactor->ARPROT(M26_AXI_arprot);
  mp_M26_AXI_transactor->ARVALID(M26_AXI_arvalid);
  mp_M26_AXI_transactor->ARREADY(M26_AXI_arready);
  mp_M26_AXI_transactor->RDATA(M26_AXI_rdata);
  mp_M26_AXI_transactor->RRESP(M26_AXI_rresp);
  mp_M26_AXI_transactor->RVALID(M26_AXI_rvalid);
  mp_M26_AXI_transactor->RREADY(M26_AXI_rready);
  mp_M26_AXI_transactor->CLK(aclk);
  mp_M26_AXI_transactor->RST(aresetn);
  // configure M27_AXI_transactor
    xsc::common_cpp::properties M27_AXI_transactor_param_props;
    M27_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M27_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M27_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M27_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M27_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M27_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M27_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M27_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M27_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M27_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M27_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M27_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M27_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M27_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M27_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M27_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M27_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M27_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M27_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M27_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M27_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M27_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M27_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M27_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M27_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M27_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M27_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M27_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M27_AXI_transactor", M27_AXI_transactor_param_props);
  mp_M27_AXI_transactor->AWADDR(M27_AXI_awaddr);
  mp_M27_AXI_transactor->AWPROT(M27_AXI_awprot);
  mp_M27_AXI_transactor->AWVALID(M27_AXI_awvalid);
  mp_M27_AXI_transactor->AWREADY(M27_AXI_awready);
  mp_M27_AXI_transactor->WDATA(M27_AXI_wdata);
  mp_M27_AXI_transactor->WSTRB(M27_AXI_wstrb);
  mp_M27_AXI_transactor->WVALID(M27_AXI_wvalid);
  mp_M27_AXI_transactor->WREADY(M27_AXI_wready);
  mp_M27_AXI_transactor->BRESP(M27_AXI_bresp);
  mp_M27_AXI_transactor->BVALID(M27_AXI_bvalid);
  mp_M27_AXI_transactor->BREADY(M27_AXI_bready);
  mp_M27_AXI_transactor->ARADDR(M27_AXI_araddr);
  mp_M27_AXI_transactor->ARPROT(M27_AXI_arprot);
  mp_M27_AXI_transactor->ARVALID(M27_AXI_arvalid);
  mp_M27_AXI_transactor->ARREADY(M27_AXI_arready);
  mp_M27_AXI_transactor->RDATA(M27_AXI_rdata);
  mp_M27_AXI_transactor->RRESP(M27_AXI_rresp);
  mp_M27_AXI_transactor->RVALID(M27_AXI_rvalid);
  mp_M27_AXI_transactor->RREADY(M27_AXI_rready);
  mp_M27_AXI_transactor->CLK(aclk);
  mp_M27_AXI_transactor->RST(aresetn);
  // configure M28_AXI_transactor
    xsc::common_cpp::properties M28_AXI_transactor_param_props;
    M28_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M28_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M28_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M28_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M28_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M28_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M28_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M28_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M28_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M28_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M28_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M28_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M28_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M28_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M28_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M28_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M28_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M28_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M28_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M28_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M28_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M28_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M28_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M28_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M28_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M28_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M28_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M28_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M28_AXI_transactor", M28_AXI_transactor_param_props);
  mp_M28_AXI_transactor->AWADDR(M28_AXI_awaddr);
  mp_M28_AXI_transactor->AWPROT(M28_AXI_awprot);
  mp_M28_AXI_transactor->AWVALID(M28_AXI_awvalid);
  mp_M28_AXI_transactor->AWREADY(M28_AXI_awready);
  mp_M28_AXI_transactor->WDATA(M28_AXI_wdata);
  mp_M28_AXI_transactor->WSTRB(M28_AXI_wstrb);
  mp_M28_AXI_transactor->WVALID(M28_AXI_wvalid);
  mp_M28_AXI_transactor->WREADY(M28_AXI_wready);
  mp_M28_AXI_transactor->BRESP(M28_AXI_bresp);
  mp_M28_AXI_transactor->BVALID(M28_AXI_bvalid);
  mp_M28_AXI_transactor->BREADY(M28_AXI_bready);
  mp_M28_AXI_transactor->ARADDR(M28_AXI_araddr);
  mp_M28_AXI_transactor->ARPROT(M28_AXI_arprot);
  mp_M28_AXI_transactor->ARVALID(M28_AXI_arvalid);
  mp_M28_AXI_transactor->ARREADY(M28_AXI_arready);
  mp_M28_AXI_transactor->RDATA(M28_AXI_rdata);
  mp_M28_AXI_transactor->RRESP(M28_AXI_rresp);
  mp_M28_AXI_transactor->RVALID(M28_AXI_rvalid);
  mp_M28_AXI_transactor->RREADY(M28_AXI_rready);
  mp_M28_AXI_transactor->CLK(aclk);
  mp_M28_AXI_transactor->RST(aresetn);
  // configure M29_AXI_transactor
    xsc::common_cpp::properties M29_AXI_transactor_param_props;
    M29_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M29_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M29_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M29_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M29_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M29_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M29_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M29_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M29_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M29_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M29_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M29_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M29_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M29_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M29_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M29_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M29_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M29_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M29_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M29_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M29_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M29_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M29_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M29_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M29_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M29_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M29_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M29_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M29_AXI_transactor", M29_AXI_transactor_param_props);
  mp_M29_AXI_transactor->AWADDR(M29_AXI_awaddr);
  mp_M29_AXI_transactor->AWPROT(M29_AXI_awprot);
  mp_M29_AXI_transactor->AWVALID(M29_AXI_awvalid);
  mp_M29_AXI_transactor->AWREADY(M29_AXI_awready);
  mp_M29_AXI_transactor->WDATA(M29_AXI_wdata);
  mp_M29_AXI_transactor->WSTRB(M29_AXI_wstrb);
  mp_M29_AXI_transactor->WVALID(M29_AXI_wvalid);
  mp_M29_AXI_transactor->WREADY(M29_AXI_wready);
  mp_M29_AXI_transactor->BRESP(M29_AXI_bresp);
  mp_M29_AXI_transactor->BVALID(M29_AXI_bvalid);
  mp_M29_AXI_transactor->BREADY(M29_AXI_bready);
  mp_M29_AXI_transactor->ARADDR(M29_AXI_araddr);
  mp_M29_AXI_transactor->ARPROT(M29_AXI_arprot);
  mp_M29_AXI_transactor->ARVALID(M29_AXI_arvalid);
  mp_M29_AXI_transactor->ARREADY(M29_AXI_arready);
  mp_M29_AXI_transactor->RDATA(M29_AXI_rdata);
  mp_M29_AXI_transactor->RRESP(M29_AXI_rresp);
  mp_M29_AXI_transactor->RVALID(M29_AXI_rvalid);
  mp_M29_AXI_transactor->RREADY(M29_AXI_rready);
  mp_M29_AXI_transactor->CLK(aclk);
  mp_M29_AXI_transactor->RST(aresetn);
  // configure M30_AXI_transactor
    xsc::common_cpp::properties M30_AXI_transactor_param_props;
    M30_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M30_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M30_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M30_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M30_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M30_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M30_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M30_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M30_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M30_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M30_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M30_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M30_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M30_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M30_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M30_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M30_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M30_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M30_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M30_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M30_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M30_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M30_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M30_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M30_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M30_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M30_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M30_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M30_AXI_transactor", M30_AXI_transactor_param_props);
  mp_M30_AXI_transactor->AWADDR(M30_AXI_awaddr);
  mp_M30_AXI_transactor->AWPROT(M30_AXI_awprot);
  mp_M30_AXI_transactor->AWVALID(M30_AXI_awvalid);
  mp_M30_AXI_transactor->AWREADY(M30_AXI_awready);
  mp_M30_AXI_transactor->WDATA(M30_AXI_wdata);
  mp_M30_AXI_transactor->WSTRB(M30_AXI_wstrb);
  mp_M30_AXI_transactor->WVALID(M30_AXI_wvalid);
  mp_M30_AXI_transactor->WREADY(M30_AXI_wready);
  mp_M30_AXI_transactor->BRESP(M30_AXI_bresp);
  mp_M30_AXI_transactor->BVALID(M30_AXI_bvalid);
  mp_M30_AXI_transactor->BREADY(M30_AXI_bready);
  mp_M30_AXI_transactor->ARADDR(M30_AXI_araddr);
  mp_M30_AXI_transactor->ARPROT(M30_AXI_arprot);
  mp_M30_AXI_transactor->ARVALID(M30_AXI_arvalid);
  mp_M30_AXI_transactor->ARREADY(M30_AXI_arready);
  mp_M30_AXI_transactor->RDATA(M30_AXI_rdata);
  mp_M30_AXI_transactor->RRESP(M30_AXI_rresp);
  mp_M30_AXI_transactor->RVALID(M30_AXI_rvalid);
  mp_M30_AXI_transactor->RREADY(M30_AXI_rready);
  mp_M30_AXI_transactor->CLK(aclk);
  mp_M30_AXI_transactor->RST(aresetn);
  // configure M31_AXI_transactor
    xsc::common_cpp::properties M31_AXI_transactor_param_props;
    M31_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M31_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M31_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M31_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M31_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M31_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M31_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M31_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M31_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M31_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M31_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M31_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M31_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M31_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M31_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M31_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M31_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M31_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M31_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M31_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M31_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M31_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M31_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M31_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M31_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M31_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M31_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M31_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M31_AXI_transactor", M31_AXI_transactor_param_props);
  mp_M31_AXI_transactor->AWADDR(M31_AXI_awaddr);
  mp_M31_AXI_transactor->AWPROT(M31_AXI_awprot);
  mp_M31_AXI_transactor->AWVALID(M31_AXI_awvalid);
  mp_M31_AXI_transactor->AWREADY(M31_AXI_awready);
  mp_M31_AXI_transactor->WDATA(M31_AXI_wdata);
  mp_M31_AXI_transactor->WSTRB(M31_AXI_wstrb);
  mp_M31_AXI_transactor->WVALID(M31_AXI_wvalid);
  mp_M31_AXI_transactor->WREADY(M31_AXI_wready);
  mp_M31_AXI_transactor->BRESP(M31_AXI_bresp);
  mp_M31_AXI_transactor->BVALID(M31_AXI_bvalid);
  mp_M31_AXI_transactor->BREADY(M31_AXI_bready);
  mp_M31_AXI_transactor->ARADDR(M31_AXI_araddr);
  mp_M31_AXI_transactor->ARPROT(M31_AXI_arprot);
  mp_M31_AXI_transactor->ARVALID(M31_AXI_arvalid);
  mp_M31_AXI_transactor->ARREADY(M31_AXI_arready);
  mp_M31_AXI_transactor->RDATA(M31_AXI_rdata);
  mp_M31_AXI_transactor->RRESP(M31_AXI_rresp);
  mp_M31_AXI_transactor->RVALID(M31_AXI_rvalid);
  mp_M31_AXI_transactor->RREADY(M31_AXI_rready);
  mp_M31_AXI_transactor->CLK(aclk);
  mp_M31_AXI_transactor->RST(aresetn);
  // configure M32_AXI_transactor
    xsc::common_cpp::properties M32_AXI_transactor_param_props;
    M32_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M32_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M32_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M32_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M32_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M32_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M32_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M32_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M32_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M32_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M32_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M32_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M32_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M32_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M32_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M32_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M32_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M32_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M32_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M32_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M32_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M32_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M32_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M32_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M32_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M32_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M32_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M32_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M32_AXI_transactor", M32_AXI_transactor_param_props);
  mp_M32_AXI_transactor->AWADDR(M32_AXI_awaddr);
  mp_M32_AXI_transactor->AWPROT(M32_AXI_awprot);
  mp_M32_AXI_transactor->AWVALID(M32_AXI_awvalid);
  mp_M32_AXI_transactor->AWREADY(M32_AXI_awready);
  mp_M32_AXI_transactor->WDATA(M32_AXI_wdata);
  mp_M32_AXI_transactor->WSTRB(M32_AXI_wstrb);
  mp_M32_AXI_transactor->WVALID(M32_AXI_wvalid);
  mp_M32_AXI_transactor->WREADY(M32_AXI_wready);
  mp_M32_AXI_transactor->BRESP(M32_AXI_bresp);
  mp_M32_AXI_transactor->BVALID(M32_AXI_bvalid);
  mp_M32_AXI_transactor->BREADY(M32_AXI_bready);
  mp_M32_AXI_transactor->ARADDR(M32_AXI_araddr);
  mp_M32_AXI_transactor->ARPROT(M32_AXI_arprot);
  mp_M32_AXI_transactor->ARVALID(M32_AXI_arvalid);
  mp_M32_AXI_transactor->ARREADY(M32_AXI_arready);
  mp_M32_AXI_transactor->RDATA(M32_AXI_rdata);
  mp_M32_AXI_transactor->RRESP(M32_AXI_rresp);
  mp_M32_AXI_transactor->RVALID(M32_AXI_rvalid);
  mp_M32_AXI_transactor->RREADY(M32_AXI_rready);
  mp_M32_AXI_transactor->CLK(aclk);
  mp_M32_AXI_transactor->RST(aresetn);
  // configure M33_AXI_transactor
    xsc::common_cpp::properties M33_AXI_transactor_param_props;
    M33_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M33_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M33_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M33_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M33_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M33_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M33_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M33_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M33_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M33_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M33_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M33_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M33_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M33_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M33_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M33_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M33_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M33_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M33_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M33_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M33_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M33_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M33_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M33_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M33_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M33_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M33_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M33_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M33_AXI_transactor", M33_AXI_transactor_param_props);
  mp_M33_AXI_transactor->AWADDR(M33_AXI_awaddr);
  mp_M33_AXI_transactor->AWPROT(M33_AXI_awprot);
  mp_M33_AXI_transactor->AWVALID(M33_AXI_awvalid);
  mp_M33_AXI_transactor->AWREADY(M33_AXI_awready);
  mp_M33_AXI_transactor->WDATA(M33_AXI_wdata);
  mp_M33_AXI_transactor->WSTRB(M33_AXI_wstrb);
  mp_M33_AXI_transactor->WVALID(M33_AXI_wvalid);
  mp_M33_AXI_transactor->WREADY(M33_AXI_wready);
  mp_M33_AXI_transactor->BRESP(M33_AXI_bresp);
  mp_M33_AXI_transactor->BVALID(M33_AXI_bvalid);
  mp_M33_AXI_transactor->BREADY(M33_AXI_bready);
  mp_M33_AXI_transactor->ARADDR(M33_AXI_araddr);
  mp_M33_AXI_transactor->ARPROT(M33_AXI_arprot);
  mp_M33_AXI_transactor->ARVALID(M33_AXI_arvalid);
  mp_M33_AXI_transactor->ARREADY(M33_AXI_arready);
  mp_M33_AXI_transactor->RDATA(M33_AXI_rdata);
  mp_M33_AXI_transactor->RRESP(M33_AXI_rresp);
  mp_M33_AXI_transactor->RVALID(M33_AXI_rvalid);
  mp_M33_AXI_transactor->RREADY(M33_AXI_rready);
  mp_M33_AXI_transactor->CLK(aclk);
  mp_M33_AXI_transactor->RST(aresetn);
  // configure M34_AXI_transactor
    xsc::common_cpp::properties M34_AXI_transactor_param_props;
    M34_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M34_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M34_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M34_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M34_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M34_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M34_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M34_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M34_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M34_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M34_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M34_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M34_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M34_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M34_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M34_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M34_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M34_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M34_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M34_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M34_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M34_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M34_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M34_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M34_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M34_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M34_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M34_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M34_AXI_transactor", M34_AXI_transactor_param_props);
  mp_M34_AXI_transactor->AWADDR(M34_AXI_awaddr);
  mp_M34_AXI_transactor->AWPROT(M34_AXI_awprot);
  mp_M34_AXI_transactor->AWVALID(M34_AXI_awvalid);
  mp_M34_AXI_transactor->AWREADY(M34_AXI_awready);
  mp_M34_AXI_transactor->WDATA(M34_AXI_wdata);
  mp_M34_AXI_transactor->WSTRB(M34_AXI_wstrb);
  mp_M34_AXI_transactor->WVALID(M34_AXI_wvalid);
  mp_M34_AXI_transactor->WREADY(M34_AXI_wready);
  mp_M34_AXI_transactor->BRESP(M34_AXI_bresp);
  mp_M34_AXI_transactor->BVALID(M34_AXI_bvalid);
  mp_M34_AXI_transactor->BREADY(M34_AXI_bready);
  mp_M34_AXI_transactor->ARADDR(M34_AXI_araddr);
  mp_M34_AXI_transactor->ARPROT(M34_AXI_arprot);
  mp_M34_AXI_transactor->ARVALID(M34_AXI_arvalid);
  mp_M34_AXI_transactor->ARREADY(M34_AXI_arready);
  mp_M34_AXI_transactor->RDATA(M34_AXI_rdata);
  mp_M34_AXI_transactor->RRESP(M34_AXI_rresp);
  mp_M34_AXI_transactor->RVALID(M34_AXI_rvalid);
  mp_M34_AXI_transactor->RREADY(M34_AXI_rready);
  mp_M34_AXI_transactor->CLK(aclk);
  mp_M34_AXI_transactor->RST(aresetn);
  // configure M35_AXI_transactor
    xsc::common_cpp::properties M35_AXI_transactor_param_props;
    M35_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M35_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M35_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M35_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M35_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M35_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M35_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M35_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M35_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M35_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M35_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M35_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M35_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M35_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M35_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M35_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M35_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M35_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M35_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M35_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M35_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M35_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M35_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M35_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M35_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M35_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M35_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M35_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M35_AXI_transactor", M35_AXI_transactor_param_props);
  mp_M35_AXI_transactor->AWADDR(M35_AXI_awaddr);
  mp_M35_AXI_transactor->AWPROT(M35_AXI_awprot);
  mp_M35_AXI_transactor->AWVALID(M35_AXI_awvalid);
  mp_M35_AXI_transactor->AWREADY(M35_AXI_awready);
  mp_M35_AXI_transactor->WDATA(M35_AXI_wdata);
  mp_M35_AXI_transactor->WSTRB(M35_AXI_wstrb);
  mp_M35_AXI_transactor->WVALID(M35_AXI_wvalid);
  mp_M35_AXI_transactor->WREADY(M35_AXI_wready);
  mp_M35_AXI_transactor->BRESP(M35_AXI_bresp);
  mp_M35_AXI_transactor->BVALID(M35_AXI_bvalid);
  mp_M35_AXI_transactor->BREADY(M35_AXI_bready);
  mp_M35_AXI_transactor->ARADDR(M35_AXI_araddr);
  mp_M35_AXI_transactor->ARPROT(M35_AXI_arprot);
  mp_M35_AXI_transactor->ARVALID(M35_AXI_arvalid);
  mp_M35_AXI_transactor->ARREADY(M35_AXI_arready);
  mp_M35_AXI_transactor->RDATA(M35_AXI_rdata);
  mp_M35_AXI_transactor->RRESP(M35_AXI_rresp);
  mp_M35_AXI_transactor->RVALID(M35_AXI_rvalid);
  mp_M35_AXI_transactor->RREADY(M35_AXI_rready);
  mp_M35_AXI_transactor->CLK(aclk);
  mp_M35_AXI_transactor->RST(aresetn);
  // configure M36_AXI_transactor
    xsc::common_cpp::properties M36_AXI_transactor_param_props;
    M36_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M36_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M36_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M36_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M36_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M36_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M36_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M36_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M36_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M36_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M36_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M36_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M36_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M36_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M36_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M36_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M36_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M36_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M36_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M36_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M36_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M36_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M36_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M36_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M36_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M36_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M36_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M36_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M36_AXI_transactor", M36_AXI_transactor_param_props);
  mp_M36_AXI_transactor->AWADDR(M36_AXI_awaddr);
  mp_M36_AXI_transactor->AWPROT(M36_AXI_awprot);
  mp_M36_AXI_transactor->AWVALID(M36_AXI_awvalid);
  mp_M36_AXI_transactor->AWREADY(M36_AXI_awready);
  mp_M36_AXI_transactor->WDATA(M36_AXI_wdata);
  mp_M36_AXI_transactor->WSTRB(M36_AXI_wstrb);
  mp_M36_AXI_transactor->WVALID(M36_AXI_wvalid);
  mp_M36_AXI_transactor->WREADY(M36_AXI_wready);
  mp_M36_AXI_transactor->BRESP(M36_AXI_bresp);
  mp_M36_AXI_transactor->BVALID(M36_AXI_bvalid);
  mp_M36_AXI_transactor->BREADY(M36_AXI_bready);
  mp_M36_AXI_transactor->ARADDR(M36_AXI_araddr);
  mp_M36_AXI_transactor->ARPROT(M36_AXI_arprot);
  mp_M36_AXI_transactor->ARVALID(M36_AXI_arvalid);
  mp_M36_AXI_transactor->ARREADY(M36_AXI_arready);
  mp_M36_AXI_transactor->RDATA(M36_AXI_rdata);
  mp_M36_AXI_transactor->RRESP(M36_AXI_rresp);
  mp_M36_AXI_transactor->RVALID(M36_AXI_rvalid);
  mp_M36_AXI_transactor->RREADY(M36_AXI_rready);
  mp_M36_AXI_transactor->CLK(aclk);
  mp_M36_AXI_transactor->RST(aresetn);
  // configure M37_AXI_transactor
    xsc::common_cpp::properties M37_AXI_transactor_param_props;
    M37_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M37_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M37_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M37_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M37_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M37_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M37_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M37_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M37_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M37_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M37_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M37_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M37_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M37_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M37_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M37_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M37_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M37_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M37_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M37_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M37_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M37_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M37_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M37_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M37_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M37_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M37_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M37_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M37_AXI_transactor", M37_AXI_transactor_param_props);
  mp_M37_AXI_transactor->AWADDR(M37_AXI_awaddr);
  mp_M37_AXI_transactor->AWPROT(M37_AXI_awprot);
  mp_M37_AXI_transactor->AWVALID(M37_AXI_awvalid);
  mp_M37_AXI_transactor->AWREADY(M37_AXI_awready);
  mp_M37_AXI_transactor->WDATA(M37_AXI_wdata);
  mp_M37_AXI_transactor->WSTRB(M37_AXI_wstrb);
  mp_M37_AXI_transactor->WVALID(M37_AXI_wvalid);
  mp_M37_AXI_transactor->WREADY(M37_AXI_wready);
  mp_M37_AXI_transactor->BRESP(M37_AXI_bresp);
  mp_M37_AXI_transactor->BVALID(M37_AXI_bvalid);
  mp_M37_AXI_transactor->BREADY(M37_AXI_bready);
  mp_M37_AXI_transactor->ARADDR(M37_AXI_araddr);
  mp_M37_AXI_transactor->ARPROT(M37_AXI_arprot);
  mp_M37_AXI_transactor->ARVALID(M37_AXI_arvalid);
  mp_M37_AXI_transactor->ARREADY(M37_AXI_arready);
  mp_M37_AXI_transactor->RDATA(M37_AXI_rdata);
  mp_M37_AXI_transactor->RRESP(M37_AXI_rresp);
  mp_M37_AXI_transactor->RVALID(M37_AXI_rvalid);
  mp_M37_AXI_transactor->RREADY(M37_AXI_rready);
  mp_M37_AXI_transactor->CLK(aclk);
  mp_M37_AXI_transactor->RST(aresetn);
  // configure M38_AXI_transactor
    xsc::common_cpp::properties M38_AXI_transactor_param_props;
    M38_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M38_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M38_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M38_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M38_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M38_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M38_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M38_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M38_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M38_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M38_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M38_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M38_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M38_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M38_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M38_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M38_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M38_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M38_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M38_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M38_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M38_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M38_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M38_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M38_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M38_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M38_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M38_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M38_AXI_transactor", M38_AXI_transactor_param_props);
  mp_M38_AXI_transactor->AWADDR(M38_AXI_awaddr);
  mp_M38_AXI_transactor->AWPROT(M38_AXI_awprot);
  mp_M38_AXI_transactor->AWVALID(M38_AXI_awvalid);
  mp_M38_AXI_transactor->AWREADY(M38_AXI_awready);
  mp_M38_AXI_transactor->WDATA(M38_AXI_wdata);
  mp_M38_AXI_transactor->WSTRB(M38_AXI_wstrb);
  mp_M38_AXI_transactor->WVALID(M38_AXI_wvalid);
  mp_M38_AXI_transactor->WREADY(M38_AXI_wready);
  mp_M38_AXI_transactor->BRESP(M38_AXI_bresp);
  mp_M38_AXI_transactor->BVALID(M38_AXI_bvalid);
  mp_M38_AXI_transactor->BREADY(M38_AXI_bready);
  mp_M38_AXI_transactor->ARADDR(M38_AXI_araddr);
  mp_M38_AXI_transactor->ARPROT(M38_AXI_arprot);
  mp_M38_AXI_transactor->ARVALID(M38_AXI_arvalid);
  mp_M38_AXI_transactor->ARREADY(M38_AXI_arready);
  mp_M38_AXI_transactor->RDATA(M38_AXI_rdata);
  mp_M38_AXI_transactor->RRESP(M38_AXI_rresp);
  mp_M38_AXI_transactor->RVALID(M38_AXI_rvalid);
  mp_M38_AXI_transactor->RREADY(M38_AXI_rready);
  mp_M38_AXI_transactor->CLK(aclk);
  mp_M38_AXI_transactor->RST(aresetn);
  // configure M39_AXI_transactor
    xsc::common_cpp::properties M39_AXI_transactor_param_props;
    M39_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M39_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M39_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M39_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M39_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M39_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M39_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M39_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M39_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M39_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M39_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M39_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M39_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M39_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M39_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M39_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M39_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M39_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M39_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M39_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M39_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M39_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M39_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M39_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M39_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M39_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M39_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M39_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M39_AXI_transactor", M39_AXI_transactor_param_props);
  mp_M39_AXI_transactor->AWADDR(M39_AXI_awaddr);
  mp_M39_AXI_transactor->AWPROT(M39_AXI_awprot);
  mp_M39_AXI_transactor->AWVALID(M39_AXI_awvalid);
  mp_M39_AXI_transactor->AWREADY(M39_AXI_awready);
  mp_M39_AXI_transactor->WDATA(M39_AXI_wdata);
  mp_M39_AXI_transactor->WSTRB(M39_AXI_wstrb);
  mp_M39_AXI_transactor->WVALID(M39_AXI_wvalid);
  mp_M39_AXI_transactor->WREADY(M39_AXI_wready);
  mp_M39_AXI_transactor->BRESP(M39_AXI_bresp);
  mp_M39_AXI_transactor->BVALID(M39_AXI_bvalid);
  mp_M39_AXI_transactor->BREADY(M39_AXI_bready);
  mp_M39_AXI_transactor->ARADDR(M39_AXI_araddr);
  mp_M39_AXI_transactor->ARPROT(M39_AXI_arprot);
  mp_M39_AXI_transactor->ARVALID(M39_AXI_arvalid);
  mp_M39_AXI_transactor->ARREADY(M39_AXI_arready);
  mp_M39_AXI_transactor->RDATA(M39_AXI_rdata);
  mp_M39_AXI_transactor->RRESP(M39_AXI_rresp);
  mp_M39_AXI_transactor->RVALID(M39_AXI_rvalid);
  mp_M39_AXI_transactor->RREADY(M39_AXI_rready);
  mp_M39_AXI_transactor->CLK(aclk);
  mp_M39_AXI_transactor->RST(aresetn);
  // configure M40_AXI_transactor
    xsc::common_cpp::properties M40_AXI_transactor_param_props;
    M40_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M40_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M40_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M40_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M40_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M40_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M40_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M40_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M40_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M40_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M40_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M40_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M40_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M40_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M40_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M40_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M40_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M40_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M40_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M40_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M40_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M40_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M40_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M40_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M40_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M40_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M40_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M40_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M40_AXI_transactor", M40_AXI_transactor_param_props);
  mp_M40_AXI_transactor->AWADDR(M40_AXI_awaddr);
  mp_M40_AXI_transactor->AWPROT(M40_AXI_awprot);
  mp_M40_AXI_transactor->AWVALID(M40_AXI_awvalid);
  mp_M40_AXI_transactor->AWREADY(M40_AXI_awready);
  mp_M40_AXI_transactor->WDATA(M40_AXI_wdata);
  mp_M40_AXI_transactor->WSTRB(M40_AXI_wstrb);
  mp_M40_AXI_transactor->WVALID(M40_AXI_wvalid);
  mp_M40_AXI_transactor->WREADY(M40_AXI_wready);
  mp_M40_AXI_transactor->BRESP(M40_AXI_bresp);
  mp_M40_AXI_transactor->BVALID(M40_AXI_bvalid);
  mp_M40_AXI_transactor->BREADY(M40_AXI_bready);
  mp_M40_AXI_transactor->ARADDR(M40_AXI_araddr);
  mp_M40_AXI_transactor->ARPROT(M40_AXI_arprot);
  mp_M40_AXI_transactor->ARVALID(M40_AXI_arvalid);
  mp_M40_AXI_transactor->ARREADY(M40_AXI_arready);
  mp_M40_AXI_transactor->RDATA(M40_AXI_rdata);
  mp_M40_AXI_transactor->RRESP(M40_AXI_rresp);
  mp_M40_AXI_transactor->RVALID(M40_AXI_rvalid);
  mp_M40_AXI_transactor->RREADY(M40_AXI_rready);
  mp_M40_AXI_transactor->CLK(aclk);
  mp_M40_AXI_transactor->RST(aresetn);
  // configure M41_AXI_transactor
    xsc::common_cpp::properties M41_AXI_transactor_param_props;
    M41_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M41_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M41_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M41_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M41_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M41_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M41_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M41_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M41_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M41_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M41_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M41_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M41_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M41_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M41_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M41_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M41_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M41_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M41_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M41_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M41_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M41_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M41_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M41_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M41_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M41_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M41_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M41_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M41_AXI_transactor", M41_AXI_transactor_param_props);
  mp_M41_AXI_transactor->AWADDR(M41_AXI_awaddr);
  mp_M41_AXI_transactor->AWPROT(M41_AXI_awprot);
  mp_M41_AXI_transactor->AWVALID(M41_AXI_awvalid);
  mp_M41_AXI_transactor->AWREADY(M41_AXI_awready);
  mp_M41_AXI_transactor->WDATA(M41_AXI_wdata);
  mp_M41_AXI_transactor->WSTRB(M41_AXI_wstrb);
  mp_M41_AXI_transactor->WVALID(M41_AXI_wvalid);
  mp_M41_AXI_transactor->WREADY(M41_AXI_wready);
  mp_M41_AXI_transactor->BRESP(M41_AXI_bresp);
  mp_M41_AXI_transactor->BVALID(M41_AXI_bvalid);
  mp_M41_AXI_transactor->BREADY(M41_AXI_bready);
  mp_M41_AXI_transactor->ARADDR(M41_AXI_araddr);
  mp_M41_AXI_transactor->ARPROT(M41_AXI_arprot);
  mp_M41_AXI_transactor->ARVALID(M41_AXI_arvalid);
  mp_M41_AXI_transactor->ARREADY(M41_AXI_arready);
  mp_M41_AXI_transactor->RDATA(M41_AXI_rdata);
  mp_M41_AXI_transactor->RRESP(M41_AXI_rresp);
  mp_M41_AXI_transactor->RVALID(M41_AXI_rvalid);
  mp_M41_AXI_transactor->RREADY(M41_AXI_rready);
  mp_M41_AXI_transactor->CLK(aclk);
  mp_M41_AXI_transactor->RST(aresetn);
  // configure M42_AXI_transactor
    xsc::common_cpp::properties M42_AXI_transactor_param_props;
    M42_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M42_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M42_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M42_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M42_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M42_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M42_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M42_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M42_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M42_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M42_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M42_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M42_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M42_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M42_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M42_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M42_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M42_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M42_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M42_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M42_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M42_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M42_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M42_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M42_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M42_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M42_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M42_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M42_AXI_transactor", M42_AXI_transactor_param_props);
  mp_M42_AXI_transactor->AWADDR(M42_AXI_awaddr);
  mp_M42_AXI_transactor->AWPROT(M42_AXI_awprot);
  mp_M42_AXI_transactor->AWVALID(M42_AXI_awvalid);
  mp_M42_AXI_transactor->AWREADY(M42_AXI_awready);
  mp_M42_AXI_transactor->WDATA(M42_AXI_wdata);
  mp_M42_AXI_transactor->WSTRB(M42_AXI_wstrb);
  mp_M42_AXI_transactor->WVALID(M42_AXI_wvalid);
  mp_M42_AXI_transactor->WREADY(M42_AXI_wready);
  mp_M42_AXI_transactor->BRESP(M42_AXI_bresp);
  mp_M42_AXI_transactor->BVALID(M42_AXI_bvalid);
  mp_M42_AXI_transactor->BREADY(M42_AXI_bready);
  mp_M42_AXI_transactor->ARADDR(M42_AXI_araddr);
  mp_M42_AXI_transactor->ARPROT(M42_AXI_arprot);
  mp_M42_AXI_transactor->ARVALID(M42_AXI_arvalid);
  mp_M42_AXI_transactor->ARREADY(M42_AXI_arready);
  mp_M42_AXI_transactor->RDATA(M42_AXI_rdata);
  mp_M42_AXI_transactor->RRESP(M42_AXI_rresp);
  mp_M42_AXI_transactor->RVALID(M42_AXI_rvalid);
  mp_M42_AXI_transactor->RREADY(M42_AXI_rready);
  mp_M42_AXI_transactor->CLK(aclk);
  mp_M42_AXI_transactor->RST(aresetn);
  // configure M43_AXI_transactor
    xsc::common_cpp::properties M43_AXI_transactor_param_props;
    M43_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M43_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M43_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M43_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M43_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M43_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M43_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M43_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M43_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M43_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M43_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M43_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M43_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M43_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M43_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M43_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M43_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M43_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M43_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M43_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M43_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M43_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M43_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M43_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M43_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M43_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M43_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M43_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M43_AXI_transactor", M43_AXI_transactor_param_props);
  mp_M43_AXI_transactor->AWADDR(M43_AXI_awaddr);
  mp_M43_AXI_transactor->AWPROT(M43_AXI_awprot);
  mp_M43_AXI_transactor->AWVALID(M43_AXI_awvalid);
  mp_M43_AXI_transactor->AWREADY(M43_AXI_awready);
  mp_M43_AXI_transactor->WDATA(M43_AXI_wdata);
  mp_M43_AXI_transactor->WSTRB(M43_AXI_wstrb);
  mp_M43_AXI_transactor->WVALID(M43_AXI_wvalid);
  mp_M43_AXI_transactor->WREADY(M43_AXI_wready);
  mp_M43_AXI_transactor->BRESP(M43_AXI_bresp);
  mp_M43_AXI_transactor->BVALID(M43_AXI_bvalid);
  mp_M43_AXI_transactor->BREADY(M43_AXI_bready);
  mp_M43_AXI_transactor->ARADDR(M43_AXI_araddr);
  mp_M43_AXI_transactor->ARPROT(M43_AXI_arprot);
  mp_M43_AXI_transactor->ARVALID(M43_AXI_arvalid);
  mp_M43_AXI_transactor->ARREADY(M43_AXI_arready);
  mp_M43_AXI_transactor->RDATA(M43_AXI_rdata);
  mp_M43_AXI_transactor->RRESP(M43_AXI_rresp);
  mp_M43_AXI_transactor->RVALID(M43_AXI_rvalid);
  mp_M43_AXI_transactor->RREADY(M43_AXI_rready);
  mp_M43_AXI_transactor->CLK(aclk);
  mp_M43_AXI_transactor->RST(aresetn);
  // configure M44_AXI_transactor
    xsc::common_cpp::properties M44_AXI_transactor_param_props;
    M44_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M44_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M44_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M44_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M44_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M44_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M44_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M44_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M44_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M44_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M44_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M44_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M44_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M44_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M44_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M44_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M44_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M44_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M44_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M44_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M44_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M44_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M44_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M44_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M44_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M44_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M44_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M44_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M44_AXI_transactor", M44_AXI_transactor_param_props);
  mp_M44_AXI_transactor->AWADDR(M44_AXI_awaddr);
  mp_M44_AXI_transactor->AWPROT(M44_AXI_awprot);
  mp_M44_AXI_transactor->AWVALID(M44_AXI_awvalid);
  mp_M44_AXI_transactor->AWREADY(M44_AXI_awready);
  mp_M44_AXI_transactor->WDATA(M44_AXI_wdata);
  mp_M44_AXI_transactor->WSTRB(M44_AXI_wstrb);
  mp_M44_AXI_transactor->WVALID(M44_AXI_wvalid);
  mp_M44_AXI_transactor->WREADY(M44_AXI_wready);
  mp_M44_AXI_transactor->BRESP(M44_AXI_bresp);
  mp_M44_AXI_transactor->BVALID(M44_AXI_bvalid);
  mp_M44_AXI_transactor->BREADY(M44_AXI_bready);
  mp_M44_AXI_transactor->ARADDR(M44_AXI_araddr);
  mp_M44_AXI_transactor->ARPROT(M44_AXI_arprot);
  mp_M44_AXI_transactor->ARVALID(M44_AXI_arvalid);
  mp_M44_AXI_transactor->ARREADY(M44_AXI_arready);
  mp_M44_AXI_transactor->RDATA(M44_AXI_rdata);
  mp_M44_AXI_transactor->RRESP(M44_AXI_rresp);
  mp_M44_AXI_transactor->RVALID(M44_AXI_rvalid);
  mp_M44_AXI_transactor->RREADY(M44_AXI_rready);
  mp_M44_AXI_transactor->CLK(aclk);
  mp_M44_AXI_transactor->RST(aresetn);
  // configure M45_AXI_transactor
    xsc::common_cpp::properties M45_AXI_transactor_param_props;
    M45_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M45_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M45_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M45_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M45_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M45_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M45_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M45_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M45_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M45_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M45_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M45_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M45_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M45_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M45_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M45_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M45_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M45_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M45_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M45_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M45_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M45_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M45_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M45_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M45_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M45_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M45_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M45_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M45_AXI_transactor", M45_AXI_transactor_param_props);
  mp_M45_AXI_transactor->AWADDR(M45_AXI_awaddr);
  mp_M45_AXI_transactor->AWPROT(M45_AXI_awprot);
  mp_M45_AXI_transactor->AWVALID(M45_AXI_awvalid);
  mp_M45_AXI_transactor->AWREADY(M45_AXI_awready);
  mp_M45_AXI_transactor->WDATA(M45_AXI_wdata);
  mp_M45_AXI_transactor->WSTRB(M45_AXI_wstrb);
  mp_M45_AXI_transactor->WVALID(M45_AXI_wvalid);
  mp_M45_AXI_transactor->WREADY(M45_AXI_wready);
  mp_M45_AXI_transactor->BRESP(M45_AXI_bresp);
  mp_M45_AXI_transactor->BVALID(M45_AXI_bvalid);
  mp_M45_AXI_transactor->BREADY(M45_AXI_bready);
  mp_M45_AXI_transactor->ARADDR(M45_AXI_araddr);
  mp_M45_AXI_transactor->ARPROT(M45_AXI_arprot);
  mp_M45_AXI_transactor->ARVALID(M45_AXI_arvalid);
  mp_M45_AXI_transactor->ARREADY(M45_AXI_arready);
  mp_M45_AXI_transactor->RDATA(M45_AXI_rdata);
  mp_M45_AXI_transactor->RRESP(M45_AXI_rresp);
  mp_M45_AXI_transactor->RVALID(M45_AXI_rvalid);
  mp_M45_AXI_transactor->RREADY(M45_AXI_rready);
  mp_M45_AXI_transactor->CLK(aclk);
  mp_M45_AXI_transactor->RST(aresetn);
  // configure M46_AXI_transactor
    xsc::common_cpp::properties M46_AXI_transactor_param_props;
    M46_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M46_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M46_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M46_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M46_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M46_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M46_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M46_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M46_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M46_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M46_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M46_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M46_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M46_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M46_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M46_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M46_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M46_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M46_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M46_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M46_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M46_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M46_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M46_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M46_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M46_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M46_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M46_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M46_AXI_transactor", M46_AXI_transactor_param_props);
  mp_M46_AXI_transactor->AWADDR(M46_AXI_awaddr);
  mp_M46_AXI_transactor->AWPROT(M46_AXI_awprot);
  mp_M46_AXI_transactor->AWVALID(M46_AXI_awvalid);
  mp_M46_AXI_transactor->AWREADY(M46_AXI_awready);
  mp_M46_AXI_transactor->WDATA(M46_AXI_wdata);
  mp_M46_AXI_transactor->WSTRB(M46_AXI_wstrb);
  mp_M46_AXI_transactor->WVALID(M46_AXI_wvalid);
  mp_M46_AXI_transactor->WREADY(M46_AXI_wready);
  mp_M46_AXI_transactor->BRESP(M46_AXI_bresp);
  mp_M46_AXI_transactor->BVALID(M46_AXI_bvalid);
  mp_M46_AXI_transactor->BREADY(M46_AXI_bready);
  mp_M46_AXI_transactor->ARADDR(M46_AXI_araddr);
  mp_M46_AXI_transactor->ARPROT(M46_AXI_arprot);
  mp_M46_AXI_transactor->ARVALID(M46_AXI_arvalid);
  mp_M46_AXI_transactor->ARREADY(M46_AXI_arready);
  mp_M46_AXI_transactor->RDATA(M46_AXI_rdata);
  mp_M46_AXI_transactor->RRESP(M46_AXI_rresp);
  mp_M46_AXI_transactor->RVALID(M46_AXI_rvalid);
  mp_M46_AXI_transactor->RREADY(M46_AXI_rready);
  mp_M46_AXI_transactor->CLK(aclk);
  mp_M46_AXI_transactor->RST(aresetn);
  // configure M47_AXI_transactor
    xsc::common_cpp::properties M47_AXI_transactor_param_props;
    M47_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M47_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M47_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M47_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M47_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M47_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M47_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M47_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M47_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M47_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M47_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M47_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M47_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M47_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M47_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M47_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M47_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M47_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M47_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M47_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M47_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M47_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M47_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M47_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M47_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M47_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M47_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M47_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M47_AXI_transactor", M47_AXI_transactor_param_props);
  mp_M47_AXI_transactor->AWADDR(M47_AXI_awaddr);
  mp_M47_AXI_transactor->AWPROT(M47_AXI_awprot);
  mp_M47_AXI_transactor->AWVALID(M47_AXI_awvalid);
  mp_M47_AXI_transactor->AWREADY(M47_AXI_awready);
  mp_M47_AXI_transactor->WDATA(M47_AXI_wdata);
  mp_M47_AXI_transactor->WSTRB(M47_AXI_wstrb);
  mp_M47_AXI_transactor->WVALID(M47_AXI_wvalid);
  mp_M47_AXI_transactor->WREADY(M47_AXI_wready);
  mp_M47_AXI_transactor->BRESP(M47_AXI_bresp);
  mp_M47_AXI_transactor->BVALID(M47_AXI_bvalid);
  mp_M47_AXI_transactor->BREADY(M47_AXI_bready);
  mp_M47_AXI_transactor->ARADDR(M47_AXI_araddr);
  mp_M47_AXI_transactor->ARPROT(M47_AXI_arprot);
  mp_M47_AXI_transactor->ARVALID(M47_AXI_arvalid);
  mp_M47_AXI_transactor->ARREADY(M47_AXI_arready);
  mp_M47_AXI_transactor->RDATA(M47_AXI_rdata);
  mp_M47_AXI_transactor->RRESP(M47_AXI_rresp);
  mp_M47_AXI_transactor->RVALID(M47_AXI_rvalid);
  mp_M47_AXI_transactor->RREADY(M47_AXI_rready);
  mp_M47_AXI_transactor->CLK(aclk);
  mp_M47_AXI_transactor->RST(aresetn);
  // configure M48_AXI_transactor
    xsc::common_cpp::properties M48_AXI_transactor_param_props;
    M48_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M48_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M48_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M48_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M48_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M48_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M48_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M48_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M48_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M48_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M48_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M48_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M48_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M48_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M48_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M48_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M48_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M48_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M48_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M48_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M48_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M48_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M48_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M48_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M48_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M48_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M48_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M48_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M48_AXI_transactor", M48_AXI_transactor_param_props);
  mp_M48_AXI_transactor->AWADDR(M48_AXI_awaddr);
  mp_M48_AXI_transactor->AWPROT(M48_AXI_awprot);
  mp_M48_AXI_transactor->AWVALID(M48_AXI_awvalid);
  mp_M48_AXI_transactor->AWREADY(M48_AXI_awready);
  mp_M48_AXI_transactor->WDATA(M48_AXI_wdata);
  mp_M48_AXI_transactor->WSTRB(M48_AXI_wstrb);
  mp_M48_AXI_transactor->WVALID(M48_AXI_wvalid);
  mp_M48_AXI_transactor->WREADY(M48_AXI_wready);
  mp_M48_AXI_transactor->BRESP(M48_AXI_bresp);
  mp_M48_AXI_transactor->BVALID(M48_AXI_bvalid);
  mp_M48_AXI_transactor->BREADY(M48_AXI_bready);
  mp_M48_AXI_transactor->ARADDR(M48_AXI_araddr);
  mp_M48_AXI_transactor->ARPROT(M48_AXI_arprot);
  mp_M48_AXI_transactor->ARVALID(M48_AXI_arvalid);
  mp_M48_AXI_transactor->ARREADY(M48_AXI_arready);
  mp_M48_AXI_transactor->RDATA(M48_AXI_rdata);
  mp_M48_AXI_transactor->RRESP(M48_AXI_rresp);
  mp_M48_AXI_transactor->RVALID(M48_AXI_rvalid);
  mp_M48_AXI_transactor->RREADY(M48_AXI_rready);
  mp_M48_AXI_transactor->CLK(aclk);
  mp_M48_AXI_transactor->RST(aresetn);
  // configure M49_AXI_transactor
    xsc::common_cpp::properties M49_AXI_transactor_param_props;
    M49_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M49_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M49_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("ADDR_WIDTH", "10");
    M49_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M49_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M49_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M49_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M49_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M49_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M49_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M49_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M49_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M49_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M49_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M49_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M49_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M49_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M49_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M49_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M49_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M49_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M49_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M49_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M49_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M49_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M49_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M49_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M49_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,10,1,1,1,1,1,1>("M49_AXI_transactor", M49_AXI_transactor_param_props);
  mp_M49_AXI_transactor->AWADDR(M49_AXI_awaddr);
  mp_M49_AXI_transactor->AWPROT(M49_AXI_awprot);
  mp_M49_AXI_transactor->AWVALID(M49_AXI_awvalid);
  mp_M49_AXI_transactor->AWREADY(M49_AXI_awready);
  mp_M49_AXI_transactor->WDATA(M49_AXI_wdata);
  mp_M49_AXI_transactor->WSTRB(M49_AXI_wstrb);
  mp_M49_AXI_transactor->WVALID(M49_AXI_wvalid);
  mp_M49_AXI_transactor->WREADY(M49_AXI_wready);
  mp_M49_AXI_transactor->BRESP(M49_AXI_bresp);
  mp_M49_AXI_transactor->BVALID(M49_AXI_bvalid);
  mp_M49_AXI_transactor->BREADY(M49_AXI_bready);
  mp_M49_AXI_transactor->ARADDR(M49_AXI_araddr);
  mp_M49_AXI_transactor->ARPROT(M49_AXI_arprot);
  mp_M49_AXI_transactor->ARVALID(M49_AXI_arvalid);
  mp_M49_AXI_transactor->ARREADY(M49_AXI_arready);
  mp_M49_AXI_transactor->RDATA(M49_AXI_rdata);
  mp_M49_AXI_transactor->RRESP(M49_AXI_rresp);
  mp_M49_AXI_transactor->RVALID(M49_AXI_rvalid);
  mp_M49_AXI_transactor->RREADY(M49_AXI_rready);
  mp_M49_AXI_transactor->CLK(aclk);
  mp_M49_AXI_transactor->RST(aresetn);
  // configure M50_AXI_transactor
    xsc::common_cpp::properties M50_AXI_transactor_param_props;
    M50_AXI_transactor_param_props.addLong("DATA_WIDTH", "32");
    M50_AXI_transactor_param_props.addLong("FREQ_HZ", "96968727");
    M50_AXI_transactor_param_props.addLong("ID_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("ADDR_WIDTH", "5");
    M50_AXI_transactor_param_props.addLong("AWUSER_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("ARUSER_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("WUSER_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("RUSER_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("BUSER_WIDTH", "0");
    M50_AXI_transactor_param_props.addLong("HAS_BURST", "0");
    M50_AXI_transactor_param_props.addLong("HAS_LOCK", "0");
    M50_AXI_transactor_param_props.addLong("HAS_PROT", "1");
    M50_AXI_transactor_param_props.addLong("HAS_CACHE", "0");
    M50_AXI_transactor_param_props.addLong("HAS_QOS", "0");
    M50_AXI_transactor_param_props.addLong("HAS_REGION", "0");
    M50_AXI_transactor_param_props.addLong("HAS_WSTRB", "1");
    M50_AXI_transactor_param_props.addLong("HAS_BRESP", "1");
    M50_AXI_transactor_param_props.addLong("HAS_RRESP", "1");
    M50_AXI_transactor_param_props.addLong("SUPPORTS_NARROW_BURST", "0");
    M50_AXI_transactor_param_props.addLong("NUM_READ_OUTSTANDING", "8");
    M50_AXI_transactor_param_props.addLong("NUM_WRITE_OUTSTANDING", "8");
    M50_AXI_transactor_param_props.addLong("MAX_BURST_LENGTH", "1");
    M50_AXI_transactor_param_props.addLong("NUM_READ_THREADS", "1");
    M50_AXI_transactor_param_props.addLong("NUM_WRITE_THREADS", "1");
    M50_AXI_transactor_param_props.addLong("RUSER_BITS_PER_BYTE", "0");
    M50_AXI_transactor_param_props.addLong("WUSER_BITS_PER_BYTE", "0");
    M50_AXI_transactor_param_props.addLong("HAS_SIZE", "0");
    M50_AXI_transactor_param_props.addLong("HAS_RESET", "1");
    M50_AXI_transactor_param_props.addFloat("PHASE", "0.0");
    M50_AXI_transactor_param_props.addString("PROTOCOL", "AXI4LITE");
    M50_AXI_transactor_param_props.addString("READ_WRITE_MODE", "READ_WRITE");
    M50_AXI_transactor_param_props.addString("CLK_DOMAIN", "design_1_zynq_ultra_ps_e_0_0_pl_clk0");

    mp_M50_AXI_transactor = new xtlm::xaximm_xtlm2pin_t<32,5,1,1,1,1,1,1>("M50_AXI_transactor", M50_AXI_transactor_param_props);
  mp_M50_AXI_transactor->AWADDR(M50_AXI_awaddr);
  mp_M50_AXI_transactor->AWPROT(M50_AXI_awprot);
  mp_M50_AXI_transactor->AWVALID(M50_AXI_awvalid);
  mp_M50_AXI_transactor->AWREADY(M50_AXI_awready);
  mp_M50_AXI_transactor->WDATA(M50_AXI_wdata);
  mp_M50_AXI_transactor->WSTRB(M50_AXI_wstrb);
  mp_M50_AXI_transactor->WVALID(M50_AXI_wvalid);
  mp_M50_AXI_transactor->WREADY(M50_AXI_wready);
  mp_M50_AXI_transactor->BRESP(M50_AXI_bresp);
  mp_M50_AXI_transactor->BVALID(M50_AXI_bvalid);
  mp_M50_AXI_transactor->BREADY(M50_AXI_bready);
  mp_M50_AXI_transactor->ARADDR(M50_AXI_araddr);
  mp_M50_AXI_transactor->ARPROT(M50_AXI_arprot);
  mp_M50_AXI_transactor->ARVALID(M50_AXI_arvalid);
  mp_M50_AXI_transactor->ARREADY(M50_AXI_arready);
  mp_M50_AXI_transactor->RDATA(M50_AXI_rdata);
  mp_M50_AXI_transactor->RRESP(M50_AXI_rresp);
  mp_M50_AXI_transactor->RVALID(M50_AXI_rvalid);
  mp_M50_AXI_transactor->RREADY(M50_AXI_rready);
  mp_M50_AXI_transactor->CLK(aclk);
  mp_M50_AXI_transactor->RST(aresetn);

  // initialize transactors stubs
  S00_AXI_transactor_target_wr_socket_stub = nullptr;
  S00_AXI_transactor_target_rd_socket_stub = nullptr;
  M00_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M00_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M01_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M01_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M02_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M02_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M03_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M03_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M04_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M04_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M05_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M05_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M06_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M06_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M07_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M07_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M08_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M08_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M09_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M09_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M10_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M10_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M11_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M11_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M12_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M12_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M13_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M13_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M14_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M14_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M15_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M15_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M16_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M16_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M17_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M17_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M18_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M18_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M19_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M19_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M20_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M20_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M21_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M21_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M22_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M22_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M23_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M23_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M24_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M24_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M25_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M25_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M26_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M26_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M27_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M27_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M28_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M28_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M29_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M29_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M30_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M30_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M31_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M31_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M32_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M32_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M33_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M33_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M34_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M34_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M35_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M35_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M36_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M36_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M37_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M37_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M38_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M38_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M39_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M39_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M40_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M40_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M41_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M41_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M42_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M42_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M43_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M43_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M44_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M44_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M45_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M45_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M46_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M46_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M47_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M47_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M48_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M48_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M49_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M49_AXI_transactor_initiator_rd_socket_stub = nullptr;
  M50_AXI_transactor_initiator_wr_socket_stub = nullptr;
  M50_AXI_transactor_initiator_rd_socket_stub = nullptr;

}

void design_1_axi_smc_0::before_end_of_elaboration()
{
  // configure 'S00_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "S00_AXI_TLM_MODE") != 1)
  {
    mp_impl->S00_AXI_tlm_aximm_read_socket->bind(*(mp_S00_AXI_transactor->rd_socket));
    mp_impl->S00_AXI_tlm_aximm_write_socket->bind(*(mp_S00_AXI_transactor->wr_socket));
  
  }
  else
  {
    S00_AXI_transactor_target_wr_socket_stub = new xtlm::xtlm_aximm_target_stub("wr_socket",0);
    S00_AXI_transactor_target_wr_socket_stub->bind(*(mp_S00_AXI_transactor->wr_socket));
    S00_AXI_transactor_target_rd_socket_stub = new xtlm::xtlm_aximm_target_stub("rd_socket",0);
    S00_AXI_transactor_target_rd_socket_stub->bind(*(mp_S00_AXI_transactor->rd_socket));
    mp_S00_AXI_transactor->disable_transactor();
  }

  // configure 'M00_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M00_AXI_TLM_MODE") != 1)
  {
    mp_impl->M00_AXI_tlm_aximm_read_socket->bind(*(mp_M00_AXI_transactor->rd_socket));
    mp_impl->M00_AXI_tlm_aximm_write_socket->bind(*(mp_M00_AXI_transactor->wr_socket));
  
  }
  else
  {
    M00_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M00_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M00_AXI_transactor->wr_socket));
    M00_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M00_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M00_AXI_transactor->rd_socket));
    mp_M00_AXI_transactor->disable_transactor();
  }

  // configure 'M01_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M01_AXI_TLM_MODE") != 1)
  {
    mp_impl->M01_AXI_tlm_aximm_read_socket->bind(*(mp_M01_AXI_transactor->rd_socket));
    mp_impl->M01_AXI_tlm_aximm_write_socket->bind(*(mp_M01_AXI_transactor->wr_socket));
  
  }
  else
  {
    M01_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M01_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M01_AXI_transactor->wr_socket));
    M01_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M01_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M01_AXI_transactor->rd_socket));
    mp_M01_AXI_transactor->disable_transactor();
  }

  // configure 'M02_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M02_AXI_TLM_MODE") != 1)
  {
    mp_impl->M02_AXI_tlm_aximm_read_socket->bind(*(mp_M02_AXI_transactor->rd_socket));
    mp_impl->M02_AXI_tlm_aximm_write_socket->bind(*(mp_M02_AXI_transactor->wr_socket));
  
  }
  else
  {
    M02_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M02_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M02_AXI_transactor->wr_socket));
    M02_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M02_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M02_AXI_transactor->rd_socket));
    mp_M02_AXI_transactor->disable_transactor();
  }

  // configure 'M03_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M03_AXI_TLM_MODE") != 1)
  {
    mp_impl->M03_AXI_tlm_aximm_read_socket->bind(*(mp_M03_AXI_transactor->rd_socket));
    mp_impl->M03_AXI_tlm_aximm_write_socket->bind(*(mp_M03_AXI_transactor->wr_socket));
  
  }
  else
  {
    M03_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M03_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M03_AXI_transactor->wr_socket));
    M03_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M03_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M03_AXI_transactor->rd_socket));
    mp_M03_AXI_transactor->disable_transactor();
  }

  // configure 'M04_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M04_AXI_TLM_MODE") != 1)
  {
    mp_impl->M04_AXI_tlm_aximm_read_socket->bind(*(mp_M04_AXI_transactor->rd_socket));
    mp_impl->M04_AXI_tlm_aximm_write_socket->bind(*(mp_M04_AXI_transactor->wr_socket));
  
  }
  else
  {
    M04_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M04_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M04_AXI_transactor->wr_socket));
    M04_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M04_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M04_AXI_transactor->rd_socket));
    mp_M04_AXI_transactor->disable_transactor();
  }

  // configure 'M05_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M05_AXI_TLM_MODE") != 1)
  {
    mp_impl->M05_AXI_tlm_aximm_read_socket->bind(*(mp_M05_AXI_transactor->rd_socket));
    mp_impl->M05_AXI_tlm_aximm_write_socket->bind(*(mp_M05_AXI_transactor->wr_socket));
  
  }
  else
  {
    M05_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M05_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M05_AXI_transactor->wr_socket));
    M05_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M05_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M05_AXI_transactor->rd_socket));
    mp_M05_AXI_transactor->disable_transactor();
  }

  // configure 'M06_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M06_AXI_TLM_MODE") != 1)
  {
    mp_impl->M06_AXI_tlm_aximm_read_socket->bind(*(mp_M06_AXI_transactor->rd_socket));
    mp_impl->M06_AXI_tlm_aximm_write_socket->bind(*(mp_M06_AXI_transactor->wr_socket));
  
  }
  else
  {
    M06_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M06_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M06_AXI_transactor->wr_socket));
    M06_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M06_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M06_AXI_transactor->rd_socket));
    mp_M06_AXI_transactor->disable_transactor();
  }

  // configure 'M07_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M07_AXI_TLM_MODE") != 1)
  {
    mp_impl->M07_AXI_tlm_aximm_read_socket->bind(*(mp_M07_AXI_transactor->rd_socket));
    mp_impl->M07_AXI_tlm_aximm_write_socket->bind(*(mp_M07_AXI_transactor->wr_socket));
  
  }
  else
  {
    M07_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M07_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M07_AXI_transactor->wr_socket));
    M07_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M07_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M07_AXI_transactor->rd_socket));
    mp_M07_AXI_transactor->disable_transactor();
  }

  // configure 'M08_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M08_AXI_TLM_MODE") != 1)
  {
    mp_impl->M08_AXI_tlm_aximm_read_socket->bind(*(mp_M08_AXI_transactor->rd_socket));
    mp_impl->M08_AXI_tlm_aximm_write_socket->bind(*(mp_M08_AXI_transactor->wr_socket));
  
  }
  else
  {
    M08_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M08_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M08_AXI_transactor->wr_socket));
    M08_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M08_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M08_AXI_transactor->rd_socket));
    mp_M08_AXI_transactor->disable_transactor();
  }

  // configure 'M09_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M09_AXI_TLM_MODE") != 1)
  {
    mp_impl->M09_AXI_tlm_aximm_read_socket->bind(*(mp_M09_AXI_transactor->rd_socket));
    mp_impl->M09_AXI_tlm_aximm_write_socket->bind(*(mp_M09_AXI_transactor->wr_socket));
  
  }
  else
  {
    M09_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M09_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M09_AXI_transactor->wr_socket));
    M09_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M09_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M09_AXI_transactor->rd_socket));
    mp_M09_AXI_transactor->disable_transactor();
  }

  // configure 'M10_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M10_AXI_TLM_MODE") != 1)
  {
    mp_impl->M10_AXI_tlm_aximm_read_socket->bind(*(mp_M10_AXI_transactor->rd_socket));
    mp_impl->M10_AXI_tlm_aximm_write_socket->bind(*(mp_M10_AXI_transactor->wr_socket));
  
  }
  else
  {
    M10_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M10_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M10_AXI_transactor->wr_socket));
    M10_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M10_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M10_AXI_transactor->rd_socket));
    mp_M10_AXI_transactor->disable_transactor();
  }

  // configure 'M11_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M11_AXI_TLM_MODE") != 1)
  {
    mp_impl->M11_AXI_tlm_aximm_read_socket->bind(*(mp_M11_AXI_transactor->rd_socket));
    mp_impl->M11_AXI_tlm_aximm_write_socket->bind(*(mp_M11_AXI_transactor->wr_socket));
  
  }
  else
  {
    M11_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M11_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M11_AXI_transactor->wr_socket));
    M11_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M11_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M11_AXI_transactor->rd_socket));
    mp_M11_AXI_transactor->disable_transactor();
  }

  // configure 'M12_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M12_AXI_TLM_MODE") != 1)
  {
    mp_impl->M12_AXI_tlm_aximm_read_socket->bind(*(mp_M12_AXI_transactor->rd_socket));
    mp_impl->M12_AXI_tlm_aximm_write_socket->bind(*(mp_M12_AXI_transactor->wr_socket));
  
  }
  else
  {
    M12_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M12_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M12_AXI_transactor->wr_socket));
    M12_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M12_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M12_AXI_transactor->rd_socket));
    mp_M12_AXI_transactor->disable_transactor();
  }

  // configure 'M13_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M13_AXI_TLM_MODE") != 1)
  {
    mp_impl->M13_AXI_tlm_aximm_read_socket->bind(*(mp_M13_AXI_transactor->rd_socket));
    mp_impl->M13_AXI_tlm_aximm_write_socket->bind(*(mp_M13_AXI_transactor->wr_socket));
  
  }
  else
  {
    M13_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M13_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M13_AXI_transactor->wr_socket));
    M13_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M13_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M13_AXI_transactor->rd_socket));
    mp_M13_AXI_transactor->disable_transactor();
  }

  // configure 'M14_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M14_AXI_TLM_MODE") != 1)
  {
    mp_impl->M14_AXI_tlm_aximm_read_socket->bind(*(mp_M14_AXI_transactor->rd_socket));
    mp_impl->M14_AXI_tlm_aximm_write_socket->bind(*(mp_M14_AXI_transactor->wr_socket));
  
  }
  else
  {
    M14_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M14_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M14_AXI_transactor->wr_socket));
    M14_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M14_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M14_AXI_transactor->rd_socket));
    mp_M14_AXI_transactor->disable_transactor();
  }

  // configure 'M15_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M15_AXI_TLM_MODE") != 1)
  {
    mp_impl->M15_AXI_tlm_aximm_read_socket->bind(*(mp_M15_AXI_transactor->rd_socket));
    mp_impl->M15_AXI_tlm_aximm_write_socket->bind(*(mp_M15_AXI_transactor->wr_socket));
  
  }
  else
  {
    M15_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M15_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M15_AXI_transactor->wr_socket));
    M15_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M15_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M15_AXI_transactor->rd_socket));
    mp_M15_AXI_transactor->disable_transactor();
  }

  // configure 'M16_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M16_AXI_TLM_MODE") != 1)
  {
    mp_impl->M16_AXI_tlm_aximm_read_socket->bind(*(mp_M16_AXI_transactor->rd_socket));
    mp_impl->M16_AXI_tlm_aximm_write_socket->bind(*(mp_M16_AXI_transactor->wr_socket));
  
  }
  else
  {
    M16_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M16_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M16_AXI_transactor->wr_socket));
    M16_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M16_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M16_AXI_transactor->rd_socket));
    mp_M16_AXI_transactor->disable_transactor();
  }

  // configure 'M17_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M17_AXI_TLM_MODE") != 1)
  {
    mp_impl->M17_AXI_tlm_aximm_read_socket->bind(*(mp_M17_AXI_transactor->rd_socket));
    mp_impl->M17_AXI_tlm_aximm_write_socket->bind(*(mp_M17_AXI_transactor->wr_socket));
  
  }
  else
  {
    M17_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M17_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M17_AXI_transactor->wr_socket));
    M17_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M17_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M17_AXI_transactor->rd_socket));
    mp_M17_AXI_transactor->disable_transactor();
  }

  // configure 'M18_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M18_AXI_TLM_MODE") != 1)
  {
    mp_impl->M18_AXI_tlm_aximm_read_socket->bind(*(mp_M18_AXI_transactor->rd_socket));
    mp_impl->M18_AXI_tlm_aximm_write_socket->bind(*(mp_M18_AXI_transactor->wr_socket));
  
  }
  else
  {
    M18_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M18_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M18_AXI_transactor->wr_socket));
    M18_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M18_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M18_AXI_transactor->rd_socket));
    mp_M18_AXI_transactor->disable_transactor();
  }

  // configure 'M19_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M19_AXI_TLM_MODE") != 1)
  {
    mp_impl->M19_AXI_tlm_aximm_read_socket->bind(*(mp_M19_AXI_transactor->rd_socket));
    mp_impl->M19_AXI_tlm_aximm_write_socket->bind(*(mp_M19_AXI_transactor->wr_socket));
  
  }
  else
  {
    M19_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M19_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M19_AXI_transactor->wr_socket));
    M19_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M19_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M19_AXI_transactor->rd_socket));
    mp_M19_AXI_transactor->disable_transactor();
  }

  // configure 'M20_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M20_AXI_TLM_MODE") != 1)
  {
    mp_impl->M20_AXI_tlm_aximm_read_socket->bind(*(mp_M20_AXI_transactor->rd_socket));
    mp_impl->M20_AXI_tlm_aximm_write_socket->bind(*(mp_M20_AXI_transactor->wr_socket));
  
  }
  else
  {
    M20_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M20_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M20_AXI_transactor->wr_socket));
    M20_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M20_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M20_AXI_transactor->rd_socket));
    mp_M20_AXI_transactor->disable_transactor();
  }

  // configure 'M21_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M21_AXI_TLM_MODE") != 1)
  {
    mp_impl->M21_AXI_tlm_aximm_read_socket->bind(*(mp_M21_AXI_transactor->rd_socket));
    mp_impl->M21_AXI_tlm_aximm_write_socket->bind(*(mp_M21_AXI_transactor->wr_socket));
  
  }
  else
  {
    M21_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M21_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M21_AXI_transactor->wr_socket));
    M21_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M21_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M21_AXI_transactor->rd_socket));
    mp_M21_AXI_transactor->disable_transactor();
  }

  // configure 'M22_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M22_AXI_TLM_MODE") != 1)
  {
    mp_impl->M22_AXI_tlm_aximm_read_socket->bind(*(mp_M22_AXI_transactor->rd_socket));
    mp_impl->M22_AXI_tlm_aximm_write_socket->bind(*(mp_M22_AXI_transactor->wr_socket));
  
  }
  else
  {
    M22_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M22_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M22_AXI_transactor->wr_socket));
    M22_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M22_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M22_AXI_transactor->rd_socket));
    mp_M22_AXI_transactor->disable_transactor();
  }

  // configure 'M23_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M23_AXI_TLM_MODE") != 1)
  {
    mp_impl->M23_AXI_tlm_aximm_read_socket->bind(*(mp_M23_AXI_transactor->rd_socket));
    mp_impl->M23_AXI_tlm_aximm_write_socket->bind(*(mp_M23_AXI_transactor->wr_socket));
  
  }
  else
  {
    M23_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M23_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M23_AXI_transactor->wr_socket));
    M23_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M23_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M23_AXI_transactor->rd_socket));
    mp_M23_AXI_transactor->disable_transactor();
  }

  // configure 'M24_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M24_AXI_TLM_MODE") != 1)
  {
    mp_impl->M24_AXI_tlm_aximm_read_socket->bind(*(mp_M24_AXI_transactor->rd_socket));
    mp_impl->M24_AXI_tlm_aximm_write_socket->bind(*(mp_M24_AXI_transactor->wr_socket));
  
  }
  else
  {
    M24_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M24_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M24_AXI_transactor->wr_socket));
    M24_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M24_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M24_AXI_transactor->rd_socket));
    mp_M24_AXI_transactor->disable_transactor();
  }

  // configure 'M25_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M25_AXI_TLM_MODE") != 1)
  {
    mp_impl->M25_AXI_tlm_aximm_read_socket->bind(*(mp_M25_AXI_transactor->rd_socket));
    mp_impl->M25_AXI_tlm_aximm_write_socket->bind(*(mp_M25_AXI_transactor->wr_socket));
  
  }
  else
  {
    M25_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M25_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M25_AXI_transactor->wr_socket));
    M25_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M25_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M25_AXI_transactor->rd_socket));
    mp_M25_AXI_transactor->disable_transactor();
  }

  // configure 'M26_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M26_AXI_TLM_MODE") != 1)
  {
    mp_impl->M26_AXI_tlm_aximm_read_socket->bind(*(mp_M26_AXI_transactor->rd_socket));
    mp_impl->M26_AXI_tlm_aximm_write_socket->bind(*(mp_M26_AXI_transactor->wr_socket));
  
  }
  else
  {
    M26_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M26_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M26_AXI_transactor->wr_socket));
    M26_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M26_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M26_AXI_transactor->rd_socket));
    mp_M26_AXI_transactor->disable_transactor();
  }

  // configure 'M27_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M27_AXI_TLM_MODE") != 1)
  {
    mp_impl->M27_AXI_tlm_aximm_read_socket->bind(*(mp_M27_AXI_transactor->rd_socket));
    mp_impl->M27_AXI_tlm_aximm_write_socket->bind(*(mp_M27_AXI_transactor->wr_socket));
  
  }
  else
  {
    M27_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M27_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M27_AXI_transactor->wr_socket));
    M27_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M27_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M27_AXI_transactor->rd_socket));
    mp_M27_AXI_transactor->disable_transactor();
  }

  // configure 'M28_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M28_AXI_TLM_MODE") != 1)
  {
    mp_impl->M28_AXI_tlm_aximm_read_socket->bind(*(mp_M28_AXI_transactor->rd_socket));
    mp_impl->M28_AXI_tlm_aximm_write_socket->bind(*(mp_M28_AXI_transactor->wr_socket));
  
  }
  else
  {
    M28_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M28_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M28_AXI_transactor->wr_socket));
    M28_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M28_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M28_AXI_transactor->rd_socket));
    mp_M28_AXI_transactor->disable_transactor();
  }

  // configure 'M29_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M29_AXI_TLM_MODE") != 1)
  {
    mp_impl->M29_AXI_tlm_aximm_read_socket->bind(*(mp_M29_AXI_transactor->rd_socket));
    mp_impl->M29_AXI_tlm_aximm_write_socket->bind(*(mp_M29_AXI_transactor->wr_socket));
  
  }
  else
  {
    M29_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M29_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M29_AXI_transactor->wr_socket));
    M29_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M29_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M29_AXI_transactor->rd_socket));
    mp_M29_AXI_transactor->disable_transactor();
  }

  // configure 'M30_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M30_AXI_TLM_MODE") != 1)
  {
    mp_impl->M30_AXI_tlm_aximm_read_socket->bind(*(mp_M30_AXI_transactor->rd_socket));
    mp_impl->M30_AXI_tlm_aximm_write_socket->bind(*(mp_M30_AXI_transactor->wr_socket));
  
  }
  else
  {
    M30_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M30_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M30_AXI_transactor->wr_socket));
    M30_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M30_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M30_AXI_transactor->rd_socket));
    mp_M30_AXI_transactor->disable_transactor();
  }

  // configure 'M31_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M31_AXI_TLM_MODE") != 1)
  {
    mp_impl->M31_AXI_tlm_aximm_read_socket->bind(*(mp_M31_AXI_transactor->rd_socket));
    mp_impl->M31_AXI_tlm_aximm_write_socket->bind(*(mp_M31_AXI_transactor->wr_socket));
  
  }
  else
  {
    M31_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M31_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M31_AXI_transactor->wr_socket));
    M31_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M31_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M31_AXI_transactor->rd_socket));
    mp_M31_AXI_transactor->disable_transactor();
  }

  // configure 'M32_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M32_AXI_TLM_MODE") != 1)
  {
    mp_impl->M32_AXI_tlm_aximm_read_socket->bind(*(mp_M32_AXI_transactor->rd_socket));
    mp_impl->M32_AXI_tlm_aximm_write_socket->bind(*(mp_M32_AXI_transactor->wr_socket));
  
  }
  else
  {
    M32_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M32_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M32_AXI_transactor->wr_socket));
    M32_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M32_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M32_AXI_transactor->rd_socket));
    mp_M32_AXI_transactor->disable_transactor();
  }

  // configure 'M33_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M33_AXI_TLM_MODE") != 1)
  {
    mp_impl->M33_AXI_tlm_aximm_read_socket->bind(*(mp_M33_AXI_transactor->rd_socket));
    mp_impl->M33_AXI_tlm_aximm_write_socket->bind(*(mp_M33_AXI_transactor->wr_socket));
  
  }
  else
  {
    M33_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M33_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M33_AXI_transactor->wr_socket));
    M33_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M33_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M33_AXI_transactor->rd_socket));
    mp_M33_AXI_transactor->disable_transactor();
  }

  // configure 'M34_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M34_AXI_TLM_MODE") != 1)
  {
    mp_impl->M34_AXI_tlm_aximm_read_socket->bind(*(mp_M34_AXI_transactor->rd_socket));
    mp_impl->M34_AXI_tlm_aximm_write_socket->bind(*(mp_M34_AXI_transactor->wr_socket));
  
  }
  else
  {
    M34_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M34_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M34_AXI_transactor->wr_socket));
    M34_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M34_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M34_AXI_transactor->rd_socket));
    mp_M34_AXI_transactor->disable_transactor();
  }

  // configure 'M35_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M35_AXI_TLM_MODE") != 1)
  {
    mp_impl->M35_AXI_tlm_aximm_read_socket->bind(*(mp_M35_AXI_transactor->rd_socket));
    mp_impl->M35_AXI_tlm_aximm_write_socket->bind(*(mp_M35_AXI_transactor->wr_socket));
  
  }
  else
  {
    M35_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M35_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M35_AXI_transactor->wr_socket));
    M35_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M35_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M35_AXI_transactor->rd_socket));
    mp_M35_AXI_transactor->disable_transactor();
  }

  // configure 'M36_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M36_AXI_TLM_MODE") != 1)
  {
    mp_impl->M36_AXI_tlm_aximm_read_socket->bind(*(mp_M36_AXI_transactor->rd_socket));
    mp_impl->M36_AXI_tlm_aximm_write_socket->bind(*(mp_M36_AXI_transactor->wr_socket));
  
  }
  else
  {
    M36_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M36_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M36_AXI_transactor->wr_socket));
    M36_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M36_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M36_AXI_transactor->rd_socket));
    mp_M36_AXI_transactor->disable_transactor();
  }

  // configure 'M37_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M37_AXI_TLM_MODE") != 1)
  {
    mp_impl->M37_AXI_tlm_aximm_read_socket->bind(*(mp_M37_AXI_transactor->rd_socket));
    mp_impl->M37_AXI_tlm_aximm_write_socket->bind(*(mp_M37_AXI_transactor->wr_socket));
  
  }
  else
  {
    M37_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M37_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M37_AXI_transactor->wr_socket));
    M37_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M37_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M37_AXI_transactor->rd_socket));
    mp_M37_AXI_transactor->disable_transactor();
  }

  // configure 'M38_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M38_AXI_TLM_MODE") != 1)
  {
    mp_impl->M38_AXI_tlm_aximm_read_socket->bind(*(mp_M38_AXI_transactor->rd_socket));
    mp_impl->M38_AXI_tlm_aximm_write_socket->bind(*(mp_M38_AXI_transactor->wr_socket));
  
  }
  else
  {
    M38_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M38_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M38_AXI_transactor->wr_socket));
    M38_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M38_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M38_AXI_transactor->rd_socket));
    mp_M38_AXI_transactor->disable_transactor();
  }

  // configure 'M39_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M39_AXI_TLM_MODE") != 1)
  {
    mp_impl->M39_AXI_tlm_aximm_read_socket->bind(*(mp_M39_AXI_transactor->rd_socket));
    mp_impl->M39_AXI_tlm_aximm_write_socket->bind(*(mp_M39_AXI_transactor->wr_socket));
  
  }
  else
  {
    M39_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M39_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M39_AXI_transactor->wr_socket));
    M39_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M39_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M39_AXI_transactor->rd_socket));
    mp_M39_AXI_transactor->disable_transactor();
  }

  // configure 'M40_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M40_AXI_TLM_MODE") != 1)
  {
    mp_impl->M40_AXI_tlm_aximm_read_socket->bind(*(mp_M40_AXI_transactor->rd_socket));
    mp_impl->M40_AXI_tlm_aximm_write_socket->bind(*(mp_M40_AXI_transactor->wr_socket));
  
  }
  else
  {
    M40_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M40_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M40_AXI_transactor->wr_socket));
    M40_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M40_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M40_AXI_transactor->rd_socket));
    mp_M40_AXI_transactor->disable_transactor();
  }

  // configure 'M41_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M41_AXI_TLM_MODE") != 1)
  {
    mp_impl->M41_AXI_tlm_aximm_read_socket->bind(*(mp_M41_AXI_transactor->rd_socket));
    mp_impl->M41_AXI_tlm_aximm_write_socket->bind(*(mp_M41_AXI_transactor->wr_socket));
  
  }
  else
  {
    M41_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M41_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M41_AXI_transactor->wr_socket));
    M41_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M41_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M41_AXI_transactor->rd_socket));
    mp_M41_AXI_transactor->disable_transactor();
  }

  // configure 'M42_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M42_AXI_TLM_MODE") != 1)
  {
    mp_impl->M42_AXI_tlm_aximm_read_socket->bind(*(mp_M42_AXI_transactor->rd_socket));
    mp_impl->M42_AXI_tlm_aximm_write_socket->bind(*(mp_M42_AXI_transactor->wr_socket));
  
  }
  else
  {
    M42_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M42_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M42_AXI_transactor->wr_socket));
    M42_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M42_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M42_AXI_transactor->rd_socket));
    mp_M42_AXI_transactor->disable_transactor();
  }

  // configure 'M43_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M43_AXI_TLM_MODE") != 1)
  {
    mp_impl->M43_AXI_tlm_aximm_read_socket->bind(*(mp_M43_AXI_transactor->rd_socket));
    mp_impl->M43_AXI_tlm_aximm_write_socket->bind(*(mp_M43_AXI_transactor->wr_socket));
  
  }
  else
  {
    M43_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M43_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M43_AXI_transactor->wr_socket));
    M43_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M43_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M43_AXI_transactor->rd_socket));
    mp_M43_AXI_transactor->disable_transactor();
  }

  // configure 'M44_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M44_AXI_TLM_MODE") != 1)
  {
    mp_impl->M44_AXI_tlm_aximm_read_socket->bind(*(mp_M44_AXI_transactor->rd_socket));
    mp_impl->M44_AXI_tlm_aximm_write_socket->bind(*(mp_M44_AXI_transactor->wr_socket));
  
  }
  else
  {
    M44_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M44_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M44_AXI_transactor->wr_socket));
    M44_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M44_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M44_AXI_transactor->rd_socket));
    mp_M44_AXI_transactor->disable_transactor();
  }

  // configure 'M45_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M45_AXI_TLM_MODE") != 1)
  {
    mp_impl->M45_AXI_tlm_aximm_read_socket->bind(*(mp_M45_AXI_transactor->rd_socket));
    mp_impl->M45_AXI_tlm_aximm_write_socket->bind(*(mp_M45_AXI_transactor->wr_socket));
  
  }
  else
  {
    M45_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M45_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M45_AXI_transactor->wr_socket));
    M45_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M45_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M45_AXI_transactor->rd_socket));
    mp_M45_AXI_transactor->disable_transactor();
  }

  // configure 'M46_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M46_AXI_TLM_MODE") != 1)
  {
    mp_impl->M46_AXI_tlm_aximm_read_socket->bind(*(mp_M46_AXI_transactor->rd_socket));
    mp_impl->M46_AXI_tlm_aximm_write_socket->bind(*(mp_M46_AXI_transactor->wr_socket));
  
  }
  else
  {
    M46_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M46_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M46_AXI_transactor->wr_socket));
    M46_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M46_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M46_AXI_transactor->rd_socket));
    mp_M46_AXI_transactor->disable_transactor();
  }

  // configure 'M47_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M47_AXI_TLM_MODE") != 1)
  {
    mp_impl->M47_AXI_tlm_aximm_read_socket->bind(*(mp_M47_AXI_transactor->rd_socket));
    mp_impl->M47_AXI_tlm_aximm_write_socket->bind(*(mp_M47_AXI_transactor->wr_socket));
  
  }
  else
  {
    M47_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M47_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M47_AXI_transactor->wr_socket));
    M47_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M47_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M47_AXI_transactor->rd_socket));
    mp_M47_AXI_transactor->disable_transactor();
  }

  // configure 'M48_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M48_AXI_TLM_MODE") != 1)
  {
    mp_impl->M48_AXI_tlm_aximm_read_socket->bind(*(mp_M48_AXI_transactor->rd_socket));
    mp_impl->M48_AXI_tlm_aximm_write_socket->bind(*(mp_M48_AXI_transactor->wr_socket));
  
  }
  else
  {
    M48_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M48_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M48_AXI_transactor->wr_socket));
    M48_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M48_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M48_AXI_transactor->rd_socket));
    mp_M48_AXI_transactor->disable_transactor();
  }

  // configure 'M49_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M49_AXI_TLM_MODE") != 1)
  {
    mp_impl->M49_AXI_tlm_aximm_read_socket->bind(*(mp_M49_AXI_transactor->rd_socket));
    mp_impl->M49_AXI_tlm_aximm_write_socket->bind(*(mp_M49_AXI_transactor->wr_socket));
  
  }
  else
  {
    M49_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M49_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M49_AXI_transactor->wr_socket));
    M49_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M49_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M49_AXI_transactor->rd_socket));
    mp_M49_AXI_transactor->disable_transactor();
  }

  // configure 'M50_AXI' transactor
  if (xsc::utils::xsc_sim_manager::getInstanceParameterInt("design_1_axi_smc_0", "M50_AXI_TLM_MODE") != 1)
  {
    mp_impl->M50_AXI_tlm_aximm_read_socket->bind(*(mp_M50_AXI_transactor->rd_socket));
    mp_impl->M50_AXI_tlm_aximm_write_socket->bind(*(mp_M50_AXI_transactor->wr_socket));
  
  }
  else
  {
    M50_AXI_transactor_initiator_wr_socket_stub = new xtlm::xtlm_aximm_initiator_stub("wr_socket",0);
    M50_AXI_transactor_initiator_wr_socket_stub->bind(*(mp_M50_AXI_transactor->wr_socket));
    M50_AXI_transactor_initiator_rd_socket_stub = new xtlm::xtlm_aximm_initiator_stub("rd_socket",0);
    M50_AXI_transactor_initiator_rd_socket_stub->bind(*(mp_M50_AXI_transactor->rd_socket));
    mp_M50_AXI_transactor->disable_transactor();
  }

}

#endif // MTI_SYSTEMC




design_1_axi_smc_0::~design_1_axi_smc_0()
{
  delete mp_S00_AXI_transactor;
  delete mp_S00_AXI_awlock_converter;
  delete mp_S00_AXI_arlock_converter;

  delete mp_M00_AXI_transactor;
  delete mp_M00_AXI_awlock_converter;
  delete mp_M00_AXI_arlock_converter;

  delete mp_M01_AXI_transactor;
  delete mp_M01_AXI_awlock_converter;
  delete mp_M01_AXI_arlock_converter;

  delete mp_M02_AXI_transactor;
  delete mp_M02_AXI_awlock_converter;
  delete mp_M02_AXI_arlock_converter;

  delete mp_M03_AXI_transactor;
  delete mp_M03_AXI_awlock_converter;
  delete mp_M03_AXI_arlock_converter;

  delete mp_M04_AXI_transactor;
  delete mp_M04_AXI_awlock_converter;
  delete mp_M04_AXI_arlock_converter;

  delete mp_M05_AXI_transactor;
  delete mp_M05_AXI_awlock_converter;
  delete mp_M05_AXI_arlock_converter;

  delete mp_M06_AXI_transactor;
  delete mp_M06_AXI_awlock_converter;
  delete mp_M06_AXI_arlock_converter;

  delete mp_M07_AXI_transactor;
  delete mp_M07_AXI_awlock_converter;
  delete mp_M07_AXI_arlock_converter;

  delete mp_M08_AXI_transactor;
  delete mp_M08_AXI_awlock_converter;
  delete mp_M08_AXI_arlock_converter;

  delete mp_M09_AXI_transactor;
  delete mp_M09_AXI_awlock_converter;
  delete mp_M09_AXI_arlock_converter;

  delete mp_M10_AXI_transactor;
  delete mp_M10_AXI_awlock_converter;
  delete mp_M10_AXI_arlock_converter;

  delete mp_M11_AXI_transactor;
  delete mp_M11_AXI_awlock_converter;
  delete mp_M11_AXI_arlock_converter;

  delete mp_M12_AXI_transactor;

  delete mp_M13_AXI_transactor;

  delete mp_M14_AXI_transactor;

  delete mp_M15_AXI_transactor;

  delete mp_M16_AXI_transactor;

  delete mp_M17_AXI_transactor;

  delete mp_M18_AXI_transactor;

  delete mp_M19_AXI_transactor;

  delete mp_M20_AXI_transactor;

  delete mp_M21_AXI_transactor;

  delete mp_M22_AXI_transactor;

  delete mp_M23_AXI_transactor;

  delete mp_M24_AXI_transactor;

  delete mp_M25_AXI_transactor;

  delete mp_M26_AXI_transactor;

  delete mp_M27_AXI_transactor;

  delete mp_M28_AXI_transactor;

  delete mp_M29_AXI_transactor;

  delete mp_M30_AXI_transactor;

  delete mp_M31_AXI_transactor;

  delete mp_M32_AXI_transactor;

  delete mp_M33_AXI_transactor;

  delete mp_M34_AXI_transactor;

  delete mp_M35_AXI_transactor;

  delete mp_M36_AXI_transactor;

  delete mp_M37_AXI_transactor;

  delete mp_M38_AXI_transactor;

  delete mp_M39_AXI_transactor;

  delete mp_M40_AXI_transactor;

  delete mp_M41_AXI_transactor;

  delete mp_M42_AXI_transactor;

  delete mp_M43_AXI_transactor;

  delete mp_M44_AXI_transactor;

  delete mp_M45_AXI_transactor;

  delete mp_M46_AXI_transactor;

  delete mp_M47_AXI_transactor;

  delete mp_M48_AXI_transactor;

  delete mp_M49_AXI_transactor;

  delete mp_M50_AXI_transactor;

}

#ifdef MTI_SYSTEMC
SC_MODULE_EXPORT(design_1_axi_smc_0);
#endif

#ifdef XM_SYSTEMC
XMSC_MODULE_EXPORT(design_1_axi_smc_0);
#endif

#ifdef RIVIERA
SC_MODULE_EXPORT(design_1_axi_smc_0);
SC_REGISTER_BV(40);
#endif

