Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto d0fa9c4138904a3cba804bb8c4731a0f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_top_designProject2_func_synth xil_defaultlib.tb_top_designProject2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.clocks
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.dff_0
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.top_designProject2
Compiling architecture behavioral of entity xil_defaultlib.tb_top_designproject2
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_top_designProject2_func_synth
