Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Nov 27 18:14:39 2025
| Host         : FSO-A running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu15eg-ffvb1156-2-i
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 5848 |     0 |          0 |    341280 |  1.71 |
|   LUT as Logic             | 5645 |     0 |          0 |    341280 |  1.65 |
|   LUT as Memory            |  203 |     0 |          0 |    184320 |  0.11 |
|     LUT as Distributed RAM |   60 |     0 |            |           |       |
|     LUT as Shift Register  |  143 |     0 |            |           |       |
| CLB Registers              | 8279 |     0 |          0 |    682560 |  1.21 |
|   Register as Flip Flop    | 8279 |     0 |          0 |    682560 |  1.21 |
|   Register as Latch        |    0 |     0 |          0 |    682560 |  0.00 |
| CARRY8                     |   74 |     0 |          0 |     42660 |  0.17 |
| F7 Muxes                   |  295 |     0 |          0 |    170640 |  0.17 |
| F8 Muxes                   |   32 |     0 |          0 |     85320 |  0.04 |
| F9 Muxes                   |    0 |     0 |          0 |     42660 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 86    |          Yes |           - |          Set |
| 441   |          Yes |           - |        Reset |
| 125   |          Yes |         Set |            - |
| 7627  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1780 |     0 |          0 |     42660 |  4.17 |
|   CLBL                                     |  903 |     0 |            |           |       |
|   CLBM                                     |  877 |     0 |            |           |       |
| LUT as Logic                               | 5645 |     0 |          0 |    341280 |  1.65 |
|   using O5 output only                     |  130 |       |            |           |       |
|   using O6 output only                     | 4156 |       |            |           |       |
|   using O5 and O6                          | 1359 |       |            |           |       |
| LUT as Memory                              |  203 |     0 |          0 |    184320 |  0.11 |
|   LUT as Distributed RAM                   |   60 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |   60 |       |            |           |       |
|   LUT as Shift Register                    |  143 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |   99 |       |            |           |       |
|     using O5 and O6                        |   44 |       |            |           |       |
| CLB Registers                              | 8279 |     0 |          0 |    682560 |  1.21 |
|   Register driven from within the CLB      | 3567 |       |            |           |       |
|   Register driven from outside the CLB     | 4712 |       |            |           |       |
|     LUT in front of the register is unused | 3569 |       |            |           |       |
|     LUT in front of the register is used   | 1143 |       |            |           |       |
| Unique Control Sets                        |  344 |       |          0 |     85320 |  0.40 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  516 |     0 |          0 |       744 | 69.35 |
|   RAMB36/FIFO*    |  512 |     0 |          0 |       744 | 68.82 |
|     RAMB36E2 only |  512 |       |            |           |       |
|   RAMB18          |    8 |     0 |          0 |      1488 |  0.54 |
|     RAMB18E2 only |    8 |       |            |           |       |
| URAM              |    0 |     0 |          0 |       112 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      3528 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    5 |     5 |          0 |       328 |  1.52 |
| HPIOB_M          |    1 |     1 |          0 |        96 |  1.04 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    1 |     1 |          0 |        96 |  1.04 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    1 |     1 |          0 |        60 |  1.67 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    2 |     2 |          0 |        60 |  3.33 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |        96 |  1.04 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    2 |     0 |          0 |       116 |  1.72 |
| BUFGCE_DIV |    0 |     0 |          0 |        16 |  0.00 |
| BUFG_GT    |    2 |     0 |          0 |       168 |  1.19 |
| BUFG_PS    |    1 |     0 |          0 |        72 |  1.39 |
| BUFGCTRL*  |    0 |     0 |          0 |        32 |  0.00 |
| PLL        |    0 |     0 |          0 |         8 |  0.00 |
| MMCM       |    1 |     0 |          0 |         4 | 25.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    1 |     1 |          0 |        24 |   4.17 |
| GTHE4_COMMON    |    1 |     0 |          0 |         6 |  16.67 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 7627 |            Register |
| LUT6          | 2622 |                 CLB |
| LUT3          | 1163 |                 CLB |
| LUT2          | 1158 |                 CLB |
| LUT4          | 1059 |                 CLB |
| LUT5          |  879 |                 CLB |
| RAMB36E2      |  512 |            BLOCKRAM |
| FDCE          |  441 |            Register |
| MUXF7         |  295 |                 CLB |
| FDSE          |  125 |            Register |
| LUT1          |  123 |                 CLB |
| SRL16E        |  114 |                 CLB |
| FDPE          |   86 |            Register |
| CARRY8        |   74 |                 CLB |
| SRLC32E       |   71 |                 CLB |
| RAMD32        |   64 |                 CLB |
| RAMS32        |   56 |                 CLB |
| MUXF8         |   32 |                 CLB |
| RAMB18E2      |    8 |            BLOCKRAM |
| SRLC16E       |    2 |                 CLB |
| OBUF          |    2 |                 I/O |
| IBUFCTRL      |    2 |              Others |
| BUFG_GT_SYNC  |    2 |               Clock |
| BUFG_GT       |    2 |               Clock |
| BUFGCE        |    2 |               Clock |
| PS8           |    1 |            Advanced |
| MMCME4_ADV    |    1 |               Clock |
| INBUF         |    1 |                 I/O |
| IBUFDS_GTE4   |    1 |                 I/O |
| GTHE4_COMMON  |    1 |            Advanced |
| GTHE4_CHANNEL |    1 |            Advanced |
| DIFFINBUF     |    1 |                 I/O |
| BUFG_PS       |    1 |               Clock |
| BSCANE2       |    1 |       Configuration |
+---------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| rs_decoder_0                 |    2 |
| gtwizard_ultrascale_0        |    1 |
| design_1_zynq_ultra_ps_e_0_0 |    1 |
| design_1_rst_ps8_0_100M_1    |    1 |
| design_1_ila_0_0             |    1 |
| design_1_fso_rx_top_0_0      |    1 |
| design_1_axi_smc_2           |    1 |
| dec_rx_fifo                  |    1 |
| dec_fifo_8w_8r               |    1 |
| dbg_hub                      |    1 |
| clk_wiz_0                    |    1 |
| async_fifo_32w_32r           |    1 |
+------------------------------+------+


