library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity Gating_Enable is
	port(
				OP_CLK	 				:	in std_logic;
				
				EMIF_ADDR				:	in std_logic_vector(11 downto 0);
				EM1CS2n					:	in std_logic;
				EM1WEn					: 	in std_logic;	
				EMIF_DATA				: 	in std_logic_vector(12 downto 0);		
		
				SMA1U						: 	in std_logic;
				SMA1L						: 	in std_logic;
				SMA2U						: 	in std_logic;
				SMA2L						: 	in std_logic;
				SMA3U						: 	in std_logic;
				SMA3L						: 	in std_logic;
				
				SM_A1U						: 	in std_logic;
				SM_A1L						: 	in std_logic;
				SM_A2U						: 	in std_logic;
				SM_A2L						: 	in std_logic;
				SM_A3U						: 	in std_logic;
				SM_A3L						: 	in std_logic;		
				
		
	};
end Gating_Enable;


