$date
	Thu Nov  7 14:39:29 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ROM_tb $end
$var wire 6 ! D [5:0] $end
$var reg 4 " A [3:0] $end
$scope module rom1 $end
$var wire 4 # A [3:0] $end
$var reg 6 $ D [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#100000
b1 !
b1 $
b1 "
b1 #
#200000
b10 "
b10 #
#300000
b10 !
b10 $
b11 "
b11 #
#400000
b11 !
b11 $
b100 "
b100 #
#500000
b101 !
b101 $
b101 "
b101 #
#600000
b1000 !
b1000 $
b110 "
b110 #
#700000
b1101 !
b1101 $
b111 "
b111 #
#800000
b10101 !
b10101 $
b1000 "
b1000 #
#900000
b100010 !
b100010 $
b1001 "
b1001 #
#1000000
bx !
bx $
b1010 "
b1010 #
