#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Oct 25 15:18:22 2022
# Process ID: 10104
# Log file: C:/VHDL_ensu/kadai7/planAhead.log
# Journal file: C:/VHDL_ensu/kadai7\planAhead.jou
#-----------------------------------------------------------
start_gui
open_project {C:\VHDL_ensu\kadai7\kadai1.ppr}
update_compile_order -fileset sources_1
remove_files C:/VHDL_ensu/kadai7/kadai1.srcs/sources_1/imports/new/kadai5.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
import_files -force -norecurse C:/VHDL_ensu/kadai5/kadai1.srcs/sources_1/new/kadai5.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
import_files -force -norecurse C:/VHDL_ensu/kadai5/kadai1.srcs/sources_1/new/kadai5.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_rtl_design -name rtl_1
startgroup
set_property package_pin M8 [get_ports {A[3]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {A[2]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {A[1]}]
endgroup
startgroup
set_property package_pin T10 [get_ports {A[0]}]
endgroup
startgroup
set_property package_pin V10 [get_ports CLK]
endgroup
startgroup
set_property package_pin M13 [get_ports {SEG_DATA[7]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {SEG_DATA[6]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {SEG_DATA[5]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {SEG_DATA[4]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {SEG_DATA[3]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {SEG_DATA[2]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {SEG_DATA[1]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {SEG_DATA[0]}]
endgroup
save_constraints
startgroup
set_property package_pin N8 [get_ports {B[3]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {B[2]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {B[1]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {B[0]}]
endgroup
save_constraints
reset_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
refresh_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
reset_run impl_1
launch_runs impl_1 -to_step Bitgen
reset_run impl_1
launch_runs impl_1 -to_step Bitgen
reset_run impl_1
launch_runs impl_1 -to_step Bitgen
refresh_design
reset_run impl_1
launch_runs impl_1 -to_step Bitgen
reset_run impl_1
launch_runs impl_1 -to_step Bitgen
refresh_design
startgroup
set_property package_pin T10 [get_ports {A[0]}]
endgroup
save_constraints
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
launch_runs impl_1
