Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 07:30:53 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_18_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 Delay1No12_instance/Y_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 1.033ns (30.993%)  route 2.300ns (69.007%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 5.858 - 4.000 ) 
    Source Clock Delay      (SCD):    2.291ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.354ns (routing 0.338ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.309ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=5396, routed)        1.354     2.291    Delay1No12_instance/clk_IBUF_BUFG
    SLICE_X125Y437       FDCE                                         r  Delay1No12_instance/Y_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y437       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.370 r  Delay1No12_instance/Y_reg[18]/Q
                         net (fo=4, routed)           0.469     2.839    Delay1No12_instance/Q[18]
    SLICE_X130Y433       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     2.987 r  Delay1No12_instance/geqOp_carry__0_i_15__3/O
                         net (fo=1, routed)           0.009     2.996    Sum7_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X130Y433       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.182 r  Sum7_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.208    Sum7_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X130Y434       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.260 r  Sum7_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.333     3.593    Delay1No13_instance/CO[0]
    SLICE_X127Y437       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136     3.729 r  Delay1No13_instance/shiftedFracY_d1[12]_i_4__3/O
                         net (fo=3, routed)           0.245     3.974    Delay1No12_instance/Y_reg[23]_0[0]
    SLICE_X130Y436       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036     4.010 r  Delay1No12_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.136     4.146    Delay1No12_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X129Y435       LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     4.244 r  Delay1No12_instance/shiftedFracY_d1[12]_i_3__3/O
                         net (fo=34, routed)          0.458     4.702    Delay1No13_instance/shiftVal__5[0]
    SLICE_X125Y434       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     4.851 r  Delay1No13_instance/shiftedFracY_d1[41]_i_3__3/O
                         net (fo=4, routed)           0.322     5.173    Delay1No12_instance/level2[10]
    SLICE_X127Y434       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     5.322 r  Delay1No12_instance/shiftedFracY_d1[37]_i_1__3/O
                         net (fo=2, routed)           0.302     5.624    Sum7_1_impl_instance/FPAddSubOp_instance/level4__0[14]
    SLICE_X128Y435       FDRE                                         r  Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=5396, routed)        1.211     5.858    Sum7_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X128Y435       FDRE                                         r  Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[37]/C
                         clock pessimism              0.370     6.228    
                         clock uncertainty           -0.035     6.192    
    SLICE_X128Y435       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     6.217    Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[37]
  -------------------------------------------------------------------
                         required time                          6.217    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                  0.593    




