<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>参考书目</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <header>
        <h1>逻辑综合与优化 (Logic Synthesis and Optimization)</h1>
        <nav>
            <ul>
                <li><a href="../index.html">主页</a></li>
                <li><a href="course.html">课程资料</a></li>
                <li><a href="reference_books.html">参考书目</a></li>
                <li><a href="source_code.html">开源代码</a></li>
            </ul>
        </nav>
    </header>

    <main>
        <section>
            <h2>参考书目</h2>
            <ol>
              <li>De Micheli G. Synthesis and optimization of digital circuits[M]. McGraw Hill, 1994.</li>
              <li>Jiang J H R, Devadas S. Logic synthesis in a nutshell[M]// Electronic Design Automation. Morgan Kaufmann, 2009: 299-404.</li>
              <li>VLSI CAD: Logic to Layout by Rob A. Rutenbar (University of Illinois at Urbana-Champaign)</li>
              <li>Adam Teman, <a href="https://www.eng.biu.ac.il/temanad/digital-vlsi-design/">https://www.eng.biu.ac.il/temanad/digital-vlsi-design/</a></li>
              <li>Adnan Aziz，<a href="http://users.ece.utexas.edu/~adnan/syn-07/">http://users.ece.utexas.edu/~adnan/syn-07/</a></li>
              <li>S. Hassoun, T. Sasao, and R.K. Brayton, “Logic Synthesis and Verification”, Kluwer Academic Publishers, 2001.</li>
              <li>G.D. Hachtel and F. Somenzi, “Logic Synthesis and Verification Algorithms”, Kluwer Academic Publishers, 1996.</li>
            </ol>
        </section>
    </main>

    <footer>
        <p>Copyright © 2024 Zhufei Chu，Ningbo University</p>
        <p><img src="../png/lab-logo.png" alt="" width="295" height="30"></p>
    </footer>
</body>
</html>
