# Digital-design-challenge
Documenting my 40-day journey learning and building digital design systems using Verilog and Xilinx Vivado. 
Each day I will design a module, write a testbench, run simulations, and share what I learn.

## Daily Log
1. 4-bit Adder Using Operators

## Tools
- Verilog HDL
- Xilinx Vivado
- Medium

## Follow the journey
- [Medium Blog] (https://medium.com/@jacokirera20)
