{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429767736033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429767736037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 23 00:42:15 2015 " "Processing started: Thu Apr 23 00:42:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429767736037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429767736037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429767736037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1429767736511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject " "Found entity 1: finalproject" {  } { { "finalproject/synthesis/finalproject.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/finalproject.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "finalproject/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "finalproject/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "finalproject/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_irq_mapper " "Found entity 1: finalproject_irq_mapper" {  } { { "finalproject/synthesis/submodules/finalproject_irq_mapper.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_1 " "Found entity 1: finalproject_mm_interconnect_1" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_1.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "finalproject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "finalproject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0 " "Found entity 1: finalproject_mm_interconnect_0" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "finalproject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "finalproject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "finalproject/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748228 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_rsp_mux_001 " "Found entity 1: finalproject_mm_interconnect_0_rsp_mux_001" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_rsp_mux " "Found entity 1: finalproject_mm_interconnect_0_rsp_mux" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_rsp_demux_001 " "Found entity 1: finalproject_mm_interconnect_0_rsp_demux_001" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_rsp_demux " "Found entity 1: finalproject_mm_interconnect_0_rsp_demux" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_cmd_mux_001 " "Found entity 1: finalproject_mm_interconnect_0_cmd_mux_001" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_cmd_mux " "Found entity 1: finalproject_mm_interconnect_0_cmd_mux" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_cmd_demux_001 " "Found entity 1: finalproject_mm_interconnect_0_cmd_demux_001" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_cmd_demux " "Found entity 1: finalproject_mm_interconnect_0_cmd_demux" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproject_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429767748245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproject_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429767748245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_router_003_default_decode " "Found entity 1: finalproject_mm_interconnect_0_router_003_default_decode" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748246 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_mm_interconnect_0_router_003 " "Found entity 2: finalproject_mm_interconnect_0_router_003" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproject_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429767748247 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproject_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429767748247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_router_002_default_decode " "Found entity 1: finalproject_mm_interconnect_0_router_002_default_decode" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748248 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_mm_interconnect_0_router_002 " "Found entity 2: finalproject_mm_interconnect_0_router_002" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproject_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429767748249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproject_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429767748249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_router_001_default_decode " "Found entity 1: finalproject_mm_interconnect_0_router_001_default_decode" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748250 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_mm_interconnect_0_router_001 " "Found entity 2: finalproject_mm_interconnect_0_router_001" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproject_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429767748251 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproject_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429767748251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_router_default_decode " "Found entity 1: finalproject_mm_interconnect_0_router_default_decode" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748252 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_mm_interconnect_0_router " "Found entity 2: finalproject_mm_interconnect_0_router" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "finalproject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "finalproject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "finalproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "finalproject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_sdram_input_efifo_module " "Found entity 1: finalproject_sdram_input_efifo_module" {  } { { "finalproject/synthesis/submodules/finalproject_sdram.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748269 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_sdram " "Found entity 2: finalproject_sdram" {  } { { "finalproject/synthesis/submodules/finalproject_sdram.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_keycode " "Found entity 1: finalproject_keycode" {  } { { "finalproject/synthesis/submodules/finalproject_keycode.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file finalproject/synthesis/submodules/finalproject_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_jtag_uart_sim_scfifo_w " "Found entity 1: finalproject_jtag_uart_sim_scfifo_w" {  } { { "finalproject/synthesis/submodules/finalproject_jtag_uart.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748274 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_jtag_uart_scfifo_w " "Found entity 2: finalproject_jtag_uart_scfifo_w" {  } { { "finalproject/synthesis/submodules/finalproject_jtag_uart.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748274 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproject_jtag_uart_sim_scfifo_r " "Found entity 3: finalproject_jtag_uart_sim_scfifo_r" {  } { { "finalproject/synthesis/submodules/finalproject_jtag_uart.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748274 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproject_jtag_uart_scfifo_r " "Found entity 4: finalproject_jtag_uart_scfifo_r" {  } { { "finalproject/synthesis/submodules/finalproject_jtag_uart.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748274 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalproject_jtag_uart " "Found entity 5: finalproject_jtag_uart" {  } { { "finalproject/synthesis/submodules/finalproject_jtag_uart.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file finalproject/synthesis/submodules/finalproject_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_cpu_register_bank_a_module " "Found entity 1: finalproject_cpu_register_bank_a_module" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748297 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_cpu_register_bank_b_module " "Found entity 2: finalproject_cpu_register_bank_b_module" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748297 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproject_cpu_nios2_oci_debug " "Found entity 3: finalproject_cpu_nios2_oci_debug" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748297 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproject_cpu_ociram_sp_ram_module " "Found entity 4: finalproject_cpu_ociram_sp_ram_module" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748297 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalproject_cpu_nios2_ocimem " "Found entity 5: finalproject_cpu_nios2_ocimem" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748297 ""} { "Info" "ISGN_ENTITY_NAME" "6 finalproject_cpu_nios2_avalon_reg " "Found entity 6: finalproject_cpu_nios2_avalon_reg" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748297 ""} { "Info" "ISGN_ENTITY_NAME" "7 finalproject_cpu_nios2_oci_break " "Found entity 7: finalproject_cpu_nios2_oci_break" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748297 ""} { "Info" "ISGN_ENTITY_NAME" "8 finalproject_cpu_nios2_oci_xbrk " "Found entity 8: finalproject_cpu_nios2_oci_xbrk" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748297 ""} { "Info" "ISGN_ENTITY_NAME" "9 finalproject_cpu_nios2_oci_dbrk " "Found entity 9: finalproject_cpu_nios2_oci_dbrk" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748297 ""} { "Info" "ISGN_ENTITY_NAME" "10 finalproject_cpu_nios2_oci_itrace " "Found entity 10: finalproject_cpu_nios2_oci_itrace" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748297 ""} { "Info" "ISGN_ENTITY_NAME" "11 finalproject_cpu_nios2_oci_td_mode " "Found entity 11: finalproject_cpu_nios2_oci_td_mode" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748297 ""} { "Info" "ISGN_ENTITY_NAME" "12 finalproject_cpu_nios2_oci_dtrace " "Found entity 12: finalproject_cpu_nios2_oci_dtrace" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748297 ""} { "Info" "ISGN_ENTITY_NAME" "13 finalproject_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: finalproject_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748297 ""} { "Info" "ISGN_ENTITY_NAME" "14 finalproject_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: finalproject_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748297 ""} { "Info" "ISGN_ENTITY_NAME" "15 finalproject_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: finalproject_cpu_nios2_oci_fifo_cnt_inc" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748297 ""} { "Info" "ISGN_ENTITY_NAME" "16 finalproject_cpu_nios2_oci_fifo " "Found entity 16: finalproject_cpu_nios2_oci_fifo" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748297 ""} { "Info" "ISGN_ENTITY_NAME" "17 finalproject_cpu_nios2_oci_pib " "Found entity 17: finalproject_cpu_nios2_oci_pib" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748297 ""} { "Info" "ISGN_ENTITY_NAME" "18 finalproject_cpu_nios2_oci_im " "Found entity 18: finalproject_cpu_nios2_oci_im" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748297 ""} { "Info" "ISGN_ENTITY_NAME" "19 finalproject_cpu_nios2_performance_monitors " "Found entity 19: finalproject_cpu_nios2_performance_monitors" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748297 ""} { "Info" "ISGN_ENTITY_NAME" "20 finalproject_cpu_nios2_oci " "Found entity 20: finalproject_cpu_nios2_oci" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748297 ""} { "Info" "ISGN_ENTITY_NAME" "21 finalproject_cpu " "Found entity 21: finalproject_cpu" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_cpu_jtag_debug_module_sysclk " "Found entity 1: finalproject_cpu_jtag_debug_module_sysclk" {  } { { "finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_sysclk.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_cpu_jtag_debug_module_tck " "Found entity 1: finalproject_cpu_jtag_debug_module_tck" {  } { { "finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_tck.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_cpu_jtag_debug_module_wrapper " "Found entity 1: finalproject_cpu_jtag_debug_module_wrapper" {  } { { "finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_cpu_oci_test_bench " "Found entity 1: finalproject_cpu_oci_test_bench" {  } { { "finalproject/synthesis/submodules/finalproject_cpu_oci_test_bench.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_cpu_test_bench " "Found entity 1: finalproject_cpu_test_bench" {  } { { "finalproject/synthesis/submodules/finalproject_cpu_test_bench.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_clocks.v 4 4 " "Found 4 design units, including 4 entities, in source file finalproject/synthesis/submodules/finalproject_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_clocks_dffpipe_l2c " "Found entity 1: finalproject_clocks_dffpipe_l2c" {  } { { "finalproject/synthesis/submodules/finalproject_clocks.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_clocks.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748317 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_clocks_stdsync_sv6 " "Found entity 2: finalproject_clocks_stdsync_sv6" {  } { { "finalproject/synthesis/submodules/finalproject_clocks.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_clocks.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748317 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproject_clocks_altpll_pqa2 " "Found entity 3: finalproject_clocks_altpll_pqa2" {  } { { "finalproject/synthesis/submodules/finalproject_clocks.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_clocks.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748317 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproject_clocks " "Found entity 4: finalproject_clocks" {  } { { "finalproject/synthesis/submodules/finalproject_clocks.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_clocks.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "finalproject/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "finalproject/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "finalproject/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "finalproject/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/cy7c67200_if.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/cy7c67200_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 CY7C67200_IF " "Found entity 1: CY7C67200_IF" {  } { { "finalproject/synthesis/submodules/CY7C67200_IF.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/CY7C67200_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748330 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lab8_usb.sv " "Can't analyze file -- file lab8_usb.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1429767748332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748333 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ball.sv(33) " "Verilog HDL information at ball.sv(33): always construct contains both blocking and non-blocking assignments" {  } { { "ball.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/ball.sv" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1429767748334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.sv 1 1 " "Found 1 design units, including 1 entities, in source file block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 block " "Found entity 1: block" {  } { { "block.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/block.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767748336 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproject_cpu.v(1605) " "Verilog HDL or VHDL warning at finalproject_cpu.v(1605): conditional expression evaluates to a constant" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1429767748353 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproject_cpu.v(1607) " "Verilog HDL or VHDL warning at finalproject_cpu.v(1607): conditional expression evaluates to a constant" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1429767748353 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproject_cpu.v(1763) " "Verilog HDL or VHDL warning at finalproject_cpu.v(1763): conditional expression evaluates to a constant" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1429767748353 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproject_cpu.v(2587) " "Verilog HDL or VHDL warning at finalproject_cpu.v(2587): conditional expression evaluates to a constant" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1429767748358 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproject_sdram.v(316) " "Verilog HDL or VHDL warning at finalproject_sdram.v(316): conditional expression evaluates to a constant" {  } { { "finalproject/synthesis/submodules/finalproject_sdram.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1429767748365 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproject_sdram.v(326) " "Verilog HDL or VHDL warning at finalproject_sdram.v(326): conditional expression evaluates to a constant" {  } { { "finalproject/synthesis/submodules/finalproject_sdram.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1429767748366 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproject_sdram.v(336) " "Verilog HDL or VHDL warning at finalproject_sdram.v(336): conditional expression evaluates to a constant" {  } { { "finalproject/synthesis/submodules/finalproject_sdram.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1429767748366 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproject_sdram.v(680) " "Verilog HDL or VHDL warning at finalproject_sdram.v(680): conditional expression evaluates to a constant" {  } { { "finalproject/synthesis/submodules/finalproject_sdram.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1429767748369 ""}
{ "Warning" "WSGN_SEARCH_FILE" "finalproject.sv 1 1 " "Using design file finalproject.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767748482 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1429767748482 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OTG_FSPEED finalproject.sv(55) " "Verilog HDL Implicit Net warning at finalproject.sv(55): created implicit net for \"OTG_FSPEED\"" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429767748483 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OTG_LSPEED finalproject.sv(56) " "Verilog HDL Implicit Net warning at finalproject.sv(56): created implicit net for \"OTG_LSPEED\"" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429767748483 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1429767748486 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OTG_FSPEED finalproject.sv(55) " "Verilog HDL or VHDL warning at finalproject.sv(55): object \"OTG_FSPEED\" assigned a value but never read" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1429767748487 "|FinalProject"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OTG_LSPEED finalproject.sv(56) " "Verilog HDL or VHDL warning at finalproject.sv(56): object \"OTG_LSPEED\" assigned a value but never read" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1429767748487 "|FinalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 finalproject.sv(15) " "Output port \"HEX2\" at finalproject.sv(15) has no driver" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429767748489 "|FinalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 finalproject.sv(15) " "Output port \"HEX3\" at finalproject.sv(15) has no driver" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429767748489 "|FinalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 finalproject.sv(15) " "Output port \"HEX4\" at finalproject.sv(15) has no driver" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429767748489 "|FinalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 finalproject.sv(15) " "Output port \"HEX5\" at finalproject.sv(15) has no driver" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429767748490 "|FinalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 finalproject.sv(15) " "Output port \"HEX6\" at finalproject.sv(15) has no driver" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429767748490 "|FinalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 finalproject.sv(15) " "Output port \"HEX7\" at finalproject.sv(15) has no driver" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429767748490 "|FinalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG finalproject.sv(16) " "Output port \"LEDG\" at finalproject.sv(16) has no driver" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429767748490 "|FinalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR finalproject.sv(17) " "Output port \"LEDR\" at finalproject.sv(17) has no driver" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429767748490 "|FinalProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject finalproject:usbsys_instance " "Elaborating entity \"finalproject\" for hierarchy \"finalproject:usbsys_instance\"" {  } { { "finalproject.sv" "usbsys_instance" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767748517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CY7C67200_IF finalproject:usbsys_instance\|CY7C67200_IF:cy7c67200_if_0 " "Elaborating entity \"CY7C67200_IF\" for hierarchy \"finalproject:usbsys_instance\|CY7C67200_IF:cy7c67200_if_0\"" {  } { { "finalproject/synthesis/finalproject.v" "cy7c67200_if_0" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/finalproject.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767748569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge finalproject:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"finalproject:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\"" {  } { { "finalproject/synthesis/finalproject.v" "clock_crossing_io" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/finalproject.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767748587 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_avalon_mm_clock_crossing_bridge.v(192) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(192): truncated value with size 32 to match size of target (9)" {  } { { "finalproject/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429767748595 "|FinalProject|finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_avalon_mm_clock_crossing_bridge.v(194) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(194): truncated value with size 32 to match size of target (9)" {  } { { "finalproject/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429767748595 "|FinalProject|finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo finalproject:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"finalproject:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "finalproject/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767748623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle finalproject:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"finalproject:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "finalproject/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767748680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut finalproject:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"finalproject:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "finalproject/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767748696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo finalproject:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"finalproject:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "finalproject/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767748720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle finalproject:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"finalproject:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "finalproject/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767748801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_clocks finalproject:usbsys_instance\|finalproject_clocks:clocks " "Elaborating entity \"finalproject_clocks\" for hierarchy \"finalproject:usbsys_instance\|finalproject_clocks:clocks\"" {  } { { "finalproject/synthesis/finalproject.v" "clocks" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/finalproject.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767748840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_clocks_stdsync_sv6 finalproject:usbsys_instance\|finalproject_clocks:clocks\|finalproject_clocks_stdsync_sv6:stdsync2 " "Elaborating entity \"finalproject_clocks_stdsync_sv6\" for hierarchy \"finalproject:usbsys_instance\|finalproject_clocks:clocks\|finalproject_clocks_stdsync_sv6:stdsync2\"" {  } { { "finalproject/synthesis/submodules/finalproject_clocks.v" "stdsync2" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_clocks.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767748850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_clocks_dffpipe_l2c finalproject:usbsys_instance\|finalproject_clocks:clocks\|finalproject_clocks_stdsync_sv6:stdsync2\|finalproject_clocks_dffpipe_l2c:dffpipe3 " "Elaborating entity \"finalproject_clocks_dffpipe_l2c\" for hierarchy \"finalproject:usbsys_instance\|finalproject_clocks:clocks\|finalproject_clocks_stdsync_sv6:stdsync2\|finalproject_clocks_dffpipe_l2c:dffpipe3\"" {  } { { "finalproject/synthesis/submodules/finalproject_clocks.v" "dffpipe3" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_clocks.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767748858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_clocks_altpll_pqa2 finalproject:usbsys_instance\|finalproject_clocks:clocks\|finalproject_clocks_altpll_pqa2:sd1 " "Elaborating entity \"finalproject_clocks_altpll_pqa2\" for hierarchy \"finalproject:usbsys_instance\|finalproject_clocks:clocks\|finalproject_clocks_altpll_pqa2:sd1\"" {  } { { "finalproject/synthesis/submodules/finalproject_clocks.v" "sd1" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_clocks.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767748868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_cpu finalproject:usbsys_instance\|finalproject_cpu:cpu " "Elaborating entity \"finalproject_cpu\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\"" {  } { { "finalproject/synthesis/finalproject.v" "cpu" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/finalproject.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767748878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_cpu_test_bench finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_test_bench:the_finalproject_cpu_test_bench " "Elaborating entity \"finalproject_cpu_test_bench\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_test_bench:the_finalproject_cpu_test_bench\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "the_finalproject_cpu_test_bench" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 3834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_cpu_register_bank_a_module finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_register_bank_a_module:finalproject_cpu_register_bank_a " "Elaborating entity \"finalproject_cpu_register_bank_a_module\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_register_bank_a_module:finalproject_cpu_register_bank_a\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "finalproject_cpu_register_bank_a" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 4320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_register_bank_a_module:finalproject_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_register_bank_a_module:finalproject_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "the_altsyncram" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_register_bank_a_module:finalproject_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_register_bank_a_module:finalproject_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429767749207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_register_bank_a_module:finalproject_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_register_bank_a_module:finalproject_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file finalproject_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"finalproject_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749208 ""}  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429767749208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2mg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2mg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2mg1 " "Found entity 1: altsyncram_2mg1" {  } { { "db/altsyncram_2mg1.tdf" "" { Text "D:/Documents/ECE385/ece385final/trunk/db/altsyncram_2mg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767749290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767749290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2mg1 finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_register_bank_a_module:finalproject_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_2mg1:auto_generated " "Elaborating entity \"altsyncram_2mg1\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_register_bank_a_module:finalproject_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_2mg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_cpu_register_bank_b_module finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_register_bank_b_module:finalproject_cpu_register_bank_b " "Elaborating entity \"finalproject_cpu_register_bank_b_module\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_register_bank_b_module:finalproject_cpu_register_bank_b\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "finalproject_cpu_register_bank_b" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_register_bank_b_module:finalproject_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_register_bank_b_module:finalproject_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "the_altsyncram" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_register_bank_b_module:finalproject_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_register_bank_b_module:finalproject_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429767749426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_register_bank_b_module:finalproject_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_register_bank_b_module:finalproject_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file finalproject_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"finalproject_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749428 ""}  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429767749428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3mg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3mg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3mg1 " "Found entity 1: altsyncram_3mg1" {  } { { "db/altsyncram_3mg1.tdf" "" { Text "D:/Documents/ECE385/ece385final/trunk/db/altsyncram_3mg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767749498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767749498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3mg1 finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_register_bank_b_module:finalproject_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_3mg1:auto_generated " "Elaborating entity \"altsyncram_3mg1\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_register_bank_b_module:finalproject_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_3mg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_cpu_nios2_oci finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci " "Elaborating entity \"finalproject_cpu_nios2_oci\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "the_finalproject_cpu_nios2_oci" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 4810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_cpu_nios2_oci_debug finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_debug:the_finalproject_cpu_nios2_oci_debug " "Elaborating entity \"finalproject_cpu_nios2_oci_debug\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_debug:the_finalproject_cpu_nios2_oci_debug\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "the_finalproject_cpu_nios2_oci_debug" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_debug:the_finalproject_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_debug:the_finalproject_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "the_altera_std_synchronizer" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_debug:the_finalproject_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_debug:the_finalproject_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429767749673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_debug:the_finalproject_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_debug:the_finalproject_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749674 ""}  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429767749674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_cpu_nios2_ocimem finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_ocimem:the_finalproject_cpu_nios2_ocimem " "Elaborating entity \"finalproject_cpu_nios2_ocimem\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_ocimem:the_finalproject_cpu_nios2_ocimem\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "the_finalproject_cpu_nios2_ocimem" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_cpu_ociram_sp_ram_module finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_ocimem:the_finalproject_cpu_nios2_ocimem\|finalproject_cpu_ociram_sp_ram_module:finalproject_cpu_ociram_sp_ram " "Elaborating entity \"finalproject_cpu_ociram_sp_ram_module\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_ocimem:the_finalproject_cpu_nios2_ocimem\|finalproject_cpu_ociram_sp_ram_module:finalproject_cpu_ociram_sp_ram\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "finalproject_cpu_ociram_sp_ram" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_ocimem:the_finalproject_cpu_nios2_ocimem\|finalproject_cpu_ociram_sp_ram_module:finalproject_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_ocimem:the_finalproject_cpu_nios2_ocimem\|finalproject_cpu_ociram_sp_ram_module:finalproject_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "the_altsyncram" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_ocimem:the_finalproject_cpu_nios2_ocimem\|finalproject_cpu_ociram_sp_ram_module:finalproject_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_ocimem:the_finalproject_cpu_nios2_ocimem\|finalproject_cpu_ociram_sp_ram_module:finalproject_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429767749743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_ocimem:the_finalproject_cpu_nios2_ocimem\|finalproject_cpu_ociram_sp_ram_module:finalproject_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_ocimem:the_finalproject_cpu_nios2_ocimem\|finalproject_cpu_ociram_sp_ram_module:finalproject_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file finalproject_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"finalproject_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749744 ""}  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429767749744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ls81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ls81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ls81 " "Found entity 1: altsyncram_ls81" {  } { { "db/altsyncram_ls81.tdf" "" { Text "D:/Documents/ECE385/ece385final/trunk/db/altsyncram_ls81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767749806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767749806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ls81 finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_ocimem:the_finalproject_cpu_nios2_ocimem\|finalproject_cpu_ociram_sp_ram_module:finalproject_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ls81:auto_generated " "Elaborating entity \"altsyncram_ls81\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_ocimem:the_finalproject_cpu_nios2_ocimem\|finalproject_cpu_ociram_sp_ram_module:finalproject_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ls81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_cpu_nios2_avalon_reg finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_avalon_reg:the_finalproject_cpu_nios2_avalon_reg " "Elaborating entity \"finalproject_cpu_nios2_avalon_reg\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_avalon_reg:the_finalproject_cpu_nios2_avalon_reg\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "the_finalproject_cpu_nios2_avalon_reg" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_cpu_nios2_oci_break finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_break:the_finalproject_cpu_nios2_oci_break " "Elaborating entity \"finalproject_cpu_nios2_oci_break\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_break:the_finalproject_cpu_nios2_oci_break\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "the_finalproject_cpu_nios2_oci_break" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_cpu_nios2_oci_xbrk finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_xbrk:the_finalproject_cpu_nios2_oci_xbrk " "Elaborating entity \"finalproject_cpu_nios2_oci_xbrk\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_xbrk:the_finalproject_cpu_nios2_oci_xbrk\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "the_finalproject_cpu_nios2_oci_xbrk" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_cpu_nios2_oci_dbrk finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_dbrk:the_finalproject_cpu_nios2_oci_dbrk " "Elaborating entity \"finalproject_cpu_nios2_oci_dbrk\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_dbrk:the_finalproject_cpu_nios2_oci_dbrk\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "the_finalproject_cpu_nios2_oci_dbrk" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_cpu_nios2_oci_itrace finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_itrace:the_finalproject_cpu_nios2_oci_itrace " "Elaborating entity \"finalproject_cpu_nios2_oci_itrace\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_itrace:the_finalproject_cpu_nios2_oci_itrace\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "the_finalproject_cpu_nios2_oci_itrace" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767749985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_cpu_nios2_oci_dtrace finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_dtrace:the_finalproject_cpu_nios2_oci_dtrace " "Elaborating entity \"finalproject_cpu_nios2_oci_dtrace\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_dtrace:the_finalproject_cpu_nios2_oci_dtrace\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "the_finalproject_cpu_nios2_oci_dtrace" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_cpu_nios2_oci_td_mode finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_dtrace:the_finalproject_cpu_nios2_oci_dtrace\|finalproject_cpu_nios2_oci_td_mode:finalproject_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"finalproject_cpu_nios2_oci_td_mode\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_dtrace:the_finalproject_cpu_nios2_oci_dtrace\|finalproject_cpu_nios2_oci_td_mode:finalproject_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "finalproject_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_cpu_nios2_oci_fifo finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_fifo:the_finalproject_cpu_nios2_oci_fifo " "Elaborating entity \"finalproject_cpu_nios2_oci_fifo\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_fifo:the_finalproject_cpu_nios2_oci_fifo\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "the_finalproject_cpu_nios2_oci_fifo" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_cpu_nios2_oci_compute_input_tm_cnt finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_fifo:the_finalproject_cpu_nios2_oci_fifo\|finalproject_cpu_nios2_oci_compute_input_tm_cnt:the_finalproject_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"finalproject_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_fifo:the_finalproject_cpu_nios2_oci_fifo\|finalproject_cpu_nios2_oci_compute_input_tm_cnt:the_finalproject_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "the_finalproject_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_cpu_nios2_oci_fifo_wrptr_inc finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_fifo:the_finalproject_cpu_nios2_oci_fifo\|finalproject_cpu_nios2_oci_fifo_wrptr_inc:the_finalproject_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"finalproject_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_fifo:the_finalproject_cpu_nios2_oci_fifo\|finalproject_cpu_nios2_oci_fifo_wrptr_inc:the_finalproject_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "the_finalproject_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_cpu_nios2_oci_fifo_cnt_inc finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_fifo:the_finalproject_cpu_nios2_oci_fifo\|finalproject_cpu_nios2_oci_fifo_cnt_inc:the_finalproject_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"finalproject_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_fifo:the_finalproject_cpu_nios2_oci_fifo\|finalproject_cpu_nios2_oci_fifo_cnt_inc:the_finalproject_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "the_finalproject_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_cpu_oci_test_bench finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_fifo:the_finalproject_cpu_nios2_oci_fifo\|finalproject_cpu_oci_test_bench:the_finalproject_cpu_oci_test_bench " "Elaborating entity \"finalproject_cpu_oci_test_bench\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_fifo:the_finalproject_cpu_nios2_oci_fifo\|finalproject_cpu_oci_test_bench:the_finalproject_cpu_oci_test_bench\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "the_finalproject_cpu_oci_test_bench" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750138 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "finalproject_cpu_oci_test_bench " "Entity \"finalproject_cpu_oci_test_bench\" contains only dangling pins" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "the_finalproject_cpu_oci_test_bench" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 2109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1429767750140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_cpu_nios2_oci_pib finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_pib:the_finalproject_cpu_nios2_oci_pib " "Elaborating entity \"finalproject_cpu_nios2_oci_pib\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_pib:the_finalproject_cpu_nios2_oci_pib\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "the_finalproject_cpu_nios2_oci_pib" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_cpu_nios2_oci_im finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_im:the_finalproject_cpu_nios2_oci_im " "Elaborating entity \"finalproject_cpu_nios2_oci_im\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_nios2_oci_im:the_finalproject_cpu_nios2_oci_im\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "the_finalproject_cpu_nios2_oci_im" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_cpu_jtag_debug_module_wrapper finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper " "Elaborating entity \"finalproject_cpu_jtag_debug_module_wrapper\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "the_finalproject_cpu_jtag_debug_module_wrapper" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_cpu_jtag_debug_module_tck finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper\|finalproject_cpu_jtag_debug_module_tck:the_finalproject_cpu_jtag_debug_module_tck " "Elaborating entity \"finalproject_cpu_jtag_debug_module_tck\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper\|finalproject_cpu_jtag_debug_module_tck:the_finalproject_cpu_jtag_debug_module_tck\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_wrapper.v" "the_finalproject_cpu_jtag_debug_module_tck" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_cpu_jtag_debug_module_sysclk finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper\|finalproject_cpu_jtag_debug_module_sysclk:the_finalproject_cpu_jtag_debug_module_sysclk " "Elaborating entity \"finalproject_cpu_jtag_debug_module_sysclk\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper\|finalproject_cpu_jtag_debug_module_sysclk:the_finalproject_cpu_jtag_debug_module_sysclk\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_wrapper.v" "the_finalproject_cpu_jtag_debug_module_sysclk" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:finalproject_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:finalproject_cpu_jtag_debug_module_phy\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_wrapper.v" "finalproject_cpu_jtag_debug_module_phy" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:finalproject_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:finalproject_cpu_jtag_debug_module_phy\"" {  } { { "finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429767750266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:finalproject_cpu_jtag_debug_module_phy " "Instantiated megafunction \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:finalproject_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750267 ""}  } { { "finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429767750267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:finalproject_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:finalproject_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750269 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:finalproject_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:finalproject_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:finalproject_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:finalproject_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:finalproject_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalproject:usbsys_instance\|finalproject_cpu:cpu\|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci\|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:finalproject_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_jtag_uart finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart " "Elaborating entity \"finalproject_jtag_uart\" for hierarchy \"finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\"" {  } { { "finalproject/synthesis/finalproject.v" "jtag_uart" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/finalproject.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_jtag_uart_scfifo_w finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w " "Elaborating entity \"finalproject_jtag_uart_scfifo_w\" for hierarchy \"finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w\"" {  } { { "finalproject/synthesis/submodules/finalproject_jtag_uart.v" "the_finalproject_jtag_uart_scfifo_w" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "finalproject/synthesis/submodules/finalproject_jtag_uart.v" "wfifo" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "finalproject/synthesis/submodules/finalproject_jtag_uart.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429767750434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750435 ""}  } { { "finalproject/synthesis/submodules/finalproject_jtag_uart.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429767750435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/Documents/ECE385/ece385final/trunk/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767750489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767750489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "D:/Documents/ECE385/ece385final/trunk/db/a_dpfifo_q131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767750508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767750508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/Documents/ECE385/ece385final/trunk/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Documents/ECE385/ece385final/trunk/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767750524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767750524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "D:/Documents/ECE385/ece385final/trunk/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/Documents/ECE385/ece385final/trunk/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767750586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767750586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Documents/ECE385/ece385final/trunk/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "D:/Documents/ECE385/ece385final/trunk/db/dpram_nl21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767750646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767750646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "D:/Documents/ECE385/ece385final/trunk/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "D:/Documents/ECE385/ece385final/trunk/db/altsyncram_r1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767750707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767750707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "D:/Documents/ECE385/ece385final/trunk/db/dpram_nl21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/Documents/ECE385/ece385final/trunk/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767750774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767750774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "D:/Documents/ECE385/ece385final/trunk/db/a_dpfifo_q131.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_jtag_uart_scfifo_r finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|finalproject_jtag_uart_scfifo_r:the_finalproject_jtag_uart_scfifo_r " "Elaborating entity \"finalproject_jtag_uart_scfifo_r\" for hierarchy \"finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|finalproject_jtag_uart_scfifo_r:the_finalproject_jtag_uart_scfifo_r\"" {  } { { "finalproject/synthesis/submodules/finalproject_jtag_uart.v" "the_finalproject_jtag_uart_scfifo_r" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalproject_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalproject_jtag_uart_alt_jtag_atlantic\"" {  } { { "finalproject/synthesis/submodules/finalproject_jtag_uart.v" "finalproject_jtag_uart_alt_jtag_atlantic" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalproject_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalproject_jtag_uart_alt_jtag_atlantic\"" {  } { { "finalproject/synthesis/submodules/finalproject_jtag_uart.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429767750956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalproject_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalproject_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767750957 ""}  } { { "finalproject/synthesis/submodules/finalproject_jtag_uart.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429767750957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalproject_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalproject_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767751495 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalproject_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalproject_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalproject_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalproject_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "finalproject/synthesis/submodules/finalproject_jtag_uart.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767751504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalproject_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalproject_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767751515 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalproject_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalproject_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalproject_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"finalproject:usbsys_instance\|finalproject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalproject_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "finalproject/synthesis/submodules/finalproject_jtag_uart.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767751523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_keycode finalproject:usbsys_instance\|finalproject_keycode:keycode " "Elaborating entity \"finalproject_keycode\" for hierarchy \"finalproject:usbsys_instance\|finalproject_keycode:keycode\"" {  } { { "finalproject/synthesis/finalproject.v" "keycode" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/finalproject.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767751527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_sdram finalproject:usbsys_instance\|finalproject_sdram:sdram " "Elaborating entity \"finalproject_sdram\" for hierarchy \"finalproject:usbsys_instance\|finalproject_sdram:sdram\"" {  } { { "finalproject/synthesis/finalproject.v" "sdram" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/finalproject.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767751550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_sdram_input_efifo_module finalproject:usbsys_instance\|finalproject_sdram:sdram\|finalproject_sdram_input_efifo_module:the_finalproject_sdram_input_efifo_module " "Elaborating entity \"finalproject_sdram_input_efifo_module\" for hierarchy \"finalproject:usbsys_instance\|finalproject_sdram:sdram\|finalproject_sdram_input_efifo_module:the_finalproject_sdram_input_efifo_module\"" {  } { { "finalproject/synthesis/submodules/finalproject_sdram.v" "the_finalproject_sdram_input_efifo_module" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767751665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0 finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"finalproject_mm_interconnect_0\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\"" {  } { { "finalproject/synthesis/finalproject.v" "mm_interconnect_0" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/finalproject.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767751690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767752029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767752049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767752069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767752094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clocks_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clocks_pll_slave_translator\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "clocks_pll_slave_translator" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767752130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io_s0_translator\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "clock_crossing_io_s0_translator" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767752152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "keycode_s1_translator" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767752171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 1012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767752194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767752214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767752233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767752248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "finalproject/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767752296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767752322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "clock_crossing_io_s0_agent_rsp_fifo" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 1666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767752389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 1912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767755939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 1953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_router finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router:router " "Elaborating entity \"finalproject_mm_interconnect_0_router\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router:router\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "router" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 1969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_router_default_decode finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router:router\|finalproject_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"finalproject_mm_interconnect_0_router_default_decode\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router:router\|finalproject_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_router_001 finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"finalproject_mm_interconnect_0_router_001\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router_001:router_001\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "router_001" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_router_001_default_decode finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router_001:router_001\|finalproject_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"finalproject_mm_interconnect_0_router_001_default_decode\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router_001:router_001\|finalproject_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_router_002 finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"finalproject_mm_interconnect_0_router_002\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router_002:router_002\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "router_002" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 2001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_router_002_default_decode finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router_002:router_002\|finalproject_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"finalproject_mm_interconnect_0_router_002_default_decode\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router_002:router_002\|finalproject_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_router_003 finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"finalproject_mm_interconnect_0_router_003\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router_003:router_003\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "router_003" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_router_003_default_decode finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router_003:router_003\|finalproject_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"finalproject_mm_interconnect_0_router_003_default_decode\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_router_003:router_003\|finalproject_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_cmd_demux finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"finalproject_mm_interconnect_0_cmd_demux\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "cmd_demux" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 2128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_cmd_demux_001 finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"finalproject_mm_interconnect_0_cmd_demux_001\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 2157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_cmd_mux finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"finalproject_mm_interconnect_0_cmd_mux\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "cmd_mux" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 2174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_cmd_mux_001 finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"finalproject_mm_interconnect_0_cmd_mux_001\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 2197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux_001.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_rsp_demux finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"finalproject_mm_interconnect_0_rsp_demux\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "rsp_demux" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 2294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_rsp_demux_001 finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"finalproject_mm_interconnect_0_rsp_demux_001\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 2317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_rsp_mux finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"finalproject_mm_interconnect_0_rsp_mux\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "rsp_mux" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 2444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_0_rsp_mux_001 finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"finalproject_mm_interconnect_0_rsp_mux_001\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 2473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux_001.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|finalproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "crosser" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 2507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "finalproject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_mm_interconnect_1 finalproject:usbsys_instance\|finalproject_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"finalproject_mm_interconnect_1\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_1:mm_interconnect_1\"" {  } { { "finalproject/synthesis/finalproject.v" "mm_interconnect_1" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/finalproject.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalproject:usbsys_instance\|finalproject_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_crossing_io_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_crossing_io_m0_translator\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_1.v" "clock_crossing_io_m0_translator" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_1.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject:usbsys_instance\|finalproject_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject:usbsys_instance\|finalproject_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator\"" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_1.v" "cy7c67200_if_0_hpi_translator" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_1.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_irq_mapper finalproject:usbsys_instance\|finalproject_irq_mapper:irq_mapper " "Elaborating entity \"finalproject_irq_mapper\" for hierarchy \"finalproject:usbsys_instance\|finalproject_irq_mapper:irq_mapper\"" {  } { { "finalproject/synthesis/finalproject.v" "irq_mapper" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/finalproject.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser finalproject:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"finalproject:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "finalproject/synthesis/finalproject.v" "irq_synchronizer" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/finalproject.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle finalproject:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"finalproject:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "finalproject/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"finalproject:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "finalproject/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429767756757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"finalproject:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756757 ""}  } { { "finalproject/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429767756757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer finalproject:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"finalproject:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756759 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finalproject:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u finalproject:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"finalproject:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"finalproject:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "finalproject/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalproject:usbsys_instance\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalproject:usbsys_instance\|altera_reset_controller:rst_controller\"" {  } { { "finalproject/synthesis/finalproject.v" "rst_controller" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/finalproject.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalproject:usbsys_instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalproject:usbsys_instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "finalproject/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalproject:usbsys_instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalproject:usbsys_instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "finalproject/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalproject:usbsys_instance\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalproject:usbsys_instance\|altera_reset_controller:rst_controller_001\"" {  } { { "finalproject/synthesis/finalproject.v" "rst_controller_001" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/finalproject.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_instance " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_instance\"" {  } { { "finalproject.sv" "vga_instance" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429767756802 "|FinalProject|vga_controller:vga_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429767756802 "|FinalProject|vga_controller:vga_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_instance " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_instance\"" {  } { { "finalproject.sv" "color_instance" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:ball_instance " "Elaborating entity \"ball\" for hierarchy \"ball:ball_instance\"" {  } { { "finalproject.sv" "ball_instance" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:block_instance " "Elaborating entity \"block\" for hierarchy \"block:block_instance\"" {  } { { "finalproject.sv" "block_instance" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756858 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hexdriver.sv(23) " "Verilog HDL warning at hexdriver.sv(23): extended using \"x\" or \"z\"" {  } { { "hexdriver.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/hexdriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1429767756877 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hexdriver.sv 1 1 " "Using design file hexdriver.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "hexdriver.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/hexdriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767756878 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1429767756878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "finalproject.sv" "hex_inst_0" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767756881 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1429767759373 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1429767766191 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1429767766365 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1429767766873 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1429767766898 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1429767766957 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1429767766963 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1429767766965 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1429767768489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld40590b26/alt_sld_fab.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/db/ip/sld40590b26/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767768659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767768659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_ident.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/db/ip/sld40590b26/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767768662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767768662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_presplit.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/db/ip/sld40590b26/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767768674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767768674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "D:/Documents/ECE385/ece385final/trunk/db/ip/sld40590b26/submodules/alt_sld_fab_sldfabric.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767768712 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "D:/Documents/ECE385/ece385final/trunk/db/ip/sld40590b26/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767768712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767768712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_splitter.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/db/ip/sld40590b26/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767768730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767768730 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"finalproject:usbsys_instance\|finalproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "finalproject/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1429767772702 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1429767772702 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "finalproject:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"finalproject:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 20 " "Parameter WIDTH_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 20 " "Parameter WIDTH_B set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "finalproject:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"finalproject:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429767774943 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1429767774943 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1429767774943 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color_instance\|Mult0\"" {  } { { "Color_Mapper.sv" "Mult0" { Text "D:/Documents/ECE385/ece385final/trunk/Color_Mapper.sv" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429767774945 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color_instance\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color_instance\|Mult1\"" {  } { { "Color_Mapper.sv" "Mult1" { Text "D:/Documents/ECE385/ece385final/trunk/Color_Mapper.sv" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429767774945 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1429767774945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"finalproject:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429767775005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"finalproject:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 20 " "Parameter \"WIDTH_B\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775006 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429767775006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_evc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_evc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_evc1 " "Found entity 1: altsyncram_evc1" {  } { { "db/altsyncram_evc1.tdf" "" { Text "D:/Documents/ECE385/ece385final/trunk/db/altsyncram_evc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767775055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767775055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"finalproject:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429767775113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"finalproject:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775114 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429767775114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e3d1 " "Found entity 1: altsyncram_e3d1" {  } { { "db/altsyncram_e3d1.tdf" "" { Text "D:/Documents/ECE385/ece385final/trunk/db/altsyncram_e3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767775163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767775163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\"" {  } { { "Color_Mapper.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/Color_Mapper.sv" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429767775234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"color_mapper:color_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429767775235 ""}  } { { "Color_Mapper.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/Color_Mapper.sv" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429767775235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5t " "Found entity 1: mult_p5t" {  } { { "db/mult_p5t.tdf" "" { Text "D:/Documents/ECE385/ece385final/trunk/db/mult_p5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429767775281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429767775281 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1429767776548 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "finalproject/synthesis/submodules/CY7C67200_IF.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/CY7C67200_IF.v" 43 -1 0 } } { "finalproject/synthesis/submodules/CY7C67200_IF.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/CY7C67200_IF.v" 41 -1 0 } } { "finalproject/synthesis/submodules/CY7C67200_IF.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/CY7C67200_IF.v" 42 -1 0 } } { "finalproject/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "finalproject/synthesis/submodules/finalproject_sdram.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_sdram.v" 440 -1 0 } } { "finalproject/synthesis/submodules/finalproject_sdram.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_sdram.v" 354 -1 0 } } { "finalproject/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_avalon_dc_fifo.v" 200 -1 0 } } { "finalproject/synthesis/submodules/finalproject_jtag_uart.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_jtag_uart.v" 348 -1 0 } } { "finalproject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "finalproject/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "finalproject/synthesis/submodules/finalproject_sdram.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_sdram.v" 304 -1 0 } } { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 3205 -1 0 } } { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 4173 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 3781 -1 0 } } { "finalproject/synthesis/submodules/finalproject_jtag_uart.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_jtag_uart.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 611 -1 0 } } { "finalproject/synthesis/submodules/finalproject_clocks.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_clocks.v" 249 -1 0 } } { "finalproject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1429767776752 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1429767776753 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Blue\[2\] VCC " "Pin \"Blue\[2\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|Blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Blue\[6\] VCC " "Pin \"Blue\[6\]\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|Blue[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "finalproject.sv" "" { Text "D:/Documents/ECE385/ece385final/trunk/finalproject.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429767779965 "|FinalProject|sdram_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1429767779965 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429767780535 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "424 " "424 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1429767784323 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 370 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1429767784652 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1429767784653 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429767784909 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/ECE385/ece385final/trunk/output_files/FinalProject.map.smsg " "Generated suppressed messages file D:/Documents/ECE385/ece385final/trunk/output_files/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1429767786097 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1429767787644 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429767787644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4591 " "Implemented 4591 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1429767788368 ""} { "Info" "ICUT_CUT_TM_OPINS" "144 " "Implemented 144 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1429767788368 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1429767788368 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4239 " "Implemented 4239 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1429767788368 ""} { "Info" "ICUT_CUT_TM_RAMS" "148 " "Implemented 148 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1429767788368 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1429767788368 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1429767788368 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1429767788368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "823 " "Peak virtual memory: 823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429767788513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 23 00:43:08 2015 " "Processing ended: Thu Apr 23 00:43:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429767788513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429767788513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429767788513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429767788513 ""}
