; BTOR description generated by Yosys 0.32 (git sha1 fbab08acf14, gcc 12.3.0 -fPIC -Os) for module half_adder.
1 sort bitvec 1
2 input 1 i_bit1 ; half-adder.v:10.10-10.16
3 input 1 i_bit2 ; half-adder.v:11.10-11.16
4 and 1 3 2
5 output 4 o_carry ; half-adder.v:13.10-13.17
6 xor 1 3 2
7 output 6 o_sum ; half-adder.v:12.10-12.15
; end of yosys output
