$date
  Mon Oct 24 13:00:49 2016
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 16 ! a[15:0] $end
$var reg 16 " din[15:0] $end
$var reg 16 # dout[15:0] $end
$var reg 1 $ memwr $end
$var reg 1 % clk $end
$var reg 1 & finished $end
$scope module dut $end
$var reg 16 ' a[15:0] $end
$var reg 16 ( din[15:0] $end
$var reg 16 ) dout[15:0] $end
$var reg 1 * memwr $end
$var reg 1 + clk $end
$comment ram is not handled $end
$upscope $end
$enddefinitions $end
#0
b0000000010100011 !
b0100010001110001 "
bUUUUUUUUUUUUUUUU #
1$
0%
0&
b0000000010100011 '
b0100010001110001 (
bUUUUUUUUUUUUUUUU )
1*
0+
#10000000
b1000000010100011 !
b1100010001110001 "
b0000000000000000 #
1%
b1000000010100011 '
b1100010001110001 (
b0000000000000000 )
1+
#20000000
0%
0+
#30000000
b0000000000000000 !
0$
1%
b0000000000000000 '
0*
1+
#40000000
0%
0+
#50000000
b0011000000001010 #
1%
b0011000000001010 )
1+
#60000000
b1000000010100011 !
b1101010001110001 "
0%
b1000000010100011 '
b1101010001110001 (
0+
#70000000
b1100010001110001 #
1%
b1100010001110001 )
1+
#80000000
0%
1&
0+
