// Seed: 2243116783
module module_0 (
    input wire id_0,
    input wire id_1,
    input supply1 id_2,
    output tri0 id_3,
    output tri1 id_4
);
  parameter id_6 = 1 == (1);
  assign id_3 = (1);
  assign id_4 = id_0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input tri id_2,
    output tri1 id_3,
    input wand id_4,
    input supply0 id_5,
    output tri id_6,
    input tri1 id_7,
    input tri id_8,
    output supply0 id_9
);
  always @(posedge -1) begin : LABEL_0
    $signed(73);
    ;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_9,
      id_9
  );
  assign id_9 = 'd0 == id_1;
  logic id_11;
endmodule
