// Seed: 249219641
module module_0;
  always begin
    id_1 <= 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = id_3;
  final id_5 <= 1'b0;
  reg id_6;
  id_7 :
  assert property (@(posedge 1'b0) id_3) @(negedge 1 or id_6) id_7 <= id_6;
  module_0();
  assign id_2 = 1;
endmodule
