#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Jun 19 15:07:30 2019
# Process ID: 28037
# Current directory: /mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA
# Command line: vivado
# Log file: /mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/vivado.log
# Journal file: /mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/mnt/tmp_bck/2017_06/D/00_work/00_project/00_IP'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/mnt/tmp_bck/2017_06/D/00_work/00_project/00_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 6087.133 ; gain = 270.676 ; free physical = 48220 ; free virtual = 226848
update_compile_order -fileset sources_1
launch_simulation -simset tb_MemN2N
INFO: [USF-XSim-27] Simulation object is 'tb_MemN2N'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_memory_network' in fileset 'tb_MemN2N'...
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q11_20_24.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q7_24_27.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q7_24_10.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_20.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q7_24_00.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q11_20_12.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_12.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q11_20_02.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q11_20_05.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q7_24_18.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q11_20_22.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q11_20_09.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q11_20_00.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q11_20_30.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_02.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q7_24_00.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q11_20_13.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q11_20_17.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q11_20_28.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q7_24_06.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q7_24_21.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q7_24_26.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_06.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q11_20_18.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q7_24_25.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q11_20_05.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q11_20_01.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_29.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q11_20_16.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q11_20_06.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q11_20_27.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q7_24_09.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q7_24_24.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q11_20_23.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q7_24_15.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q7_24_01.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q7_24_19.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q11_20_02.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q11_20_27.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_17.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q11_20_06.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q7_24_22.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q7_24_15.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q7_24_05.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q11_20_12.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q11_20_02.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_18.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_24.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q7_24_30.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q7_24_22.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q11_20_28.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q7_24_16.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q11_20_17.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q7_24_13.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q7_24_09.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q11_20_12.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q11_20_17.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q7_24_11.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q11_20_30.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q11_20_27.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q11_20_23.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q11_20_13.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q7_24_04.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q7_24_05.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_07.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q11_20_23.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q7_24_21.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q11_20_01.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q11_20_17.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_30.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q7_24_11.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q11_20_23.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q7_24_28.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q11_20_06.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_13.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q7_24_02.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q11_20_06.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q11_20_08.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q11_20_13.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q7_24_17.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q7_24_25.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q11_20_01.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q11_20_21.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q7_24_09.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q11_20_12.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q7_24_28.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q7_24_26.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q11_20_20.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q11_20_05.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q7_24_18.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q11_20_28.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q11_20_16.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_03.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_11.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q7_24_01.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q11_20_15.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q11_20_07.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q7_24_00.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q7_24_12.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q11_20_04.mem'
INFO: [Common 17-14] Message 'USF-XSim 25' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_MemN2N'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav'
xvlog -m64 --relax -prj tb_memory_network_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/fixed_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/fixed_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/mult_accumulator_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_accumulator_fixed
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/exp_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp_fixed
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/emb_bwd_grad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emb_bwd_grad
INFO: [VRFC 10-2458] undeclared symbol rst_n_counter_word_q, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/emb_bwd_grad.v:195]
INFO: [VRFC 10-2458] undeclared symbol en_counter_word_q, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/emb_bwd_grad.v:200]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/fully_connected.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fully_connected
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/weighted_sum_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weighted_sum_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/w_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_emb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_network_emb
INFO: [VRFC 10-2458] undeclared symbol _done_init_w, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_emb.v:318]
INFO: [VRFC 10-2458] undeclared symbol done_addr_w_in, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_emb.v:1128]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_bwd_path_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_network_bwd_path_controller
WARNING: [VRFC 10-756] identifier _rst_n_b_counter is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_bwd_path_controller.v:133]
WARNING: [VRFC 10-756] identifier en_b_counter is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_bwd_path_controller.v:134]
WARNING: [VRFC 10-756] identifier count_b_counter is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_bwd_path_controller.v:216]
WARNING: [VRFC 10-756] identifier en_b_counter is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_bwd_path_controller.v:228]
WARNING: [VRFC 10-756] identifier _rst_n_b_counter is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_bwd_path_controller.v:253]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/attention_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_memory
INFO: [VRFC 10-2458] undeclared symbol underflow_acdu_exp, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/attention_memory.v:2068]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/cross_entropy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cross_entropy
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/fully_connected_w_soft_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fully_connected_w_soft_max
INFO: [VRFC 10-2458] undeclared symbol div_din_ready, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/fully_connected_w_soft_max.v:2316]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_fwd_path_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_network_fwd_path_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_network
INFO: [VRFC 10-2458] undeclared symbol _en, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v:644]
INFO: [VRFC 10-2458] undeclared symbol rst_n_addr_mem, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v:666]
INFO: [VRFC 10-2458] undeclared symbol _done_bwd_path_emb_a, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v:2075]
INFO: [VRFC 10-2458] undeclared symbol _done_bwd_path_emb_c, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v:2118]
WARNING: [VRFC 10-756] identifier done_bwd_path_emb_a is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v:378]
WARNING: [VRFC 10-756] identifier done_bwd_path_emb_a is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v:381]
WARNING: [VRFC 10-756] identifier done_bwd_path_w_up_emb_a is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v:384]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/io_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/w_init_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_init_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/fifo_io_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_io_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_network_controller
INFO: [VRFC 10-2458] undeclared symbol done_count_rst_n_memn2n, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_controller.v:389]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/imports/new/global_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2458] undeclared symbol done_count_rst_n_memn2n, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/imports/new/global_controller.v:293]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1321]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1322]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_axis, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1561]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1562]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wach, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2088]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wdch, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2307]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2308]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wrch, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2474]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2475]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rach, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2854]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2855]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rdch, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3088]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:7752]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ip/fifo_host_to_fpga_8x512/sim/fifo_host_to_fpga_8x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_host_to_fpga_8x512
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ip/fifo_host_to_fpga_16x1024/sim/fifo_host_to_fpga_16x1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_host_to_fpga_16x1024
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ip/fifo_fpga_to_host_16x1024/sim/fifo_fpga_to_host_16x1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_fpga_to_host_16x1024
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_network_top
INFO: [VRFC 10-2458] undeclared symbol done_memn2n, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_top.v:302]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_memory_network
WARNING: [VRFC 10-607] empty loop variable assignment statement violates IEEE 1800 syntax [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v:1183]
WARNING: [VRFC 10-607] empty loop variable assignment statement violates IEEE 1800 syntax [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v:1235]
WARNING: [VRFC 10-607] empty loop variable assignment statement violates IEEE 1800 syntax [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v:1286]
WARNING: [VRFC 10-607] empty loop variable assignment statement violates IEEE 1800 syntax [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v:1341]
WARNING: [VRFC 10-607] empty loop variable assignment statement violates IEEE 1800 syntax [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v:1394]
WARNING: [VRFC 10-756] identifier ind_emb_a is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v:454]
WARNING: [VRFC 10-756] identifier ind_emb_a is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v:465]
WARNING: [VRFC 10-756] identifier ind_emb_a is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v:474]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj tb_memory_network_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/xbip_utils_v3_0_6/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_6
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/axi_utils_v2_0_2/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_2
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_2/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_2/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/xbip_bram18k_v3_0_2/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/xbip_bram18k_v3_0_2/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/mult_gen_v12_0_11/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_11
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_11_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/mult_gen_v12_0_11/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0_11
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_11
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/floating_point_v7_0_12/hdl/floating_point_v7_0_vh_rfs.vhd" into library floating_point_v7_0_12
INFO: [VRFC 10-307] analyzing entity fdgS
INFO: [VRFC 10-307] analyzing entity fdgW
INFO: [VRFC 10-307] analyzing entity lutV
INFO: [VRFC 10-307] analyzing entity lutS
INFO: [VRFC 10-307] analyzing entity lutN
INFO: [VRFC 10-307] analyzing entity lutNMuxS
INFO: [VRFC 10-307] analyzing entity srl16eS
INFO: [VRFC 10-307] analyzing entity delayS
INFO: [VRFC 10-307] analyzing entity andW
INFO: [VRFC 10-307] analyzing entity orW
INFO: [VRFC 10-307] analyzing entity srl16ew
INFO: [VRFC 10-307] analyzing entity delayW
INFO: [VRFC 10-307] analyzing entity compW
INFO: [VRFC 10-307] analyzing entity addSubW
INFO: [VRFC 10-307] analyzing entity equalW
INFO: [VRFC 10-307] analyzing entity addW
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity cntrlgen
INFO: [VRFC 10-307] analyzing entity cntrlgen2
INFO: [VRFC 10-307] analyzing entity ppGenR8
INFO: [VRFC 10-307] analyzing entity ppGenR8Msb2
INFO: [VRFC 10-307] analyzing entity addSubShGW
INFO: [VRFC 10-307] analyzing entity addSubShFW
INFO: [VRFC 10-307] analyzing entity vmRoundW
INFO: [VRFC 10-307] analyzing entity vmsMultCore
INFO: [VRFC 10-307] analyzing entity wideEmbedMult4
INFO: [VRFC 10-307] analyzing entity wideEmbedMult16
INFO: [VRFC 10-307] analyzing entity wideEmbedMult
INFO: [VRFC 10-307] analyzing entity dsp48MultALine
INFO: [VRFC 10-307] analyzing entity dsp48Mult
INFO: [VRFC 10-307] analyzing entity xMult
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity delay_s
INFO: [VRFC 10-307] analyzing entity mux_bus2
INFO: [VRFC 10-307] analyzing entity twos_comp
INFO: [VRFC 10-307] analyzing entity carry_chain
INFO: [VRFC 10-307] analyzing entity mux4
INFO: [VRFC 10-307] analyzing entity compare_gt
INFO: [VRFC 10-307] analyzing entity compare_eq_im
INFO: [VRFC 10-307] analyzing entity compare_ne_im
INFO: [VRFC 10-307] analyzing entity compare_eq
INFO: [VRFC 10-307] analyzing entity compare
INFO: [VRFC 10-307] analyzing entity special_detect
INFO: [VRFC 10-307] analyzing entity norm_zero_det
INFO: [VRFC 10-307] analyzing entity zero_det_sel
INFO: [VRFC 10-307] analyzing entity shift_msb_first
INFO: [VRFC 10-307] analyzing entity flt_dec_op
INFO: [VRFC 10-307] analyzing entity flt_dec_op_lat
INFO: [VRFC 10-307] analyzing entity lead_zero_encode
INFO: [VRFC 10-307] analyzing entity lead_zero_encode_shift
INFO: [VRFC 10-307] analyzing entity dsp48e1_wrapper
INFO: [VRFC 10-307] analyzing entity dsp48e2_wrapper
INFO: [VRFC 10-307] analyzing entity addsub_logic
INFO: [VRFC 10-307] analyzing entity addsub_dsp
INFO: [VRFC 10-307] analyzing entity addsub
INFO: [VRFC 10-307] analyzing entity flt_round_bit
INFO: [VRFC 10-307] analyzing entity renorm_and_round_logic
INFO: [VRFC 10-307] analyzing entity norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity norm_and_round_logic
INFO: [VRFC 10-307] analyzing entity alignment
INFO: [VRFC 10-307] analyzing entity normalize
INFO: [VRFC 10-307] analyzing entity align_add_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity align_add
INFO: [VRFC 10-307] analyzing entity multadd
INFO: [VRFC 10-307] analyzing entity compare_ge
INFO: [VRFC 10-307] analyzing entity fix_to_flt_conv_exp
INFO: [VRFC 10-307] analyzing entity fix_to_flt_conv
INFO: [VRFC 10-307] analyzing entity flt_to_fix_conv
INFO: [VRFC 10-307] analyzing entity flt_to_flt_conv_exp
INFO: [VRFC 10-307] analyzing entity flt_to_flt_conv
INFO: [VRFC 10-307] analyzing entity fp_cmp
INFO: [VRFC 10-307] analyzing entity flt_sqrt_mant_addsub
INFO: [VRFC 10-307] analyzing entity flt_sqrt_mant
INFO: [VRFC 10-307] analyzing entity flt_sqrt_exp
INFO: [VRFC 10-307] analyzing entity flt_sqrt
INFO: [VRFC 10-307] analyzing entity flt_div_mant_addsub
INFO: [VRFC 10-307] analyzing entity flt_div_mant
INFO: [VRFC 10-307] analyzing entity flt_div_exp
INFO: [VRFC 10-307] analyzing entity flt_div
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_lat_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e2_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_qq
INFO: [VRFC 10-307] analyzing entity fix_mult_xx
INFO: [VRFC 10-307] analyzing entity fix_mult
INFO: [VRFC 10-307] analyzing entity flt_round_dsp_opt_full
INFO: [VRFC 10-307] analyzing entity flt_round_dsp_opt_part
INFO: [VRFC 10-307] analyzing entity flt_mult_round
INFO: [VRFC 10-307] analyzing entity flt_mult_exp
INFO: [VRFC 10-307] analyzing entity flt_mult
INFO: [VRFC 10-307] analyzing entity flt_add_exp
INFO: [VRFC 10-307] analyzing entity flt_add_logic
INFO: [VRFC 10-307] analyzing entity flt_add_dsp
INFO: [VRFC 10-307] analyzing entity flt_add_lat_align_add
INFO: [VRFC 10-307] analyzing entity flt_add_lat_norm
INFO: [VRFC 10-307] analyzing entity flt_add_lat_exp
INFO: [VRFC 10-307] analyzing entity flt_add_lat
INFO: [VRFC 10-307] analyzing entity flt_add
INFO: [VRFC 10-307] analyzing entity flt_recip_approx
INFO: [VRFC 10-307] analyzing entity flt_recip_nr
INFO: [VRFC 10-307] analyzing entity flt_recip_reduction_calc
INFO: [VRFC 10-307] analyzing entity flt_recip_eval
INFO: [VRFC 10-307] analyzing entity flt_recip_postprocess
INFO: [VRFC 10-307] analyzing entity flt_recip_specialcase
INFO: [VRFC 10-307] analyzing entity flt_recip_recomb
INFO: [VRFC 10-307] analyzing entity flt_recipsqrt_dp_m_calc
INFO: [VRFC 10-307] analyzing entity flt_recip
INFO: [VRFC 10-307] analyzing entity flt_log_addsub
INFO: [VRFC 10-307] analyzing entity flt_log_addsub_taylor_fabric
INFO: [VRFC 10-307] analyzing entity flt_log_addsub_taylor_combiner_fabric
INFO: [VRFC 10-307] analyzing entity flt_log_single_one_detect
INFO: [VRFC 10-307] analyzing entity flt_log_inproc
INFO: [VRFC 10-307] analyzing entity flt_log_exp
INFO: [VRFC 10-307] analyzing entity flt_log_L_block_memory
INFO: [VRFC 10-307] analyzing entity flt_pt_log_L_block
INFO: [VRFC 10-307] analyzing entity flt_log_rr_mul_iter
INFO: [VRFC 10-307] analyzing entity flt_log_rr_mul
INFO: [VRFC 10-307] analyzing entity flt_log_rr
INFO: [VRFC 10-307] analyzing entity flt_log_taylor
INFO: [VRFC 10-307] analyzing entity flt_log_shift_msb_first
INFO: [VRFC 10-307] analyzing entity flt_log_lead_zero_encode
INFO: [VRFC 10-307] analyzing entity flt_log_normalize
INFO: [VRFC 10-307] analyzing entity flt_log_norm
INFO: [VRFC 10-307] analyzing entity flt_log_rnd
INFO: [VRFC 10-307] analyzing entity flt_log_specialcase
INFO: [VRFC 10-307] analyzing entity flt_log_recomb
INFO: [VRFC 10-307] analyzing entity flt_log
INFO: [VRFC 10-307] analyzing entity flt_exp_specialcase
INFO: [VRFC 10-307] analyzing entity flt_exp_recomb
INFO: [VRFC 10-307] analyzing entity flt_exp_ccm
INFO: [VRFC 10-307] analyzing entity flt_exp_e2A
INFO: [VRFC 10-307] analyzing entity flt_exp_dp_poly
INFO: [VRFC 10-307] analyzing entity flt_exp_e2zmzm1
INFO: [VRFC 10-307] analyzing entity flt_exp
INFO: [VRFC 10-307] analyzing entity flt_fma_specialcase
INFO: [VRFC 10-307] analyzing entity flt_fma_round_bit
INFO: [VRFC 10-307] analyzing entity flt_fma_renorm_and_round_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_special_detect
INFO: [VRFC 10-307] analyzing entity flt_fma_add_exp
INFO: [VRFC 10-307] analyzing entity flt_fma_alignment
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub_dsp1
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub_dsp2
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub
INFO: [VRFC 10-307] analyzing entity flt_fma_align_add
INFO: [VRFC 10-307] analyzing entity flt_fma_norm_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_add_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_add
INFO: [VRFC 10-307] analyzing entity flt_fma_mul
INFO: [VRFC 10-307] analyzing entity flt_fma
INFO: [VRFC 10-307] analyzing entity flt_accum_flt_to_fix
INFO: [VRFC 10-307] analyzing entity flt_accum_bit_encode
INFO: [VRFC 10-307] analyzing entity flt_accum
INFO: [VRFC 10-307] analyzing entity floating_point_v7_0_12_viv
INFO: [VRFC 10-307] analyzing entity floating_point_v7_0_12
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/xbip_dsp48_mult_v3_0_2/hdl/xbip_dsp48_mult_v3_0_vh_rfs.vhd" into library xbip_dsp48_mult_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_mult_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_mult_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_mult_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/xbip_dsp48_mult_v3_0_2/hdl/xbip_dsp48_mult_v3_0.vhd" into library xbip_dsp48_mult_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_mult_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0_2/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" into library xbip_dsp48_multadd_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0_2/hdl/xbip_dsp48_multadd_v3_0.vhd" into library xbip_dsp48_multadd_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/div_gen_v5_1_10/hdl/div_gen_v5_1_vh_rfs.vhd" into library div_gen_v5_1_10
INFO: [VRFC 10-307] analyzing entity c_addsub_lut6
INFO: [VRFC 10-307] analyzing entity c_addsub_viv
INFO: [VRFC 10-307] analyzing entity c_twos_comp_viv
INFO: [VRFC 10-307] analyzing entity cmp2s_v
INFO: [VRFC 10-307] analyzing entity addsubreg_v
INFO: [VRFC 10-307] analyzing entity dividervdc_v
INFO: [VRFC 10-307] analyzing entity div_lutmult
INFO: [VRFC 10-307] analyzing entity bip_sdivider_synth
INFO: [VRFC 10-307] analyzing entity fixed_to_float
INFO: [VRFC 10-307] analyzing entity flow_ctrl
INFO: [VRFC 10-307] analyzing entity estimator
INFO: [VRFC 10-307] analyzing entity prescaler
INFO: [VRFC 10-307] analyzing entity prenormalizer
INFO: [VRFC 10-307] analyzing entity iterative_unit
INFO: [VRFC 10-307] analyzing entity quot_addsub
INFO: [VRFC 10-307] analyzing entity quotient_collector
INFO: [VRFC 10-307] analyzing entity hrdiv_viv
INFO: [VRFC 10-307] analyzing entity div_gen_synth
INFO: [VRFC 10-307] analyzing entity div_gen_v5_1_10_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/div_gen_v5_1_10/hdl/div_gen_v5_1.vhd" into library div_gen_v5_1_10
INFO: [VRFC 10-307] analyzing entity div_gen_v5_1_10
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ip/div_32/sim/div_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_32
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.vhd" into library fifo_generator_v13_1_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_synth
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto ef8ca3a0619d46688a0bc83ca3dc6d1e --debug typical --relax --mt 8 -L xil_defaultlib -L xpm -L xbip_utils_v3_0_6 -L axi_utils_v2_0_2 -L xbip_pipe_v3_0_2 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_2 -L xbip_bram18k_v3_0_2 -L mult_gen_v12_0_11 -L floating_point_v7_0_12 -L xbip_dsp48_mult_v3_0_2 -L xbip_dsp48_multadd_v3_0_2 -L div_gen_v5_1_10 -L fifo_generator_v13_1_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_memory_network_behav xil_defaultlib.tb_memory_network xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port idx_task [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v:2352]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port count [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/w_init_controller.v:260]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_1_1.fifo_generator_v13_1_1_pkg
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_6.xbip_utils_v3_0_6_pkg
Compiling package div_gen_v5_1_10.div_gen_v5_1_10_viv_comp
Compiling package xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv_comp
Compiling package axi_utils_v2_0_2.axi_utils_v2_0_2_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_2.global_util_pkg
Compiling package axi_utils_v2_0_2.axi_utils_comps
Compiling package xbip_bram18k_v3_0_2.xbip_bram18k_v3_0_2_pkg
Compiling package div_gen_v5_1_10.div_gen_pkg
Compiling package mult_gen_v12_0_11.mult_gen_v12_0_11_pkg
Compiling package ieee.std_logic_signed
Compiling package mult_gen_v12_0_11.mult_gen_v12_0_11_viv_comp
Compiling package floating_point_v7_0_12.floating_point_v7_0_12_viv_comp
Compiling package floating_point_v7_0_12.floating_point_v7_0_12_consts
Compiling package floating_point_v7_0_12.floating_point_v7_0_12_exp_table...
Compiling package floating_point_v7_0_12.floating_point_v7_0_12_pkg
Compiling package floating_point_v7_0_12.flt_utils
Compiling package floating_point_v7_0_12.vt2mutils
Compiling package floating_point_v7_0_12.vt2mcomps
Compiling package xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_v3_0_2_viv_co...
Compiling package xbip_bram18k_v3_0_2.xbip_bram18k_hdl_pkg
Compiling package ieee.std_logic_textio
Compiling package xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_v3_0_2_pkg
Compiling package mult_gen_v12_0_11.dsp_pkg
Compiling package xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_v3_0_2_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_v3_0_2_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling architecture fifo18e2_v of entity unisim.FIFO18E2 [\FIFO18E2(prog_empty_thresh=5,pr...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_prim [\builtin_prim(c_din_width=8,c_do...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.input_blk [\input_blk(c_common_clock=0,c_rd...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.output_blk [\output_blk(c_has_valid=1,c_byte...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_v13_1_1_builtin [\fifo_generator_v13_1_1_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_v13_1_1_synth [\fifo_generator_v13_1_1_synth(c_...]
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_DATA_CO...
Compiling module xil_defaultlib.fifo_host_to_fpga_8x512
Compiling architecture fifo18e2_v of entity unisim.FIFO18E2 [\FIFO18E2(prog_empty_thresh=5,pr...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_prim [\builtin_prim(c_din_width=16,c_d...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.output_blk [\output_blk(c_dout_width=16,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_v13_1_1_builtin [\fifo_generator_v13_1_1_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_v13_1_1_synth [\fifo_generator_v13_1_1_synth(c_...]
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_DATA_CO...
Compiling module xil_defaultlib.fifo_host_to_fpga_16x1024
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_prim [\builtin_prim(c_din_width=16,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_prim [\builtin_prim(c_din_width=16,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_prim [\builtin_prim(c_din_width=16,c_d...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_v13_1_1_builtin [\fifo_generator_v13_1_1_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_v13_1_1_synth [\fifo_generator_v13_1_1_synth(c_...]
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_DATA_CO...
Compiling module xil_defaultlib.fifo_fpga_to_host_16x1024
Compiling module xil_defaultlib.counter(BW=9,COUNT_VALUE=128)
Compiling module xil_defaultlib.memory_network_controller
Compiling module xil_defaultlib.io_top
Compiling module xil_defaultlib.fifo_io_controller
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.fixed_adder
Compiling module xil_defaultlib.counter(BW=8,COUNT_VALUE=255)
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8)
Compiling module xil_defaultlib.memory_network_emb(INIT_FILE="w_...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.memory_network_emb(INIT_FILE="w_...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.memory_network_emb(INIT_FILE="w_...
Compiling module xil_defaultlib.counter(BW=5,COUNT_VALUE=32)
Compiling module xil_defaultlib.counter(BW=7,COUNT_VALUE=64)
Compiling module xil_defaultlib.ram_sync(BW_DATA=12,BW_ADDR=5)
Compiling module xil_defaultlib.emb_bwd_grad_default
Compiling module xil_defaultlib.fixed_mult(WL=32,IWL=7)
Compiling module xil_defaultlib.fixed_adder(WL=32,IWL=7)
Compiling module xil_defaultlib.mult_accumulator_fixed(BW_DATA=3...
Compiling module xil_defaultlib.fixed_mult(WL=32,IWL=12)
Compiling module xil_defaultlib.fixed_adder(WL=32,IWL=12)
Compiling module xil_defaultlib.exp_fixed(BW_WL=32,BW_IWL=12)
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_0_12.mux4 [\mux4(c_xdevicefamily="virtexu",...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=2,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_12.mux4 [\mux4(c_xdevicefamily="virtexu",...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_12.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_0_12.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=16,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_0_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_0_12.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_12.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_0_12.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_0_12.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture struct of entity floating_point_v7_0_12.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=40,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_0_12.floating_point_v7_0_12_viv [\floating_point_v7_0_12_viv(c_xd...]
Compiling architecture synth of entity div_gen_v5_1_10.fixed_to_float [\fixed_to_float(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity div_gen_v5_1_10.prenormalizer [\prenormalizer(c_xdevicefamily="...]
Compiling architecture synth of entity div_gen_v5_1_10.flow_ctrl [\flow_ctrl(c_xdevicefamily="virt...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="101010101010...]
Compiling architecture ramb16_v of entity unisim.RAMB16 [\RAMB16(init_00="110000111101001...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_bram18k_v3_0_2.xbip_bram18k_synth [\xbip_bram18k_synth(c_xdevicefam...]
Compiling architecture synth of entity xbip_bram18k_v3_0_2.xbip_bram18k_v3_0_2_viv [\xbip_bram18k_v3_0_2_viv(c_xdevi...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_v3_0_2_viv [\xbip_dsp48_multadd_v3_0_2_viv(c...]
Compiling architecture synth of entity div_gen_v5_1_10.estimator [\estimator(c_xdevicefamily="virt...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.op_resize [\op_resize(ai_width=33,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.mult_gen_v12_0_11_viv [\mult_gen_v12_0_11_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_v3_0_2_viv [\xbip_dsp48_addsub_v3_0_2_viv(c_...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_v3_0_2_viv [\xbip_dsp48_multadd_v3_0_2_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity div_gen_v5_1_10.iterative_unit [\iterative_unit(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_v3_0_2_viv [\xbip_dsp48_addsub_v3_0_2_viv(c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_v3_0_2_viv [\xbip_dsp48_addsub_v3_0_2_viv(c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity div_gen_v5_1_10.quot_addsub [\quot_addsub(c_xdevicefamily="vi...]
Compiling architecture synth of entity div_gen_v5_1_10.quotient_collector [\quotient_collector(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_10.hrdiv_viv [\hrdiv_viv(c_xdevicefamily="virt...]
Compiling architecture synth of entity div_gen_v5_1_10.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_10.div_gen_v5_1_10_viv [\div_gen_v5_1_10_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_10.div_gen_v5_1_10 [\div_gen_v5_1_10(c_xdevicefamily...]
Compiling architecture div_32_arch of entity xil_defaultlib.div_32 [div_32_default]
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=6)
Compiling module xil_defaultlib.attention_memory_default
Compiling module xil_defaultlib.counter(BW=6,COUNT_VALUE=63)
Compiling module xil_defaultlib.mult_accumulator_fixed_default
Compiling module xil_defaultlib.weighted_sum_memory_default
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.fully_connected_w_soft_max_defau...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5)
Compiling module xil_defaultlib.counter(BW=5,COUNT_VALUE=31)
Compiling module xil_defaultlib.fully_connected_default
Compiling module xil_defaultlib.cross_entropy_default
Compiling module xil_defaultlib.memory_network_fwd_path_controll...
Compiling module xil_defaultlib.counter(BW=2,COUNT_VALUE=4)
Compiling module xil_defaultlib.memory_network_bwd_path_controll...
Compiling module xil_defaultlib.counter(BW=2,COUNT_VALUE=2)
Compiling module xil_defaultlib.w_init
Compiling module xil_defaultlib.counter(BW=16,COUNT_VALUE=16384)
Compiling module xil_defaultlib.memory_network_default
Compiling module xil_defaultlib.counter(BW=1,COUNT_VALUE=1)
Compiling module xil_defaultlib.counter(BW=6,COUNT_VALUE=32)
Compiling module xil_defaultlib.w_init_controller_default
Compiling module xil_defaultlib.memory_network_top
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.tb_memory_network
WARNING: [XSIM 43-3373] "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v" Line 314. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v" Line 325. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v" Line 336. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v" Line 347. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v" Line 358. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_memory_network_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/xsim.dir/tb_memory_network_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 19 15:08:29 2019...
run_program: Time (s): cpu = 00:01:16 ; elapsed = 00:00:26 . Memory (MB): peak = 6094.137 ; gain = 0.000 ; free physical = 48208 ; free virtual = 226828
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_memory_network_behav -key {Behavioral:tb_MemN2N:Functional:tb_memory_network} -tclbatch {tb_memory_network.tcl} -view {/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/MemN2N/tb_MemN2N_behav_reduced_new.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config /mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/MemN2N/tb_MemN2N_behav_reduced_new.wcfg
WARNING: Simulation object /tb_memory_network/memory_network_top_module/memory_network_i/debug_grad_out_fc_w_sm was not found in the design.
WARNING: Simulation object /tb_memory_network/memory_network_top_module/memory_network_i/debug_gout_vec_attention_mem was not found in the design.
WARNING: Simulation object /tb_memory_network/memory_network_top_module/memory_network_i/debug_grad_in_emb_q was not found in the design.
source tb_memory_network.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file w_emb_a_init_q7_24_00.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_01.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_02.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_03.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_04.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_05.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_06.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_07.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_08.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_09.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_10.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_11.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_12.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_13.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_14.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_15.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_16.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_17.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_18.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_19.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_20.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_21.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_22.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_23.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_24.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_25.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_26.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_27.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_28.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_29.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_30.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_00.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_01.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_02.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_03.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_04.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_05.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_06.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_07.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_08.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_09.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_10.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_11.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_12.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_13.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_14.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_15.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_16.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_17.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_18.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_19.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_20.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_21.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_22.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_23.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_24.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_25.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_26.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_27.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_28.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_29.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_30.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_00.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_01.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_02.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_03.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_04.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_05.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_06.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_07.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_08.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_09.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_10.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_11.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_12.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_13.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_14.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_15.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_16.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_17.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_18.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_19.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_20.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_21.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_22.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_23.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_24.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_25.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_26.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_27.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_28.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_29.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_30.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_00.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_01.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_02.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_03.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_04.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_05.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_06.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_07.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_08.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_09.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_10.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_11.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_12.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_13.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_14.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_15.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_16.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_17.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_18.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_19.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_20.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_21.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_22.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_23.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_24.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_25.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_26.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_27.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_28.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_29.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_30.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_00.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_01.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_02.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_03.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_04.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_05.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_06.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_07.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_08.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_09.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_10.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_11.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_12.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_13.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_14.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_15.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_16.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_17.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_18.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_19.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_20.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_21.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_22.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_23.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_24.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_25.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_26.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_27.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_28.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_29.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_30.mem
WARNING: Insufficient data from the input file for $fread
WARNING: Insufficient data from the input file for $fread
WARNING: Insufficient data from the input file for $fread
WARNING: Insufficient data from the input file for $fread
WARNING: Insufficient data from the input file for $fread
START TB MEMN2N
Note: Actual FIFO Depth = 8199
Time: 0 ps  Iteration: 0
Note:  DEPTH = 2048 WIDTH = 18 C_RD_PRIM_WIDTH = 18 C_RD_PRIM_DEPTH = 2048 DEEP = 4 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 1025
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 18 C_RD_PRIM_WIDTH = 18 C_RD_PRIM_DEPTH = 1024 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_memory_network_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:33 ; elapsed = 00:00:37 . Memory (MB): peak = 6171.023 ; gain = 81.891 ; free physical = 48132 ; free virtual = 226756
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 6374.230 ; gain = 203.207 ; free physical = 48018 ; free virtual = 226655
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 19 16:39:47 2019...
open_project /home/sspark/Projects/01_memory_network_hw/HW/MemN2N.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/sspark/Projects/00_vivado/qa1_test.bin'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/tmp_bck/2017_06/D/00_work/00_project/00_IP'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/tmp_bck/2017_06/D/00_work/00_project/00_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 6484.023 ; gain = 0.000 ; free physical = 45179 ; free virtual = 225000
update_compile_order -fileset sources_1
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/sspark/Projects/01_memory_network_hw/HW/MemN2N.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 19 16:40:19 2019...
open_project /mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'pcie_ku_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'div_32_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'clk_wiz_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'fifo_16x1024_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'synth_perf_opt_dsp_95' not found
WARNING: [Project 1-509] GeneratedRun file for 'ila_1x16x2048_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'ila_1x4x2048_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_5' not found
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/mnt/tmp_bck/2017_06/D/00_work/00_project/00_IP'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/mnt/tmp_bck/2017_06/D/00_work/00_project/00_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 6484.023 ; gain = 0.000 ; free physical = 45174 ; free virtual = 224996
update_compile_order -fileset sources_1
create_run synth_1 -flow {Vivado Synthesis 2016}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xcvu095-ffva2104-2-e
create_run impl_6 -parent_run synth_1 -flow {Vivado Implementation 2016}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xcvu095-ffva2104-2-e
launch_runs impl_6 -jobs 12
[Wed Jun 19 16:41:39 2019] Launched pcie_ku_synth_1, div_32_synth_1, clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
pcie_ku_synth_1: /mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.runs/pcie_ku_synth_1/runme.log
div_32_synth_1: /mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.runs/div_32_synth_1/runme.log
clk_wiz_0_synth_1: /mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.runs/clk_wiz_0_synth_1/runme.log
synth_1: /mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.runs/synth_1/runme.log
[Wed Jun 19 16:41:39 2019] Launched impl_6...
Run output will be captured here: /mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.runs/impl_6/runme.log
reset_run synth_1
set_property name impl_1 [get_runs impl_6]
launch_runs impl_1 -jobs 12
[Wed Jun 19 16:42:25 2019] Launched pcie_ku_synth_1, div_32_synth_1, synth_1...
Run output will be captured here:
pcie_ku_synth_1: /mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.runs/pcie_ku_synth_1/runme.log
div_32_synth_1: /mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.runs/div_32_synth_1/runme.log
synth_1: /mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.runs/synth_1/runme.log
[Wed Jun 19 16:42:25 2019] Launched impl_1...
Run output will be captured here: /mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.runs/impl_1/runme.log
current_run [get_runs synth_1]
delete_runs "synth_perf_opt_dsp_95"
INFO: [Vivado 12-3261] Dependent run, 'impl_5', will be deleted with parent run, 'synth_perf_opt_dsp_95'.
launch_simulation -simset tb_MemN2N
INFO: [USF-XSim-27] Simulation object is 'tb_MemN2N'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_memory_network' in fileset 'tb_MemN2N'...
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q11_20_24.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q7_24_27.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q7_24_10.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_20.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q7_24_00.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q11_20_12.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_12.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q11_20_02.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q11_20_05.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q7_24_18.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q11_20_22.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q11_20_09.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q11_20_00.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q11_20_30.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_02.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q7_24_00.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q11_20_13.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q11_20_17.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q11_20_28.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q7_24_06.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q7_24_21.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q7_24_26.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_06.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q11_20_18.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q7_24_25.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q11_20_05.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q11_20_01.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_29.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q11_20_16.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q11_20_06.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q11_20_27.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q7_24_09.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q7_24_24.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q11_20_23.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q7_24_15.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q7_24_01.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q7_24_19.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q11_20_02.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q11_20_27.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_17.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q11_20_06.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q7_24_22.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q7_24_15.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q7_24_05.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q11_20_12.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q11_20_02.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_18.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_24.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q7_24_30.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q7_24_22.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q11_20_28.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q7_24_16.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q11_20_17.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q7_24_13.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q7_24_09.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q11_20_12.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q11_20_17.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q7_24_11.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q11_20_30.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q11_20_27.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q11_20_23.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q11_20_13.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q7_24_04.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q7_24_05.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_07.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q11_20_23.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q7_24_21.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q11_20_01.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q11_20_17.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_30.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q7_24_11.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q11_20_23.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q7_24_28.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q11_20_06.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_13.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q7_24_02.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q11_20_06.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q11_20_08.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q11_20_13.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q7_24_17.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q7_24_25.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q11_20_01.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q11_20_21.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q7_24_09.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q11_20_12.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q7_24_28.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q7_24_26.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q11_20_20.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q11_20_05.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_a_init_q7_24_18.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_q_init_q11_20_28.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q11_20_16.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_03.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q7_24_11.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q7_24_01.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q11_20_15.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_init_q11_20_07.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q7_24_00.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_fc_w_sm_init_q7_24_12.mem'
INFO: [USF-XSim-25] Exported '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/w_emb_c_init_q11_20_04.mem'
INFO: [Common 17-14] Message 'USF-XSim 25' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_MemN2N'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav'
xvlog -m64 --relax -prj tb_memory_network_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/fixed_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/fixed_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/mult_accumulator_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_accumulator_fixed
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/exp_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp_fixed
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/emb_bwd_grad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emb_bwd_grad
INFO: [VRFC 10-2458] undeclared symbol rst_n_counter_word_q, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/emb_bwd_grad.v:195]
INFO: [VRFC 10-2458] undeclared symbol en_counter_word_q, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/emb_bwd_grad.v:200]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/fully_connected.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fully_connected
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/weighted_sum_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weighted_sum_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/w_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_emb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_network_emb
INFO: [VRFC 10-2458] undeclared symbol _done_init_w, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_emb.v:318]
INFO: [VRFC 10-2458] undeclared symbol done_addr_w_in, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_emb.v:1128]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_bwd_path_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_network_bwd_path_controller
WARNING: [VRFC 10-756] identifier _rst_n_b_counter is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_bwd_path_controller.v:133]
WARNING: [VRFC 10-756] identifier en_b_counter is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_bwd_path_controller.v:134]
WARNING: [VRFC 10-756] identifier count_b_counter is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_bwd_path_controller.v:216]
WARNING: [VRFC 10-756] identifier en_b_counter is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_bwd_path_controller.v:228]
WARNING: [VRFC 10-756] identifier _rst_n_b_counter is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_bwd_path_controller.v:253]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/attention_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_memory
INFO: [VRFC 10-2458] undeclared symbol underflow_acdu_exp, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/attention_memory.v:2068]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/cross_entropy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cross_entropy
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/fully_connected_w_soft_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fully_connected_w_soft_max
INFO: [VRFC 10-2458] undeclared symbol div_din_ready, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/fully_connected_w_soft_max.v:2316]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_fwd_path_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_network_fwd_path_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_network
INFO: [VRFC 10-2458] undeclared symbol _en, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v:644]
INFO: [VRFC 10-2458] undeclared symbol rst_n_addr_mem, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v:666]
INFO: [VRFC 10-2458] undeclared symbol _done_bwd_path_emb_a, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v:2075]
INFO: [VRFC 10-2458] undeclared symbol _done_bwd_path_emb_c, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v:2118]
WARNING: [VRFC 10-756] identifier done_bwd_path_emb_a is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v:378]
WARNING: [VRFC 10-756] identifier done_bwd_path_emb_a is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v:381]
WARNING: [VRFC 10-756] identifier done_bwd_path_w_up_emb_a is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v:384]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/io_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/w_init_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_init_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/fifo_io_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_io_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_network_controller
INFO: [VRFC 10-2458] undeclared symbol done_count_rst_n_memn2n, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_controller.v:389]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/imports/new/global_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2458] undeclared symbol done_count_rst_n_memn2n, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/imports/new/global_controller.v:293]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1321]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1322]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_axis, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1561]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1562]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wach, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2088]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wdch, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2307]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2308]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wrch, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2474]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2475]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rach, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2854]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2855]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rdch, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3088]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:7752]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ip/fifo_host_to_fpga_8x512/sim/fifo_host_to_fpga_8x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_host_to_fpga_8x512
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ip/fifo_host_to_fpga_16x1024/sim/fifo_host_to_fpga_16x1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_host_to_fpga_16x1024
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ip/fifo_fpga_to_host_16x1024/sim/fifo_fpga_to_host_16x1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_fpga_to_host_16x1024
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_network_top
INFO: [VRFC 10-2458] undeclared symbol done_memn2n, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_top.v:302]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_memory_network
WARNING: [VRFC 10-607] empty loop variable assignment statement violates IEEE 1800 syntax [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v:1183]
WARNING: [VRFC 10-607] empty loop variable assignment statement violates IEEE 1800 syntax [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v:1235]
WARNING: [VRFC 10-607] empty loop variable assignment statement violates IEEE 1800 syntax [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v:1286]
WARNING: [VRFC 10-607] empty loop variable assignment statement violates IEEE 1800 syntax [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v:1341]
WARNING: [VRFC 10-607] empty loop variable assignment statement violates IEEE 1800 syntax [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v:1394]
WARNING: [VRFC 10-756] identifier ind_emb_a is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v:454]
WARNING: [VRFC 10-756] identifier ind_emb_a is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v:465]
WARNING: [VRFC 10-756] identifier ind_emb_a is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v:474]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj tb_memory_network_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/xbip_utils_v3_0_6/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_6
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/axi_utils_v2_0_2/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_2
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_2/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_2/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/xbip_bram18k_v3_0_2/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/xbip_bram18k_v3_0_2/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/mult_gen_v12_0_11/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_11
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_11_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/mult_gen_v12_0_11/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0_11
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_11
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/floating_point_v7_0_12/hdl/floating_point_v7_0_vh_rfs.vhd" into library floating_point_v7_0_12
INFO: [VRFC 10-307] analyzing entity fdgS
INFO: [VRFC 10-307] analyzing entity fdgW
INFO: [VRFC 10-307] analyzing entity lutV
INFO: [VRFC 10-307] analyzing entity lutS
INFO: [VRFC 10-307] analyzing entity lutN
INFO: [VRFC 10-307] analyzing entity lutNMuxS
INFO: [VRFC 10-307] analyzing entity srl16eS
INFO: [VRFC 10-307] analyzing entity delayS
INFO: [VRFC 10-307] analyzing entity andW
INFO: [VRFC 10-307] analyzing entity orW
INFO: [VRFC 10-307] analyzing entity srl16ew
INFO: [VRFC 10-307] analyzing entity delayW
INFO: [VRFC 10-307] analyzing entity compW
INFO: [VRFC 10-307] analyzing entity addSubW
INFO: [VRFC 10-307] analyzing entity equalW
INFO: [VRFC 10-307] analyzing entity addW
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity cntrlgen
INFO: [VRFC 10-307] analyzing entity cntrlgen2
INFO: [VRFC 10-307] analyzing entity ppGenR8
INFO: [VRFC 10-307] analyzing entity ppGenR8Msb2
INFO: [VRFC 10-307] analyzing entity addSubShGW
INFO: [VRFC 10-307] analyzing entity addSubShFW
INFO: [VRFC 10-307] analyzing entity vmRoundW
INFO: [VRFC 10-307] analyzing entity vmsMultCore
INFO: [VRFC 10-307] analyzing entity wideEmbedMult4
INFO: [VRFC 10-307] analyzing entity wideEmbedMult16
INFO: [VRFC 10-307] analyzing entity wideEmbedMult
INFO: [VRFC 10-307] analyzing entity dsp48MultALine
INFO: [VRFC 10-307] analyzing entity dsp48Mult
INFO: [VRFC 10-307] analyzing entity xMult
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity delay_s
INFO: [VRFC 10-307] analyzing entity mux_bus2
INFO: [VRFC 10-307] analyzing entity twos_comp
INFO: [VRFC 10-307] analyzing entity carry_chain
INFO: [VRFC 10-307] analyzing entity mux4
INFO: [VRFC 10-307] analyzing entity compare_gt
INFO: [VRFC 10-307] analyzing entity compare_eq_im
INFO: [VRFC 10-307] analyzing entity compare_ne_im
INFO: [VRFC 10-307] analyzing entity compare_eq
INFO: [VRFC 10-307] analyzing entity compare
INFO: [VRFC 10-307] analyzing entity special_detect
INFO: [VRFC 10-307] analyzing entity norm_zero_det
INFO: [VRFC 10-307] analyzing entity zero_det_sel
INFO: [VRFC 10-307] analyzing entity shift_msb_first
INFO: [VRFC 10-307] analyzing entity flt_dec_op
INFO: [VRFC 10-307] analyzing entity flt_dec_op_lat
INFO: [VRFC 10-307] analyzing entity lead_zero_encode
INFO: [VRFC 10-307] analyzing entity lead_zero_encode_shift
INFO: [VRFC 10-307] analyzing entity dsp48e1_wrapper
INFO: [VRFC 10-307] analyzing entity dsp48e2_wrapper
INFO: [VRFC 10-307] analyzing entity addsub_logic
INFO: [VRFC 10-307] analyzing entity addsub_dsp
INFO: [VRFC 10-307] analyzing entity addsub
INFO: [VRFC 10-307] analyzing entity flt_round_bit
INFO: [VRFC 10-307] analyzing entity renorm_and_round_logic
INFO: [VRFC 10-307] analyzing entity norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity norm_and_round_logic
INFO: [VRFC 10-307] analyzing entity alignment
INFO: [VRFC 10-307] analyzing entity normalize
INFO: [VRFC 10-307] analyzing entity align_add_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity align_add
INFO: [VRFC 10-307] analyzing entity multadd
INFO: [VRFC 10-307] analyzing entity compare_ge
INFO: [VRFC 10-307] analyzing entity fix_to_flt_conv_exp
INFO: [VRFC 10-307] analyzing entity fix_to_flt_conv
INFO: [VRFC 10-307] analyzing entity flt_to_fix_conv
INFO: [VRFC 10-307] analyzing entity flt_to_flt_conv_exp
INFO: [VRFC 10-307] analyzing entity flt_to_flt_conv
INFO: [VRFC 10-307] analyzing entity fp_cmp
INFO: [VRFC 10-307] analyzing entity flt_sqrt_mant_addsub
INFO: [VRFC 10-307] analyzing entity flt_sqrt_mant
INFO: [VRFC 10-307] analyzing entity flt_sqrt_exp
INFO: [VRFC 10-307] analyzing entity flt_sqrt
INFO: [VRFC 10-307] analyzing entity flt_div_mant_addsub
INFO: [VRFC 10-307] analyzing entity flt_div_mant
INFO: [VRFC 10-307] analyzing entity flt_div_exp
INFO: [VRFC 10-307] analyzing entity flt_div
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_lat_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e2_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_qq
INFO: [VRFC 10-307] analyzing entity fix_mult_xx
INFO: [VRFC 10-307] analyzing entity fix_mult
INFO: [VRFC 10-307] analyzing entity flt_round_dsp_opt_full
INFO: [VRFC 10-307] analyzing entity flt_round_dsp_opt_part
INFO: [VRFC 10-307] analyzing entity flt_mult_round
INFO: [VRFC 10-307] analyzing entity flt_mult_exp
INFO: [VRFC 10-307] analyzing entity flt_mult
INFO: [VRFC 10-307] analyzing entity flt_add_exp
INFO: [VRFC 10-307] analyzing entity flt_add_logic
INFO: [VRFC 10-307] analyzing entity flt_add_dsp
INFO: [VRFC 10-307] analyzing entity flt_add_lat_align_add
INFO: [VRFC 10-307] analyzing entity flt_add_lat_norm
INFO: [VRFC 10-307] analyzing entity flt_add_lat_exp
INFO: [VRFC 10-307] analyzing entity flt_add_lat
INFO: [VRFC 10-307] analyzing entity flt_add
INFO: [VRFC 10-307] analyzing entity flt_recip_approx
INFO: [VRFC 10-307] analyzing entity flt_recip_nr
INFO: [VRFC 10-307] analyzing entity flt_recip_reduction_calc
INFO: [VRFC 10-307] analyzing entity flt_recip_eval
INFO: [VRFC 10-307] analyzing entity flt_recip_postprocess
INFO: [VRFC 10-307] analyzing entity flt_recip_specialcase
INFO: [VRFC 10-307] analyzing entity flt_recip_recomb
INFO: [VRFC 10-307] analyzing entity flt_recipsqrt_dp_m_calc
INFO: [VRFC 10-307] analyzing entity flt_recip
INFO: [VRFC 10-307] analyzing entity flt_log_addsub
INFO: [VRFC 10-307] analyzing entity flt_log_addsub_taylor_fabric
INFO: [VRFC 10-307] analyzing entity flt_log_addsub_taylor_combiner_fabric
INFO: [VRFC 10-307] analyzing entity flt_log_single_one_detect
INFO: [VRFC 10-307] analyzing entity flt_log_inproc
INFO: [VRFC 10-307] analyzing entity flt_log_exp
INFO: [VRFC 10-307] analyzing entity flt_log_L_block_memory
INFO: [VRFC 10-307] analyzing entity flt_pt_log_L_block
INFO: [VRFC 10-307] analyzing entity flt_log_rr_mul_iter
INFO: [VRFC 10-307] analyzing entity flt_log_rr_mul
INFO: [VRFC 10-307] analyzing entity flt_log_rr
INFO: [VRFC 10-307] analyzing entity flt_log_taylor
INFO: [VRFC 10-307] analyzing entity flt_log_shift_msb_first
INFO: [VRFC 10-307] analyzing entity flt_log_lead_zero_encode
INFO: [VRFC 10-307] analyzing entity flt_log_normalize
INFO: [VRFC 10-307] analyzing entity flt_log_norm
INFO: [VRFC 10-307] analyzing entity flt_log_rnd
INFO: [VRFC 10-307] analyzing entity flt_log_specialcase
INFO: [VRFC 10-307] analyzing entity flt_log_recomb
INFO: [VRFC 10-307] analyzing entity flt_log
INFO: [VRFC 10-307] analyzing entity flt_exp_specialcase
INFO: [VRFC 10-307] analyzing entity flt_exp_recomb
INFO: [VRFC 10-307] analyzing entity flt_exp_ccm
INFO: [VRFC 10-307] analyzing entity flt_exp_e2A
INFO: [VRFC 10-307] analyzing entity flt_exp_dp_poly
INFO: [VRFC 10-307] analyzing entity flt_exp_e2zmzm1
INFO: [VRFC 10-307] analyzing entity flt_exp
INFO: [VRFC 10-307] analyzing entity flt_fma_specialcase
INFO: [VRFC 10-307] analyzing entity flt_fma_round_bit
INFO: [VRFC 10-307] analyzing entity flt_fma_renorm_and_round_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_special_detect
INFO: [VRFC 10-307] analyzing entity flt_fma_add_exp
INFO: [VRFC 10-307] analyzing entity flt_fma_alignment
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub_dsp1
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub_dsp2
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub
INFO: [VRFC 10-307] analyzing entity flt_fma_align_add
INFO: [VRFC 10-307] analyzing entity flt_fma_norm_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_add_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_add
INFO: [VRFC 10-307] analyzing entity flt_fma_mul
INFO: [VRFC 10-307] analyzing entity flt_fma
INFO: [VRFC 10-307] analyzing entity flt_accum_flt_to_fix
INFO: [VRFC 10-307] analyzing entity flt_accum_bit_encode
INFO: [VRFC 10-307] analyzing entity flt_accum
INFO: [VRFC 10-307] analyzing entity floating_point_v7_0_12_viv
INFO: [VRFC 10-307] analyzing entity floating_point_v7_0_12
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/xbip_dsp48_mult_v3_0_2/hdl/xbip_dsp48_mult_v3_0_vh_rfs.vhd" into library xbip_dsp48_mult_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_mult_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_mult_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_mult_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/xbip_dsp48_mult_v3_0_2/hdl/xbip_dsp48_mult_v3_0.vhd" into library xbip_dsp48_mult_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_mult_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0_2/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" into library xbip_dsp48_multadd_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0_2/hdl/xbip_dsp48_multadd_v3_0.vhd" into library xbip_dsp48_multadd_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/div_gen_v5_1_10/hdl/div_gen_v5_1_vh_rfs.vhd" into library div_gen_v5_1_10
INFO: [VRFC 10-307] analyzing entity c_addsub_lut6
INFO: [VRFC 10-307] analyzing entity c_addsub_viv
INFO: [VRFC 10-307] analyzing entity c_twos_comp_viv
INFO: [VRFC 10-307] analyzing entity cmp2s_v
INFO: [VRFC 10-307] analyzing entity addsubreg_v
INFO: [VRFC 10-307] analyzing entity dividervdc_v
INFO: [VRFC 10-307] analyzing entity div_lutmult
INFO: [VRFC 10-307] analyzing entity bip_sdivider_synth
INFO: [VRFC 10-307] analyzing entity fixed_to_float
INFO: [VRFC 10-307] analyzing entity flow_ctrl
INFO: [VRFC 10-307] analyzing entity estimator
INFO: [VRFC 10-307] analyzing entity prescaler
INFO: [VRFC 10-307] analyzing entity prenormalizer
INFO: [VRFC 10-307] analyzing entity iterative_unit
INFO: [VRFC 10-307] analyzing entity quot_addsub
INFO: [VRFC 10-307] analyzing entity quotient_collector
INFO: [VRFC 10-307] analyzing entity hrdiv_viv
INFO: [VRFC 10-307] analyzing entity div_gen_synth
INFO: [VRFC 10-307] analyzing entity div_gen_v5_1_10_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/div_gen_v5_1_10/hdl/div_gen_v5_1.vhd" into library div_gen_v5_1_10
INFO: [VRFC 10-307] analyzing entity div_gen_v5_1_10
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ip/div_32/sim/div_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_32
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.vhd" into library fifo_generator_v13_1_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_synth
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto ef8ca3a0619d46688a0bc83ca3dc6d1e --debug typical --relax --mt 8 -L xil_defaultlib -L xpm -L xbip_utils_v3_0_6 -L axi_utils_v2_0_2 -L xbip_pipe_v3_0_2 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_2 -L xbip_bram18k_v3_0_2 -L mult_gen_v12_0_11 -L floating_point_v7_0_12 -L xbip_dsp48_mult_v3_0_2 -L xbip_dsp48_multadd_v3_0_2 -L div_gen_v5_1_10 -L fifo_generator_v13_1_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_memory_network_behav xil_defaultlib.tb_memory_network xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port idx_task [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v:2352]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port count [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/w_init_controller.v:260]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_1_1.fifo_generator_v13_1_1_pkg
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_6.xbip_utils_v3_0_6_pkg
Compiling package div_gen_v5_1_10.div_gen_v5_1_10_viv_comp
Compiling package xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv_comp
Compiling package axi_utils_v2_0_2.axi_utils_v2_0_2_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_2.global_util_pkg
Compiling package axi_utils_v2_0_2.axi_utils_comps
Compiling package xbip_bram18k_v3_0_2.xbip_bram18k_v3_0_2_pkg
Compiling package div_gen_v5_1_10.div_gen_pkg
Compiling package mult_gen_v12_0_11.mult_gen_v12_0_11_pkg
Compiling package ieee.std_logic_signed
Compiling package mult_gen_v12_0_11.mult_gen_v12_0_11_viv_comp
Compiling package floating_point_v7_0_12.floating_point_v7_0_12_viv_comp
Compiling package floating_point_v7_0_12.floating_point_v7_0_12_consts
Compiling package floating_point_v7_0_12.floating_point_v7_0_12_exp_table...
Compiling package floating_point_v7_0_12.floating_point_v7_0_12_pkg
Compiling package floating_point_v7_0_12.flt_utils
Compiling package floating_point_v7_0_12.vt2mutils
Compiling package floating_point_v7_0_12.vt2mcomps
Compiling package xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_v3_0_2_viv_co...
Compiling package xbip_bram18k_v3_0_2.xbip_bram18k_hdl_pkg
Compiling package ieee.std_logic_textio
Compiling package xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_v3_0_2_pkg
Compiling package mult_gen_v12_0_11.dsp_pkg
Compiling package xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_v3_0_2_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_v3_0_2_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling architecture fifo18e2_v of entity unisim.FIFO18E2 [\FIFO18E2(prog_empty_thresh=5,pr...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_prim [\builtin_prim(c_din_width=8,c_do...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.input_blk [\input_blk(c_common_clock=0,c_rd...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.output_blk [\output_blk(c_has_valid=1,c_byte...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_v13_1_1_builtin [\fifo_generator_v13_1_1_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_v13_1_1_synth [\fifo_generator_v13_1_1_synth(c_...]
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_DATA_CO...
Compiling module xil_defaultlib.fifo_host_to_fpga_8x512
Compiling architecture fifo18e2_v of entity unisim.FIFO18E2 [\FIFO18E2(prog_empty_thresh=5,pr...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_prim [\builtin_prim(c_din_width=16,c_d...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.output_blk [\output_blk(c_dout_width=16,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_v13_1_1_builtin [\fifo_generator_v13_1_1_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_v13_1_1_synth [\fifo_generator_v13_1_1_synth(c_...]
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_DATA_CO...
Compiling module xil_defaultlib.fifo_host_to_fpga_16x1024
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_prim [\builtin_prim(c_din_width=16,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="MIDDLE"...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_prim [\builtin_prim(c_din_width=16,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_prim [\builtin_prim(c_din_width=16,c_d...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_v13_1_1_builtin [\fifo_generator_v13_1_1_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_v13_1_1_synth [\fifo_generator_v13_1_1_synth(c_...]
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_DATA_CO...
Compiling module xil_defaultlib.fifo_fpga_to_host_16x1024
Compiling module xil_defaultlib.counter(BW=9,COUNT_VALUE=128)
Compiling module xil_defaultlib.memory_network_controller
Compiling module xil_defaultlib.io_top
Compiling module xil_defaultlib.fifo_io_controller
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.fixed_adder
Compiling module xil_defaultlib.counter(BW=8,COUNT_VALUE=255)
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8)
Compiling module xil_defaultlib.memory_network_emb(INIT_FILE="w_...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.memory_network_emb(INIT_FILE="w_...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.memory_network_emb(INIT_FILE="w_...
Compiling module xil_defaultlib.counter(BW=5,COUNT_VALUE=32)
Compiling module xil_defaultlib.counter(BW=7,COUNT_VALUE=64)
Compiling module xil_defaultlib.ram_sync(BW_DATA=12,BW_ADDR=5)
Compiling module xil_defaultlib.emb_bwd_grad_default
Compiling module xil_defaultlib.fixed_mult(WL=32,IWL=7)
Compiling module xil_defaultlib.fixed_adder(WL=32,IWL=7)
Compiling module xil_defaultlib.mult_accumulator_fixed(BW_DATA=3...
Compiling module xil_defaultlib.fixed_mult(WL=32,IWL=12)
Compiling module xil_defaultlib.fixed_adder(WL=32,IWL=12)
Compiling module xil_defaultlib.exp_fixed(BW_WL=32,BW_IWL=12)
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_0_12.mux4 [\mux4(c_xdevicefamily="virtexu",...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=2,length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_12.mux4 [\mux4(c_xdevicefamily="virtexu",...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_0_12.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_0_12.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=16,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_0_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_0_12.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_12.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_0_12.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_0_12.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture struct of entity floating_point_v7_0_12.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_12.delay [\delay(width=40,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_0_12.floating_point_v7_0_12_viv [\floating_point_v7_0_12_viv(c_xd...]
Compiling architecture synth of entity div_gen_v5_1_10.fixed_to_float [\fixed_to_float(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity div_gen_v5_1_10.prenormalizer [\prenormalizer(c_xdevicefamily="...]
Compiling architecture synth of entity div_gen_v5_1_10.flow_ctrl [\flow_ctrl(c_xdevicefamily="virt...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="101010101010...]
Compiling architecture ramb16_v of entity unisim.RAMB16 [\RAMB16(init_00="110000111101001...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_bram18k_v3_0_2.xbip_bram18k_synth [\xbip_bram18k_synth(c_xdevicefam...]
Compiling architecture synth of entity xbip_bram18k_v3_0_2.xbip_bram18k_v3_0_2_viv [\xbip_bram18k_v3_0_2_viv(c_xdevi...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_v3_0_2_viv [\xbip_dsp48_multadd_v3_0_2_viv(c...]
Compiling architecture synth of entity div_gen_v5_1_10.estimator [\estimator(c_xdevicefamily="virt...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.op_resize [\op_resize(ai_width=33,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.dsp [\dsp(c_xdevicefamily="virtexu",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_11.mult_gen_v12_0_11_viv [\mult_gen_v12_0_11_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_v3_0_2_viv [\xbip_dsp48_addsub_v3_0_2_viv(c_...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_2.xbip_dsp48_multadd_v3_0_2_viv [\xbip_dsp48_multadd_v3_0_2_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity div_gen_v5_1_10.iterative_unit [\iterative_unit(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_v3_0_2_viv [\xbip_dsp48_addsub_v3_0_2_viv(c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_2.xbip_dsp48_addsub_v3_0_2_viv [\xbip_dsp48_addsub_v3_0_2_viv(c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture synth of entity div_gen_v5_1_10.quot_addsub [\quot_addsub(c_xdevicefamily="vi...]
Compiling architecture synth of entity div_gen_v5_1_10.quotient_collector [\quotient_collector(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_10.hrdiv_viv [\hrdiv_viv(c_xdevicefamily="virt...]
Compiling architecture synth of entity div_gen_v5_1_10.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_10.div_gen_v5_1_10_viv [\div_gen_v5_1_10_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_10.div_gen_v5_1_10 [\div_gen_v5_1_10(c_xdevicefamily...]
Compiling architecture div_32_arch of entity xil_defaultlib.div_32 [div_32_default]
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=6)
Compiling module xil_defaultlib.attention_memory_default
Compiling module xil_defaultlib.counter(BW=6,COUNT_VALUE=63)
Compiling module xil_defaultlib.mult_accumulator_fixed_default
Compiling module xil_defaultlib.weighted_sum_memory_default
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=8,IN...
Compiling module xil_defaultlib.fully_connected_w_soft_max_defau...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5,IN...
Compiling module xil_defaultlib.ram_sync(BW_DATA=32,BW_ADDR=5)
Compiling module xil_defaultlib.counter(BW=5,COUNT_VALUE=31)
Compiling module xil_defaultlib.fully_connected_default
Compiling module xil_defaultlib.cross_entropy_default
Compiling module xil_defaultlib.memory_network_fwd_path_controll...
Compiling module xil_defaultlib.counter(BW=2,COUNT_VALUE=4)
Compiling module xil_defaultlib.memory_network_bwd_path_controll...
Compiling module xil_defaultlib.counter(BW=2,COUNT_VALUE=2)
Compiling module xil_defaultlib.w_init
Compiling module xil_defaultlib.counter(BW=16,COUNT_VALUE=16384)
Compiling module xil_defaultlib.memory_network_default
Compiling module xil_defaultlib.counter(BW=1,COUNT_VALUE=1)
Compiling module xil_defaultlib.counter(BW=6,COUNT_VALUE=32)
Compiling module xil_defaultlib.w_init_controller_default
Compiling module xil_defaultlib.memory_network_top
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.tb_memory_network
WARNING: [XSIM 43-3373] "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v" Line 314. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v" Line 325. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v" Line 336. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v" Line 347. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v" Line 358. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_memory_network_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/xsim.dir/tb_memory_network_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 19 19:29:53 2019...
run_program: Time (s): cpu = 00:01:15 ; elapsed = 00:00:26 . Memory (MB): peak = 6484.023 ; gain = 0.000 ; free physical = 45053 ; free virtual = 224913
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_memory_network_behav -key {Behavioral:tb_MemN2N:Functional:tb_memory_network} -tclbatch {tb_memory_network.tcl} -view {/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/MemN2N/tb_MemN2N_behav_reduced_new.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config /mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/MemN2N/tb_MemN2N_behav_reduced_new.wcfg
WARNING: Simulation object /tb_memory_network/memory_network_top_module/memory_network_i/debug_grad_out_fc_w_sm was not found in the design.
WARNING: Simulation object /tb_memory_network/memory_network_top_module/memory_network_i/debug_gout_vec_attention_mem was not found in the design.
WARNING: Simulation object /tb_memory_network/memory_network_top_module/memory_network_i/debug_grad_in_emb_q was not found in the design.
source tb_memory_network.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file w_emb_a_init_q7_24_00.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_01.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_02.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_03.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_04.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_05.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_06.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_07.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_08.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_09.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_10.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_11.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_12.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_13.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_14.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_15.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_16.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_17.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_18.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_19.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_20.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_21.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_22.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_23.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_24.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_25.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_26.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_27.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_28.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_29.mem
WARNING: Too many words specified in data file w_emb_a_init_q7_24_30.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_00.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_01.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_02.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_03.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_04.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_05.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_06.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_07.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_08.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_09.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_10.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_11.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_12.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_13.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_14.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_15.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_16.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_17.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_18.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_19.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_20.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_21.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_22.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_23.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_24.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_25.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_26.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_27.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_28.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_29.mem
WARNING: Too many words specified in data file w_emb_c_init_q7_24_30.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_00.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_01.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_02.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_03.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_04.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_05.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_06.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_07.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_08.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_09.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_10.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_11.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_12.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_13.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_14.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_15.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_16.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_17.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_18.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_19.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_20.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_21.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_22.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_23.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_24.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_25.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_26.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_27.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_28.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_29.mem
WARNING: Too many words specified in data file w_emb_q_init_q7_24_30.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_00.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_01.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_02.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_03.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_04.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_05.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_06.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_07.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_08.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_09.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_10.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_11.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_12.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_13.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_14.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_15.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_16.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_17.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_18.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_19.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_20.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_21.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_22.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_23.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_24.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_25.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_26.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_27.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_28.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_29.mem
WARNING: Too many words specified in data file w_fc_w_sm_init_q7_24_30.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_00.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_01.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_02.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_03.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_04.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_05.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_06.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_07.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_08.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_09.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_10.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_11.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_12.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_13.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_14.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_15.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_16.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_17.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_18.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_19.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_20.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_21.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_22.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_23.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_24.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_25.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_26.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_27.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_28.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_29.mem
WARNING: Too many words specified in data file w_fc_init_q7_24_30.mem
WARNING: Insufficient data from the input file for $fread
WARNING: Insufficient data from the input file for $fread
WARNING: Insufficient data from the input file for $fread
WARNING: Insufficient data from the input file for $fread
WARNING: Insufficient data from the input file for $fread
START TB MEMN2N
Note: Actual FIFO Depth = 8199
Time: 0 ps  Iteration: 0
Note:  DEPTH = 2048 WIDTH = 18 C_RD_PRIM_WIDTH = 18 C_RD_PRIM_DEPTH = 2048 DEEP = 4 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 1025
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 18 C_RD_PRIM_WIDTH = 18 C_RD_PRIM_DEPTH = 1024 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_memory_network_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:24 ; elapsed = 00:00:36 . Memory (MB): peak = 6504.543 ; gain = 20.520 ; free physical = 44990 ; free virtual = 224855
