
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.414195                       # Number of seconds simulated
sim_ticks                                2414194659500                       # Number of ticks simulated
final_tick                               2414194659500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 462180                       # Simulator instruction rate (inst/s)
host_op_rate                                   761087                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2231583225                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670324                       # Number of bytes of host memory used
host_seconds                                  1081.83                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366692                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2414194659500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          204064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       533519424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          533723488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       204064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        204064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    532032352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       532032352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             6377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         16672482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16678859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      16626011                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           16626011                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              84527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          220992712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             221077238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         84527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            84527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       220376741                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            220376741                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       220376741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             84527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         220992712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            441453980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    16678859                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16626011                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16678859                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16626011                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1067442368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534582208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               533723488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            532032352                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     72                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               8273137                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1041913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1041583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1041963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1042881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1043240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1042794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1042236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1042364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1041425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1042045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1042612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1043165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1042985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1042573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1042424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1042584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            522425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            522230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            522001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            522094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           522022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           522115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           522200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           522244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           522030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521981                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2414181292500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              16678859                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             16626011                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                16678786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 521381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 521500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2032375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    788.252451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   612.620924                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   354.631954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       221964     10.92%     10.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        80219      3.95%     14.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        77388      3.81%     18.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        72624      3.57%     22.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        89275      4.39%     26.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        80640      3.97%     30.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        85036      4.18%     34.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        68373      3.36%     38.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1256856     61.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2032375                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       521498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.982424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.897376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.299122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        521490    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521498                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.017026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.016062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.182955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           516767     99.09%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              797      0.15%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3722      0.71%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              210      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521498                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 248629925750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            561357182000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                83393935000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14906.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33656.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       442.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       221.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    221.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    220.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 15305301                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7693958                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.11                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      72487.34                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               7265014260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3861446655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             59540274360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21802191300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         116958001680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         149761156470                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           8897879040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    303259490580                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     98754548640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     289526864025                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1059648380610                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            438.924167                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         2062534717500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE  10194495500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   49651380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 1140335403750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 257173319500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  291804242000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 665035818750                       # Time in different power states
system.mem_ctrls_1.actEnergy               7246143240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3851416470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             59546264820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            21799670040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         115758839040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         149147297820                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           8821224000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    301531418160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     96658704960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     291782121855                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1056166069005                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            437.481733                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         2064083849500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE  10031503750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   49140448000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 1151125475750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 251715192000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  290935553500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 661246486500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2414194659500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2414194659500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2414194659500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2414194659500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2414194659500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4828389319                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366692                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415783                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619246                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208853                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415783                       # number of integer instructions
system.cpu.num_fp_insts                      66619246                       # number of float instructions
system.cpu.num_int_register_reads          1637209917                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871082                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766836                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714243                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984022                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673939                       # number of memory refs
system.cpu.num_load_insts                   157213791                       # Number of load instructions
system.cpu.num_store_insts                  114460148                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4828389319                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678400                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202234      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028817     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213791     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460148     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366692                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2414194659500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          16704261                       # number of replacements
system.cpu.dcache.tags.tagsinuse          4091.719925                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           254966199                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16708357                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.259801                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        8175269500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  4091.719925                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998955                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998955                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          929                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         3041                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         560057469                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        560057469                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2414194659500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    157108866                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157108866                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     97857333                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       97857333                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     254966199                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        254966199                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    254966199                       # number of overall hits
system.cpu.dcache.overall_hits::total       254966199                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       105529                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        105529                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     16602828                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16602828                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     16708357                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16708357                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     16708357                       # number of overall misses
system.cpu.dcache.overall_misses::total      16708357                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  26379424000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  26379424000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1422638761500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1422638761500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1449018185500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1449018185500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1449018185500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1449018185500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460161                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460161                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674556                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674556                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674556                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674556                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000671                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000671                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.145053                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.145053                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.061501                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061501                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.061501                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061501                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 249973.220631                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 249973.220631                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 85686.532529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85686.532529                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 86724.157588                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86724.157588                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 86724.157588                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86724.157588                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     16676387                       # number of writebacks
system.cpu.dcache.writebacks::total          16676387                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       105529                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       105529                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     16602828                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     16602828                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     16708357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16708357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     16708357                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16708357                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  26273895000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  26273895000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1406035933500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1406035933500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1432309828500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1432309828500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1432309828500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1432309828500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.145053                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.145053                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.061501                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061501                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.061501                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061501                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 248973.220631                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 248973.220631                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 84686.532529                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84686.532529                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 85724.157588                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85724.157588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 85724.157588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85724.157588                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2414194659500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2414194659500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2414194659500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           2809456                       # number of replacements
system.cpu.icache.tags.tagsinuse           834.263200                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           672543178                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2810479                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            239.298418                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   834.263200                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.814710                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.814710                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          639                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1353517793                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1353517793                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2414194659500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    672543178                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       672543178                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     672543178                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        672543178                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    672543178                       # number of overall hits
system.cpu.icache.overall_hits::total       672543178                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      2810479                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2810479                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      2810479                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2810479                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      2810479                       # number of overall misses
system.cpu.icache.overall_misses::total       2810479                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  37667524500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  37667524500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  37667524500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  37667524500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  37667524500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  37667524500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353657                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004161                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004161                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004161                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004161                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004161                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004161                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13402.528359                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13402.528359                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13402.528359                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13402.528359                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13402.528359                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13402.528359                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      2809456                       # number of writebacks
system.cpu.icache.writebacks::total           2809456                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      2810479                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2810479                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      2810479                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2810479                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      2810479                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2810479                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  34857045500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  34857045500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  34857045500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  34857045500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  34857045500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  34857045500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004161                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004161                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004161                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004161                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004161                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004161                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12402.528359                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12402.528359                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12402.528359                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12402.528359                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12402.528359                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12402.528359                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2414194659500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2414194659500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2414194659500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  16672455                       # number of replacements
system.l2.tags.tagsinuse                 32653.357574                       # Cycle average of tags in use
system.l2.tags.total_refs                    22321305                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16705223                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.336187                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               11058653000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1012.907826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        346.247849                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      31294.201899                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.030911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.010567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.955023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996501                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          995                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31663                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  55737776                       # Number of tag accesses
system.l2.tags.data_accesses                 55737776                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2414194659500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     16676387                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         16676387                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      2809456                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2809456                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              13978                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13978                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         2804102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2804102                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          21897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21897                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               2804102                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 35875                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2839977                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              2804102                       # number of overall hits
system.l2.overall_hits::cpu.data                35875                       # number of overall hits
system.l2.overall_hits::total                 2839977                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data         16588850                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            16588850                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          6377                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6377                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        83632                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           83632                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                6377                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            16672482                       # number of demand (read+write) misses
system.l2.demand_misses::total               16678859                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               6377                       # number of overall misses
system.l2.overall_misses::cpu.data           16672482                       # number of overall misses
system.l2.overall_misses::total              16678859                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 1380984922500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1380984922500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1198256000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1198256000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  25885682500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  25885682500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1198256000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1406870605000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1408068861000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1198256000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1406870605000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1408068861000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     16676387                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     16676387                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      2809456                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2809456                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data       16602828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          16602828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      2810479                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2810479                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       105529                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        105529                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           2810479                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          16708357                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             19518836                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          2810479                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         16708357                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            19518836                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999158                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999158                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.002269                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002269                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.792503                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.792503                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.002269                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.997853                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.854501                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.002269                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.997853                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.854501                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83247.779231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83247.779231                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 187902.775600                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 187902.775600                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 309518.874354                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 309518.874354                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 187902.775600                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84382.793456                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84422.373317                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 187902.775600                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84382.793456                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84422.373317                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks             16626011                       # number of writebacks
system.l2.writebacks::total                  16626011                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         6025                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6025                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data     16588850                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       16588850                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         6377                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6377                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        83632                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        83632                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           6377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       16672482                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16678859                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          6377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      16672482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16678859                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 1215096422500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1215096422500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1134486000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1134486000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  25049362500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  25049362500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1134486000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1240145785000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1241280271000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1134486000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1240145785000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1241280271000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999158                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999158                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.002269                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002269                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.792503                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.792503                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.002269                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.997853                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.854501                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.002269                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.997853                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.854501                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 73247.779231                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73247.779231                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 177902.775600                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 177902.775600                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 299518.874354                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 299518.874354                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 177902.775600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74382.793456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74422.373317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 177902.775600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74382.793456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74422.373317                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      33323886                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     16645027                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2414194659500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              90009                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16626011                       # Transaction distribution
system.membus.trans_dist::CleanEvict            19016                       # Transaction distribution
system.membus.trans_dist::ReadExReq          16588850                       # Transaction distribution
system.membus.trans_dist::ReadExResp         16588850                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         90009                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     50002745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     50002745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               50002745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1065755840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1065755840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1065755840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16678859                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16678859    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16678859                       # Request fanout histogram
system.membus.reqLayer2.occupancy         66575963500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        54466277000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     39032553                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     19513717                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          33453                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        33453                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2414194659500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2916008                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     33302398                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2809456                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           74318                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         16602828                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        16602828                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2810479                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       105529                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      8430414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     50120975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              58551389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    179837920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1068311808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1248149728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16672455                       # Total snoops (count)
system.tol2bus.snoopTraffic                 532032352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         36191291                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000924                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030389                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36157838     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  33453      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           36191291                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        29259198000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2810479000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16708357000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
