#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000008a3df0 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale 0 0;
v0000000000906dd0_0 .var "CLK", 0 0;
v0000000000905c50_0 .net "INSTRUCTION", 31 0, L_0000000002270740;  1 drivers
v00000000009074b0_0 .net "PC", 31 0, v0000000000903f60_0;  1 drivers
v0000000000906f10_0 .var "RESET", 0 0;
v0000000000907190_0 .net *"_s0", 7 0, L_0000000000906470;  1 drivers
v0000000000906830_0 .net *"_s10", 7 0, L_00000000009065b0;  1 drivers
v0000000000907410_0 .net *"_s12", 32 0, L_00000000009066f0;  1 drivers
L_0000000002218128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000906fb0_0 .net *"_s15", 0 0, L_0000000002218128;  1 drivers
L_0000000002218170 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000000906ab0_0 .net/2u *"_s16", 32 0, L_0000000002218170;  1 drivers
v00000000009061f0_0 .net *"_s18", 32 0, L_00000000009072d0;  1 drivers
v0000000000906510_0 .net *"_s2", 32 0, L_00000000009060b0;  1 drivers
v0000000000905cf0_0 .net *"_s20", 7 0, L_0000000000907370;  1 drivers
v0000000000906a10_0 .net *"_s22", 32 0, L_00000000009075f0;  1 drivers
L_00000000022181b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000906b50_0 .net *"_s25", 0 0, L_00000000022181b8;  1 drivers
L_0000000002218200 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000000907550_0 .net/2u *"_s26", 32 0, L_0000000002218200;  1 drivers
v00000000009070f0_0 .net *"_s28", 32 0, L_0000000000907690;  1 drivers
v0000000000907050_0 .net *"_s30", 7 0, L_0000000002271960;  1 drivers
v00000000009068d0_0 .net *"_s32", 32 0, L_0000000002271c80;  1 drivers
L_0000000002218248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000906290_0 .net *"_s35", 0 0, L_0000000002218248;  1 drivers
L_0000000002218290 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000906970_0 .net/2u *"_s36", 32 0, L_0000000002218290;  1 drivers
v0000000000906010_0 .net *"_s38", 32 0, L_00000000022709c0;  1 drivers
L_0000000002218098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000905e30_0 .net *"_s5", 0 0, L_0000000002218098;  1 drivers
L_00000000022180e0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000000905ed0_0 .net/2u *"_s6", 32 0, L_00000000022180e0;  1 drivers
v00000000009063d0_0 .net *"_s8", 32 0, L_0000000000906330;  1 drivers
v0000000000907230 .array "instr_mem", 0 1023, 7 0;
L_0000000000906470 .array/port v0000000000907230, L_0000000000906330;
L_00000000009060b0 .concat [ 32 1 0 0], v0000000000903f60_0, L_0000000002218098;
L_0000000000906330 .arith/sum 33, L_00000000009060b0, L_00000000022180e0;
L_00000000009065b0 .array/port v0000000000907230, L_00000000009072d0;
L_00000000009066f0 .concat [ 32 1 0 0], v0000000000903f60_0, L_0000000002218128;
L_00000000009072d0 .arith/sum 33, L_00000000009066f0, L_0000000002218170;
L_0000000000907370 .array/port v0000000000907230, L_0000000000907690;
L_00000000009075f0 .concat [ 32 1 0 0], v0000000000903f60_0, L_00000000022181b8;
L_0000000000907690 .arith/sum 33, L_00000000009075f0, L_0000000002218200;
L_0000000002271960 .array/port v0000000000907230, L_00000000022709c0;
L_0000000002271c80 .concat [ 32 1 0 0], v0000000000903f60_0, L_0000000002218248;
L_00000000022709c0 .arith/sum 33, L_0000000002271c80, L_0000000002218290;
L_0000000002270740 .delay 32 (2,2,2) L_0000000002270740/d;
L_0000000002270740/d .concat [ 8 8 8 8], L_0000000002271960, L_0000000000907370, L_00000000009065b0, L_0000000000906470;
S_000000000085c400 .scope module, "mycpu" "cpu" 2 50, 3 260 0, S_00000000008a3df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "INSTRUCTION"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
L_00000000008803e0 .functor AND 1, L_0000000000880290, v0000000000903d80_0, C4<1>, C4<1>;
L_000000000087f810 .functor OR 1, v0000000000905180_0, L_00000000008803e0, C4<0>, C4<0>;
v0000000000904820_0 .net "ALUOP", 2 0, L_00000000022716e0;  1 drivers
v00000000009055e0_0 .net "ALURESULT", 7 0, v00000000008a02b0_0;  1 drivers
v00000000009046e0_0 .net "CLK", 0 0, v0000000000906dd0_0;  1 drivers
v0000000000904a00_0 .net/s "DESTINATION", 7 0, L_00000000022701a0;  1 drivers
v0000000000903c40_0 .net "IMMEDIATE_SELECT", 0 0, v0000000000905220_0;  1 drivers
v0000000000904aa0_0 .net "INSTRUCTION", 31 0, L_0000000002270740;  alias, 1 drivers
v0000000000903ba0_0 .net "Immediate", 7 0, L_0000000002270e20;  1 drivers
v0000000000903920_0 .net "OPCODE", 7 0, L_0000000002271140;  1 drivers
v0000000000903e20_0 .net "OUT1", 7 0, L_000000000087f570;  1 drivers
v0000000000904b40_0 .net "OUT2", 7 0, L_000000000087f650;  1 drivers
v0000000000903f60_0 .var "PC", 31 0;
v0000000000904000_0 .net "PC_NEXT", 31 0, L_00000000022713c0;  1 drivers
v0000000000904c80_0 .net "PC_Sumbeq", 31 0, v000000000089f090_0;  1 drivers
v0000000000906e70_0 .net "RESET", 0 0, v0000000000906f10_0;  1 drivers
v0000000000905f70_0 .net "SRC_1", 2 0, L_00000000022715a0;  1 drivers
v0000000000905890_0 .net "SRC_2", 2 0, L_00000000022711e0;  1 drivers
v0000000000906650_0 .net "SUB_SELECT", 0 0, v0000000000904d20_0;  1 drivers
v0000000000906d30_0 .net "WRITE", 0 0, v0000000000904280_0;  1 drivers
v0000000000905d90_0 .net "WRITEREG", 2 0, L_0000000002271e60;  1 drivers
v0000000000907730_0 .net "ZERO", 0 0, L_0000000000880290;  1 drivers
v0000000000905930_0 .net "beq", 0 0, v0000000000903d80_0;  1 drivers
v00000000009059d0_0 .net "j", 0 0, v0000000000905180_0;  1 drivers
v0000000000905a70_0 .net "muxIout", 7 0, v000000000089eeb0_0;  1 drivers
v0000000000906bf0_0 .net "muxSout", 7 0, v000000000089f1d0_0;  1 drivers
v0000000000906150_0 .net "result_and", 0 0, L_00000000008803e0;  1 drivers
v0000000000905b10_0 .net "result_or", 0 0, L_000000000087f810;  1 drivers
v0000000000906790_0 .net/s "shift_offset", 31 0, L_0000000002270ec0;  1 drivers
v0000000000905bb0_0 .net "twosComplement", 7 0, v0000000000904460_0;  1 drivers
v0000000000906c90_0 .net/s "unshift_offset", 31 0, L_0000000002271280;  1 drivers
L_0000000002271e60 .part L_0000000002270740, 16, 3;
L_0000000002271140 .part L_0000000002270740, 24, 8;
L_0000000002270e20 .part L_0000000002270740, 0, 8;
L_00000000022715a0 .part L_0000000002270740, 8, 3;
L_00000000022711e0 .part L_0000000002270740, 0, 3;
L_00000000022701a0 .part L_0000000002270740, 16, 8;
S_000000000085c580 .scope module, "PCadder" "adder" 3 300, 3 202 0, S_000000000085c400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "NUM1"
    .port_info 1 /INPUT 32 "NUM2"
    .port_info 2 /OUTPUT 32 "SUM"
v00000000008a05d0_0 .net "NUM1", 31 0, v0000000000903f60_0;  alias, 1 drivers
L_00000000022182d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000008a0710_0 .net "NUM2", 31 0, L_00000000022182d8;  1 drivers
v000000000089fa90_0 .net "SUM", 31 0, L_00000000022713c0;  alias, 1 drivers
L_00000000022713c0 .delay 32 (2,2,2) L_00000000022713c0/d;
L_00000000022713c0/d .arith/sum 32, v0000000000903f60_0, L_00000000022182d8;
S_0000000000859220 .scope module, "add" "Sign_Extender" 3 302, 3 229 0, S_000000000085c400;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /OUTPUT 32 "out"
v000000000089fb30_0 .net *"_s1", 0 0, L_0000000002270a60;  1 drivers
v00000000008a0b70_0 .net *"_s2", 7 0, L_0000000002270100;  1 drivers
v000000000089ff90_0 .net *"_s4", 15 0, L_0000000002270d80;  1 drivers
L_0000000002218320 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000089f9f0_0 .net *"_s9", 15 0, L_0000000002218320;  1 drivers
v000000000089f950_0 .net "in", 7 0, L_00000000022701a0;  alias, 1 drivers
v000000000089f770_0 .net "out", 31 0, L_0000000002271280;  alias, 1 drivers
L_0000000002270a60 .part L_00000000022701a0, 7, 1;
LS_0000000002270100_0_0 .concat [ 1 1 1 1], L_0000000002270a60, L_0000000002270a60, L_0000000002270a60, L_0000000002270a60;
LS_0000000002270100_0_4 .concat [ 1 1 1 1], L_0000000002270a60, L_0000000002270a60, L_0000000002270a60, L_0000000002270a60;
L_0000000002270100 .concat [ 4 4 0 0], LS_0000000002270100_0_0, LS_0000000002270100_0_4;
L_0000000002270d80 .concat [ 8 8 0 0], L_00000000022701a0, L_0000000002270100;
L_0000000002271280 .concat [ 16 16 0 0], L_0000000002270d80, L_0000000002218320;
S_00000000008593a0 .scope module, "add_pcbeq" "Add_ALU" 3 306, 3 213 0, S_000000000085c400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCout"
    .port_info 1 /INPUT 32 "ShiftOut"
    .port_info 2 /OUTPUT 32 "Add_ALUOut"
v000000000089f090_0 .var "Add_ALUOut", 31 0;
v00000000008a0850_0 .net "PCout", 31 0, L_00000000022713c0;  alias, 1 drivers
v00000000008a07b0_0 .net/s "ShiftOut", 31 0, L_0000000002270ec0;  alias, 1 drivers
E_00000000008ad440 .event edge, v000000000089fa90_0, v00000000008a07b0_0;
S_0000000000876dc0 .scope module, "mulx_Immediate" "mux" 3 316, 3 79 0, S_000000000085c400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "OUT"
    .port_info 1 /INPUT 1 "SELECT"
    .port_info 2 /INPUT 8 "INPUT1"
    .port_info 3 /INPUT 8 "INPUT2"
v000000000089ee10_0 .net "INPUT1", 7 0, L_0000000002270e20;  alias, 1 drivers
v000000000089f810_0 .net "INPUT2", 7 0, v000000000089f1d0_0;  alias, 1 drivers
v000000000089eeb0_0 .var "OUT", 7 0;
v000000000089f3b0_0 .net "SELECT", 0 0, v0000000000905220_0;  alias, 1 drivers
o00000000008b0808 .functor BUFZ 1, C4<z>; HiZ drive
v000000000089ef50_0 .net "clk", 0 0, o00000000008b0808;  0 drivers
E_00000000008add80 .event edge, v000000000089f3b0_0, v000000000089ee10_0, v000000000089f810_0;
S_0000000000876f40 .scope module, "mulx_Sign" "mux" 3 314, 3 79 0, S_000000000085c400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "OUT"
    .port_info 1 /INPUT 1 "SELECT"
    .port_info 2 /INPUT 8 "INPUT1"
    .port_info 3 /INPUT 8 "INPUT2"
v000000000089eff0_0 .net "INPUT1", 7 0, L_000000000087f650;  alias, 1 drivers
v00000000008a0030_0 .net "INPUT2", 7 0, v0000000000904460_0;  alias, 1 drivers
v000000000089f1d0_0 .var "OUT", 7 0;
v00000000008a0170_0 .net "SELECT", 0 0, v0000000000904d20_0;  alias, 1 drivers
o00000000008b0988 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008a0210_0 .net "clk", 0 0, o00000000008b0988;  0 drivers
E_00000000008ad340 .event edge, v00000000008a0170_0, v000000000089eff0_0, v00000000008a0030_0;
S_000000000086f550 .scope module, "myalu" "alu" 3 318, 3 7 0, S_000000000085c400;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 3 "SELECT"
    .port_info 4 /OUTPUT 1 "ZERO"
L_0000000000880290/0/0 .functor OR 1, L_00000000022706a0, L_0000000002271aa0, L_0000000002271320, L_0000000002271dc0;
L_0000000000880290/0/4 .functor OR 1, L_0000000002271b40, L_0000000002271460, L_0000000002271500, L_0000000002271000;
L_0000000000880290 .functor NOR 1, L_0000000000880290/0/0, L_0000000000880290/0/4, C4<0>, C4<0>;
v000000000089f270_0 .net "DATA1", 7 0, L_000000000087f570;  alias, 1 drivers
v000000000089f310_0 .net "DATA2", 7 0, v000000000089eeb0_0;  alias, 1 drivers
v00000000008a02b0_0 .var "RESULT", 7 0;
v00000000008a0350_0 .net "SELECT", 2 0, L_00000000022716e0;  alias, 1 drivers
v000000000089f4f0_0 .net "ZERO", 0 0, L_0000000000880290;  alias, 1 drivers
v000000000089f590_0 .net *"_s1", 0 0, L_00000000022706a0;  1 drivers
v000000000089f630_0 .net *"_s11", 0 0, L_0000000002271460;  1 drivers
v0000000000905680_0 .net *"_s13", 0 0, L_0000000002271500;  1 drivers
v00000000009050e0_0 .net *"_s15", 0 0, L_0000000002271000;  1 drivers
v0000000000904960_0 .net *"_s3", 0 0, L_0000000002271aa0;  1 drivers
v0000000000903ec0_0 .net *"_s5", 0 0, L_0000000002271320;  1 drivers
v0000000000904780_0 .net *"_s7", 0 0, L_0000000002271dc0;  1 drivers
v0000000000905040_0 .net *"_s9", 0 0, L_0000000002271b40;  1 drivers
E_00000000008ad280 .event edge, v00000000008a0350_0, v000000000089eeb0_0, v000000000089f270_0;
L_00000000022706a0 .part v00000000008a02b0_0, 0, 1;
L_0000000002271aa0 .part v00000000008a02b0_0, 1, 1;
L_0000000002271320 .part v00000000008a02b0_0, 2, 1;
L_0000000002271dc0 .part v00000000008a02b0_0, 3, 1;
L_0000000002271b40 .part v00000000008a02b0_0, 4, 1;
L_0000000002271460 .part v00000000008a02b0_0, 5, 1;
L_0000000002271500 .part v00000000008a02b0_0, 6, 1;
L_0000000002271000 .part v00000000008a02b0_0, 7, 1;
S_000000000086f6d0 .scope module, "mycu" "control_unit" 3 308, 3 116 0, S_000000000085c400;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE"
    .port_info 1 /OUTPUT 3 "SELECT"
    .port_info 2 /OUTPUT 1 "MUX_IMMEDIATE"
    .port_info 3 /OUTPUT 1 "MUX_SIGNED"
    .port_info 4 /OUTPUT 1 "WRITE"
    .port_info 5 /OUTPUT 1 "J_SIGNAL"
    .port_info 6 /OUTPUT 1 "BEQ_SIGNAL"
v0000000000903d80_0 .var "BEQ_SIGNAL", 0 0;
v0000000000905180_0 .var "J_SIGNAL", 0 0;
v0000000000905220_0 .var "MUX_IMMEDIATE", 0 0;
v0000000000904d20_0 .var "MUX_SIGNED", 0 0;
v00000000009041e0_0 .net "OPCODE", 7 0, L_0000000002271140;  alias, 1 drivers
v0000000000904fa0_0 .net "SELECT", 2 0, L_00000000022716e0;  alias, 1 drivers
v0000000000904280_0 .var "WRITE", 0 0;
E_00000000008adf40 .event edge, v00000000009041e0_0;
L_00000000022716e0 .delay 3 (1,1,1) L_00000000022716e0/d;
L_00000000022716e0/d .part L_0000000002271140, 0, 3;
S_000000000085e350 .scope module, "mytwos_compliment" "twos_compliment" 3 312, 3 99 0, S_000000000085c400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "OUT"
    .port_info 1 /INPUT 8 "IN"
v00000000009052c0_0 .net "IN", 7 0, L_000000000087f650;  alias, 1 drivers
v0000000000904460_0 .var "OUT", 7 0;
E_00000000008ad400 .event edge, v000000000089eff0_0;
S_000000000085e4d0 .scope module, "regfile" "reg_file" 3 310, 3 39 0, S_000000000085c400;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
L_000000000087f570/d .functor BUFZ 8, L_00000000022710a0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000000000087f570 .delay 8 (2,2,2) L_000000000087f570/d;
L_000000000087f650/d .functor BUFZ 8, L_0000000002271f00, C4<00000000>, C4<00000000>, C4<00000000>;
L_000000000087f650 .delay 8 (2,2,2) L_000000000087f650/d;
v0000000000904dc0_0 .net "CLK", 0 0, v0000000000906dd0_0;  alias, 1 drivers
v0000000000905720_0 .net "IN", 7 0, v00000000008a02b0_0;  alias, 1 drivers
v0000000000905400_0 .net "INADDRESS", 2 0, L_0000000002271e60;  alias, 1 drivers
v0000000000903b00_0 .net "OUT1", 7 0, L_000000000087f570;  alias, 1 drivers
v0000000000903880_0 .net "OUT1ADDRESS", 2 0, L_00000000022715a0;  alias, 1 drivers
v0000000000903ce0_0 .net "OUT2", 7 0, L_000000000087f650;  alias, 1 drivers
v0000000000904e60_0 .net "OUT2ADDRESS", 2 0, L_00000000022711e0;  alias, 1 drivers
v00000000009040a0_0 .net "RESET", 0 0, v0000000000906f10_0;  alias, 1 drivers
v0000000000904320_0 .net "WRITE", 0 0, v0000000000904280_0;  alias, 1 drivers
v00000000009043c0_0 .net *"_s0", 7 0, L_00000000022710a0;  1 drivers
v0000000000904500_0 .net *"_s10", 4 0, L_0000000002270240;  1 drivers
L_00000000022183f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000009048c0_0 .net *"_s13", 1 0, L_00000000022183f8;  1 drivers
v0000000000903a60_0 .net *"_s2", 4 0, L_0000000002270f60;  1 drivers
L_00000000022183b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000905360_0 .net *"_s5", 1 0, L_00000000022183b0;  1 drivers
v00000000009045a0_0 .net *"_s8", 7 0, L_0000000002271f00;  1 drivers
v0000000000904f00_0 .var/i "i", 31 0;
v0000000000905540 .array "r", 0 7, 7 0;
E_00000000008ae040 .event posedge, v0000000000904dc0_0;
E_00000000008ad500 .event edge, v00000000009040a0_0;
L_00000000022710a0 .array/port v0000000000905540, L_0000000002270f60;
L_0000000002270f60 .concat [ 3 2 0 0], L_00000000022715a0, L_00000000022183b0;
L_0000000002271f00 .array/port v0000000000905540, L_0000000002270240;
L_0000000002270240 .concat [ 3 2 0 0], L_00000000022711e0, L_00000000022183f8;
S_0000000000bf66b0 .scope module, "shift" "Left_Shift" 3 304, 3 244 0, S_000000000085c400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in"
    .port_info 1 /OUTPUT 32 "out"
v0000000000904640_0 .net *"_s1", 29 0, L_0000000002271640;  1 drivers
L_0000000002218368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000009054a0_0 .net/2u *"_s2", 1 0, L_0000000002218368;  1 drivers
v00000000009039c0_0 .net/s "in", 31 0, L_0000000002271280;  alias, 1 drivers
v0000000000904be0_0 .net/s "out", 31 0, L_0000000002270ec0;  alias, 1 drivers
L_0000000002271640 .part L_0000000002271280, 0, 30;
L_0000000002270ec0 .concat [ 2 30 0 0], L_0000000002218368, L_0000000002271640;
    .scope S_00000000008593a0;
T_0 ;
    %wait E_00000000008ad440;
    %delay 2, 0;
    %load/vec4 v00000000008a0850_0;
    %load/vec4 v00000000008a07b0_0;
    %add;
    %store/vec4 v000000000089f090_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000086f6d0;
T_1 ;
    %wait E_00000000008adf40;
    %load/vec4 v00000000009041e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000904280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000905220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000904d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000903d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000905180_0, 0, 1;
    %jmp T_1.8;
T_1.1 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000904280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000905220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000904d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000903d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000905180_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000904280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000905220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000904d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000905180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000903d80_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000904280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000905220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000904d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000903d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000905180_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000904280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000905220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000904d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000903d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000905180_0, 0, 1;
    %jmp T_1.8;
T_1.5 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000904280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000905220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000904d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000903d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000905180_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000904280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000905220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000904d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000903d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000905180_0, 0, 1;
    %jmp T_1.8;
T_1.7 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000904280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000905220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000904d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000903d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000905180_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000085e4d0;
T_2 ;
    %wait E_00000000008ad500;
    %load/vec4 v00000000009040a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 2, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000904f00_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000000000904f00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000000000904f00_0;
    %store/vec4a v0000000000905540, 4, 0;
    %load/vec4 v0000000000904f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000904f00_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000000000085e4d0;
T_3 ;
    %wait E_00000000008ae040;
    %load/vec4 v00000000009040a0_0;
    %nor/r;
    %load/vec4 v0000000000904320_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %delay 2, 0;
    %load/vec4 v0000000000905720_0;
    %load/vec4 v0000000000905400_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000000000905540, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000085e350;
T_4 ;
    %wait E_00000000008ad400;
    %load/vec4 v00000000009052c0_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0000000000904460_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000876f40;
T_5 ;
    %wait E_00000000008ad340;
    %load/vec4 v00000000008a0170_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000000000089eff0_0;
    %store/vec4 v000000000089f1d0_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000008a0030_0;
    %store/vec4 v000000000089f1d0_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000000876dc0;
T_6 ;
    %wait E_00000000008add80;
    %load/vec4 v000000000089f3b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v000000000089ee10_0;
    %store/vec4 v000000000089eeb0_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000000000089f810_0;
    %store/vec4 v000000000089eeb0_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000000000086f550;
T_7 ;
    %wait E_00000000008ad280;
    %load/vec4 v00000000008a0350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000000008a02b0_0, 0, 8;
    %jmp T_7.5;
T_7.0 ;
    %delay 1, 0;
    %load/vec4 v000000000089f310_0;
    %store/vec4 v00000000008a02b0_0, 0, 8;
    %jmp T_7.5;
T_7.1 ;
    %delay 2, 0;
    %load/vec4 v000000000089f270_0;
    %load/vec4 v000000000089f310_0;
    %add;
    %store/vec4 v00000000008a02b0_0, 0, 8;
    %jmp T_7.5;
T_7.2 ;
    %delay 1, 0;
    %load/vec4 v000000000089f270_0;
    %load/vec4 v000000000089f310_0;
    %and;
    %store/vec4 v00000000008a02b0_0, 0, 8;
    %jmp T_7.5;
T_7.3 ;
    %delay 1, 0;
    %load/vec4 v000000000089f270_0;
    %load/vec4 v000000000089f310_0;
    %or;
    %store/vec4 v00000000008a02b0_0, 0, 8;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000085c400;
T_8 ;
    %wait E_00000000008ad500;
    %load/vec4 v0000000000906e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %delay 1, 0;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0000000000903f60_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000085c400;
T_9 ;
    %wait E_00000000008ae040;
    %load/vec4 v0000000000906e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %delay 1, 0;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0000000000903f60_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000000905b10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %delay 1, 0;
    %load/vec4 v0000000000904c80_0;
    %store/vec4 v0000000000903f60_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %delay 1, 0;
    %load/vec4 v0000000000904000_0;
    %store/vec4 v0000000000903f60_0, 0, 32;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000008a3df0;
T_10 ;
    %pushi/vec4 134610954, 0, 32;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %pushi/vec4 134479887, 0, 32;
    %split/vec4 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %pushi/vec4 134414346, 0, 32;
    %split/vec4 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %pushi/vec4 17106435, 0, 32;
    %split/vec4 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %pushi/vec4 419563011, 0, 32;
    %split/vec4 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %pushi/vec4 17106435, 0, 32;
    %split/vec4 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %pushi/vec4 50660867, 0, 32;
    %split/vec4 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %pushi/vec4 458755, 0, 32;
    %split/vec4 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %pushi/vec4 100728833, 0, 32;
    %split/vec4 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %pushi/vec4 33620997, 0, 32;
    %split/vec4 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %pushi/vec4 17172228, 0, 32;
    %split/vec4 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %pushi/vec4 151258883, 0, 32;
    %split/vec4 8;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %pushi/vec4 17041155, 0, 32;
    %split/vec4 8;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %split/vec4 8;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907230, 4, 0;
    %end;
    .thread T_10;
    .scope S_00000000008a3df0;
T_11 ;
    %vpi_call 2 56 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 57 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000008a3df0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000906dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000906f10_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000906f10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000906f10_0, 0, 1;
    %delay 150, 0;
    %vpi_call 2 71 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_00000000008a3df0;
T_12 ;
    %delay 5, 0;
    %load/vec4 v0000000000906dd0_0;
    %inv;
    %store/vec4 v0000000000906dd0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "CPU_TEST.v";
    "./cpu.v";
