

================================================================
== Vivado HLS Report for 'setPath'
================================================================
* Date:           Fri Nov  9 23:11:24 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     5.598|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|   19484|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     237|
|Register         |        -|      -|    2328|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|    2328|   19721|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       4|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+------+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+------+------------+------------+
    |grp_fu_290_p2                     |     +    |      0|  0|    15|           8|           1|
    |tmp_14_i_fu_785_p2                |     +    |      0|  0|    15|           1|           8|
    |tmp_13_fu_668_p2                  |     -    |      0|  0|    17|           9|          10|
    |tmp_17_fu_693_p2                  |     -    |      0|  0|    17|           9|          10|
    |tmp_38_fu_526_p2                  |     -    |      0|  0|    17|           9|          10|
    |tmp_42_fu_551_p2                  |     -    |      0|  0|    17|           9|          10|
    |ap_condition_474                  |    and   |      0|  0|     2|           1|           1|
    |ap_predicate_op15_read_state1     |    and   |      0|  0|     2|           1|           1|
    |ap_predicate_op39_read_state1     |    and   |      0|  0|     2|           1|           1|
    |ap_predicate_op55_read_state1     |    and   |      0|  0|     2|           1|           1|
    |memWrCmd_V_1_load_A               |    and   |      0|  0|     2|           1|           1|
    |memWrCmd_V_1_load_B               |    and   |      0|  0|     2|           1|           1|
    |memWrData_V_V_1_load_A            |    and   |      0|  0|     2|           1|           1|
    |memWrData_V_V_1_load_B            |    and   |      0|  0|     2|           1|           1|
    |p_demorgan1_fu_746_p2             |    and   |      0|  0|   512|         512|         512|
    |p_demorgan_fu_604_p2              |    and   |      0|  0|   512|         512|         512|
    |tmp_27_fu_758_p2                  |    and   |      0|  0|   512|         512|         512|
    |tmp_28_fu_764_p2                  |    and   |      0|  0|   512|         512|         512|
    |tmp_52_fu_616_p2                  |    and   |      0|  0|   512|         512|         512|
    |tmp_53_fu_622_p2                  |    and   |      0|  0|   512|         512|         512|
    |memWrCmd_V_1_state_cmp_full       |   icmp   |      0|  0|     8|           2|           1|
    |memWrData_V_V_1_state_cmp_full    |   icmp   |      0|  0|     8|           2|           1|
    |tmp_10_fu_394_p2                  |   icmp   |      0|  0|    13|          14|          14|
    |tmp_11_i_fu_470_p2                |   icmp   |      0|  0|    13|          13|          13|
    |tmp_12_i_fu_404_p2                |   icmp   |      0|  0|    11|           8|           3|
    |tmp_13_i_fu_342_p2                |   icmp   |      0|  0|    11|           8|           3|
    |tmp_34_fu_332_p2                  |   icmp   |      0|  0|    13|          14|          14|
    |tmp_25_fu_740_p2                  |   lshr   |      0|  0|  2171|           2|         512|
    |tmp_50_fu_598_p2                  |   lshr   |      0|  0|  2171|           2|         512|
    |Hi_assign_1_fu_326_p2             |    or    |      0|  0|    14|           6|          14|
    |Hi_assign_fu_388_p2               |    or    |      0|  0|    14|           6|          14|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|     2|           1|           1|
    |ap_block_state2_io                |    or    |      0|  0|     2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|     2|           1|           1|
    |ap_block_state3_io                |    or    |      0|  0|     2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|  0|     2|           1|           1|
    |p_Result_1_fu_628_p2              |    or    |      0|  0|   512|         512|         512|
    |p_Result_s_fu_770_p2              |    or    |      0|  0|   512|         512|         512|
    |tmp_4_fu_418_p2                   |    or    |      0|  0|     2|           1|           1|
    |tmp_5_fu_356_p2                   |    or    |      0|  0|     2|           1|           1|
    |storemerge1_i_fu_410_p3           |  select  |      0|  0|     4|           1|           2|
    |storemerge2_i_fu_424_p3           |  select  |      0|  0|     3|           1|           3|
    |storemerge3_i_fu_362_p3           |  select  |      0|  0|     3|           1|           3|
    |storemerge4_i_fu_791_p3           |  select  |      0|  0|     8|           1|           8|
    |storemerge_i_fu_348_p3            |  select  |      0|  0|     3|           1|           3|
    |tmp_14_fu_674_p3                  |  select  |      0|  0|    10|           1|          10|
    |tmp_15_fu_680_p3                  |  select  |      0|  0|    10|           1|          10|
    |tmp_16_fu_686_p3                  |  select  |      0|  0|    10|           1|          10|
    |tmp_23_fu_727_p3                  |  select  |      0|  0|   512|           1|         512|
    |tmp_39_fu_532_p3                  |  select  |      0|  0|    10|           1|          10|
    |tmp_40_fu_538_p3                  |  select  |      0|  0|    10|           1|          10|
    |tmp_41_fu_544_p3                  |  select  |      0|  0|    10|           1|          10|
    |tmp_48_fu_585_p3                  |  select  |      0|  0|   512|           1|         512|
    |tmp_21_fu_711_p2                  |    shl   |      0|  0|  2171|         512|         512|
    |tmp_24_fu_734_p2                  |    shl   |      0|  0|  2171|           2|         512|
    |tmp_46_fu_569_p2                  |    shl   |      0|  0|  2171|         512|         512|
    |tmp_49_fu_592_p2                  |    shl   |      0|  0|  2171|           2|         512|
    |tmp_26_fu_752_p2                  |    xor   |      0|  0|   512|         512|           2|
    |tmp_51_fu_610_p2                  |    xor   |      0|  0|   512|         512|           2|
    +----------------------------------+----------+-------+---+------+------------+------------+
    |Total                             |          |      0|  0| 19484|        6298|        8416|
    +----------------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm                                    |  15|          3|    2|          6|
    |ap_NS_iter2_fsm                                    |  15|          3|    2|          6|
    |ap_done                                            |   9|          2|    1|          2|
    |ap_phi_mux_setValueBuffer_V_fla_phi_fu_179_p26     |   9|          2|    1|          2|
    |ap_phi_mux_setValueBuffer_V_new_phi_fu_226_p26     |  15|          3|  512|       1536|
    |ap_phi_reg_pp0_iter1_setValueBuffer_V_fla_reg_174  |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_setValueBuffer_V_new_reg_221  |  15|          3|  512|       1536|
    |counter                                            |   9|          2|    8|         16|
    |demux2setPathMetadat_1_blk_n                       |   9|          2|    1|          2|
    |demux2setPathValue_V_blk_n                         |   9|          2|    1|          2|
    |filterPopSet_V_V_blk_n                             |   9|          2|    1|          2|
    |memWrCmd_V_1_data_in                               |  15|          3|   40|        120|
    |memWrCmd_V_1_data_out                              |   9|          2|   40|         80|
    |memWrCmd_V_1_state                                 |  15|          3|    2|          6|
    |memWrCmd_V_TDATA_blk_n                             |   9|          2|    1|          2|
    |memWrData_V_V_1_data_out                           |   9|          2|  512|       1024|
    |memWrData_V_V_1_state                              |  15|          3|    2|          6|
    |memWrData_V_V_TDATA_blk_n                          |   9|          2|    1|          2|
    |setState                                           |  27|          5|    3|         15|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              | 237|         49| 1643|       4368|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+-----+----+-----+-----------+
    |                        Name                       |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_iter0_fsm                                    |    1|   0|    1|          0|
    |ap_CS_iter1_fsm                                    |    2|   0|    2|          0|
    |ap_CS_iter2_fsm                                    |    2|   0|    2|          0|
    |ap_done_reg                                        |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_setValueBuffer_V_fla_reg_174  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_setValueBuffer_V_new_reg_221  |  512|   0|  512|          0|
    |counter                                            |    8|   0|    8|          0|
    |memWrCmd_V_1_payload_A                             |   40|   0|   40|          0|
    |memWrCmd_V_1_payload_B                             |   40|   0|   40|          0|
    |memWrCmd_V_1_sel_rd                                |    1|   0|    1|          0|
    |memWrCmd_V_1_sel_wr                                |    1|   0|    1|          0|
    |memWrCmd_V_1_state                                 |    2|   0|    2|          0|
    |memWrData_V_V_1_payload_A                          |  512|   0|  512|          0|
    |memWrData_V_V_1_payload_B                          |  512|   0|  512|          0|
    |memWrData_V_V_1_sel_rd                             |    1|   0|    1|          0|
    |memWrData_V_V_1_sel_wr                             |    1|   0|    1|          0|
    |memWrData_V_V_1_state                              |    2|   0|    2|          0|
    |reg_301                                            |   66|   0|   66|          0|
    |setMdBuffer_address_s                              |   32|   0|   32|          0|
    |setNumOfWords                                      |    8|   0|    8|          0|
    |setState                                           |    3|   0|    3|          0|
    |setState_load_reg_810                              |    3|   0|    3|          0|
    |setState_load_reg_810_pp0_iter1_reg                |    3|   0|    3|          0|
    |setValueBuffer_V                                   |  512|   0|  512|          0|
    |tmp_10_reg_846                                     |    1|   0|    1|          0|
    |tmp_11_i_reg_878                                   |    1|   0|    1|          0|
    |tmp_12_reg_854                                     |    4|   0|   10|          6|
    |tmp_1_reg_837                                      |    1|   0|    1|          0|
    |tmp_2_reg_814                                      |    1|   0|    1|          0|
    |tmp_33_reg_818                                     |    4|   0|    4|          0|
    |tmp_34_reg_823                                     |    1|   0|    1|          0|
    |tmp_37_reg_831                                     |    4|   0|   10|          6|
    |tmp_3_reg_864                                      |    1|   0|    1|          0|
    |tmp_55_reg_868                                     |   32|   0|   32|          0|
    |tmp_6_reg_873                                      |    7|   0|    7|          0|
    |tmp_9_reg_841                                      |    4|   0|    4|          0|
    |tmp_reg_860                                        |    1|   0|    1|          0|
    +---------------------------------------------------+-----+----+-----+-----------+
    |Total                                              | 2328|   0| 2340|         12|
    +---------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+--------------+------------------------+--------------+
|            RTL Ports           | Dir | Bits|   Protocol   |      Source Object     |    C Type    |
+--------------------------------+-----+-----+--------------+------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_none |         setPath        | return value |
|ap_rst                          |  in |    1| ap_ctrl_none |         setPath        | return value |
|ap_start                        |  in |    1| ap_ctrl_none |         setPath        | return value |
|ap_done                         | out |    1| ap_ctrl_none |         setPath        | return value |
|ap_continue                     |  in |    1| ap_ctrl_none |         setPath        | return value |
|ap_idle                         | out |    1| ap_ctrl_none |         setPath        | return value |
|ap_ready                        | out |    1| ap_ctrl_none |         setPath        | return value |
|demux2setPathValue_V_dout       |  in |   66|    ap_fifo   |  demux2setPathValue_V  |    pointer   |
|demux2setPathValue_V_empty_n    |  in |    1|    ap_fifo   |  demux2setPathValue_V  |    pointer   |
|demux2setPathValue_V_read       | out |    1|    ap_fifo   |  demux2setPathValue_V  |    pointer   |
|demux2setPathMetadat_1_dout     |  in |   45|    ap_fifo   | demux2setPathMetadat_1 |    pointer   |
|demux2setPathMetadat_1_empty_n  |  in |    1|    ap_fifo   | demux2setPathMetadat_1 |    pointer   |
|demux2setPathMetadat_1_read     | out |    1|    ap_fifo   | demux2setPathMetadat_1 |    pointer   |
|filterPopSet_V_V_din            | out |    1|    ap_fifo   |    filterPopSet_V_V    |    pointer   |
|filterPopSet_V_V_full_n         |  in |    1|    ap_fifo   |    filterPopSet_V_V    |    pointer   |
|filterPopSet_V_V_write          | out |    1|    ap_fifo   |    filterPopSet_V_V    |    pointer   |
|memWrData_V_V_TREADY            |  in |    1|     axis     |      memWrData_V_V     |    pointer   |
|memWrData_V_V_TDATA             | out |  512|     axis     |      memWrData_V_V     |    pointer   |
|memWrData_V_V_TVALID            | out |    1|     axis     |      memWrData_V_V     |    pointer   |
|memWrCmd_V_TREADY               |  in |    1|     axis     |       memWrCmd_V       |    pointer   |
|memWrCmd_V_TDATA                | out |   40|     axis     |       memWrCmd_V       |    pointer   |
|memWrCmd_V_TVALID               | out |    1|     axis     |       memWrCmd_V       |    pointer   |
+--------------------------------+-----+-----+--------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.98>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%setState_load = load i3* @setState, align 1" [sources/valueStore/valueStore.cpp:267]   --->   Operation 4 'load' 'setState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%counter_load = load i8* @counter, align 1" [sources/valueStore/valueStore.cpp:291]   --->   Operation 5 'load' 'counter_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "switch i3 %setState_load, label %._crit_edge2.i [
    i3 0, label %0
    i3 1, label %3
    i3 3, label %4
    i3 -4, label %5
    i3 2, label %6
    i3 -3, label %7
    i3 -2, label %8
  ]" [sources/valueStore/valueStore.cpp:267]   --->   Operation 6 'switch' <Predicate = true> <Delay = 1.00>
ST_1 : Operation 7 [1/1] (0.92ns)   --->   "store i8 0, i8* @counter, align 1" [sources/valueStore/valueStore.cpp:349]   --->   Operation 7 'store' <Predicate = (setState_load == 6)> <Delay = 0.92>
ST_1 : Operation 8 [1/1] (1.07ns)   --->   "store i3 0, i3* @setState, align 1" [sources/valueStore/valueStore.cpp:352]   --->   Operation 8 'store' <Predicate = (setState_load == 6)> <Delay = 1.07>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "br label %._crit_edge2.i" [sources/valueStore/valueStore.cpp:353]   --->   Operation 9 'br' <Predicate = (setState_load == 6)> <Delay = 1.00>
ST_1 : Operation 10 [1/1] (0.92ns)   --->   "store i8 0, i8* @counter, align 1" [sources/valueStore/valueStore.cpp:342]   --->   Operation 10 'store' <Predicate = (setState_load == 5)> <Delay = 0.92>
ST_1 : Operation 11 [1/1] (1.07ns)   --->   "store i3 2, i3* @setState, align 1" [sources/valueStore/valueStore.cpp:344]   --->   Operation 11 'store' <Predicate = (setState_load == 5)> <Delay = 1.07>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "br label %._crit_edge2.i" [sources/valueStore/valueStore.cpp:345]   --->   Operation 12 'br' <Predicate = (setState_load == 5)> <Delay = 1.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i66P(i66* @demux2setPathValue_V, i32 1)"   --->   Operation 13 'nbreadreq' 'tmp_2' <Predicate = (setState_load == 2)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "br i1 %tmp_2, label %_ifconv1, label %._crit_edge2.i" [sources/valueStore/valueStore.cpp:326]   --->   Operation 14 'br' <Predicate = (setState_load == 2)> <Delay = 1.00>
ST_1 : Operation 15 [1/1] (2.39ns)   --->   "%tmp_543 = call i66 @_ssdm_op_Read.ap_fifo.volatile.i66P(i66* @demux2setPathValue_V)"   --->   Operation 15 'read' 'tmp_543' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i66.i32(i66 %tmp_543, i32 65)" [sources/valueStore/../globals.h:114->sources/valueStore/valueStore.cpp:328]   --->   Operation 16 'bitselect' 'tmp_32' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i8 %counter_load to i4" [sources/valueStore/valueStore.cpp:291]   --->   Operation 17 'trunc' 'tmp_33' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%Lo_assign_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %counter_load, i6 0)" [sources/valueStore/valueStore.cpp:329]   --->   Operation 18 'bitconcatenate' 'Lo_assign_1' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%Hi_assign_1 = or i14 %Lo_assign_1, 63" [sources/valueStore/valueStore.cpp:329]   --->   Operation 19 'or' 'Hi_assign_1' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.10ns)   --->   "%tmp_34 = icmp ugt i14 %Lo_assign_1, %Hi_assign_1" [sources/valueStore/valueStore.cpp:329]   --->   Operation 20 'icmp' 'tmp_34' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i14 %Hi_assign_1 to i10" [sources/valueStore/valueStore.cpp:329]   --->   Operation 21 'trunc' 'tmp_37' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.86ns)   --->   "%tmp_13_i = icmp eq i8 %counter_load, 7" [sources/valueStore/valueStore.cpp:332]   --->   Operation 22 'icmp' 'tmp_13_i' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node storemerge3_i)   --->   "%storemerge_i = select i1 %tmp_32, i3 -2, i3 -3" [sources/valueStore/../globals.h:114->sources/valueStore/valueStore.cpp:328]   --->   Operation 23 'select' 'storemerge_i' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node storemerge3_i)   --->   "%tmp_5 = or i1 %tmp_32, %tmp_13_i" [sources/valueStore/../globals.h:114->sources/valueStore/valueStore.cpp:328]   --->   Operation 24 'or' 'tmp_5' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.51ns) (out node of the LUT)   --->   "%storemerge3_i = select i1 %tmp_5, i3 %storemerge_i, i3 2" [sources/valueStore/../globals.h:114->sources/valueStore/valueStore.cpp:328]   --->   Operation 25 'select' 'storemerge3_i' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.07ns)   --->   "store i3 %storemerge3_i, i3* @setState, align 1" [sources/valueStore/valueStore.cpp:331]   --->   Operation 26 'store' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 1.07>
ST_1 : Operation 27 [1/1] (1.35ns)   --->   "%tmp_15_i = add i8 %counter_load, 1" [sources/valueStore/valueStore.cpp:336]   --->   Operation 27 'add' 'tmp_15_i' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.92ns)   --->   "store i8 %tmp_15_i, i8* @counter, align 1" [sources/valueStore/valueStore.cpp:336]   --->   Operation 28 'store' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.92>
ST_1 : Operation 29 [1/1] (0.92ns)   --->   "store i8 0, i8* @counter, align 1" [sources/valueStore/valueStore.cpp:316]   --->   Operation 29 'store' <Predicate = (setState_load == 4)> <Delay = 0.92>
ST_1 : Operation 30 [1/1] (1.07ns)   --->   "store i3 2, i3* @setState, align 1" [sources/valueStore/valueStore.cpp:321]   --->   Operation 30 'store' <Predicate = (setState_load == 4)> <Delay = 1.07>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "br label %._crit_edge2.i" [sources/valueStore/valueStore.cpp:322]   --->   Operation 31 'br' <Predicate = (setState_load == 4)> <Delay = 1.00>
ST_1 : Operation 32 [1/1] (0.92ns)   --->   "store i8 0, i8* @counter, align 1" [sources/valueStore/valueStore.cpp:305]   --->   Operation 32 'store' <Predicate = (setState_load == 3)> <Delay = 0.92>
ST_1 : Operation 33 [1/1] (1.07ns)   --->   "store i3 0, i3* @setState, align 1" [sources/valueStore/valueStore.cpp:311]   --->   Operation 33 'store' <Predicate = (setState_load == 3)> <Delay = 1.07>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "br label %._crit_edge2.i" [sources/valueStore/valueStore.cpp:312]   --->   Operation 34 'br' <Predicate = (setState_load == 3)> <Delay = 1.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i66P(i66* @demux2setPathValue_V, i32 1)"   --->   Operation 35 'nbreadreq' 'tmp_1' <Predicate = (setState_load == 1)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "br i1 %tmp_1, label %_ifconv, label %._crit_edge2.i" [sources/valueStore/valueStore.cpp:289]   --->   Operation 36 'br' <Predicate = (setState_load == 1)> <Delay = 1.00>
ST_1 : Operation 37 [1/1] (1.35ns)   --->   "%tmp_i = add i8 %counter_load, 1" [sources/valueStore/valueStore.cpp:291]   --->   Operation 37 'add' 'tmp_i' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.92ns)   --->   "store i8 %tmp_i, i8* @counter, align 1" [sources/valueStore/valueStore.cpp:291]   --->   Operation 38 'store' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.92>
ST_1 : Operation 39 [1/1] (2.39ns)   --->   "%tmp_29 = call i66 @_ssdm_op_Read.ap_fifo.volatile.i66P(i66* @demux2setPathValue_V)"   --->   Operation 39 'read' 'tmp_29' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i66.i32(i66 %tmp_29, i32 65)" [sources/valueStore/../globals.h:114->sources/valueStore/valueStore.cpp:292]   --->   Operation 40 'bitselect' 'tmp_8' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i8 %tmp_i to i4" [sources/valueStore/valueStore.cpp:291]   --->   Operation 41 'trunc' 'tmp_9' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%Lo_assign = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_i, i6 0)" [sources/valueStore/valueStore.cpp:293]   --->   Operation 42 'bitconcatenate' 'Lo_assign' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%Hi_assign = or i14 %Lo_assign, 63" [sources/valueStore/valueStore.cpp:293]   --->   Operation 43 'or' 'Hi_assign' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.10ns)   --->   "%tmp_10 = icmp ugt i14 %Lo_assign, %Hi_assign" [sources/valueStore/valueStore.cpp:293]   --->   Operation 44 'icmp' 'tmp_10' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i14 %Hi_assign to i10" [sources/valueStore/valueStore.cpp:293]   --->   Operation 45 'trunc' 'tmp_12' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.86ns)   --->   "%tmp_12_i = icmp eq i8 %tmp_i, 7" [sources/valueStore/valueStore.cpp:296]   --->   Operation 46 'icmp' 'tmp_12_i' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node storemerge2_i)   --->   "%storemerge1_i = select i1 %tmp_8, i3 3, i3 -4" [sources/valueStore/../globals.h:114->sources/valueStore/valueStore.cpp:292]   --->   Operation 47 'select' 'storemerge1_i' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node storemerge2_i)   --->   "%tmp_4 = or i1 %tmp_8, %tmp_12_i" [sources/valueStore/../globals.h:114->sources/valueStore/valueStore.cpp:292]   --->   Operation 48 'or' 'tmp_4' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.51ns) (out node of the LUT)   --->   "%storemerge2_i = select i1 %tmp_4, i3 %storemerge1_i, i3 1" [sources/valueStore/../globals.h:114->sources/valueStore/valueStore.cpp:292]   --->   Operation 49 'select' 'storemerge2_i' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.07ns)   --->   "store i3 %storemerge2_i, i3* @setState, align 1" [sources/valueStore/valueStore.cpp:295]   --->   Operation 50 'store' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 1.07>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i45P(i45* @demux2setPathMetadat_1, i32 1)"   --->   Operation 51 'nbreadreq' 'tmp' <Predicate = (setState_load == 0)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge2.i" [sources/valueStore/valueStore.cpp:272]   --->   Operation 52 'br' <Predicate = (setState_load == 0)> <Delay = 1.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i66P(i66* @demux2setPathValue_V, i32 1)"   --->   Operation 53 'nbreadreq' 'tmp_3' <Predicate = (setState_load == 0 & tmp)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "br i1 %tmp_3, label %._crit_edge5.i, label %._crit_edge2.i" [sources/valueStore/valueStore.cpp:272]   --->   Operation 54 'br' <Predicate = (setState_load == 0 & tmp)> <Delay = 1.00>
ST_1 : Operation 55 [1/1] (2.39ns)   --->   "%tmp34 = call i45 @_ssdm_op_Read.ap_fifo.volatile.i45P(i45* @demux2setPathMetadat_1)"   --->   Operation 55 'read' 'tmp34' <Predicate = (setState_load == 0 & tmp & tmp_3)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i45 %tmp34 to i32" [sources/valueStore/../globals.h:143->sources/valueStore/valueStore.cpp:274]   --->   Operation 56 'trunc' 'tmp_55' <Predicate = (setState_load == 0 & tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_length_V_load_ne = call i13 @_ssdm_op_PartSelect.i13.i45.i32.i32(i45 %tmp34, i32 32, i32 44)" [sources/valueStore/../globals.h:143->sources/valueStore/valueStore.cpp:274]   --->   Operation 57 'partselect' 'tmp_length_V_load_ne' <Predicate = (setState_load == 0 & tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_PartSelect.i7.i45.i32.i32(i45 %tmp34, i32 38, i32 44)" [sources/valueStore/valueStore.cpp:275]   --->   Operation 58 'partselect' 'tmp_6' <Predicate = (setState_load == 0 & tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%op2_assign = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_6, i6 0)" [sources/valueStore/valueStore.cpp:276]   --->   Operation 59 'bitconcatenate' 'op2_assign' <Predicate = (setState_load == 0 & tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.06ns)   --->   "%tmp_11_i = icmp ugt i13 %tmp_length_V_load_ne, %op2_assign" [sources/valueStore/valueStore.cpp:276]   --->   Operation 60 'icmp' 'tmp_11_i' <Predicate = (setState_load == 0 & tmp & tmp_3)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (2.39ns)   --->   "%tmp_119 = call i66 @_ssdm_op_Read.ap_fifo.volatile.i66P(i66* @demux2setPathValue_V)"   --->   Operation 61 'read' 'tmp_119' <Predicate = (setState_load == 0 & tmp & tmp_3)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i66.i32(i66 %tmp_119, i32 64)" [sources/valueStore/../globals.h:114->sources/valueStore/valueStore.cpp:278]   --->   Operation 62 'bitselect' 'tmp_56' <Predicate = (setState_load == 0 & tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.00ns)   --->   "br i1 %tmp_56, label %2, label %._crit_edge2.i" [sources/valueStore/valueStore.cpp:279]   --->   Operation 63 'br' <Predicate = (setState_load == 0 & tmp & tmp_3)> <Delay = 1.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_57 = trunc i66 %tmp_119 to i64" [sources/valueStore/valueStore.cpp:281]   --->   Operation 64 'trunc' 'tmp_57' <Predicate = (setState_load == 0 & tmp & tmp_3 & tmp_56)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_2 = zext i64 %tmp_57 to i512" [sources/valueStore/valueStore.cpp:281]   --->   Operation 65 'zext' 'p_Result_2' <Predicate = (setState_load == 0 & tmp & tmp_3 & tmp_56)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.07ns)   --->   "store i3 1, i3* @setState, align 1" [sources/valueStore/valueStore.cpp:282]   --->   Operation 66 'store' <Predicate = (setState_load == 0 & tmp & tmp_3 & tmp_56)> <Delay = 1.07>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "br label %._crit_edge2.i" [sources/valueStore/valueStore.cpp:283]   --->   Operation 67 'br' <Predicate = (setState_load == 0 & tmp & tmp_3 & tmp_56)> <Delay = 1.00>

State 2 <SV = 1> <Delay = 5.59>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512* @setValueBuffer_V, align 16" [sources/valueStore/valueStore.cpp:293]   --->   Operation 68 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%setCtrlWord_address_s = load i32* @setMdBuffer_address_s, align 4" [sources/valueStore/valueStore.cpp:306]   --->   Operation 69 'load' 'setCtrlWord_address_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_count_V = load i8* @setNumOfWords, align 1" [sources/valueStore/valueStore.cpp:307]   --->   Operation 70 'load' 'tmp_count_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P(i512* %memWrData_V_V, i512 %p_Val2_s)" [sources/valueStore/valueStore.cpp:350]   --->   Operation 71 'write' <Predicate = (setState_load == 6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 72 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* @filterPopSet_V_V, i1 true)" [sources/valueStore/valueStore.cpp:351]   --->   Operation 72 'write' <Predicate = (setState_load == 6)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_2 : Operation 73 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P(i512* %memWrData_V_V, i512 %p_Val2_s)" [sources/valueStore/valueStore.cpp:343]   --->   Operation 73 'write' <Predicate = (setState_load == 5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_31 = trunc i66 %tmp_543 to i64" [sources/valueStore/../globals.h:114->sources/valueStore/valueStore.cpp:328]   --->   Operation 74 'trunc' 'tmp_31' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%loc_V_1 = zext i64 %tmp_31 to i512" [sources/valueStore/valueStore.cpp:329]   --->   Operation 75 'zext' 'loc_V_1' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_36 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_33, i6 0)" [sources/valueStore/valueStore.cpp:329]   --->   Operation 76 'bitconcatenate' 'tmp_36' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.34ns)   --->   "%tmp_38 = sub i10 511, %tmp_36" [sources/valueStore/valueStore.cpp:329]   --->   Operation 77 'sub' 'tmp_38' <Predicate = (setState_load == 2 & tmp_2 & tmp_34)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_39 = select i1 %tmp_34, i10 %tmp_36, i10 %tmp_37" [sources/valueStore/valueStore.cpp:329]   --->   Operation 78 'select' 'tmp_39' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_40 = select i1 %tmp_34, i10 %tmp_37, i10 %tmp_36" [sources/valueStore/valueStore.cpp:329]   --->   Operation 79 'select' 'tmp_40' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_41 = select i1 %tmp_34, i10 %tmp_38, i10 %tmp_36" [sources/valueStore/valueStore.cpp:329]   --->   Operation 80 'select' 'tmp_41' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.34ns) (out node of the LUT)   --->   "%tmp_42 = sub i10 511, %tmp_39" [sources/valueStore/valueStore.cpp:329]   --->   Operation 81 'sub' 'tmp_42' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_43 = zext i10 %tmp_41 to i512" [sources/valueStore/valueStore.cpp:329]   --->   Operation 82 'zext' 'tmp_43' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_44 = zext i10 %tmp_40 to i512" [sources/valueStore/valueStore.cpp:329]   --->   Operation 83 'zext' 'tmp_44' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_45 = zext i10 %tmp_42 to i512" [sources/valueStore/valueStore.cpp:329]   --->   Operation 84 'zext' 'tmp_45' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (2.35ns) (out node of the LUT)   --->   "%tmp_46 = shl i512 %loc_V_1, %tmp_43" [sources/valueStore/valueStore.cpp:329]   --->   Operation 85 'shl' 'tmp_46' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 2.35> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%tmp_47 = call i512 @llvm.part.select.i512(i512 %tmp_46, i32 511, i32 0)" [sources/valueStore/valueStore.cpp:329]   --->   Operation 86 'partselect' 'tmp_47' <Predicate = (setState_load == 2 & tmp_2 & tmp_34)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%tmp_48 = select i1 %tmp_34, i512 %tmp_47, i512 %tmp_46" [sources/valueStore/valueStore.cpp:329]   --->   Operation 87 'select' 'tmp_48' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_49 = shl i512 -1, %tmp_44" [sources/valueStore/valueStore.cpp:329]   --->   Operation 88 'shl' 'tmp_49' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_50 = lshr i512 -1, %tmp_45" [sources/valueStore/valueStore.cpp:329]   --->   Operation 89 'lshr' 'tmp_50' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.72ns) (out node of the LUT)   --->   "%p_demorgan = and i512 %tmp_49, %tmp_50" [sources/valueStore/valueStore.cpp:329]   --->   Operation 90 'and' 'p_demorgan' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 1.72> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%tmp_51 = xor i512 %p_demorgan, -1" [sources/valueStore/valueStore.cpp:329]   --->   Operation 91 'xor' 'tmp_51' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%tmp_52 = and i512 %p_Val2_s, %tmp_51" [sources/valueStore/valueStore.cpp:329]   --->   Operation 92 'and' 'tmp_52' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%tmp_53 = and i512 %tmp_48, %p_demorgan" [sources/valueStore/valueStore.cpp:329]   --->   Operation 93 'and' 'tmp_53' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.89ns) (out node of the LUT)   --->   "%p_Result_1 = or i512 %tmp_52, %tmp_53" [sources/valueStore/valueStore.cpp:329]   --->   Operation 94 'or' 'p_Result_1' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 0.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.00ns)   --->   "br label %._crit_edge2.i" [sources/valueStore/valueStore.cpp:337]   --->   Operation 95 'br' <Predicate = (setState_load == 2 & tmp_2)> <Delay = 1.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_429 = call i40 @_ssdm_op_BitConcatenate.i40.i8.i32(i8 %tmp_count_V, i32 %setCtrlWord_address_s)" [sources/valueStore/valueStore.cpp:319]   --->   Operation 96 'bitconcatenate' 'tmp_429' <Predicate = (setState_load == 4)> <Delay = 0.00>
ST_2 : Operation 97 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i40P(i40* %memWrCmd_V, i40 %tmp_429)" [sources/valueStore/valueStore.cpp:319]   --->   Operation 97 'write' <Predicate = (setState_load == 4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 98 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P(i512* %memWrData_V_V, i512 %p_Val2_s)" [sources/valueStore/valueStore.cpp:320]   --->   Operation 98 'write' <Predicate = (setState_load == 4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_35 = call i40 @_ssdm_op_BitConcatenate.i40.i8.i32(i8 %tmp_count_V, i32 %setCtrlWord_address_s)" [sources/valueStore/valueStore.cpp:308]   --->   Operation 99 'bitconcatenate' 'tmp_35' <Predicate = (setState_load == 3)> <Delay = 0.00>
ST_2 : Operation 100 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i40P(i40* %memWrCmd_V, i40 %tmp_35)" [sources/valueStore/valueStore.cpp:308]   --->   Operation 100 'write' <Predicate = (setState_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 101 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P(i512* %memWrData_V_V, i512 %p_Val2_s)" [sources/valueStore/valueStore.cpp:309]   --->   Operation 101 'write' <Predicate = (setState_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 102 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* @filterPopSet_V_V, i1 true)" [sources/valueStore/valueStore.cpp:310]   --->   Operation 102 'write' <Predicate = (setState_load == 3)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_21)   --->   "%tmp_7 = trunc i66 %tmp_29 to i64" [sources/valueStore/../globals.h:114->sources/valueStore/valueStore.cpp:292]   --->   Operation 103 'trunc' 'tmp_7' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_21)   --->   "%loc_V = zext i64 %tmp_7 to i512" [sources/valueStore/valueStore.cpp:293]   --->   Operation 104 'zext' 'loc_V' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_11 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_9, i6 0)" [sources/valueStore/valueStore.cpp:293]   --->   Operation 105 'bitconcatenate' 'tmp_11' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.34ns)   --->   "%tmp_13 = sub i10 511, %tmp_11" [sources/valueStore/valueStore.cpp:293]   --->   Operation 106 'sub' 'tmp_13' <Predicate = (setState_load == 1 & tmp_1 & tmp_10)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_17)   --->   "%tmp_14 = select i1 %tmp_10, i10 %tmp_11, i10 %tmp_12" [sources/valueStore/valueStore.cpp:293]   --->   Operation 107 'select' 'tmp_14' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan1)   --->   "%tmp_15 = select i1 %tmp_10, i10 %tmp_12, i10 %tmp_11" [sources/valueStore/valueStore.cpp:293]   --->   Operation 108 'select' 'tmp_15' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_21)   --->   "%tmp_16 = select i1 %tmp_10, i10 %tmp_13, i10 %tmp_11" [sources/valueStore/valueStore.cpp:293]   --->   Operation 109 'select' 'tmp_16' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (1.34ns) (out node of the LUT)   --->   "%tmp_17 = sub i10 511, %tmp_14" [sources/valueStore/valueStore.cpp:293]   --->   Operation 110 'sub' 'tmp_17' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_21)   --->   "%tmp_18 = zext i10 %tmp_16 to i512" [sources/valueStore/valueStore.cpp:293]   --->   Operation 111 'zext' 'tmp_18' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan1)   --->   "%tmp_19 = zext i10 %tmp_15 to i512" [sources/valueStore/valueStore.cpp:293]   --->   Operation 112 'zext' 'tmp_19' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan1)   --->   "%tmp_20 = zext i10 %tmp_17 to i512" [sources/valueStore/valueStore.cpp:293]   --->   Operation 113 'zext' 'tmp_20' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (2.35ns) (out node of the LUT)   --->   "%tmp_21 = shl i512 %loc_V, %tmp_18" [sources/valueStore/valueStore.cpp:293]   --->   Operation 114 'shl' 'tmp_21' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 2.35> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_22 = call i512 @llvm.part.select.i512(i512 %tmp_21, i32 511, i32 0)" [sources/valueStore/valueStore.cpp:293]   --->   Operation 115 'partselect' 'tmp_22' <Predicate = (setState_load == 1 & tmp_1 & tmp_10)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_23 = select i1 %tmp_10, i512 %tmp_22, i512 %tmp_21" [sources/valueStore/valueStore.cpp:293]   --->   Operation 116 'select' 'tmp_23' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan1)   --->   "%tmp_24 = shl i512 -1, %tmp_19" [sources/valueStore/valueStore.cpp:293]   --->   Operation 117 'shl' 'tmp_24' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan1)   --->   "%tmp_25 = lshr i512 -1, %tmp_20" [sources/valueStore/valueStore.cpp:293]   --->   Operation 118 'lshr' 'tmp_25' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (1.72ns) (out node of the LUT)   --->   "%p_demorgan1 = and i512 %tmp_24, %tmp_25" [sources/valueStore/valueStore.cpp:293]   --->   Operation 119 'and' 'p_demorgan1' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 1.72> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_26 = xor i512 %p_demorgan1, -1" [sources/valueStore/valueStore.cpp:293]   --->   Operation 120 'xor' 'tmp_26' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_27 = and i512 %p_Val2_s, %tmp_26" [sources/valueStore/valueStore.cpp:293]   --->   Operation 121 'and' 'tmp_27' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_28 = and i512 %tmp_23, %p_demorgan1" [sources/valueStore/valueStore.cpp:293]   --->   Operation 122 'and' 'tmp_28' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.89ns) (out node of the LUT)   --->   "%p_Result_s = or i512 %tmp_27, %tmp_28" [sources/valueStore/valueStore.cpp:293]   --->   Operation 123 'or' 'p_Result_s' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 0.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (1.00ns)   --->   "br label %._crit_edge2.i" [sources/valueStore/valueStore.cpp:300]   --->   Operation 124 'br' <Predicate = (setState_load == 1 & tmp_1)> <Delay = 1.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "store i32 %tmp_55, i32* @setMdBuffer_address_s, align 4" [sources/valueStore/../globals.h:143->sources/valueStore/valueStore.cpp:274]   --->   Operation 125 'store' <Predicate = (setState_load == 0 & tmp & tmp_3)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_8_i = zext i7 %tmp_6 to i8" [sources/valueStore/valueStore.cpp:275]   --->   Operation 126 'zext' 'tmp_8_i' <Predicate = (setState_load == 0 & tmp & tmp_3)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (1.27ns)   --->   "%tmp_14_i = add i8 1, %tmp_8_i" [sources/valueStore/valueStore.cpp:277]   --->   Operation 127 'add' 'tmp_14_i' <Predicate = (setState_load == 0 & tmp & tmp_3 & tmp_11_i)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.37ns)   --->   "%storemerge4_i = select i1 %tmp_11_i, i8 %tmp_14_i, i8 %tmp_8_i" [sources/valueStore/valueStore.cpp:276]   --->   Operation 128 'select' 'storemerge4_i' <Predicate = (setState_load == 0 & tmp & tmp_3)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "store i8 %storemerge4_i, i8* @setNumOfWords, align 1" [sources/valueStore/valueStore.cpp:275]   --->   Operation 129 'store' <Predicate = (setState_load == 0 & tmp & tmp_3)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%setValueBuffer_V_fla = phi i1 [ false, %entry ], [ false, %8 ], [ false, %7 ], [ false, %5 ], [ false, %4 ], [ true, %._crit_edge5.i ], [ true, %2 ], [ true, %1 ], [ true, %0 ], [ true, %_ifconv ], [ false, %3 ], [ true, %_ifconv1 ], [ false, %6 ]"   --->   Operation 130 'phi' 'setValueBuffer_V_fla' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%setValueBuffer_V_new = phi i512 [ undef, %entry ], [ undef, %8 ], [ undef, %7 ], [ undef, %5 ], [ undef, %4 ], [ 0, %._crit_edge5.i ], [ %p_Result_2, %2 ], [ 0, %1 ], [ 0, %0 ], [ %p_Result_s, %_ifconv ], [ undef, %3 ], [ %p_Result_1, %_ifconv1 ], [ undef, %6 ]"   --->   Operation 131 'phi' 'setValueBuffer_V_new' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %setValueBuffer_V_fla, label %mergeST.i, label %setPath.exit"   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "store i512 %setValueBuffer_V_new, i512* @setValueBuffer_V, align 16" [sources/valueStore/valueStore.cpp:271]   --->   Operation 133 'store' <Predicate = (setValueBuffer_V_fla)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i45* @demux2setPathMetadat_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 134 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i66* @demux2setPathValue_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 135 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @filterPopSet_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 136 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %memWrData_V_V, [5 x i8]* @p_str3149, i32 1, i32 1, [5 x i8]* @p_str4150, i32 0, i32 0, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147) nounwind"   --->   Operation 137 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i40* %memWrCmd_V, [5 x i8]* @p_str3149, i32 1, i32 1, [5 x i8]* @p_str4150, i32 0, i32 0, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147) nounwind"   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str65, i32 0, i32 0, [1 x i8]* @p_str166, i32 0, i32 0, [1 x i8]* @p_str166, [1 x i8]* @p_str166, [1 x i8]* @p_str166, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str166, [1 x i8]* @p_str166) nounwind" [sources/valueStore/valueStore.cpp:255]   --->   Operation 139 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str166) nounwind" [sources/valueStore/valueStore.cpp:258]   --->   Operation 140 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P(i512* %memWrData_V_V, i512 %p_Val2_s)" [sources/valueStore/valueStore.cpp:350]   --->   Operation 141 'write' <Predicate = (setState_load == 6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 142 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P(i512* %memWrData_V_V, i512 %p_Val2_s)" [sources/valueStore/valueStore.cpp:343]   --->   Operation 142 'write' <Predicate = (setState_load == 5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 143 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i40P(i40* %memWrCmd_V, i40 %tmp_429)" [sources/valueStore/valueStore.cpp:319]   --->   Operation 143 'write' <Predicate = (setState_load == 4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 144 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P(i512* %memWrData_V_V, i512 %p_Val2_s)" [sources/valueStore/valueStore.cpp:320]   --->   Operation 144 'write' <Predicate = (setState_load == 4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 145 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i40P(i40* %memWrCmd_V, i40 %tmp_35)" [sources/valueStore/valueStore.cpp:308]   --->   Operation 145 'write' <Predicate = (setState_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 146 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P(i512* %memWrData_V_V, i512 %p_Val2_s)" [sources/valueStore/valueStore.cpp:309]   --->   Operation 146 'write' <Predicate = (setState_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "br label %setPath.exit"   --->   Operation 147 'br' <Predicate = (setValueBuffer_V_fla)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 148 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ memWrCmd_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ memWrData_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ setState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ setValueBuffer_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ setMdBuffer_address_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ setNumOfWords]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ demux2setPathMetadat_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ demux2setPathValue_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ filterPopSet_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
setState_load         (load          ) [ 0111]
counter_load          (load          ) [ 0000]
StgValue_6            (switch        ) [ 0110]
StgValue_7            (store         ) [ 0000]
StgValue_8            (store         ) [ 0000]
StgValue_9            (br            ) [ 0110]
StgValue_10           (store         ) [ 0000]
StgValue_11           (store         ) [ 0000]
StgValue_12           (br            ) [ 0110]
tmp_2                 (nbreadreq     ) [ 0110]
StgValue_14           (br            ) [ 0110]
tmp_543               (read          ) [ 0110]
tmp_32                (bitselect     ) [ 0000]
tmp_33                (trunc         ) [ 0110]
Lo_assign_1           (bitconcatenate) [ 0000]
Hi_assign_1           (or            ) [ 0000]
tmp_34                (icmp          ) [ 0110]
tmp_37                (trunc         ) [ 0110]
tmp_13_i              (icmp          ) [ 0000]
storemerge_i          (select        ) [ 0000]
tmp_5                 (or            ) [ 0000]
storemerge3_i         (select        ) [ 0000]
StgValue_26           (store         ) [ 0000]
tmp_15_i              (add           ) [ 0000]
StgValue_28           (store         ) [ 0000]
StgValue_29           (store         ) [ 0000]
StgValue_30           (store         ) [ 0000]
StgValue_31           (br            ) [ 0110]
StgValue_32           (store         ) [ 0000]
StgValue_33           (store         ) [ 0000]
StgValue_34           (br            ) [ 0110]
tmp_1                 (nbreadreq     ) [ 0110]
StgValue_36           (br            ) [ 0110]
tmp_i                 (add           ) [ 0000]
StgValue_38           (store         ) [ 0000]
tmp_29                (read          ) [ 0110]
tmp_8                 (bitselect     ) [ 0000]
tmp_9                 (trunc         ) [ 0110]
Lo_assign             (bitconcatenate) [ 0000]
Hi_assign             (or            ) [ 0000]
tmp_10                (icmp          ) [ 0110]
tmp_12                (trunc         ) [ 0110]
tmp_12_i              (icmp          ) [ 0000]
storemerge1_i         (select        ) [ 0000]
tmp_4                 (or            ) [ 0000]
storemerge2_i         (select        ) [ 0000]
StgValue_50           (store         ) [ 0000]
tmp                   (nbreadreq     ) [ 0110]
StgValue_52           (br            ) [ 0110]
tmp_3                 (nbreadreq     ) [ 0110]
StgValue_54           (br            ) [ 0110]
tmp34                 (read          ) [ 0000]
tmp_55                (trunc         ) [ 0110]
tmp_length_V_load_ne  (partselect    ) [ 0000]
tmp_6                 (partselect    ) [ 0110]
op2_assign            (bitconcatenate) [ 0000]
tmp_11_i              (icmp          ) [ 0110]
tmp_119               (read          ) [ 0000]
tmp_56                (bitselect     ) [ 0100]
StgValue_63           (br            ) [ 0110]
tmp_57                (trunc         ) [ 0000]
p_Result_2            (zext          ) [ 0110]
StgValue_66           (store         ) [ 0000]
StgValue_67           (br            ) [ 0110]
p_Val2_s              (load          ) [ 0101]
setCtrlWord_address_s (load          ) [ 0000]
tmp_count_V           (load          ) [ 0000]
StgValue_72           (write         ) [ 0000]
tmp_31                (trunc         ) [ 0000]
loc_V_1               (zext          ) [ 0000]
tmp_36                (bitconcatenate) [ 0000]
tmp_38                (sub           ) [ 0000]
tmp_39                (select        ) [ 0000]
tmp_40                (select        ) [ 0000]
tmp_41                (select        ) [ 0000]
tmp_42                (sub           ) [ 0000]
tmp_43                (zext          ) [ 0000]
tmp_44                (zext          ) [ 0000]
tmp_45                (zext          ) [ 0000]
tmp_46                (shl           ) [ 0000]
tmp_47                (partselect    ) [ 0000]
tmp_48                (select        ) [ 0000]
tmp_49                (shl           ) [ 0000]
tmp_50                (lshr          ) [ 0000]
p_demorgan            (and           ) [ 0000]
tmp_51                (xor           ) [ 0000]
tmp_52                (and           ) [ 0000]
tmp_53                (and           ) [ 0000]
p_Result_1            (or            ) [ 0000]
StgValue_95           (br            ) [ 0000]
tmp_429               (bitconcatenate) [ 0101]
tmp_35                (bitconcatenate) [ 0101]
StgValue_102          (write         ) [ 0000]
tmp_7                 (trunc         ) [ 0000]
loc_V                 (zext          ) [ 0000]
tmp_11                (bitconcatenate) [ 0000]
tmp_13                (sub           ) [ 0000]
tmp_14                (select        ) [ 0000]
tmp_15                (select        ) [ 0000]
tmp_16                (select        ) [ 0000]
tmp_17                (sub           ) [ 0000]
tmp_18                (zext          ) [ 0000]
tmp_19                (zext          ) [ 0000]
tmp_20                (zext          ) [ 0000]
tmp_21                (shl           ) [ 0000]
tmp_22                (partselect    ) [ 0000]
tmp_23                (select        ) [ 0000]
tmp_24                (shl           ) [ 0000]
tmp_25                (lshr          ) [ 0000]
p_demorgan1           (and           ) [ 0000]
tmp_26                (xor           ) [ 0000]
tmp_27                (and           ) [ 0000]
tmp_28                (and           ) [ 0000]
p_Result_s            (or            ) [ 0000]
StgValue_124          (br            ) [ 0000]
StgValue_125          (store         ) [ 0000]
tmp_8_i               (zext          ) [ 0000]
tmp_14_i              (add           ) [ 0000]
storemerge4_i         (select        ) [ 0000]
StgValue_129          (store         ) [ 0000]
setValueBuffer_V_fla  (phi           ) [ 0111]
setValueBuffer_V_new  (phi           ) [ 0110]
StgValue_132          (br            ) [ 0000]
StgValue_133          (store         ) [ 0000]
StgValue_134          (specinterface ) [ 0000]
StgValue_135          (specinterface ) [ 0000]
StgValue_136          (specinterface ) [ 0000]
StgValue_137          (specinterface ) [ 0000]
StgValue_138          (specinterface ) [ 0000]
StgValue_139          (specinterface ) [ 0000]
StgValue_140          (specpipeline  ) [ 0000]
StgValue_141          (write         ) [ 0000]
StgValue_142          (write         ) [ 0000]
StgValue_143          (write         ) [ 0000]
StgValue_144          (write         ) [ 0000]
StgValue_145          (write         ) [ 0000]
StgValue_146          (write         ) [ 0000]
StgValue_147          (br            ) [ 0000]
StgValue_148          (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="memWrCmd_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memWrCmd_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="memWrData_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memWrData_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="setState">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="setState"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="setValueBuffer_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="setValueBuffer_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="setMdBuffer_address_s">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="setMdBuffer_address_s"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="setNumOfWords">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="setNumOfWords"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="counter">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="demux2setPathMetadat_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="demux2setPathMetadat_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="demux2setPathValue_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="demux2setPathValue_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="filterPopSet_V_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filterPopSet_V_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i66P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i66P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i66.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i45P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i45P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i512P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i512"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i40P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3149"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4150"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1147"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str65"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str166"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="grp_nbreadreq_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="66" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_2/1 tmp_1/1 tmp_3/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="66" slack="0"/>
<pin id="134" dir="0" index="1" bw="66" slack="0"/>
<pin id="135" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_543/1 tmp_29/1 tmp_119/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_nbreadreq_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="45" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp34_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="45" slack="0"/>
<pin id="148" dir="0" index="1" bw="45" slack="0"/>
<pin id="149" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp34/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="512" slack="0"/>
<pin id="155" dir="0" index="2" bw="512" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_71/2 StgValue_73/2 StgValue_98/2 StgValue_101/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_write_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_72/2 StgValue_102/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="40" slack="0"/>
<pin id="170" dir="0" index="2" bw="40" slack="0"/>
<pin id="171" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_97/2 StgValue_100/2 "/>
</bind>
</comp>

<comp id="174" class="1005" name="setValueBuffer_V_fla_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="setValueBuffer_V_fla (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="setValueBuffer_V_fla_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="4" bw="1" slack="1"/>
<pin id="185" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="6" bw="1" slack="1"/>
<pin id="187" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="8" bw="1" slack="1"/>
<pin id="189" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="10" bw="1" slack="1"/>
<pin id="191" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="12" bw="1" slack="1"/>
<pin id="193" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="14" bw="1" slack="1"/>
<pin id="195" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="16" bw="1" slack="1"/>
<pin id="197" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="18" bw="1" slack="0"/>
<pin id="199" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="20" bw="1" slack="1"/>
<pin id="201" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="22" bw="1" slack="0"/>
<pin id="203" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="24" bw="1" slack="1"/>
<pin id="205" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="26" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="setValueBuffer_V_fla/2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="setValueBuffer_V_new_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="512" slack="1"/>
<pin id="223" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="setValueBuffer_V_new (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="setValueBuffer_V_new_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="1" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="4" bw="1" slack="1"/>
<pin id="232" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="6" bw="1" slack="1"/>
<pin id="234" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="8" bw="1" slack="1"/>
<pin id="236" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="10" bw="1" slack="1"/>
<pin id="238" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="12" bw="64" slack="1"/>
<pin id="240" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="14" bw="1" slack="1"/>
<pin id="242" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="16" bw="1" slack="1"/>
<pin id="244" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="18" bw="512" slack="0"/>
<pin id="246" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="20" bw="1" slack="1"/>
<pin id="248" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="22" bw="512" slack="0"/>
<pin id="250" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="24" bw="1" slack="1"/>
<pin id="252" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="26" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="setValueBuffer_V_new/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_7/1 StgValue_10/1 StgValue_29/1 StgValue_32/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="3" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_8/1 StgValue_33/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="0" index="1" bw="3" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_11/1 StgValue_30/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="66" slack="0"/>
<pin id="285" dir="0" index="2" bw="8" slack="0"/>
<pin id="286" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/1 tmp_8/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15_i/1 tmp_i/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="0"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_28/1 StgValue_38/1 "/>
</bind>
</comp>

<comp id="301" class="1005" name="reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="66" slack="1"/>
<pin id="303" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="tmp_543 tmp_29 "/>
</bind>
</comp>

<comp id="305" class="1004" name="setState_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="0"/>
<pin id="307" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="setState_load/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="counter_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_load/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_33_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_33/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="Lo_assign_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="14" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Lo_assign_1/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="Hi_assign_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="14" slack="0"/>
<pin id="328" dir="0" index="1" bw="14" slack="0"/>
<pin id="329" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="Hi_assign_1/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_34_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="14" slack="0"/>
<pin id="334" dir="0" index="1" bw="14" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_34/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_37_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="14" slack="0"/>
<pin id="340" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_37/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_13_i_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13_i/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="storemerge_i_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="3" slack="0"/>
<pin id="351" dir="0" index="2" bw="3" slack="0"/>
<pin id="352" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge_i/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_5_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="storemerge3_i_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="3" slack="0"/>
<pin id="365" dir="0" index="2" bw="3" slack="0"/>
<pin id="366" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge3_i/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="StgValue_26_store_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="3" slack="0"/>
<pin id="372" dir="0" index="1" bw="3" slack="0"/>
<pin id="373" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_26/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_9_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="Lo_assign_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="14" slack="0"/>
<pin id="382" dir="0" index="1" bw="8" slack="0"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Lo_assign/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="Hi_assign_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="14" slack="0"/>
<pin id="390" dir="0" index="1" bw="14" slack="0"/>
<pin id="391" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="Hi_assign/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_10_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="14" slack="0"/>
<pin id="396" dir="0" index="1" bw="14" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_12_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="14" slack="0"/>
<pin id="402" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_12_i_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12_i/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="storemerge1_i_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="3" slack="0"/>
<pin id="413" dir="0" index="2" bw="3" slack="0"/>
<pin id="414" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge1_i/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_4_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="storemerge2_i_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="3" slack="0"/>
<pin id="427" dir="0" index="2" bw="3" slack="0"/>
<pin id="428" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge2_i/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="StgValue_50_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="3" slack="0"/>
<pin id="434" dir="0" index="1" bw="3" slack="0"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_55_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="45" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_55/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_length_V_load_ne_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="13" slack="0"/>
<pin id="444" dir="0" index="1" bw="45" slack="0"/>
<pin id="445" dir="0" index="2" bw="7" slack="0"/>
<pin id="446" dir="0" index="3" bw="7" slack="0"/>
<pin id="447" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_length_V_load_ne/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_6_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="7" slack="0"/>
<pin id="454" dir="0" index="1" bw="45" slack="0"/>
<pin id="455" dir="0" index="2" bw="7" slack="0"/>
<pin id="456" dir="0" index="3" bw="7" slack="0"/>
<pin id="457" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="op2_assign_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="13" slack="0"/>
<pin id="464" dir="0" index="1" bw="7" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="op2_assign/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_11_i_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="13" slack="0"/>
<pin id="472" dir="0" index="1" bw="13" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11_i/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_56_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="66" slack="0"/>
<pin id="479" dir="0" index="2" bw="8" slack="0"/>
<pin id="480" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_57_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="66" slack="0"/>
<pin id="486" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_57/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_Result_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="0"/>
<pin id="490" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="StgValue_66_store_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="3" slack="0"/>
<pin id="495" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_Val2_s_load_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="512" slack="0"/>
<pin id="500" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="setCtrlWord_address_s_load_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="setCtrlWord_address_s/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_count_V_load_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_count_V/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_31_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="66" slack="1"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="loc_V_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="0"/>
<pin id="517" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loc_V_1/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_36_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="10" slack="0"/>
<pin id="521" dir="0" index="1" bw="4" slack="1"/>
<pin id="522" dir="0" index="2" bw="1" slack="0"/>
<pin id="523" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_38_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="10" slack="0"/>
<pin id="528" dir="0" index="1" bw="10" slack="0"/>
<pin id="529" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_38/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_39_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="0" index="1" bw="10" slack="0"/>
<pin id="535" dir="0" index="2" bw="10" slack="1"/>
<pin id="536" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_40_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="0" index="1" bw="10" slack="1"/>
<pin id="541" dir="0" index="2" bw="10" slack="0"/>
<pin id="542" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_40/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_41_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="1"/>
<pin id="546" dir="0" index="1" bw="10" slack="0"/>
<pin id="547" dir="0" index="2" bw="10" slack="0"/>
<pin id="548" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_41/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_42_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="10" slack="0"/>
<pin id="553" dir="0" index="1" bw="10" slack="0"/>
<pin id="554" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_42/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_43_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="10" slack="0"/>
<pin id="559" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_44_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="10" slack="0"/>
<pin id="563" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_45_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="10" slack="0"/>
<pin id="567" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_45/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_46_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="64" slack="0"/>
<pin id="571" dir="0" index="1" bw="10" slack="0"/>
<pin id="572" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_46/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_47_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="512" slack="0"/>
<pin id="577" dir="0" index="1" bw="512" slack="0"/>
<pin id="578" dir="0" index="2" bw="10" slack="0"/>
<pin id="579" dir="0" index="3" bw="1" slack="0"/>
<pin id="580" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_47/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_48_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="1"/>
<pin id="587" dir="0" index="1" bw="512" slack="0"/>
<pin id="588" dir="0" index="2" bw="512" slack="0"/>
<pin id="589" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_48/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_49_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="10" slack="0"/>
<pin id="595" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_49/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_50_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="10" slack="0"/>
<pin id="601" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_50/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="p_demorgan_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="512" slack="0"/>
<pin id="606" dir="0" index="1" bw="512" slack="0"/>
<pin id="607" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_demorgan/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_51_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="512" slack="0"/>
<pin id="612" dir="0" index="1" bw="512" slack="0"/>
<pin id="613" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_51/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_52_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="512" slack="0"/>
<pin id="618" dir="0" index="1" bw="512" slack="0"/>
<pin id="619" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_52/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_53_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="512" slack="0"/>
<pin id="624" dir="0" index="1" bw="512" slack="0"/>
<pin id="625" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_53/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="p_Result_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="512" slack="0"/>
<pin id="630" dir="0" index="1" bw="512" slack="0"/>
<pin id="631" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_429_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="40" slack="0"/>
<pin id="637" dir="0" index="1" bw="8" slack="0"/>
<pin id="638" dir="0" index="2" bw="32" slack="0"/>
<pin id="639" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_429/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_35_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="40" slack="0"/>
<pin id="646" dir="0" index="1" bw="8" slack="0"/>
<pin id="647" dir="0" index="2" bw="32" slack="0"/>
<pin id="648" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_7_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="66" slack="1"/>
<pin id="655" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="loc_V_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="64" slack="0"/>
<pin id="659" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loc_V/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_11_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="10" slack="0"/>
<pin id="663" dir="0" index="1" bw="4" slack="1"/>
<pin id="664" dir="0" index="2" bw="1" slack="0"/>
<pin id="665" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_13_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="10" slack="0"/>
<pin id="670" dir="0" index="1" bw="10" slack="0"/>
<pin id="671" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_14_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="1"/>
<pin id="676" dir="0" index="1" bw="10" slack="0"/>
<pin id="677" dir="0" index="2" bw="10" slack="1"/>
<pin id="678" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_15_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="1"/>
<pin id="682" dir="0" index="1" bw="10" slack="1"/>
<pin id="683" dir="0" index="2" bw="10" slack="0"/>
<pin id="684" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_16_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="1"/>
<pin id="688" dir="0" index="1" bw="10" slack="0"/>
<pin id="689" dir="0" index="2" bw="10" slack="0"/>
<pin id="690" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_17_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="10" slack="0"/>
<pin id="695" dir="0" index="1" bw="10" slack="0"/>
<pin id="696" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_18_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="10" slack="0"/>
<pin id="701" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_19_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="10" slack="0"/>
<pin id="705" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_20_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="10" slack="0"/>
<pin id="709" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_21_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="64" slack="0"/>
<pin id="713" dir="0" index="1" bw="10" slack="0"/>
<pin id="714" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_22_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="512" slack="0"/>
<pin id="719" dir="0" index="1" bw="512" slack="0"/>
<pin id="720" dir="0" index="2" bw="10" slack="0"/>
<pin id="721" dir="0" index="3" bw="1" slack="0"/>
<pin id="722" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_23_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="1"/>
<pin id="729" dir="0" index="1" bw="512" slack="0"/>
<pin id="730" dir="0" index="2" bw="512" slack="0"/>
<pin id="731" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_24_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="10" slack="0"/>
<pin id="737" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_25_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="10" slack="0"/>
<pin id="743" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="746" class="1004" name="p_demorgan1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="512" slack="0"/>
<pin id="748" dir="0" index="1" bw="512" slack="0"/>
<pin id="749" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_demorgan1/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_26_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="512" slack="0"/>
<pin id="754" dir="0" index="1" bw="512" slack="0"/>
<pin id="755" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_27_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="512" slack="0"/>
<pin id="760" dir="0" index="1" bw="512" slack="0"/>
<pin id="761" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_28_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="512" slack="0"/>
<pin id="766" dir="0" index="1" bw="512" slack="0"/>
<pin id="767" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="770" class="1004" name="p_Result_s_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="512" slack="0"/>
<pin id="772" dir="0" index="1" bw="512" slack="0"/>
<pin id="773" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="777" class="1004" name="StgValue_125_store_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="0" index="1" bw="32" slack="0"/>
<pin id="780" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_125/2 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_8_i_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="7" slack="1"/>
<pin id="784" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i/2 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_14_i_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="7" slack="0"/>
<pin id="788" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14_i/2 "/>
</bind>
</comp>

<comp id="791" class="1004" name="storemerge4_i_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="1"/>
<pin id="793" dir="0" index="1" bw="8" slack="0"/>
<pin id="794" dir="0" index="2" bw="8" slack="0"/>
<pin id="795" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge4_i/2 "/>
</bind>
</comp>

<comp id="798" class="1004" name="StgValue_129_store_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="8" slack="0"/>
<pin id="800" dir="0" index="1" bw="8" slack="0"/>
<pin id="801" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/2 "/>
</bind>
</comp>

<comp id="804" class="1004" name="StgValue_133_store_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="512" slack="0"/>
<pin id="806" dir="0" index="1" bw="512" slack="0"/>
<pin id="807" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_133/2 "/>
</bind>
</comp>

<comp id="810" class="1005" name="setState_load_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="3" slack="1"/>
<pin id="812" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="setState_load "/>
</bind>
</comp>

<comp id="814" class="1005" name="tmp_2_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="1"/>
<pin id="816" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="818" class="1005" name="tmp_33_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="4" slack="1"/>
<pin id="820" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="823" class="1005" name="tmp_34_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="1"/>
<pin id="825" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="831" class="1005" name="tmp_37_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="10" slack="1"/>
<pin id="833" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="837" class="1005" name="tmp_1_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="1"/>
<pin id="839" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="841" class="1005" name="tmp_9_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="4" slack="1"/>
<pin id="843" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="846" class="1005" name="tmp_10_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="1"/>
<pin id="848" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="854" class="1005" name="tmp_12_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="10" slack="1"/>
<pin id="856" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="860" class="1005" name="tmp_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="1"/>
<pin id="862" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="864" class="1005" name="tmp_3_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="1"/>
<pin id="866" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="868" class="1005" name="tmp_55_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="1"/>
<pin id="870" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="873" class="1005" name="tmp_6_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="7" slack="1"/>
<pin id="875" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="878" class="1005" name="tmp_11_i_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="1"/>
<pin id="880" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_i "/>
</bind>
</comp>

<comp id="886" class="1005" name="p_Result_2_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="512" slack="1"/>
<pin id="888" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="891" class="1005" name="p_Val2_s_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="512" slack="1"/>
<pin id="893" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="896" class="1005" name="tmp_429_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="40" slack="1"/>
<pin id="898" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_429 "/>
</bind>
</comp>

<comp id="901" class="1005" name="tmp_35_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="40" slack="1"/>
<pin id="903" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="56" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="58" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="74" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="76" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="78" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="172"><net_src comp="94" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="96" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="78" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="207"><net_src comp="174" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="208"><net_src comp="174" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="209"><net_src comp="174" pin="1"/><net_sink comp="179" pin=4"/></net>

<net id="210"><net_src comp="174" pin="1"/><net_sink comp="179" pin=6"/></net>

<net id="211"><net_src comp="174" pin="1"/><net_sink comp="179" pin=8"/></net>

<net id="212"><net_src comp="174" pin="1"/><net_sink comp="179" pin=10"/></net>

<net id="213"><net_src comp="174" pin="1"/><net_sink comp="179" pin=12"/></net>

<net id="214"><net_src comp="174" pin="1"/><net_sink comp="179" pin=14"/></net>

<net id="215"><net_src comp="174" pin="1"/><net_sink comp="179" pin=16"/></net>

<net id="216"><net_src comp="78" pin="0"/><net_sink comp="179" pin=18"/></net>

<net id="217"><net_src comp="174" pin="1"/><net_sink comp="179" pin=20"/></net>

<net id="218"><net_src comp="78" pin="0"/><net_sink comp="179" pin=22"/></net>

<net id="219"><net_src comp="174" pin="1"/><net_sink comp="179" pin=24"/></net>

<net id="220"><net_src comp="179" pin="26"/><net_sink comp="174" pin=0"/></net>

<net id="224"><net_src comp="98" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="100" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="254"><net_src comp="221" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="255"><net_src comp="221" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="256"><net_src comp="221" pin="1"/><net_sink comp="226" pin=4"/></net>

<net id="257"><net_src comp="221" pin="1"/><net_sink comp="226" pin=6"/></net>

<net id="258"><net_src comp="221" pin="1"/><net_sink comp="226" pin=8"/></net>

<net id="259"><net_src comp="221" pin="1"/><net_sink comp="226" pin=10"/></net>

<net id="260"><net_src comp="221" pin="1"/><net_sink comp="226" pin=14"/></net>

<net id="261"><net_src comp="221" pin="1"/><net_sink comp="226" pin=16"/></net>

<net id="262"><net_src comp="221" pin="1"/><net_sink comp="226" pin=20"/></net>

<net id="263"><net_src comp="221" pin="1"/><net_sink comp="226" pin=24"/></net>

<net id="268"><net_src comp="34" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="12" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="20" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="4" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="28" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="4" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="132" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="44" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="294"><net_src comp="54" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="290" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="12" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="132" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="4" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="12" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="46" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="309" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="48" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="318" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="50" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="318" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="326" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="309" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="52" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="282" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="32" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="30" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="360"><net_src comp="282" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="342" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="348" pin="3"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="28" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="362" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="4" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="290" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="46" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="290" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="48" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="392"><net_src comp="380" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="50" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="380" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="388" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="388" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="290" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="52" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="282" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="24" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="26" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="422"><net_src comp="282" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="404" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="410" pin="3"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="22" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="436"><net_src comp="424" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="4" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="146" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="60" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="146" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="62" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="64" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="458"><net_src comp="66" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="146" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="68" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="64" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="467"><net_src comp="70" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="452" pin="4"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="48" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="474"><net_src comp="442" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="462" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="42" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="132" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="72" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="487"><net_src comp="132" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="484" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="22" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="4" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="6" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="506"><net_src comp="8" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="10" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="301" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="511" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="80" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="48" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="530"><net_src comp="82" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="519" pin="3"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="519" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="519" pin="3"/><net_sink comp="538" pin=2"/></net>

<net id="549"><net_src comp="526" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="550"><net_src comp="519" pin="3"/><net_sink comp="544" pin=2"/></net>

<net id="555"><net_src comp="82" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="532" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="544" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="538" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="551" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="515" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="557" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="581"><net_src comp="84" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="569" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="583"><net_src comp="86" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="584"><net_src comp="88" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="590"><net_src comp="575" pin="4"/><net_sink comp="585" pin=1"/></net>

<net id="591"><net_src comp="569" pin="2"/><net_sink comp="585" pin=2"/></net>

<net id="596"><net_src comp="90" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="561" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="90" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="565" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="592" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="598" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="604" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="90" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="498" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="610" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="585" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="604" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="616" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="622" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="634"><net_src comp="628" pin="2"/><net_sink comp="226" pin=22"/></net>

<net id="640"><net_src comp="92" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="507" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="503" pin="1"/><net_sink comp="635" pin=2"/></net>

<net id="643"><net_src comp="635" pin="3"/><net_sink comp="167" pin=2"/></net>

<net id="649"><net_src comp="92" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="507" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="503" pin="1"/><net_sink comp="644" pin=2"/></net>

<net id="652"><net_src comp="644" pin="3"/><net_sink comp="167" pin=2"/></net>

<net id="656"><net_src comp="301" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="653" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="666"><net_src comp="80" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="48" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="672"><net_src comp="82" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="661" pin="3"/><net_sink comp="668" pin=1"/></net>

<net id="679"><net_src comp="661" pin="3"/><net_sink comp="674" pin=1"/></net>

<net id="685"><net_src comp="661" pin="3"/><net_sink comp="680" pin=2"/></net>

<net id="691"><net_src comp="668" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="692"><net_src comp="661" pin="3"/><net_sink comp="686" pin=2"/></net>

<net id="697"><net_src comp="82" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="674" pin="3"/><net_sink comp="693" pin=1"/></net>

<net id="702"><net_src comp="686" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="680" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="693" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="657" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="699" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="723"><net_src comp="84" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="711" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="725"><net_src comp="86" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="726"><net_src comp="88" pin="0"/><net_sink comp="717" pin=3"/></net>

<net id="732"><net_src comp="717" pin="4"/><net_sink comp="727" pin=1"/></net>

<net id="733"><net_src comp="711" pin="2"/><net_sink comp="727" pin=2"/></net>

<net id="738"><net_src comp="90" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="703" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="90" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="707" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="734" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="740" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="746" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="90" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="498" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="752" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="727" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="746" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="758" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="764" pin="2"/><net_sink comp="770" pin=1"/></net>

<net id="776"><net_src comp="770" pin="2"/><net_sink comp="226" pin=18"/></net>

<net id="781"><net_src comp="8" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="789"><net_src comp="54" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="782" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="796"><net_src comp="785" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="797"><net_src comp="782" pin="1"/><net_sink comp="791" pin=2"/></net>

<net id="802"><net_src comp="791" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="10" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="808"><net_src comp="226" pin="26"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="6" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="813"><net_src comp="305" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="124" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="821"><net_src comp="314" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="826"><net_src comp="332" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="829"><net_src comp="823" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="830"><net_src comp="823" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="834"><net_src comp="338" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="840"><net_src comp="124" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="376" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="849"><net_src comp="394" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="852"><net_src comp="846" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="853"><net_src comp="846" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="857"><net_src comp="400" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="674" pin=2"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="863"><net_src comp="138" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="867"><net_src comp="124" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="438" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="876"><net_src comp="452" pin="4"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="881"><net_src comp="470" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="889"><net_src comp="488" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="226" pin=12"/></net>

<net id="894"><net_src comp="498" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="899"><net_src comp="635" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="904"><net_src comp="644" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="167" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: memWrCmd_V | {3 }
	Port: memWrData_V_V | {3 }
	Port: setState | {1 }
	Port: setValueBuffer_V | {2 }
	Port: setMdBuffer_address_s | {2 }
	Port: setNumOfWords | {2 }
	Port: counter | {1 }
	Port: demux2setPathMetadat_1 | {}
	Port: demux2setPathValue_V | {}
	Port: filterPopSet_V_V | {2 }
 - Input state : 
	Port: setPath : memWrCmd_V | {}
	Port: setPath : memWrData_V_V | {}
	Port: setPath : setState | {1 }
	Port: setPath : setValueBuffer_V | {2 }
	Port: setPath : setMdBuffer_address_s | {2 }
	Port: setPath : setNumOfWords | {2 }
	Port: setPath : counter | {1 }
	Port: setPath : demux2setPathMetadat_1 | {1 }
	Port: setPath : demux2setPathValue_V | {1 }
	Port: setPath : filterPopSet_V_V | {}
  - Chain level:
	State 1
		StgValue_6 : 1
		tmp_33 : 1
		Lo_assign_1 : 1
		Hi_assign_1 : 2
		tmp_34 : 2
		tmp_37 : 2
		tmp_13_i : 1
		storemerge_i : 1
		tmp_5 : 1
		storemerge3_i : 1
		StgValue_26 : 2
		tmp_15_i : 1
		StgValue_28 : 2
		tmp_i : 1
		StgValue_38 : 2
		tmp_9 : 2
		Lo_assign : 2
		Hi_assign : 3
		tmp_10 : 3
		tmp_12 : 3
		tmp_12_i : 2
		storemerge1_i : 1
		tmp_4 : 3
		storemerge2_i : 3
		StgValue_50 : 4
		op2_assign : 1
		tmp_11_i : 2
		StgValue_63 : 1
		p_Result_2 : 1
	State 2
		StgValue_71 : 1
		StgValue_73 : 1
		loc_V_1 : 1
		tmp_38 : 1
		tmp_39 : 1
		tmp_40 : 1
		tmp_41 : 2
		tmp_42 : 2
		tmp_43 : 3
		tmp_44 : 2
		tmp_45 : 3
		tmp_46 : 4
		tmp_47 : 5
		tmp_48 : 6
		tmp_49 : 3
		tmp_50 : 4
		p_demorgan : 5
		tmp_51 : 5
		tmp_52 : 5
		tmp_53 : 7
		p_Result_1 : 5
		tmp_429 : 1
		StgValue_97 : 2
		StgValue_98 : 1
		tmp_35 : 1
		StgValue_100 : 2
		StgValue_101 : 1
		loc_V : 1
		tmp_13 : 1
		tmp_14 : 1
		tmp_15 : 1
		tmp_16 : 2
		tmp_17 : 2
		tmp_18 : 3
		tmp_19 : 2
		tmp_20 : 3
		tmp_21 : 4
		tmp_22 : 5
		tmp_23 : 6
		tmp_24 : 3
		tmp_25 : 4
		p_demorgan1 : 5
		tmp_26 : 5
		tmp_27 : 5
		tmp_28 : 7
		p_Result_s : 5
		tmp_14_i : 1
		storemerge4_i : 2
		StgValue_129 : 3
		setValueBuffer_V_fla : 1
		setValueBuffer_V_new : 5
		StgValue_132 : 2
		StgValue_133 : 6
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      p_demorgan_fu_604      |    0    |   512   |
|          |        tmp_52_fu_616        |    0    |   512   |
|    and   |        tmp_53_fu_622        |    0    |   512   |
|          |      p_demorgan1_fu_746     |    0    |   512   |
|          |        tmp_27_fu_758        |    0    |   512   |
|          |        tmp_28_fu_764        |    0    |   512   |
|----------|-----------------------------|---------|---------|
|          |     storemerge_i_fu_348     |    0    |    3    |
|          |     storemerge3_i_fu_362    |    0    |    3    |
|          |     storemerge1_i_fu_410    |    0    |    3    |
|          |     storemerge2_i_fu_424    |    0    |    3    |
|          |        tmp_39_fu_532        |    0    |    10   |
|          |        tmp_40_fu_538        |    0    |    10   |
|  select  |        tmp_41_fu_544        |    0    |    10   |
|          |        tmp_48_fu_585        |    0    |   512   |
|          |        tmp_14_fu_674        |    0    |    10   |
|          |        tmp_15_fu_680        |    0    |    10   |
|          |        tmp_16_fu_686        |    0    |    10   |
|          |        tmp_23_fu_727        |    0    |   512   |
|          |     storemerge4_i_fu_791    |    0    |    8    |
|----------|-----------------------------|---------|---------|
|          |      Hi_assign_1_fu_326     |    0    |    0    |
|          |         tmp_5_fu_356        |    0    |    2    |
|    or    |       Hi_assign_fu_388      |    0    |    0    |
|          |         tmp_4_fu_418        |    0    |    2    |
|          |      p_Result_1_fu_628      |    0    |   512   |
|          |      p_Result_s_fu_770      |    0    |   512   |
|----------|-----------------------------|---------|---------|
|    xor   |        tmp_51_fu_610        |    0    |   512   |
|          |        tmp_26_fu_752        |    0    |   512   |
|----------|-----------------------------|---------|---------|
|          |        tmp_46_fu_569        |    0    |   182   |
|    shl   |        tmp_49_fu_592        |    0    |    23   |
|          |        tmp_21_fu_711        |    0    |   182   |
|          |        tmp_24_fu_734        |    0    |    23   |
|----------|-----------------------------|---------|---------|
|          |        tmp_38_fu_526        |    0    |    17   |
|    sub   |        tmp_42_fu_551        |    0    |    17   |
|          |        tmp_13_fu_668        |    0    |    17   |
|          |        tmp_17_fu_693        |    0    |    17   |
|----------|-----------------------------|---------|---------|
|          |        tmp_34_fu_332        |    0    |    13   |
|          |       tmp_13_i_fu_342       |    0    |    11   |
|   icmp   |        tmp_10_fu_394        |    0    |    13   |
|          |       tmp_12_i_fu_404       |    0    |    11   |
|          |       tmp_11_i_fu_470       |    0    |    13   |
|----------|-----------------------------|---------|---------|
|   lshr   |        tmp_50_fu_598        |    0    |    23   |
|          |        tmp_25_fu_740        |    0    |    23   |
|----------|-----------------------------|---------|---------|
|    add   |          grp_fu_290         |    0    |    15   |
|          |       tmp_14_i_fu_785       |    0    |    15   |
|----------|-----------------------------|---------|---------|
| nbreadreq|     grp_nbreadreq_fu_124    |    0    |    0    |
|          |     tmp_nbreadreq_fu_138    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   read   |       grp_read_fu_132       |    0    |    0    |
|          |      tmp34_read_fu_146      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       grp_write_fu_152      |    0    |    0    |
|   write  |       grp_write_fu_159      |    0    |    0    |
|          |       grp_write_fu_167      |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|          grp_fu_282         |    0    |    0    |
|          |        tmp_56_fu_476        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        tmp_33_fu_314        |    0    |    0    |
|          |        tmp_37_fu_338        |    0    |    0    |
|          |         tmp_9_fu_376        |    0    |    0    |
|   trunc  |        tmp_12_fu_400        |    0    |    0    |
|          |        tmp_55_fu_438        |    0    |    0    |
|          |        tmp_57_fu_484        |    0    |    0    |
|          |        tmp_31_fu_511        |    0    |    0    |
|          |         tmp_7_fu_653        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      Lo_assign_1_fu_318     |    0    |    0    |
|          |       Lo_assign_fu_380      |    0    |    0    |
|          |      op2_assign_fu_462      |    0    |    0    |
|bitconcatenate|        tmp_36_fu_519        |    0    |    0    |
|          |        tmp_429_fu_635       |    0    |    0    |
|          |        tmp_35_fu_644        |    0    |    0    |
|          |        tmp_11_fu_661        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          | tmp_length_V_load_ne_fu_442 |    0    |    0    |
|partselect|         tmp_6_fu_452        |    0    |    0    |
|          |        tmp_47_fu_575        |    0    |    0    |
|          |        tmp_22_fu_717        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      p_Result_2_fu_488      |    0    |    0    |
|          |        loc_V_1_fu_515       |    0    |    0    |
|          |        tmp_43_fu_557        |    0    |    0    |
|          |        tmp_44_fu_561        |    0    |    0    |
|   zext   |        tmp_45_fu_565        |    0    |    0    |
|          |         loc_V_fu_657        |    0    |    0    |
|          |        tmp_18_fu_699        |    0    |    0    |
|          |        tmp_19_fu_703        |    0    |    0    |
|          |        tmp_20_fu_707        |    0    |    0    |
|          |        tmp_8_i_fu_782       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   6843  |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     p_Result_2_reg_886     |   512  |
|      p_Val2_s_reg_891      |   512  |
|           reg_301          |   66   |
|    setState_load_reg_810   |    3   |
|setValueBuffer_V_fla_reg_174|    1   |
|setValueBuffer_V_new_reg_221|   512  |
|       tmp_10_reg_846       |    1   |
|      tmp_11_i_reg_878      |    1   |
|       tmp_12_reg_854       |   10   |
|        tmp_1_reg_837       |    1   |
|        tmp_2_reg_814       |    1   |
|       tmp_33_reg_818       |    4   |
|       tmp_34_reg_823       |    1   |
|       tmp_35_reg_901       |   40   |
|       tmp_37_reg_831       |   10   |
|        tmp_3_reg_864       |    1   |
|       tmp_429_reg_896      |   40   |
|       tmp_55_reg_868       |   32   |
|        tmp_6_reg_873       |    7   |
|        tmp_9_reg_841       |    4   |
|         tmp_reg_860        |    1   |
+----------------------------+--------+
|            Total           |  1760  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_write_fu_152       |  p2  |   2  |  512 |  1024  ||    9    |
|       grp_write_fu_167       |  p2  |   4  |  40  |   160  ||    21   |
| setValueBuffer_V_fla_reg_174 |  p0  |   3  |   1  |    3   ||    9    |
| setValueBuffer_V_new_reg_221 |  p0  |   2  |  512 |  1024  |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |  2211  ||  3.6295 ||    39   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  6843  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   39   |
|  Register |    -   |  1760  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  1760  |  6882  |
+-----------+--------+--------+--------+
