# FPGA bitstreams

FPGA bitstreams for the Genesys 2 FPGA. Organized as system/commit/bitstream.

## Cheshire

Cheshire SoC bitstreams from compiled from [https://github.com/pulp-platform/cheshire](https://github.com/pulp-platform/cheshire).

The Cheshire SoC uses a [modified Apache 2 license](https://github.com/pulp-platform/cheshire/blob/main/LICENSE).

- `cheshire-wb.bit` - Unicore Cheshire with write-back cache.
- `cheshire-wb-dual-core.bit` - Dual-core Cheshire with write-back cache.
- `cheshire-wt.bit` - Unicore Cheshire with write-through cache.
- `cheshire-wt-dual-core.bit` - Dual-core Cheshire with write-through cache.
