C:/lscc/radiant/2025.1/questasim/win64/VisualizerRls/bin/viscom.exe -nolock -quiet -jmem_size 393216 work.seven_seg_controller_tb(fast) -quiet -auto_acc_if_foreign -work work +acc -allow_unnamed -o _opt1 -id 9-a8934a98430d-68ca0776-24b-64d4 +__design_bin_path+C:/Users/diego/College/2025/E155/lab3/FPGA/radiant_project/lab3_dw +__betafsm