{"name":"Open CPU","tagline":"Open Source RISC-V SoCs","body":"Open CPU is a projct that proposes to create a family of SoCs based on the RISC-V ISA. Cores for the SoCS\r\nwill be derived from the IIT-Madras Shakti and UC Berekely Rocket projects.","google":"","note":"Don't delete this file! It's used internally to help with page regeneration."}