{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 18:41:43 2022 " "Info: Processing started: Wed Apr 13 18:41:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter_with_set_16 -c counter_with_set_16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter_with_set_16 -c counter_with_set_16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst4~latch " "Warning: Node \"inst4~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst6~latch " "Warning: Node \"inst6~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2~latch " "Warning: Node \"inst2~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst~latch " "Warning: Node \"inst~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLRN " "Info: Assuming node \"CLRN\" is an undefined clock" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 464 16 184 480 "CLRN" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLRN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I2 " "Info: Assuming node \"I2\" is an undefined clock" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -384 0 168 -368 "I2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "DFF " "Info: Assuming node \"DFF\" is an undefined clock" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 152 16 184 168 "DFF" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "DFF" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I0 " "Info: Assuming node \"I0\" is an undefined clock" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 72 16 184 88 "I0" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 272 16 184 288 "CP" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I1 " "Info: Assuming node \"I1\" is an undefined clock" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -144 8 176 -128 "I1" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst~latch " "Info: Detected ripple clock \"inst~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst2~latch " "Info: Detected ripple clock \"inst2~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst4~latch " "Info: Detected ripple clock \"inst4~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 112 488 552 160 "inst18" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst~_emulated " "Info: Detected ripple clock \"inst~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst30 " "Info: Detected gated clock \"inst30\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 272 320 384 "inst30" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst~head_lut " "Info: Detected gated clock \"inst~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst2~_emulated " "Info: Detected ripple clock \"inst2~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst20 " "Info: Detected gated clock \"inst20\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -104 488 552 -56 "inst20" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst31 " "Info: Detected gated clock \"inst31\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 520 568 384 "inst31" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst2~head_lut " "Info: Detected gated clock \"inst2~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst32 " "Info: Detected gated clock \"inst32\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 736 784 384 "inst32" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst4~_emulated " "Info: Detected ripple clock \"inst4~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst19 " "Info: Detected gated clock \"inst19\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -344 480 544 -296 "inst19" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst4~head_lut " "Info: Detected gated clock \"inst4~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLRN register inst6~_emulated register inst6~_emulated 127.98 MHz 7.814 ns Internal " "Info: Clock \"CLRN\" has Internal fmax of 127.98 MHz between source register \"inst6~_emulated\" and destination register \"inst6~_emulated\" (period= 7.814 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.529 ns + Longest register register " "Info: + Longest register to register delay is 1.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst6~_emulated 1 REG LCFF_X18_Y1_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.370 ns) 0.827 ns inst6~head_lut 2 COMB LCCOMB_X18_Y1_N10 2 " "Info: 2: + IC(0.457 ns) + CELL(0.370 ns) = 0.827 ns; Loc. = LCCOMB_X18_Y1_N10; Fanout = 2; COMB Node = 'inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { inst6~_emulated inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 1.421 ns inst6~data_lut 3 COMB LCCOMB_X18_Y1_N24 1 " "Info: 3: + IC(0.388 ns) + CELL(0.206 ns) = 1.421 ns; Loc. = LCCOMB_X18_Y1_N24; Fanout = 1; COMB Node = 'inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { inst6~head_lut inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.529 ns inst6~_emulated 4 REG LCFF_X18_Y1_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.529 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 44.74 % ) " "Info: Total cell delay = 0.684 ns ( 44.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.845 ns ( 55.26 % ) " "Info: Total interconnect delay = 0.845 ns ( 55.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { inst6~_emulated inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.529 ns" { inst6~_emulated {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.457ns 0.388ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.021 ns - Smallest " "Info: - Smallest clock skew is -6.021 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN destination 4.141 ns + Shortest register " "Info: + Shortest clock path from clock \"CLRN\" to destination register is 4.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns CLRN 1 CLK PIN_84 4 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 4; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 464 16 184 480 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.206 ns) 2.541 ns inst32 2 COMB LCCOMB_X18_Y1_N28 3 " "Info: 2: + IC(1.371 ns) + CELL(0.206 ns) = 2.541 ns; Loc. = LCCOMB_X18_Y1_N28; Fanout = 3; COMB Node = 'inst32'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CLRN inst32 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 736 784 384 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 3.123 ns inst4~head_lut 3 COMB LCCOMB_X18_Y1_N22 3 " "Info: 3: + IC(0.376 ns) + CELL(0.206 ns) = 3.123 ns; Loc. = LCCOMB_X18_Y1_N22; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { inst32 inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.666 ns) 4.141 ns inst6~_emulated 4 REG LCFF_X18_Y1_N25 1 " "Info: 4: + IC(0.352 ns) + CELL(0.666 ns) = 4.141 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.042 ns ( 49.31 % ) " "Info: Total cell delay = 2.042 ns ( 49.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.099 ns ( 50.69 % ) " "Info: Total interconnect delay = 2.099 ns ( 50.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.141 ns" { CLRN inst32 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.141 ns" { CLRN {} CLRN~combout {} inst32 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.371ns 0.376ns 0.352ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN source 10.162 ns - Longest register " "Info: - Longest clock path from clock \"CLRN\" to source register is 10.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns CLRN 1 CLK PIN_84 4 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 4; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 464 16 184 480 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.370 ns) 3.070 ns inst30 2 COMB LCCOMB_X15_Y2_N26 3 " "Info: 2: + IC(1.736 ns) + CELL(0.370 ns) = 3.070 ns; Loc. = LCCOMB_X15_Y2_N26; Fanout = 3; COMB Node = 'inst30'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.106 ns" { CLRN inst30 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 272 320 384 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.624 ns) 4.069 ns inst~head_lut 3 COMB LCCOMB_X15_Y2_N18 3 " "Info: 3: + IC(0.375 ns) + CELL(0.624 ns) = 4.069 ns; Loc. = LCCOMB_X15_Y2_N18; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { inst30 inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.970 ns) 5.383 ns inst2~_emulated 4 REG LCFF_X15_Y2_N29 1 " "Info: 4: + IC(0.344 ns) + CELL(0.970 ns) = 5.383 ns; Loc. = LCFF_X15_Y2_N29; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.206 ns) 7.026 ns inst2~head_lut 5 COMB LCCOMB_X18_Y1_N0 3 " "Info: 5: + IC(1.437 ns) + CELL(0.206 ns) = 7.026 ns; Loc. = LCCOMB_X18_Y1_N0; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.970 ns) 8.331 ns inst4~_emulated 6 REG LCFF_X18_Y1_N5 1 " "Info: 6: + IC(0.335 ns) + CELL(0.970 ns) = 8.331 ns; Loc. = LCFF_X18_Y1_N5; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.366 ns) 9.144 ns inst4~head_lut 7 COMB LCCOMB_X18_Y1_N22 3 " "Info: 7: + IC(0.447 ns) + CELL(0.366 ns) = 9.144 ns; Loc. = LCCOMB_X18_Y1_N22; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.666 ns) 10.162 ns inst6~_emulated 8 REG LCFF_X18_Y1_N25 1 " "Info: 8: + IC(0.352 ns) + CELL(0.666 ns) = 10.162 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.136 ns ( 50.54 % ) " "Info: Total cell delay = 5.136 ns ( 50.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.026 ns ( 49.46 % ) " "Info: Total interconnect delay = 5.026 ns ( 49.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.162 ns" { CLRN inst30 inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.162 ns" { CLRN {} CLRN~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.736ns 0.375ns 0.344ns 1.437ns 0.335ns 0.447ns 0.352ns } { 0.000ns 0.964ns 0.370ns 0.624ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.141 ns" { CLRN inst32 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.141 ns" { CLRN {} CLRN~combout {} inst32 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.371ns 0.376ns 0.352ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.162 ns" { CLRN inst30 inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.162 ns" { CLRN {} CLRN~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.736ns 0.375ns 0.344ns 1.437ns 0.335ns 0.447ns 0.352ns } { 0.000ns 0.964ns 0.370ns 0.624ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { inst6~_emulated inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.529 ns" { inst6~_emulated {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.457ns 0.388ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.141 ns" { CLRN inst32 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.141 ns" { CLRN {} CLRN~combout {} inst32 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.371ns 0.376ns 0.352ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.162 ns" { CLRN inst30 inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.162 ns" { CLRN {} CLRN~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.736ns 0.375ns 0.344ns 1.437ns 0.335ns 0.447ns 0.352ns } { 0.000ns 0.964ns 0.370ns 0.624ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "I2 register register inst6~_emulated inst6~_emulated 360.1 MHz Internal " "Info: Clock \"I2\" Internal fmax is restricted to 360.1 MHz between source register \"inst6~_emulated\" and destination register \"inst6~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.529 ns + Longest register register " "Info: + Longest register to register delay is 1.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst6~_emulated 1 REG LCFF_X18_Y1_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.370 ns) 0.827 ns inst6~head_lut 2 COMB LCCOMB_X18_Y1_N10 2 " "Info: 2: + IC(0.457 ns) + CELL(0.370 ns) = 0.827 ns; Loc. = LCCOMB_X18_Y1_N10; Fanout = 2; COMB Node = 'inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { inst6~_emulated inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 1.421 ns inst6~data_lut 3 COMB LCCOMB_X18_Y1_N24 1 " "Info: 3: + IC(0.388 ns) + CELL(0.206 ns) = 1.421 ns; Loc. = LCCOMB_X18_Y1_N24; Fanout = 1; COMB Node = 'inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { inst6~head_lut inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.529 ns inst6~_emulated 4 REG LCFF_X18_Y1_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.529 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 44.74 % ) " "Info: Total cell delay = 0.684 ns ( 44.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.845 ns ( 55.26 % ) " "Info: Total interconnect delay = 0.845 ns ( 55.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { inst6~_emulated inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.529 ns" { inst6~_emulated {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.457ns 0.388ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.399 ns - Smallest " "Info: - Smallest clock skew is -0.399 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I2 destination 4.342 ns + Shortest register " "Info: + Shortest clock path from clock \"I2\" to destination register is 4.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns I2 1 CLK PIN_81 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_81; Fanout = 2; CLK Node = 'I2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -384 0 168 -368 "I2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.370 ns) 2.742 ns inst32 2 COMB LCCOMB_X18_Y1_N28 3 " "Info: 2: + IC(1.388 ns) + CELL(0.370 ns) = 2.742 ns; Loc. = LCCOMB_X18_Y1_N28; Fanout = 3; COMB Node = 'inst32'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { I2 inst32 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 736 784 384 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 3.324 ns inst4~head_lut 3 COMB LCCOMB_X18_Y1_N22 3 " "Info: 3: + IC(0.376 ns) + CELL(0.206 ns) = 3.324 ns; Loc. = LCCOMB_X18_Y1_N22; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { inst32 inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.666 ns) 4.342 ns inst6~_emulated 4 REG LCFF_X18_Y1_N25 1 " "Info: 4: + IC(0.352 ns) + CELL(0.666 ns) = 4.342 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.226 ns ( 51.27 % ) " "Info: Total cell delay = 2.226 ns ( 51.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.116 ns ( 48.73 % ) " "Info: Total interconnect delay = 2.116 ns ( 48.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.342 ns" { I2 inst32 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.342 ns" { I2 {} I2~combout {} inst32 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.388ns 0.376ns 0.352ns } { 0.000ns 0.984ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I2 source 4.741 ns - Longest register " "Info: - Longest clock path from clock \"I2\" to source register is 4.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns I2 1 CLK PIN_81 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_81; Fanout = 2; CLK Node = 'I2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -384 0 168 -368 "I2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.370 ns) 2.740 ns inst19 2 COMB LCCOMB_X18_Y1_N18 3 " "Info: 2: + IC(1.386 ns) + CELL(0.370 ns) = 2.740 ns; Loc. = LCCOMB_X18_Y1_N18; Fanout = 3; COMB Node = 'inst19'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { I2 inst19 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -344 480 544 -296 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.589 ns) 3.723 ns inst4~head_lut 3 COMB LCCOMB_X18_Y1_N22 3 " "Info: 3: + IC(0.394 ns) + CELL(0.589 ns) = 3.723 ns; Loc. = LCCOMB_X18_Y1_N22; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { inst19 inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.666 ns) 4.741 ns inst6~_emulated 4 REG LCFF_X18_Y1_N25 1 " "Info: 4: + IC(0.352 ns) + CELL(0.666 ns) = 4.741 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.609 ns ( 55.03 % ) " "Info: Total cell delay = 2.609 ns ( 55.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.132 ns ( 44.97 % ) " "Info: Total interconnect delay = 2.132 ns ( 44.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.741 ns" { I2 inst19 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.741 ns" { I2 {} I2~combout {} inst19 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.386ns 0.394ns 0.352ns } { 0.000ns 0.984ns 0.370ns 0.589ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.342 ns" { I2 inst32 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.342 ns" { I2 {} I2~combout {} inst32 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.388ns 0.376ns 0.352ns } { 0.000ns 0.984ns 0.370ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.741 ns" { I2 inst19 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.741 ns" { I2 {} I2~combout {} inst19 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.386ns 0.394ns 0.352ns } { 0.000ns 0.984ns 0.370ns 0.589ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { inst6~_emulated inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.529 ns" { inst6~_emulated {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.457ns 0.388ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.342 ns" { I2 inst32 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.342 ns" { I2 {} I2~combout {} inst32 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.388ns 0.376ns 0.352ns } { 0.000ns 0.984ns 0.370ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.741 ns" { I2 inst19 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.741 ns" { I2 {} I2~combout {} inst19 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.386ns 0.394ns 0.352ns } { 0.000ns 0.984ns 0.370ns 0.589ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { inst6~_emulated {} } {  } {  } "" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "DFF register inst6~_emulated register inst6~_emulated 138.1 MHz 7.241 ns Internal " "Info: Clock \"DFF\" has Internal fmax of 138.1 MHz between source register \"inst6~_emulated\" and destination register \"inst6~_emulated\" (period= 7.241 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.529 ns + Longest register register " "Info: + Longest register to register delay is 1.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst6~_emulated 1 REG LCFF_X18_Y1_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.370 ns) 0.827 ns inst6~head_lut 2 COMB LCCOMB_X18_Y1_N10 2 " "Info: 2: + IC(0.457 ns) + CELL(0.370 ns) = 0.827 ns; Loc. = LCCOMB_X18_Y1_N10; Fanout = 2; COMB Node = 'inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { inst6~_emulated inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 1.421 ns inst6~data_lut 3 COMB LCCOMB_X18_Y1_N24 1 " "Info: 3: + IC(0.388 ns) + CELL(0.206 ns) = 1.421 ns; Loc. = LCCOMB_X18_Y1_N24; Fanout = 1; COMB Node = 'inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { inst6~head_lut inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.529 ns inst6~_emulated 4 REG LCFF_X18_Y1_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.529 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 44.74 % ) " "Info: Total cell delay = 0.684 ns ( 44.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.845 ns ( 55.26 % ) " "Info: Total interconnect delay = 0.845 ns ( 55.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { inst6~_emulated inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.529 ns" { inst6~_emulated {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.457ns 0.388ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.448 ns - Smallest " "Info: - Smallest clock skew is -5.448 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DFF destination 4.559 ns + Shortest register " "Info: + Shortest clock path from clock \"DFF\" to destination register is 4.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns DFF 1 CLK PIN_86 8 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 152 16 184 168 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.202 ns) 2.558 ns inst19 2 COMB LCCOMB_X18_Y1_N18 3 " "Info: 2: + IC(1.392 ns) + CELL(0.202 ns) = 2.558 ns; Loc. = LCCOMB_X18_Y1_N18; Fanout = 3; COMB Node = 'inst19'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { DFF inst19 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -344 480 544 -296 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.589 ns) 3.541 ns inst4~head_lut 3 COMB LCCOMB_X18_Y1_N22 3 " "Info: 3: + IC(0.394 ns) + CELL(0.589 ns) = 3.541 ns; Loc. = LCCOMB_X18_Y1_N22; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { inst19 inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.666 ns) 4.559 ns inst6~_emulated 4 REG LCFF_X18_Y1_N25 1 " "Info: 4: + IC(0.352 ns) + CELL(0.666 ns) = 4.559 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.421 ns ( 53.10 % ) " "Info: Total cell delay = 2.421 ns ( 53.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.138 ns ( 46.90 % ) " "Info: Total interconnect delay = 2.138 ns ( 46.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.559 ns" { DFF inst19 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.559 ns" { DFF {} DFF~combout {} inst19 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.392ns 0.394ns 0.352ns } { 0.000ns 0.964ns 0.202ns 0.589ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DFF source 10.007 ns - Longest register " "Info: - Longest clock path from clock \"DFF\" to source register is 10.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns DFF 1 CLK PIN_86 8 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 152 16 184 168 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.745 ns) + CELL(0.206 ns) 2.915 ns inst30 2 COMB LCCOMB_X15_Y2_N26 3 " "Info: 2: + IC(1.745 ns) + CELL(0.206 ns) = 2.915 ns; Loc. = LCCOMB_X15_Y2_N26; Fanout = 3; COMB Node = 'inst30'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { DFF inst30 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 272 320 384 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.624 ns) 3.914 ns inst~head_lut 3 COMB LCCOMB_X15_Y2_N18 3 " "Info: 3: + IC(0.375 ns) + CELL(0.624 ns) = 3.914 ns; Loc. = LCCOMB_X15_Y2_N18; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { inst30 inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.970 ns) 5.228 ns inst2~_emulated 4 REG LCFF_X15_Y2_N29 1 " "Info: 4: + IC(0.344 ns) + CELL(0.970 ns) = 5.228 ns; Loc. = LCFF_X15_Y2_N29; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.206 ns) 6.871 ns inst2~head_lut 5 COMB LCCOMB_X18_Y1_N0 3 " "Info: 5: + IC(1.437 ns) + CELL(0.206 ns) = 6.871 ns; Loc. = LCCOMB_X18_Y1_N0; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.970 ns) 8.176 ns inst4~_emulated 6 REG LCFF_X18_Y1_N5 1 " "Info: 6: + IC(0.335 ns) + CELL(0.970 ns) = 8.176 ns; Loc. = LCFF_X18_Y1_N5; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.366 ns) 8.989 ns inst4~head_lut 7 COMB LCCOMB_X18_Y1_N22 3 " "Info: 7: + IC(0.447 ns) + CELL(0.366 ns) = 8.989 ns; Loc. = LCCOMB_X18_Y1_N22; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.666 ns) 10.007 ns inst6~_emulated 8 REG LCFF_X18_Y1_N25 1 " "Info: 8: + IC(0.352 ns) + CELL(0.666 ns) = 10.007 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.972 ns ( 49.69 % ) " "Info: Total cell delay = 4.972 ns ( 49.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.035 ns ( 50.31 % ) " "Info: Total interconnect delay = 5.035 ns ( 50.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.007 ns" { DFF inst30 inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.007 ns" { DFF {} DFF~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.745ns 0.375ns 0.344ns 1.437ns 0.335ns 0.447ns 0.352ns } { 0.000ns 0.964ns 0.206ns 0.624ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.559 ns" { DFF inst19 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.559 ns" { DFF {} DFF~combout {} inst19 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.392ns 0.394ns 0.352ns } { 0.000ns 0.964ns 0.202ns 0.589ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.007 ns" { DFF inst30 inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.007 ns" { DFF {} DFF~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.745ns 0.375ns 0.344ns 1.437ns 0.335ns 0.447ns 0.352ns } { 0.000ns 0.964ns 0.206ns 0.624ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { inst6~_emulated inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.529 ns" { inst6~_emulated {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.457ns 0.388ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.559 ns" { DFF inst19 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.559 ns" { DFF {} DFF~combout {} inst19 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.392ns 0.394ns 0.352ns } { 0.000ns 0.964ns 0.202ns 0.589ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.007 ns" { DFF inst30 inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.007 ns" { DFF {} DFF~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.745ns 0.375ns 0.344ns 1.437ns 0.335ns 0.447ns 0.352ns } { 0.000ns 0.964ns 0.206ns 0.624ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "I0 register inst2~_emulated register inst2~_emulated 273.37 MHz 3.658 ns Internal " "Info: Clock \"I0\" has Internal fmax of 273.37 MHz between source register \"inst2~_emulated\" and destination register \"inst2~_emulated\" (period= 3.658 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.986 ns + Longest register register " "Info: + Longest register to register delay is 2.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2~_emulated 1 REG LCFF_X15_Y2_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y2_N29; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.206 ns) 1.643 ns inst2~head_lut 2 COMB LCCOMB_X18_Y1_N0 3 " "Info: 2: + IC(1.437 ns) + CELL(0.206 ns) = 1.643 ns; Loc. = LCCOMB_X18_Y1_N0; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.206 ns) 2.878 ns inst2~data_lut 3 COMB LCCOMB_X15_Y2_N28 1 " "Info: 3: + IC(1.029 ns) + CELL(0.206 ns) = 2.878 ns; Loc. = LCCOMB_X15_Y2_N28; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { inst2~head_lut inst2~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.986 ns inst2~_emulated 4 REG LCFF_X15_Y2_N29 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.986 ns; Loc. = LCFF_X15_Y2_N29; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 17.41 % ) " "Info: Total cell delay = 0.520 ns ( 17.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.466 ns ( 82.59 % ) " "Info: Total interconnect delay = 2.466 ns ( 82.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.986 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.986 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 1.437ns 1.029ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.408 ns - Smallest " "Info: - Smallest clock skew is -0.408 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I0 destination 4.589 ns + Shortest register " "Info: + Shortest clock path from clock \"I0\" to destination register is 4.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns I0 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'I0'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I0 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 72 16 184 88 "I0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.384 ns) + CELL(0.624 ns) 2.992 ns inst18 2 COMB LCCOMB_X15_Y2_N0 3 " "Info: 2: + IC(1.384 ns) + CELL(0.624 ns) = 2.992 ns; Loc. = LCCOMB_X15_Y2_N0; Fanout = 3; COMB Node = 'inst18'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { I0 inst18 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 112 488 552 160 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 3.579 ns inst~head_lut 3 COMB LCCOMB_X15_Y2_N18 3 " "Info: 3: + IC(0.381 ns) + CELL(0.206 ns) = 3.579 ns; Loc. = LCCOMB_X15_Y2_N18; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { inst18 inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.666 ns) 4.589 ns inst2~_emulated 4 REG LCFF_X15_Y2_N29 1 " "Info: 4: + IC(0.344 ns) + CELL(0.666 ns) = 4.589 ns; Loc. = LCFF_X15_Y2_N29; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.480 ns ( 54.04 % ) " "Info: Total cell delay = 2.480 ns ( 54.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.109 ns ( 45.96 % ) " "Info: Total interconnect delay = 2.109 ns ( 45.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.589 ns" { I0 inst18 inst~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.589 ns" { I0 {} I0~combout {} inst18 {} inst~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.384ns 0.381ns 0.344ns } { 0.000ns 0.984ns 0.624ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I0 source 4.997 ns - Longest register " "Info: - Longest clock path from clock \"I0\" to source register is 4.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns I0 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'I0'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I0 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 72 16 184 88 "I0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.623 ns) 2.988 ns inst30 2 COMB LCCOMB_X15_Y2_N26 3 " "Info: 2: + IC(1.381 ns) + CELL(0.623 ns) = 2.988 ns; Loc. = LCCOMB_X15_Y2_N26; Fanout = 3; COMB Node = 'inst30'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { I0 inst30 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 272 320 384 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.624 ns) 3.987 ns inst~head_lut 3 COMB LCCOMB_X15_Y2_N18 3 " "Info: 3: + IC(0.375 ns) + CELL(0.624 ns) = 3.987 ns; Loc. = LCCOMB_X15_Y2_N18; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { inst30 inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.666 ns) 4.997 ns inst2~_emulated 4 REG LCFF_X15_Y2_N29 1 " "Info: 4: + IC(0.344 ns) + CELL(0.666 ns) = 4.997 ns; Loc. = LCFF_X15_Y2_N29; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.897 ns ( 57.97 % ) " "Info: Total cell delay = 2.897 ns ( 57.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 42.03 % ) " "Info: Total interconnect delay = 2.100 ns ( 42.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.997 ns" { I0 inst30 inst~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.997 ns" { I0 {} I0~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.381ns 0.375ns 0.344ns } { 0.000ns 0.984ns 0.623ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.589 ns" { I0 inst18 inst~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.589 ns" { I0 {} I0~combout {} inst18 {} inst~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.384ns 0.381ns 0.344ns } { 0.000ns 0.984ns 0.624ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.997 ns" { I0 inst30 inst~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.997 ns" { I0 {} I0~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.381ns 0.375ns 0.344ns } { 0.000ns 0.984ns 0.623ns 0.624ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.986 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.986 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 1.437ns 1.029ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.589 ns" { I0 inst18 inst~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.589 ns" { I0 {} I0~combout {} inst18 {} inst~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.384ns 0.381ns 0.344ns } { 0.000ns 0.984ns 0.624ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.997 ns" { I0 inst30 inst~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.997 ns" { I0 {} I0~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.381ns 0.375ns 0.344ns } { 0.000ns 0.984ns 0.623ns 0.624ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register inst2~_emulated register inst2~_emulated 307.69 MHz 3.25 ns Internal " "Info: Clock \"CP\" has Internal fmax of 307.69 MHz between source register \"inst2~_emulated\" and destination register \"inst2~_emulated\" (period= 3.25 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.986 ns + Longest register register " "Info: + Longest register to register delay is 2.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2~_emulated 1 REG LCFF_X15_Y2_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y2_N29; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.206 ns) 1.643 ns inst2~head_lut 2 COMB LCCOMB_X18_Y1_N0 3 " "Info: 2: + IC(1.437 ns) + CELL(0.206 ns) = 1.643 ns; Loc. = LCCOMB_X18_Y1_N0; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.206 ns) 2.878 ns inst2~data_lut 3 COMB LCCOMB_X15_Y2_N28 1 " "Info: 3: + IC(1.029 ns) + CELL(0.206 ns) = 2.878 ns; Loc. = LCCOMB_X15_Y2_N28; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { inst2~head_lut inst2~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.986 ns inst2~_emulated 4 REG LCFF_X15_Y2_N29 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.986 ns; Loc. = LCFF_X15_Y2_N29; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 17.41 % ) " "Info: Total cell delay = 0.520 ns ( 17.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.466 ns ( 82.59 % ) " "Info: Total interconnect delay = 2.466 ns ( 82.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.986 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.986 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 1.437ns 1.029ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 5.974 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 5.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 272 16 184 288 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.032 ns) + CELL(0.970 ns) 4.152 ns inst~_emulated 2 REG LCFF_X15_Y2_N9 1 " "Info: 2: + IC(2.032 ns) + CELL(0.970 ns) = 4.152 ns; Loc. = LCFF_X15_Y2_N9; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.002 ns" { CP inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 4.964 ns inst~head_lut 3 COMB LCCOMB_X15_Y2_N18 3 " "Info: 3: + IC(0.442 ns) + CELL(0.370 ns) = 4.964 ns; Loc. = LCCOMB_X15_Y2_N18; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.666 ns) 5.974 ns inst2~_emulated 4 REG LCFF_X15_Y2_N29 1 " "Info: 4: + IC(0.344 ns) + CELL(0.666 ns) = 5.974 ns; Loc. = LCFF_X15_Y2_N29; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.156 ns ( 52.83 % ) " "Info: Total cell delay = 3.156 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.818 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.818 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.974 ns" { CP inst~_emulated inst~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.974 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 2.032ns 0.442ns 0.344ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 5.974 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 5.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 272 16 184 288 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.032 ns) + CELL(0.970 ns) 4.152 ns inst~_emulated 2 REG LCFF_X15_Y2_N9 1 " "Info: 2: + IC(2.032 ns) + CELL(0.970 ns) = 4.152 ns; Loc. = LCFF_X15_Y2_N9; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.002 ns" { CP inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 4.964 ns inst~head_lut 3 COMB LCCOMB_X15_Y2_N18 3 " "Info: 3: + IC(0.442 ns) + CELL(0.370 ns) = 4.964 ns; Loc. = LCCOMB_X15_Y2_N18; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.666 ns) 5.974 ns inst2~_emulated 4 REG LCFF_X15_Y2_N29 1 " "Info: 4: + IC(0.344 ns) + CELL(0.666 ns) = 5.974 ns; Loc. = LCFF_X15_Y2_N29; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.156 ns ( 52.83 % ) " "Info: Total cell delay = 3.156 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.818 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.818 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.974 ns" { CP inst~_emulated inst~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.974 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 2.032ns 0.442ns 0.344ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.974 ns" { CP inst~_emulated inst~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.974 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 2.032ns 0.442ns 0.344ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.986 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.986 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 1.437ns 1.029ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.974 ns" { CP inst~_emulated inst~head_lut inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.974 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 2.032ns 0.442ns 0.344ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "I1 register register inst6~_emulated inst6~_emulated 360.1 MHz Internal " "Info: Clock \"I1\" Internal fmax is restricted to 360.1 MHz between source register \"inst6~_emulated\" and destination register \"inst6~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.529 ns + Longest register register " "Info: + Longest register to register delay is 1.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst6~_emulated 1 REG LCFF_X18_Y1_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.370 ns) 0.827 ns inst6~head_lut 2 COMB LCCOMB_X18_Y1_N10 2 " "Info: 2: + IC(0.457 ns) + CELL(0.370 ns) = 0.827 ns; Loc. = LCCOMB_X18_Y1_N10; Fanout = 2; COMB Node = 'inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { inst6~_emulated inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 1.421 ns inst6~data_lut 3 COMB LCCOMB_X18_Y1_N24 1 " "Info: 3: + IC(0.388 ns) + CELL(0.206 ns) = 1.421 ns; Loc. = LCCOMB_X18_Y1_N24; Fanout = 1; COMB Node = 'inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { inst6~head_lut inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.529 ns inst6~_emulated 4 REG LCFF_X18_Y1_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.529 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 44.74 % ) " "Info: Total cell delay = 0.684 ns ( 44.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.845 ns ( 55.26 % ) " "Info: Total interconnect delay = 0.845 ns ( 55.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { inst6~_emulated inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.529 ns" { inst6~_emulated {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.457ns 0.388ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.226 ns - Smallest " "Info: - Smallest clock skew is -0.226 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I1 destination 6.701 ns + Shortest register " "Info: + Shortest clock path from clock \"I1\" to destination register is 6.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns I1 1 CLK PIN_80 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 2; CLK Node = 'I1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -144 8 176 -128 "I1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.206 ns) 2.562 ns inst31 2 COMB LCCOMB_X18_Y1_N8 3 " "Info: 2: + IC(1.372 ns) + CELL(0.206 ns) = 2.562 ns; Loc. = LCCOMB_X18_Y1_N8; Fanout = 3; COMB Node = 'inst31'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { I1 inst31 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 520 568 384 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.624 ns) 3.565 ns inst2~head_lut 3 COMB LCCOMB_X18_Y1_N0 3 " "Info: 3: + IC(0.379 ns) + CELL(0.624 ns) = 3.565 ns; Loc. = LCCOMB_X18_Y1_N0; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { inst31 inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.970 ns) 4.870 ns inst4~_emulated 4 REG LCFF_X18_Y1_N5 1 " "Info: 4: + IC(0.335 ns) + CELL(0.970 ns) = 4.870 ns; Loc. = LCFF_X18_Y1_N5; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.366 ns) 5.683 ns inst4~head_lut 5 COMB LCCOMB_X18_Y1_N22 3 " "Info: 5: + IC(0.447 ns) + CELL(0.366 ns) = 5.683 ns; Loc. = LCCOMB_X18_Y1_N22; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.666 ns) 6.701 ns inst6~_emulated 6 REG LCFF_X18_Y1_N25 1 " "Info: 6: + IC(0.352 ns) + CELL(0.666 ns) = 6.701 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.816 ns ( 56.95 % ) " "Info: Total cell delay = 3.816 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.885 ns ( 43.05 % ) " "Info: Total interconnect delay = 2.885 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.701 ns" { I1 inst31 inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.701 ns" { I1 {} I1~combout {} inst31 {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.372ns 0.379ns 0.335ns 0.447ns 0.352ns } { 0.000ns 0.984ns 0.206ns 0.624ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I1 source 6.927 ns - Longest register " "Info: - Longest clock path from clock \"I1\" to source register is 6.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns I1 1 CLK PIN_80 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 2; CLK Node = 'I1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -144 8 176 -128 "I1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.651 ns) 3.038 ns inst20 2 COMB LCCOMB_X18_Y1_N14 3 " "Info: 2: + IC(1.403 ns) + CELL(0.651 ns) = 3.038 ns; Loc. = LCCOMB_X18_Y1_N14; Fanout = 3; COMB Node = 'inst20'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { I1 inst20 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -104 488 552 -56 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.370 ns) 3.791 ns inst2~head_lut 3 COMB LCCOMB_X18_Y1_N0 3 " "Info: 3: + IC(0.383 ns) + CELL(0.370 ns) = 3.791 ns; Loc. = LCCOMB_X18_Y1_N0; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { inst20 inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.970 ns) 5.096 ns inst4~_emulated 4 REG LCFF_X18_Y1_N5 1 " "Info: 4: + IC(0.335 ns) + CELL(0.970 ns) = 5.096 ns; Loc. = LCFF_X18_Y1_N5; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.366 ns) 5.909 ns inst4~head_lut 5 COMB LCCOMB_X18_Y1_N22 3 " "Info: 5: + IC(0.447 ns) + CELL(0.366 ns) = 5.909 ns; Loc. = LCCOMB_X18_Y1_N22; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.666 ns) 6.927 ns inst6~_emulated 6 REG LCFF_X18_Y1_N25 1 " "Info: 6: + IC(0.352 ns) + CELL(0.666 ns) = 6.927 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.007 ns ( 57.85 % ) " "Info: Total cell delay = 4.007 ns ( 57.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.920 ns ( 42.15 % ) " "Info: Total interconnect delay = 2.920 ns ( 42.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.927 ns" { I1 inst20 inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.927 ns" { I1 {} I1~combout {} inst20 {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.403ns 0.383ns 0.335ns 0.447ns 0.352ns } { 0.000ns 0.984ns 0.651ns 0.370ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.701 ns" { I1 inst31 inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.701 ns" { I1 {} I1~combout {} inst31 {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.372ns 0.379ns 0.335ns 0.447ns 0.352ns } { 0.000ns 0.984ns 0.206ns 0.624ns 0.970ns 0.366ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.927 ns" { I1 inst20 inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.927 ns" { I1 {} I1~combout {} inst20 {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.403ns 0.383ns 0.335ns 0.447ns 0.352ns } { 0.000ns 0.984ns 0.651ns 0.370ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { inst6~_emulated inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.529 ns" { inst6~_emulated {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.457ns 0.388ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.701 ns" { I1 inst31 inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.701 ns" { I1 {} I1~combout {} inst31 {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.372ns 0.379ns 0.335ns 0.447ns 0.352ns } { 0.000ns 0.984ns 0.206ns 0.624ns 0.970ns 0.366ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.927 ns" { I1 inst20 inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.927 ns" { I1 {} I1~combout {} inst20 {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.403ns 0.383ns 0.335ns 0.447ns 0.352ns } { 0.000ns 0.984ns 0.651ns 0.370ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { inst6~_emulated {} } {  } {  } "" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLRN 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"CLRN\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst6~_emulated inst6~_emulated CLRN 4.494 ns " "Info: Found hold time violation between source  pin or register \"inst6~_emulated\" and destination pin or register \"inst6~_emulated\" for clock \"CLRN\" (Hold time is 4.494 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.021 ns + Largest " "Info: + Largest clock skew is 6.021 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN destination 10.162 ns + Longest register " "Info: + Longest clock path from clock \"CLRN\" to destination register is 10.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns CLRN 1 CLK PIN_84 4 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 4; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 464 16 184 480 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.370 ns) 3.070 ns inst30 2 COMB LCCOMB_X15_Y2_N26 3 " "Info: 2: + IC(1.736 ns) + CELL(0.370 ns) = 3.070 ns; Loc. = LCCOMB_X15_Y2_N26; Fanout = 3; COMB Node = 'inst30'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.106 ns" { CLRN inst30 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 272 320 384 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.624 ns) 4.069 ns inst~head_lut 3 COMB LCCOMB_X15_Y2_N18 3 " "Info: 3: + IC(0.375 ns) + CELL(0.624 ns) = 4.069 ns; Loc. = LCCOMB_X15_Y2_N18; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { inst30 inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.970 ns) 5.383 ns inst2~_emulated 4 REG LCFF_X15_Y2_N29 1 " "Info: 4: + IC(0.344 ns) + CELL(0.970 ns) = 5.383 ns; Loc. = LCFF_X15_Y2_N29; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.206 ns) 7.026 ns inst2~head_lut 5 COMB LCCOMB_X18_Y1_N0 3 " "Info: 5: + IC(1.437 ns) + CELL(0.206 ns) = 7.026 ns; Loc. = LCCOMB_X18_Y1_N0; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.970 ns) 8.331 ns inst4~_emulated 6 REG LCFF_X18_Y1_N5 1 " "Info: 6: + IC(0.335 ns) + CELL(0.970 ns) = 8.331 ns; Loc. = LCFF_X18_Y1_N5; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.366 ns) 9.144 ns inst4~head_lut 7 COMB LCCOMB_X18_Y1_N22 3 " "Info: 7: + IC(0.447 ns) + CELL(0.366 ns) = 9.144 ns; Loc. = LCCOMB_X18_Y1_N22; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.666 ns) 10.162 ns inst6~_emulated 8 REG LCFF_X18_Y1_N25 1 " "Info: 8: + IC(0.352 ns) + CELL(0.666 ns) = 10.162 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.136 ns ( 50.54 % ) " "Info: Total cell delay = 5.136 ns ( 50.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.026 ns ( 49.46 % ) " "Info: Total interconnect delay = 5.026 ns ( 49.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.162 ns" { CLRN inst30 inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.162 ns" { CLRN {} CLRN~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.736ns 0.375ns 0.344ns 1.437ns 0.335ns 0.447ns 0.352ns } { 0.000ns 0.964ns 0.370ns 0.624ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN source 4.141 ns - Shortest register " "Info: - Shortest clock path from clock \"CLRN\" to source register is 4.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns CLRN 1 CLK PIN_84 4 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 4; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 464 16 184 480 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.206 ns) 2.541 ns inst32 2 COMB LCCOMB_X18_Y1_N28 3 " "Info: 2: + IC(1.371 ns) + CELL(0.206 ns) = 2.541 ns; Loc. = LCCOMB_X18_Y1_N28; Fanout = 3; COMB Node = 'inst32'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CLRN inst32 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 736 784 384 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 3.123 ns inst4~head_lut 3 COMB LCCOMB_X18_Y1_N22 3 " "Info: 3: + IC(0.376 ns) + CELL(0.206 ns) = 3.123 ns; Loc. = LCCOMB_X18_Y1_N22; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { inst32 inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.666 ns) 4.141 ns inst6~_emulated 4 REG LCFF_X18_Y1_N25 1 " "Info: 4: + IC(0.352 ns) + CELL(0.666 ns) = 4.141 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.042 ns ( 49.31 % ) " "Info: Total cell delay = 2.042 ns ( 49.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.099 ns ( 50.69 % ) " "Info: Total interconnect delay = 2.099 ns ( 50.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.141 ns" { CLRN inst32 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.141 ns" { CLRN {} CLRN~combout {} inst32 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.371ns 0.376ns 0.352ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.162 ns" { CLRN inst30 inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.162 ns" { CLRN {} CLRN~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.736ns 0.375ns 0.344ns 1.437ns 0.335ns 0.447ns 0.352ns } { 0.000ns 0.964ns 0.370ns 0.624ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.141 ns" { CLRN inst32 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.141 ns" { CLRN {} CLRN~combout {} inst32 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.371ns 0.376ns 0.352ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.529 ns - Shortest register register " "Info: - Shortest register to register delay is 1.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst6~_emulated 1 REG LCFF_X18_Y1_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.370 ns) 0.827 ns inst6~head_lut 2 COMB LCCOMB_X18_Y1_N10 2 " "Info: 2: + IC(0.457 ns) + CELL(0.370 ns) = 0.827 ns; Loc. = LCCOMB_X18_Y1_N10; Fanout = 2; COMB Node = 'inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { inst6~_emulated inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 1.421 ns inst6~data_lut 3 COMB LCCOMB_X18_Y1_N24 1 " "Info: 3: + IC(0.388 ns) + CELL(0.206 ns) = 1.421 ns; Loc. = LCCOMB_X18_Y1_N24; Fanout = 1; COMB Node = 'inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { inst6~head_lut inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.529 ns inst6~_emulated 4 REG LCFF_X18_Y1_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.529 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 44.74 % ) " "Info: Total cell delay = 0.684 ns ( 44.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.845 ns ( 55.26 % ) " "Info: Total interconnect delay = 0.845 ns ( 55.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { inst6~_emulated inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.529 ns" { inst6~_emulated {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.457ns 0.388ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.162 ns" { CLRN inst30 inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.162 ns" { CLRN {} CLRN~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.736ns 0.375ns 0.344ns 1.437ns 0.335ns 0.447ns 0.352ns } { 0.000ns 0.964ns 0.370ns 0.624ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.141 ns" { CLRN inst32 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.141 ns" { CLRN {} CLRN~combout {} inst32 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.371ns 0.376ns 0.352ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { inst6~_emulated inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.529 ns" { inst6~_emulated {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.457ns 0.388ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "DFF 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"DFF\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst6~_emulated inst6~_emulated DFF 3.921 ns " "Info: Found hold time violation between source  pin or register \"inst6~_emulated\" and destination pin or register \"inst6~_emulated\" for clock \"DFF\" (Hold time is 3.921 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.448 ns + Largest " "Info: + Largest clock skew is 5.448 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DFF destination 10.007 ns + Longest register " "Info: + Longest clock path from clock \"DFF\" to destination register is 10.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns DFF 1 CLK PIN_86 8 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 152 16 184 168 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.745 ns) + CELL(0.206 ns) 2.915 ns inst30 2 COMB LCCOMB_X15_Y2_N26 3 " "Info: 2: + IC(1.745 ns) + CELL(0.206 ns) = 2.915 ns; Loc. = LCCOMB_X15_Y2_N26; Fanout = 3; COMB Node = 'inst30'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { DFF inst30 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 272 320 384 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.624 ns) 3.914 ns inst~head_lut 3 COMB LCCOMB_X15_Y2_N18 3 " "Info: 3: + IC(0.375 ns) + CELL(0.624 ns) = 3.914 ns; Loc. = LCCOMB_X15_Y2_N18; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { inst30 inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.970 ns) 5.228 ns inst2~_emulated 4 REG LCFF_X15_Y2_N29 1 " "Info: 4: + IC(0.344 ns) + CELL(0.970 ns) = 5.228 ns; Loc. = LCFF_X15_Y2_N29; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.206 ns) 6.871 ns inst2~head_lut 5 COMB LCCOMB_X18_Y1_N0 3 " "Info: 5: + IC(1.437 ns) + CELL(0.206 ns) = 6.871 ns; Loc. = LCCOMB_X18_Y1_N0; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.970 ns) 8.176 ns inst4~_emulated 6 REG LCFF_X18_Y1_N5 1 " "Info: 6: + IC(0.335 ns) + CELL(0.970 ns) = 8.176 ns; Loc. = LCFF_X18_Y1_N5; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.366 ns) 8.989 ns inst4~head_lut 7 COMB LCCOMB_X18_Y1_N22 3 " "Info: 7: + IC(0.447 ns) + CELL(0.366 ns) = 8.989 ns; Loc. = LCCOMB_X18_Y1_N22; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.666 ns) 10.007 ns inst6~_emulated 8 REG LCFF_X18_Y1_N25 1 " "Info: 8: + IC(0.352 ns) + CELL(0.666 ns) = 10.007 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.972 ns ( 49.69 % ) " "Info: Total cell delay = 4.972 ns ( 49.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.035 ns ( 50.31 % ) " "Info: Total interconnect delay = 5.035 ns ( 50.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.007 ns" { DFF inst30 inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.007 ns" { DFF {} DFF~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.745ns 0.375ns 0.344ns 1.437ns 0.335ns 0.447ns 0.352ns } { 0.000ns 0.964ns 0.206ns 0.624ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DFF source 4.559 ns - Shortest register " "Info: - Shortest clock path from clock \"DFF\" to source register is 4.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns DFF 1 CLK PIN_86 8 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 152 16 184 168 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.202 ns) 2.558 ns inst19 2 COMB LCCOMB_X18_Y1_N18 3 " "Info: 2: + IC(1.392 ns) + CELL(0.202 ns) = 2.558 ns; Loc. = LCCOMB_X18_Y1_N18; Fanout = 3; COMB Node = 'inst19'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { DFF inst19 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -344 480 544 -296 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.589 ns) 3.541 ns inst4~head_lut 3 COMB LCCOMB_X18_Y1_N22 3 " "Info: 3: + IC(0.394 ns) + CELL(0.589 ns) = 3.541 ns; Loc. = LCCOMB_X18_Y1_N22; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { inst19 inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.666 ns) 4.559 ns inst6~_emulated 4 REG LCFF_X18_Y1_N25 1 " "Info: 4: + IC(0.352 ns) + CELL(0.666 ns) = 4.559 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.421 ns ( 53.10 % ) " "Info: Total cell delay = 2.421 ns ( 53.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.138 ns ( 46.90 % ) " "Info: Total interconnect delay = 2.138 ns ( 46.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.559 ns" { DFF inst19 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.559 ns" { DFF {} DFF~combout {} inst19 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.392ns 0.394ns 0.352ns } { 0.000ns 0.964ns 0.202ns 0.589ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.007 ns" { DFF inst30 inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.007 ns" { DFF {} DFF~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.745ns 0.375ns 0.344ns 1.437ns 0.335ns 0.447ns 0.352ns } { 0.000ns 0.964ns 0.206ns 0.624ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.559 ns" { DFF inst19 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.559 ns" { DFF {} DFF~combout {} inst19 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.392ns 0.394ns 0.352ns } { 0.000ns 0.964ns 0.202ns 0.589ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.529 ns - Shortest register register " "Info: - Shortest register to register delay is 1.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst6~_emulated 1 REG LCFF_X18_Y1_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.370 ns) 0.827 ns inst6~head_lut 2 COMB LCCOMB_X18_Y1_N10 2 " "Info: 2: + IC(0.457 ns) + CELL(0.370 ns) = 0.827 ns; Loc. = LCCOMB_X18_Y1_N10; Fanout = 2; COMB Node = 'inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { inst6~_emulated inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 1.421 ns inst6~data_lut 3 COMB LCCOMB_X18_Y1_N24 1 " "Info: 3: + IC(0.388 ns) + CELL(0.206 ns) = 1.421 ns; Loc. = LCCOMB_X18_Y1_N24; Fanout = 1; COMB Node = 'inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { inst6~head_lut inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.529 ns inst6~_emulated 4 REG LCFF_X18_Y1_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.529 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 44.74 % ) " "Info: Total cell delay = 0.684 ns ( 44.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.845 ns ( 55.26 % ) " "Info: Total interconnect delay = 0.845 ns ( 55.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { inst6~_emulated inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.529 ns" { inst6~_emulated {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.457ns 0.388ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.007 ns" { DFF inst30 inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.007 ns" { DFF {} DFF~combout {} inst30 {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.745ns 0.375ns 0.344ns 1.437ns 0.335ns 0.447ns 0.352ns } { 0.000ns 0.964ns 0.206ns 0.624ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.559 ns" { DFF inst19 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.559 ns" { DFF {} DFF~combout {} inst19 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.392ns 0.394ns 0.352ns } { 0.000ns 0.964ns 0.202ns 0.589ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { inst6~_emulated inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.529 ns" { inst6~_emulated {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.457ns 0.388ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst6~_emulated I3 CLRN 4.917 ns register " "Info: tsu for register \"inst6~_emulated\" (data pin = \"I3\", clock pin = \"CLRN\") is 4.917 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.098 ns + Longest pin register " "Info: + Longest pin to register delay is 9.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns I3 1 PIN PIN_82 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_82; Fanout = 2; PIN Node = 'I3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -584 -8 160 -568 "I3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.721 ns) + CELL(0.624 ns) 7.329 ns inst16 2 COMB LCCOMB_X18_Y1_N12 3 " "Info: 2: + IC(5.721 ns) + CELL(0.624 ns) = 7.329 ns; Loc. = LCCOMB_X18_Y1_N12; Fanout = 3; COMB Node = 'inst16'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.345 ns" { I3 inst16 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -544 472 536 -496 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.651 ns) 8.396 ns inst6~head_lut 3 COMB LCCOMB_X18_Y1_N10 2 " "Info: 3: + IC(0.416 ns) + CELL(0.651 ns) = 8.396 ns; Loc. = LCCOMB_X18_Y1_N10; Fanout = 2; COMB Node = 'inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { inst16 inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 8.990 ns inst6~data_lut 4 COMB LCCOMB_X18_Y1_N24 1 " "Info: 4: + IC(0.388 ns) + CELL(0.206 ns) = 8.990 ns; Loc. = LCCOMB_X18_Y1_N24; Fanout = 1; COMB Node = 'inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { inst6~head_lut inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.098 ns inst6~_emulated 5 REG LCFF_X18_Y1_N25 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.098 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.573 ns ( 28.28 % ) " "Info: Total cell delay = 2.573 ns ( 28.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.525 ns ( 71.72 % ) " "Info: Total interconnect delay = 6.525 ns ( 71.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.098 ns" { I3 inst16 inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.098 ns" { I3 {} I3~combout {} inst16 {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 5.721ns 0.416ns 0.388ns 0.000ns } { 0.000ns 0.984ns 0.624ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN destination 4.141 ns - Shortest register " "Info: - Shortest clock path from clock \"CLRN\" to destination register is 4.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns CLRN 1 CLK PIN_84 4 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 4; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 464 16 184 480 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.206 ns) 2.541 ns inst32 2 COMB LCCOMB_X18_Y1_N28 3 " "Info: 2: + IC(1.371 ns) + CELL(0.206 ns) = 2.541 ns; Loc. = LCCOMB_X18_Y1_N28; Fanout = 3; COMB Node = 'inst32'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CLRN inst32 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 736 784 384 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 3.123 ns inst4~head_lut 3 COMB LCCOMB_X18_Y1_N22 3 " "Info: 3: + IC(0.376 ns) + CELL(0.206 ns) = 3.123 ns; Loc. = LCCOMB_X18_Y1_N22; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { inst32 inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.666 ns) 4.141 ns inst6~_emulated 4 REG LCFF_X18_Y1_N25 1 " "Info: 4: + IC(0.352 ns) + CELL(0.666 ns) = 4.141 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.042 ns ( 49.31 % ) " "Info: Total cell delay = 2.042 ns ( 49.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.099 ns ( 50.69 % ) " "Info: Total interconnect delay = 2.099 ns ( 50.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.141 ns" { CLRN inst32 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.141 ns" { CLRN {} CLRN~combout {} inst32 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.371ns 0.376ns 0.352ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.098 ns" { I3 inst16 inst6~head_lut inst6~data_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.098 ns" { I3 {} I3~combout {} inst16 {} inst6~head_lut {} inst6~data_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 5.721ns 0.416ns 0.388ns 0.000ns } { 0.000ns 0.984ns 0.624ns 0.651ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.141 ns" { CLRN inst32 inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.141 ns" { CLRN {} CLRN~combout {} inst32 {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 1.371ns 0.376ns 0.352ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP O3 inst6~_emulated 18.240 ns register " "Info: tco from clock \"CP\" to destination pin \"O3\" through register \"inst6~_emulated\" is 18.240 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 11.057 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 11.057 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 272 16 184 288 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.032 ns) + CELL(0.970 ns) 4.152 ns inst~_emulated 2 REG LCFF_X15_Y2_N9 1 " "Info: 2: + IC(2.032 ns) + CELL(0.970 ns) = 4.152 ns; Loc. = LCFF_X15_Y2_N9; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.002 ns" { CP inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 4.964 ns inst~head_lut 3 COMB LCCOMB_X15_Y2_N18 3 " "Info: 3: + IC(0.442 ns) + CELL(0.370 ns) = 4.964 ns; Loc. = LCCOMB_X15_Y2_N18; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.970 ns) 6.278 ns inst2~_emulated 4 REG LCFF_X15_Y2_N29 1 " "Info: 4: + IC(0.344 ns) + CELL(0.970 ns) = 6.278 ns; Loc. = LCFF_X15_Y2_N29; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.206 ns) 7.921 ns inst2~head_lut 5 COMB LCCOMB_X18_Y1_N0 3 " "Info: 5: + IC(1.437 ns) + CELL(0.206 ns) = 7.921 ns; Loc. = LCCOMB_X18_Y1_N0; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.970 ns) 9.226 ns inst4~_emulated 6 REG LCFF_X18_Y1_N5 1 " "Info: 6: + IC(0.335 ns) + CELL(0.970 ns) = 9.226 ns; Loc. = LCFF_X18_Y1_N5; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.366 ns) 10.039 ns inst4~head_lut 7 COMB LCCOMB_X18_Y1_N22 3 " "Info: 7: + IC(0.447 ns) + CELL(0.366 ns) = 10.039 ns; Loc. = LCCOMB_X18_Y1_N22; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.666 ns) 11.057 ns inst6~_emulated 8 REG LCFF_X18_Y1_N25 1 " "Info: 8: + IC(0.352 ns) + CELL(0.666 ns) = 11.057 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.668 ns ( 51.26 % ) " "Info: Total cell delay = 5.668 ns ( 51.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.389 ns ( 48.74 % ) " "Info: Total interconnect delay = 5.389 ns ( 48.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "11.057 ns" { CP inst~_emulated inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "11.057 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 2.032ns 0.442ns 0.344ns 1.437ns 0.335ns 0.447ns 0.352ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.879 ns + Longest register pin " "Info: + Longest register to pin delay is 6.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst6~_emulated 1 REG LCFF_X18_Y1_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y1_N25; Fanout = 1; REG Node = 'inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.370 ns) 0.827 ns inst6~head_lut 2 COMB LCCOMB_X18_Y1_N10 2 " "Info: 2: + IC(0.457 ns) + CELL(0.370 ns) = 0.827 ns; Loc. = LCCOMB_X18_Y1_N10; Fanout = 2; COMB Node = 'inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { inst6~_emulated inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.936 ns) + CELL(3.116 ns) 6.879 ns O3 3 PIN PIN_145 0 " "Info: 3: + IC(2.936 ns) + CELL(3.116 ns) = 6.879 ns; Loc. = PIN_145; Fanout = 0; PIN Node = 'O3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.052 ns" { inst6~head_lut O3 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 392 1224 1400 408 "O3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.486 ns ( 50.68 % ) " "Info: Total cell delay = 3.486 ns ( 50.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.393 ns ( 49.32 % ) " "Info: Total interconnect delay = 3.393 ns ( 49.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.879 ns" { inst6~_emulated inst6~head_lut O3 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.879 ns" { inst6~_emulated {} inst6~head_lut {} O3 {} } { 0.000ns 0.457ns 2.936ns } { 0.000ns 0.370ns 3.116ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "11.057 ns" { CP inst~_emulated inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated inst4~head_lut inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "11.057 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} inst4~head_lut {} inst6~_emulated {} } { 0.000ns 0.000ns 2.032ns 0.442ns 0.344ns 1.437ns 0.335ns 0.447ns 0.352ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.879 ns" { inst6~_emulated inst6~head_lut O3 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.879 ns" { inst6~_emulated {} inst6~head_lut {} O3 {} } { 0.000ns 0.457ns 2.936ns } { 0.000ns 0.370ns 3.116ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "I3 O3 14.448 ns Longest " "Info: Longest tpd from source pin \"I3\" to destination pin \"O3\" is 14.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns I3 1 PIN PIN_82 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_82; Fanout = 2; PIN Node = 'I3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -584 -8 160 -568 "I3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.721 ns) + CELL(0.624 ns) 7.329 ns inst16 2 COMB LCCOMB_X18_Y1_N12 3 " "Info: 2: + IC(5.721 ns) + CELL(0.624 ns) = 7.329 ns; Loc. = LCCOMB_X18_Y1_N12; Fanout = 3; COMB Node = 'inst16'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.345 ns" { I3 inst16 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { -544 472 536 -496 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.651 ns) 8.396 ns inst6~head_lut 3 COMB LCCOMB_X18_Y1_N10 2 " "Info: 3: + IC(0.416 ns) + CELL(0.651 ns) = 8.396 ns; Loc. = LCCOMB_X18_Y1_N10; Fanout = 2; COMB Node = 'inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { inst16 inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.936 ns) + CELL(3.116 ns) 14.448 ns O3 4 PIN PIN_145 0 " "Info: 4: + IC(2.936 ns) + CELL(3.116 ns) = 14.448 ns; Loc. = PIN_145; Fanout = 0; PIN Node = 'O3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.052 ns" { inst6~head_lut O3 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 392 1224 1400 408 "O3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.375 ns ( 37.20 % ) " "Info: Total cell delay = 5.375 ns ( 37.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.073 ns ( 62.80 % ) " "Info: Total interconnect delay = 9.073 ns ( 62.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "14.448 ns" { I3 inst16 inst6~head_lut O3 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "14.448 ns" { I3 {} I3~combout {} inst16 {} inst6~head_lut {} O3 {} } { 0.000ns 0.000ns 5.721ns 0.416ns 2.936ns } { 0.000ns 0.984ns 0.624ns 0.651ns 3.116ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst4~_emulated CLRN CP 5.396 ns register " "Info: th for register \"inst4~_emulated\" (data pin = \"CLRN\", clock pin = \"CP\") is 5.396 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 8.922 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 8.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 272 16 184 288 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.032 ns) + CELL(0.970 ns) 4.152 ns inst~_emulated 2 REG LCFF_X15_Y2_N9 1 " "Info: 2: + IC(2.032 ns) + CELL(0.970 ns) = 4.152 ns; Loc. = LCFF_X15_Y2_N9; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.002 ns" { CP inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 4.964 ns inst~head_lut 3 COMB LCCOMB_X15_Y2_N18 3 " "Info: 3: + IC(0.442 ns) + CELL(0.370 ns) = 4.964 ns; Loc. = LCCOMB_X15_Y2_N18; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.970 ns) 6.278 ns inst2~_emulated 4 REG LCFF_X15_Y2_N29 1 " "Info: 4: + IC(0.344 ns) + CELL(0.970 ns) = 6.278 ns; Loc. = LCFF_X15_Y2_N29; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { inst~head_lut inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.206 ns) 7.921 ns inst2~head_lut 5 COMB LCCOMB_X18_Y1_N0 3 " "Info: 5: + IC(1.437 ns) + CELL(0.206 ns) = 7.921 ns; Loc. = LCCOMB_X18_Y1_N0; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.666 ns) 8.922 ns inst4~_emulated 6 REG LCFF_X18_Y1_N5 1 " "Info: 6: + IC(0.335 ns) + CELL(0.666 ns) = 8.922 ns; Loc. = LCFF_X18_Y1_N5; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.332 ns ( 48.55 % ) " "Info: Total cell delay = 4.332 ns ( 48.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.590 ns ( 51.45 % ) " "Info: Total interconnect delay = 4.590 ns ( 51.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.922 ns" { CP inst~_emulated inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.922 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.032ns 0.442ns 0.344ns 1.437ns 0.335ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.832 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns CLRN 1 CLK PIN_84 4 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 4; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 464 16 184 480 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.206 ns) 2.541 ns inst32 2 COMB LCCOMB_X18_Y1_N28 3 " "Info: 2: + IC(1.371 ns) + CELL(0.206 ns) = 2.541 ns; Loc. = LCCOMB_X18_Y1_N28; Fanout = 3; COMB Node = 'inst32'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CLRN inst32 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 320 736 784 384 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 3.123 ns inst4~head_lut 3 COMB LCCOMB_X18_Y1_N22 3 " "Info: 3: + IC(0.376 ns) + CELL(0.206 ns) = 3.123 ns; Loc. = LCCOMB_X18_Y1_N22; Fanout = 3; COMB Node = 'inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { inst32 inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.206 ns) 3.724 ns inst4~data_lut 4 COMB LCCOMB_X18_Y1_N4 1 " "Info: 4: + IC(0.395 ns) + CELL(0.206 ns) = 3.724 ns; Loc. = LCCOMB_X18_Y1_N4; Fanout = 1; COMB Node = 'inst4~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.601 ns" { inst4~head_lut inst4~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.832 ns inst4~_emulated 5 REG LCFF_X18_Y1_N5 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.832 ns; Loc. = LCFF_X18_Y1_N5; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/02Experiment2/counter_with_set_16/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.690 ns ( 44.10 % ) " "Info: Total cell delay = 1.690 ns ( 44.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.142 ns ( 55.90 % ) " "Info: Total interconnect delay = 2.142 ns ( 55.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.832 ns" { CLRN inst32 inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.832 ns" { CLRN {} CLRN~combout {} inst32 {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.371ns 0.376ns 0.395ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.922 ns" { CP inst~_emulated inst~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.922 ns" { CP {} CP~combout {} inst~_emulated {} inst~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 2.032ns 0.442ns 0.344ns 1.437ns 0.335ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.832 ns" { CLRN inst32 inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.832 ns" { CLRN {} CLRN~combout {} inst32 {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.371ns 0.376ns 0.395ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 18:41:44 2022 " "Info: Processing ended: Wed Apr 13 18:41:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
