
ubuntu-preinstalled/sg_ses:     file format elf32-littlearm


Disassembly of section .init:

00001ea8 <.init>:
    1ea8:	push	{r3, lr}
    1eac:	bl	491c <strspn@plt+0x2720>
    1eb0:	pop	{r3, pc}

Disassembly of section .plt:

00001eb4 <sg_set_binary_mode@plt-0x14>:
    1eb4:	push	{lr}		; (str lr, [sp, #-4]!)
    1eb8:	ldr	lr, [pc, #4]	; 1ec4 <sg_set_binary_mode@plt-0x4>
    1ebc:	add	lr, pc, lr
    1ec0:	ldr	pc, [lr, #8]!
    1ec4:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>

00001ec8 <sg_set_binary_mode@plt>:
    1ec8:	add	ip, pc, #0, 12
    1ecc:	add	ip, ip, #32, 20	; 0x20000
    1ed0:	ldr	pc, [ip, #4080]!	; 0xff0

00001ed4 <strcmp@plt>:
    1ed4:	add	ip, pc, #0, 12
    1ed8:	add	ip, ip, #32, 20	; 0x20000
    1edc:	ldr	pc, [ip, #4072]!	; 0xfe8

00001ee0 <__cxa_finalize@plt>:
    1ee0:	add	ip, pc, #0, 12
    1ee4:	add	ip, ip, #32, 20	; 0x20000
    1ee8:	ldr	pc, [ip, #4064]!	; 0xfe0

00001eec <read@plt>:
    1eec:	add	ip, pc, #0, 12
    1ef0:	add	ip, ip, #32, 20	; 0x20000
    1ef4:	ldr	pc, [ip, #4056]!	; 0xfd8

00001ef8 <free@plt>:
    1ef8:	add	ip, pc, #0, 12
    1efc:	add	ip, ip, #32, 20	; 0x20000
    1f00:	ldr	pc, [ip, #4048]!	; 0xfd0

00001f04 <fgets@plt>:
    1f04:	add	ip, pc, #0, 12
    1f08:	add	ip, ip, #32, 20	; 0x20000
    1f0c:	ldr	pc, [ip, #4040]!	; 0xfc8

00001f10 <sg_ll_inquiry_pt@plt>:
    1f10:	add	ip, pc, #0, 12
    1f14:	add	ip, ip, #32, 20	; 0x20000
    1f18:	ldr	pc, [ip, #4032]!	; 0xfc0

00001f1c <memcpy@plt>:
    1f1c:	add	ip, pc, #0, 12
    1f20:	add	ip, ip, #32, 20	; 0x20000
    1f24:	ldr	pc, [ip, #4024]!	; 0xfb8

00001f28 <sg_cmds_close_device@plt>:
    1f28:	add	ip, pc, #0, 12
    1f2c:	add	ip, ip, #32, 20	; 0x20000
    1f30:	ldr	pc, [ip, #4016]!	; 0xfb0

00001f34 <memcmp@plt>:
    1f34:	add	ip, pc, #0, 12
    1f38:	add	ip, ip, #32, 20	; 0x20000
    1f3c:	ldr	pc, [ip, #4008]!	; 0xfa8

00001f40 <__stack_chk_fail@plt>:
    1f40:	add	ip, pc, #0, 12
    1f44:	add	ip, ip, #32, 20	; 0x20000
    1f48:	ldr	pc, [ip, #4000]!	; 0xfa0

00001f4c <sg_ll_send_diag_pt@plt>:
    1f4c:	add	ip, pc, #0, 12
    1f50:	add	ip, ip, #32, 20	; 0x20000
    1f54:	ldr	pc, [ip, #3992]!	; 0xf98

00001f58 <pr2serr@plt>:
    1f58:			; <UNDEFINED> instruction: 0xe7fd4778
    1f5c:	add	ip, pc, #0, 12
    1f60:	add	ip, ip, #32, 20	; 0x20000
    1f64:	ldr	pc, [ip, #3980]!	; 0xf8c

00001f68 <sg_set_big_endian@plt>:
    1f68:	add	ip, pc, #0, 12
    1f6c:	add	ip, ip, #32, 20	; 0x20000
    1f70:	ldr	pc, [ip, #3972]!	; 0xf84

00001f74 <sg_get_sense_key_str@plt>:
    1f74:	add	ip, pc, #0, 12
    1f78:	add	ip, ip, #32, 20	; 0x20000
    1f7c:	ldr	pc, [ip, #3964]!	; 0xf7c

00001f80 <perror@plt>:
    1f80:	add	ip, pc, #0, 12
    1f84:	add	ip, ip, #32, 20	; 0x20000
    1f88:	ldr	pc, [ip, #3956]!	; 0xf74

00001f8c <sg_ll_request_sense_pt@plt>:
    1f8c:	add	ip, pc, #0, 12
    1f90:	add	ip, ip, #32, 20	; 0x20000
    1f94:	ldr	pc, [ip, #3948]!	; 0xf6c

00001f98 <__fxstat64@plt>:
    1f98:	add	ip, pc, #0, 12
    1f9c:	add	ip, ip, #32, 20	; 0x20000
    1fa0:	ldr	pc, [ip, #3940]!	; 0xf64

00001fa4 <__memcpy_chk@plt>:
    1fa4:	add	ip, pc, #0, 12
    1fa8:	add	ip, ip, #32, 20	; 0x20000
    1fac:	ldr	pc, [ip, #3932]!	; 0xf5c

00001fb0 <hex2stdout@plt>:
    1fb0:	add	ip, pc, #0, 12
    1fb4:	add	ip, ip, #32, 20	; 0x20000
    1fb8:	ldr	pc, [ip, #3924]!	; 0xf54

00001fbc <__strcpy_chk@plt>:
    1fbc:	add	ip, pc, #0, 12
    1fc0:	add	ip, ip, #32, 20	; 0x20000
    1fc4:	ldr	pc, [ip, #3916]!	; 0xf4c

00001fc8 <sg_ll_receive_diag_pt@plt>:
    1fc8:	add	ip, pc, #0, 12
    1fcc:	add	ip, ip, #32, 20	; 0x20000
    1fd0:	ldr	pc, [ip, #3908]!	; 0xf44

00001fd4 <open64@plt>:
    1fd4:	add	ip, pc, #0, 12
    1fd8:	add	ip, ip, #32, 20	; 0x20000
    1fdc:	ldr	pc, [ip, #3900]!	; 0xf3c

00001fe0 <puts@plt>:
    1fe0:	add	ip, pc, #0, 12
    1fe4:	add	ip, ip, #32, 20	; 0x20000
    1fe8:	ldr	pc, [ip, #3892]!	; 0xf34

00001fec <malloc@plt>:
    1fec:	add	ip, pc, #0, 12
    1ff0:	add	ip, ip, #32, 20	; 0x20000
    1ff4:	ldr	pc, [ip, #3884]!	; 0xf2c

00001ff8 <__libc_start_main@plt>:
    1ff8:	add	ip, pc, #0, 12
    1ffc:	add	ip, ip, #32, 20	; 0x20000
    2000:	ldr	pc, [ip, #3876]!	; 0xf24

00002004 <sg_all_ffs@plt>:
    2004:	add	ip, pc, #0, 12
    2008:	add	ip, ip, #32, 20	; 0x20000
    200c:	ldr	pc, [ip, #3868]!	; 0xf1c

00002010 <__ctype_toupper_loc@plt>:
    2010:	add	ip, pc, #0, 12
    2014:	add	ip, ip, #32, 20	; 0x20000
    2018:	ldr	pc, [ip, #3860]!	; 0xf14

0000201c <__gmon_start__@plt>:
    201c:	add	ip, pc, #0, 12
    2020:	add	ip, ip, #32, 20	; 0x20000
    2024:	ldr	pc, [ip, #3852]!	; 0xf0c

00002028 <getopt_long@plt>:
    2028:	add	ip, pc, #0, 12
    202c:	add	ip, ip, #32, 20	; 0x20000
    2030:	ldr	pc, [ip, #3844]!	; 0xf04

00002034 <__ctype_b_loc@plt>:
    2034:	add	ip, pc, #0, 12
    2038:	add	ip, ip, #32, 20	; 0x20000
    203c:	ldr	pc, [ip, #3836]!	; 0xefc

00002040 <sg_get_num_nomult@plt>:
    2040:	add	ip, pc, #0, 12
    2044:	add	ip, ip, #32, 20	; 0x20000
    2048:	ldr	pc, [ip, #3828]!	; 0xef4

0000204c <strlen@plt>:
    204c:	add	ip, pc, #0, 12
    2050:	add	ip, ip, #32, 20	; 0x20000
    2054:	ldr	pc, [ip, #3820]!	; 0xeec

00002058 <strchr@plt>:
    2058:	add	ip, pc, #0, 12
    205c:	add	ip, ip, #32, 20	; 0x20000
    2060:	ldr	pc, [ip, #3812]!	; 0xee4

00002064 <sg_scsi_normalize_sense@plt>:
    2064:	add	ip, pc, #0, 12
    2068:	add	ip, ip, #32, 20	; 0x20000
    206c:	ldr	pc, [ip, #3804]!	; 0xedc

00002070 <sg_if_can2stderr@plt>:
    2070:	add	ip, pc, #0, 12
    2074:	add	ip, ip, #32, 20	; 0x20000
    2078:	ldr	pc, [ip, #3796]!	; 0xed4

0000207c <__errno_location@plt>:
    207c:	add	ip, pc, #0, 12
    2080:	add	ip, ip, #32, 20	; 0x20000
    2084:	ldr	pc, [ip, #3788]!	; 0xecc

00002088 <__isoc99_sscanf@plt>:
    2088:	add	ip, pc, #0, 12
    208c:	add	ip, ip, #32, 20	; 0x20000
    2090:	ldr	pc, [ip, #3780]!	; 0xec4

00002094 <destruct_scsi_pt_obj@plt>:
    2094:	add	ip, pc, #0, 12
    2098:	add	ip, ip, #32, 20	; 0x20000
    209c:	ldr	pc, [ip, #3772]!	; 0xebc

000020a0 <memset@plt>:
    20a0:	add	ip, pc, #0, 12
    20a4:	add	ip, ip, #32, 20	; 0x20000
    20a8:	ldr	pc, [ip, #3764]!	; 0xeb4

000020ac <putchar@plt>:
    20ac:	add	ip, pc, #0, 12
    20b0:	add	ip, ip, #32, 20	; 0x20000
    20b4:	ldr	pc, [ip, #3756]!	; 0xeac

000020b8 <strncpy@plt>:
    20b8:	add	ip, pc, #0, 12
    20bc:	add	ip, ip, #32, 20	; 0x20000
    20c0:	ldr	pc, [ip, #3748]!	; 0xea4

000020c4 <__printf_chk@plt>:
    20c4:	add	ip, pc, #0, 12
    20c8:	add	ip, ip, #32, 20	; 0x20000
    20cc:	ldr	pc, [ip, #3740]!	; 0xe9c

000020d0 <get_scsi_pt_resid@plt>:
    20d0:	add	ip, pc, #0, 12
    20d4:	add	ip, ip, #32, 20	; 0x20000
    20d8:	ldr	pc, [ip, #3732]!	; 0xe94

000020dc <sg_get_big_endian@plt>:
    20dc:	add	ip, pc, #0, 12
    20e0:	add	ip, ip, #32, 20	; 0x20000
    20e4:	ldr	pc, [ip, #3724]!	; 0xe8c

000020e8 <construct_scsi_pt_obj_with_fd@plt>:
    20e8:	add	ip, pc, #0, 12
    20ec:	add	ip, ip, #32, 20	; 0x20000
    20f0:	ldr	pc, [ip, #3716]!	; 0xe84

000020f4 <sg_convert_errno@plt>:
    20f4:	add	ip, pc, #0, 12
    20f8:	add	ip, ip, #32, 20	; 0x20000
    20fc:	ldr	pc, [ip, #3708]!	; 0xe7c

00002100 <fclose@plt>:
    2100:	add	ip, pc, #0, 12
    2104:	add	ip, ip, #32, 20	; 0x20000
    2108:	ldr	pc, [ip, #3700]!	; 0xe74

0000210c <pt_device_is_nvme@plt>:
    210c:	add	ip, pc, #0, 12
    2110:	add	ip, ip, #32, 20	; 0x20000
    2114:	ldr	pc, [ip, #3692]!	; 0xe6c

00002118 <sg_get_asc_ascq_str@plt>:
    2118:	add	ip, pc, #0, 12
    211c:	add	ip, ip, #32, 20	; 0x20000
    2120:	ldr	pc, [ip, #3684]!	; 0xe64

00002124 <safe_strerror@plt>:
    2124:	add	ip, pc, #0, 12
    2128:	add	ip, ip, #32, 20	; 0x20000
    212c:	ldr	pc, [ip, #3676]!	; 0xe5c

00002130 <sg_get_llnum_nomult@plt>:
    2130:	add	ip, pc, #0, 12
    2134:	add	ip, ip, #32, 20	; 0x20000
    2138:	ldr	pc, [ip, #3668]!	; 0xe54

0000213c <sg_get_trans_proto_str@plt>:
    213c:	add	ip, pc, #0, 12
    2140:	add	ip, ip, #32, 20	; 0x20000
    2144:	ldr	pc, [ip, #3660]!	; 0xe4c

00002148 <fopen64@plt>:
    2148:	add	ip, pc, #0, 12
    214c:	add	ip, ip, #32, 20	; 0x20000
    2150:	ldr	pc, [ip, #3652]!	; 0xe44

00002154 <strpbrk@plt>:
    2154:	add	ip, pc, #0, 12
    2158:	add	ip, ip, #32, 20	; 0x20000
    215c:	ldr	pc, [ip, #3644]!	; 0xe3c

00002160 <sg_get_category_sense_str@plt>:
    2160:	add	ip, pc, #0, 12
    2164:	add	ip, ip, #32, 20	; 0x20000
    2168:	ldr	pc, [ip, #3636]!	; 0xe34

0000216c <hex2str@plt>:
    216c:	add	ip, pc, #0, 12
    2170:	add	ip, ip, #32, 20	; 0x20000
    2174:	ldr	pc, [ip, #3628]!	; 0xe2c

00002178 <sg_get_num@plt>:
    2178:	add	ip, pc, #0, 12
    217c:	add	ip, ip, #32, 20	; 0x20000
    2180:	ldr	pc, [ip, #3620]!	; 0xe24

00002184 <hex2stderr@plt>:
    2184:	add	ip, pc, #0, 12
    2188:	add	ip, ip, #32, 20	; 0x20000
    218c:	ldr	pc, [ip, #3612]!	; 0xe1c

00002190 <sg_get_pdt_str@plt>:
    2190:	add	ip, pc, #0, 12
    2194:	add	ip, ip, #32, 20	; 0x20000
    2198:	ldr	pc, [ip, #3604]!	; 0xe14

0000219c <sg_cmds_open_device@plt>:
    219c:	add	ip, pc, #0, 12
    21a0:	add	ip, ip, #32, 20	; 0x20000
    21a4:	ldr	pc, [ip, #3596]!	; 0xe0c

000021a8 <clear_scsi_pt_obj@plt>:
    21a8:	add	ip, pc, #0, 12
    21ac:	add	ip, ip, #32, 20	; 0x20000
    21b0:	ldr	pc, [ip, #3588]!	; 0xe04

000021b4 <sg_all_zeros@plt>:
    21b4:	add	ip, pc, #0, 12
    21b8:	add	ip, ip, #32, 20	; 0x20000
    21bc:	ldr	pc, [ip, #3580]!	; 0xdfc

000021c0 <sg_memalign@plt>:
    21c0:	add	ip, pc, #0, 12
    21c4:	add	ip, ip, #32, 20	; 0x20000
    21c8:	ldr	pc, [ip, #3572]!	; 0xdf4

000021cc <strncmp@plt>:
    21cc:	add	ip, pc, #0, 12
    21d0:	add	ip, ip, #32, 20	; 0x20000
    21d4:	ldr	pc, [ip, #3564]!	; 0xdec

000021d8 <abort@plt>:
    21d8:	add	ip, pc, #0, 12
    21dc:	add	ip, ip, #32, 20	; 0x20000
    21e0:	ldr	pc, [ip, #3556]!	; 0xde4

000021e4 <close@plt>:
    21e4:	add	ip, pc, #0, 12
    21e8:	add	ip, ip, #32, 20	; 0x20000
    21ec:	ldr	pc, [ip, #3548]!	; 0xddc

000021f0 <__snprintf_chk@plt>:
    21f0:	add	ip, pc, #0, 12
    21f4:	add	ip, ip, #32, 20	; 0x20000
    21f8:	ldr	pc, [ip, #3540]!	; 0xdd4

000021fc <strspn@plt>:
    21fc:	add	ip, pc, #0, 12
    2200:	add	ip, ip, #32, 20	; 0x20000
    2204:	ldr	pc, [ip, #3532]!	; 0xdcc

Disassembly of section .text:

00002208 <.text>:
    2208:	svcmi	0x00f0e92d
    220c:	stc	3, cr2, [sp, #-0]
    2210:	strmi	r8, [r0], r2, lsl #22
    2214:	bl	fed40598 <strspn@plt+0xfed3e39c>
    2218:			; <UNDEFINED> instruction: 0xf8df4689
    221c:			; <UNDEFINED> instruction: 0x4619cbb4
    2220:			; <UNDEFINED> instruction: 0x469b44fe
    2224:	lfmvs	f7, 1, [ip, #692]!	; 0x2b4
    2228:	blge	fea405ac <strspn@plt+0xfea3e3b0>
    222c:	mrcge	13, 0, sl, cr4, cr3, {0}
    2230:	svcge	0x0015950a
    2234:	bge	5a7a68 <strspn@plt+0x5a586c>
    2238:	mrrcge	7, 0, r9, ip, cr12
    223c:	lfmge	f1, 1, [r7, #-28]	; 0xffffffe4
    2240:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    2244:	subsvc	pc, r1, #1325400064	; 0x4f000000
    2248:	blvs	fe3405cc <strspn@plt+0xfe33e3d0>
    224c:			; <UNDEFINED> instruction: 0xf8dc4620
    2250:			; <UNDEFINED> instruction: 0xf8cdc000
    2254:			; <UNDEFINED> instruction: 0xf04fc6b4
    2258:	strls	r0, [r9, #-3072]	; 0xfffff400
    225c:	ldrbtmi	r9, [lr], #-3335	; 0xfffff2f9
    2260:	ldrbtmi	r9, [sl], #787	; 0x313
    2264:	vcge.s8	d9, d6, d4
    2268:	tstls	r5, #60, 12	; 0x3c00000
    226c:			; <UNDEFINED> instruction: 0xf7ff602b
    2270:			; <UNDEFINED> instruction: 0xf8dfef18
    2274:			; <UNDEFINED> instruction: 0xf04f7b68
    2278:			; <UNDEFINED> instruction: 0xf8df33ff
    227c:			; <UNDEFINED> instruction: 0xf64f1b64
    2280:	strdvs	r7, [r3, ip]!
    2284:	ldrbtmi	r4, [r9], #-1151	; 0xfffffb81
    2288:	tstls	r8, r2, ror #8
    228c:	stcls	3, cr6, [r9, #-908]	; 0xfffffc74
    2290:			; <UNDEFINED> instruction: 0xf04f4649
    2294:	ldrtmi	r0, [r3], -r0, lsl #24
    2298:			; <UNDEFINED> instruction: 0x46404652
    229c:			; <UNDEFINED> instruction: 0xf8c59500
    22a0:			; <UNDEFINED> instruction: 0xf7ffc000
    22a4:	mcrrne	14, 12, lr, r1, cr2
    22a8:	ldrhi	pc, [pc], #0	; 22b0 <strspn@plt+0xb4>
    22ac:	teqeq	pc, #160, 2	; 0x28	; <UNPREDICTABLE>
    22b0:	vpadd.i8	d2, d0, d25
    22b4:	ldm	pc, {r0, r3, r9, pc}^	; <UNPREDICTABLE>
    22b8:	bicseq	pc, r8, r3, lsl r0	; <UNPREDICTABLE>
    22bc:			; <UNDEFINED> instruction: 0x01a50207
    22c0:	orreq	r0, pc, r7, lsl #4
    22c4:	cmneq	r0, r9, lsl #3
    22c8:	cmpeq	r1, r7, lsl #4
    22cc:	cmpeq	r7, sp, asr #2
    22d0:	andeq	r0, r7, #1879048192	; 0x70000000
    22d4:	cmpeq	r4, r7, lsl #4
    22d8:	andeq	r0, r7, #-1073741811	; 0xc000000d
    22dc:	andeq	r0, r7, #1879048192	; 0x70000000
    22e0:	tsteq	r5, r4, lsr r1
    22e4:	andeq	r0, r7, #1879048192	; 0x70000000
    22e8:	andeq	r0, r7, #188	; 0xbc
    22ec:	andeq	r0, r7, #1879048192	; 0x70000000
    22f0:	andeq	r0, r7, #1879048192	; 0x70000000
    22f4:	andeq	r0, r7, #1879048192	; 0x70000000
    22f8:	andeq	r0, r7, #1879048192	; 0x70000000
    22fc:	andeq	r0, r7, #1879048192	; 0x70000000
    2300:	adceq	r0, ip, pc, lsr #1
    2304:	adceq	r0, r0, r4, lsr #1
    2308:	andeq	r0, r7, #156	; 0x9c
    230c:	umullseq	r0, r5, r8, r0
    2310:	andeq	r0, r7, #145	; 0x91
    2314:	rsbseq	r0, ip, lr, lsl #1
    2318:	andeq	r0, r7, #118	; 0x76
    231c:	subseq	r0, ip, pc, asr r0
    2320:	subseq	r0, r5, r8, asr r0
    2324:	andeq	r0, r7, #1879048192	; 0x70000000
    2328:	subeq	r0, ip, pc, asr #32
    232c:			; <UNDEFINED> instruction: 0xf8df003a
    2330:	ldmpl	fp!, {r2, r4, r5, r7, r9, fp, ip, sp}^
    2334:			; <UNDEFINED> instruction: 0xf7ff6818
    2338:	ldmcs	pc!, {r2, r7, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    233c:	stmible	r6!, {r5, r7, r8, sp, lr}
    2340:	beq	fe9406c4 <strspn@plt+0xfe93e4c8>
    2344:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    2348:	mcr	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    234c:	movwls	r6, #36131	; 0x8d23
    2350:	movwcs	lr, #4502	; 0x1196
    2354:	ldr	r7, [sl, r3, ror #8]
    2358:	andcs	r6, r1, #2240	; 0x8c0
    235c:	ldrmi	r7, [r3], #-994	; 0xfffffc1e
    2360:	ldr	r6, [r4, r3, lsr #10]
    2364:			; <UNDEFINED> instruction: 0x71232301
    2368:	bvs	ff8fc1b4 <strspn@plt+0xff8f9fb8>
    236c:	rscvs	r3, r3, #67108864	; 0x4000000
    2370:	movwcs	lr, #6029	; 0x178d
    2374:	str	r7, [sl, r3, ror #6]
    2378:	mrc	7, 2, APSR_nzcv, cr12, cr15, {7}
    237c:	bcc	1940700 <strspn@plt+0x193e504>
    2380:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    2384:	stmdavs	r2, {r0, r1, r3, fp, ip, sp, lr}
    2388:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    238c:			; <UNDEFINED> instruction: 0xf140051a
    2390:	strmi	r8, [r8], -r2, lsr #6
    2394:	mrc	7, 2, APSR_nzcv, cr4, cr15, {7}
    2398:	strbtvs	r2, [r0], #2303	; 0x8ff
    239c:	strhi	pc, [pc], -r1, lsl #4
    23a0:			; <UNDEFINED> instruction: 0x73232301
    23a4:			; <UNDEFINED> instruction: 0xf8dfe773
    23a8:	ldmpl	fp!, {r2, r3, r4, r5, r9, fp, ip, sp}^
    23ac:			; <UNDEFINED> instruction: 0x67a3681b
    23b0:			; <UNDEFINED> instruction: 0xf8dfe76d
    23b4:	ldmpl	fp!, {r4, r5, r9, fp, ip, sp}^
    23b8:			; <UNDEFINED> instruction: 0xf7ff6818
    23bc:			; <UNDEFINED> instruction: 0xf5b0eede
    23c0:			; <UNDEFINED> instruction: 0xf0813f80
    23c4:	stmdacs	r0, {r2, r3, r7, sl, pc}
    23c8:	movwhi	pc, #4096	; 0x1000	; <UNPREDICTABLE>
    23cc:	vsub.i8	d18, d1, d3
    23d0:	strbtvs	r8, [r0], #-22	; 0xffffffea
    23d4:	movwcs	lr, #5979	; 0x175b
    23d8:	ldrb	r7, [r8, -r3, ror #1]
    23dc:	movwcc	r6, #6819	; 0x1aa3
    23e0:	ldrb	r6, [r4, -r3, lsr #5]
    23e4:	eorvc	r2, r3, #67108864	; 0x4000000
    23e8:	bvs	8fc134 <strspn@plt+0x8f9f38>
    23ec:	eorvs	r3, r3, #67108864	; 0x4000000
    23f0:	stmibvs	r3!, {r0, r2, r3, r6, r8, r9, sl, sp, lr, pc}^
    23f4:	mvnvs	r3, r1, lsl #6
    23f8:	blvs	8fc124 <strspn@plt+0x8f9f28>
    23fc:			; <UNDEFINED> instruction: 0x63233301
    2400:			; <UNDEFINED> instruction: 0xf8dfe745
    2404:	andcs	r3, r1, #224, 18	; 0x380000
    2408:	strdvc	r5, [r2], fp	; <UNPREDICTABLE>
    240c:	ldrdlt	pc, [r0], -r3
    2410:	movwcs	lr, #5949	; 0x173d
    2414:	ldr	r7, [sl, -r3, rrx]!
    2418:	stmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    241c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    2420:	mcr	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    2424:	strdvs	r2, [r0, #-143]!	; 0xffffff71
    2428:	strbthi	pc, [r3], #-513	; 0xfffffdff	; <UNPREDICTABLE>
    242c:	eorvc	r2, r3, r1, lsl #6
    2430:	movwcs	lr, #5933	; 0x172d
    2434:	cfstrsvs	mvf7, [r3, #-140]!	; 0xffffff74
    2438:	bvs	9a7060 <strspn@plt+0x9a4e64>
    243c:			; <UNDEFINED> instruction: 0xf0402e00
    2440:	blvc	ff8e3420 <strspn@plt+0xff8e1224>
    2444:			; <UNDEFINED> instruction: 0xf0002b00
    2448:	stfvcd	f0, [r3], #-396	; 0xfffffe74
    244c:			; <UNDEFINED> instruction: 0xf0402b00
    2450:	stfvsd	f0, [r3, #-360]!	; 0xfffffe98
    2454:	stmiavc	r6!, {r0, r2, r5, r8, r9, fp, sp, lr}^
    2458:	stccs	3, cr9, [r0, #-32]	; 0xffffffe0
    245c:	strhi	pc, [ip], #-64	; 0xffffffc0
    2460:			; <UNDEFINED> instruction: 0xf0002e00
    2464:	urdvssz	f0, f3
    2468:			; <UNDEFINED> instruction: 0xf0002a00
    246c:			; <UNDEFINED> instruction: 0xf8df83e8
    2470:	ldrbtmi	r3, [fp], #-2428	; 0xfffff684
    2474:	ldmdbne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2478:	ldrbtmi	r2, [r9], #-1
    247c:	mcr	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    2480:	blvs	8a0814 <strspn@plt+0x89e618>
    2484:	blcs	534d8 <strspn@plt+0x512dc>
    2488:	bicshi	pc, r9, #64, 6
    248c:	stmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2490:	ldrbtmi	r2, [r9], #-1
    2494:	mrc	7, 0, APSR_nzcv, cr6, cr15, {7}
    2498:	svccs	0x000079e7
    249c:	cmphi	r0, #0	; <UNPREDICTABLE>
    24a0:	blcs	1e134 <strspn@plt+0x1bf38>
    24a4:	movthi	pc, #49152	; 0xc000	; <UNPREDICTABLE>
    24a8:	ldrtpl	pc, [r4], -sp, lsl #4	; <UNPREDICTABLE>
    24ac:			; <UNDEFINED> instruction: 0x46316818
    24b0:			; <UNDEFINED> instruction: 0xff00f004
    24b4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    24b8:	strbhi	pc, [sl]	; <UNPREDICTABLE>
    24bc:	ldmdbne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    24c0:	andcs	r4, r1, r2, lsr r6
    24c4:			; <UNDEFINED> instruction: 0xf7ff4479
    24c8:			; <UNDEFINED> instruction: 0xf8dfedfe
    24cc:	ldrbtmi	r0, [r8], #-2352	; 0xfffff6d0
    24d0:	stc	7, cr15, [r6, #1020]	; 0x3fc
    24d4:	stmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    24d8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    24dc:			; <UNDEFINED> instruction: 0xf0402b00
    24e0:	mov	r8, #-402653184	; 0xe8000000
    24e4:	ldmcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    24e8:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    24ec:	tstls	sp, r8, lsl #12
    24f0:	stc	7, cr15, [ip, #1020]!	; 0x3fc
    24f4:	stmdacs	pc, {r0, r2, r3, r8, fp, ip, pc}^	; <UNPREDICTABLE>
    24f8:	strthi	pc, [pc], #-513	; 2500 <strspn@plt+0x304>
    24fc:	blcs	1dda90 <strspn@plt+0x1db894>
    2500:	mvnhi	pc, r1, lsl #6
    2504:	subscs	r2, r0, #88	; 0x58
    2508:			; <UNDEFINED> instruction: 0xf003fb00
    250c:	stmdane	r3!, {r1, r8, sl, sp}
    2510:	strtmi	r3, [r0], #-129	; 0xffffff7f
    2514:			; <UNDEFINED> instruction: 0xf7ff67dd
    2518:	stclvs	13, cr14, [r3, #-328]!	; 0xfffffeb8
    251c:	strbvs	r3, [r3, #-769]!	; 0xfffffcff
    2520:	movwcs	lr, #5813	; 0x16b5
    2524:	ldrt	r7, [r2], r3, ror #5
    2528:	ldmcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    252c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    2530:	stc	7, cr15, [r6, #1020]	; 0x3fc
    2534:	strtvs	r2, [r0], #2303	; 0x8ff
    2538:	mvnhi	pc, #268435456	; 0x10000000
    253c:			; <UNDEFINED> instruction: 0x73a32301
    2540:	movwcs	lr, #5797	; 0x16a5
    2544:	strt	r7, [r2], r3, lsr #5
    2548:	ldmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    254c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    2550:	ldr	r6, [ip], r3, ror #14
    2554:	movwcc	r6, #6755	; 0x1a63
    2558:	ldr	r6, [r8], r3, ror #4
    255c:	stmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2560:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    2564:	tstls	sp, r8, lsl #12
    2568:	ldcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
    256c:	stmdacs	pc, {r0, r2, r3, r8, fp, ip, pc}^	; <UNPREDICTABLE>
    2570:	bicshi	pc, r3, #268435456	; 0x10000000
    2574:	blcs	1ddb08 <strspn@plt+0x1db90c>
    2578:			; <UNDEFINED> instruction: 0x81b3f301
    257c:	strcs	r2, [r1, #-88]	; 0xffffffa8
    2580:			; <UNDEFINED> instruction: 0xf003fb00
    2584:	stmdane	r3!, {r4, r6, r9, sp}
    2588:	strtmi	r3, [r0], #-129	; 0xffffff7f
    258c:			; <UNDEFINED> instruction: 0xf7ff67dd
    2590:	stclvs	13, cr14, [r3, #-88]!	; 0xffffffa8
    2594:	strbvs	r4, [r3, #-1067]!	; 0xfffffbd5
    2598:			; <UNDEFINED> instruction: 0xf8dfe679
    259c:			; <UNDEFINED> instruction: 0xf8df3848
    25a0:	ldmpl	fp!, {r2, r5, r6, fp}^
    25a4:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    25a8:			; <UNDEFINED> instruction: 0xf7ff910d
    25ac:	stmdbls	sp, {r2, r4, r7, sl, fp, sp, lr, pc}
    25b0:			; <UNDEFINED> instruction: 0xf0002800
    25b4:			; <UNDEFINED> instruction: 0xf8df8209
    25b8:	ldrbtmi	r0, [r8], #-2128	; 0xfffff7b0
    25bc:	stc	7, cr15, [sl], {255}	; 0xff
    25c0:			; <UNDEFINED> instruction: 0xf0412800
    25c4:	movwcs	r8, #5700	; 0x1644
    25c8:	strbt	r7, [r0], -r3, lsr #3
    25cc:	ldmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    25d0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    25d4:	ldrb	r6, [sl], -r3, lsr #13
    25d8:	stmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    25dc:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    25e0:	tstls	sp, r8, lsl #12
    25e4:	ldc	7, cr15, [r2, #-1020]!	; 0xfffffc04
    25e8:	stmdacs	pc, {r0, r2, r3, r8, fp, ip, pc}^	; <UNPREDICTABLE>
    25ec:			; <UNDEFINED> instruction: 0x83aaf201
    25f0:	blcs	1ddb84 <strspn@plt+0x1db988>
    25f4:	cmnhi	r5, r1, lsl #6	; <UNPREDICTABLE>
    25f8:	subscs	r2, r0, #88	; 0x58
    25fc:			; <UNDEFINED> instruction: 0xf003fb00
    2600:	str	r2, [r4, r0, lsl #10]
    2604:			; <UNDEFINED> instruction: 0x37dcf8df
    2608:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    260c:			; <UNDEFINED> instruction: 0xf7ff4628
    2610:	stmdacs	r2, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
    2614:	bichi	pc, lr, r0, lsl #4
    2618:	ubfxne	pc, pc, #17, #17
    261c:			; <UNDEFINED> instruction: 0x4628aa18
    2620:	ldrbtmi	r9, [r9], #-525	; 0xfffffdf3
    2624:	ldc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    2628:	stmdacs	r1, {r0, r2, r3, r9, fp, ip, pc}
    262c:			; <UNDEFINED> instruction: 0xf0414605
    2630:	ldmdavs	r1, {r0, r1, r2, r3, r4, r5, r6, r8, r9, pc}
    2634:	ldmdavs	r2, {r1, r3, r4, r8, r9, fp, sp, pc}^
    2638:	tstls	fp, r9, lsl #20
    263c:	andsls	fp, sl, #73728	; 0x12000
    2640:	muleq	r3, r3, r8
    2644:			; <UNDEFINED> instruction: 0x43acf20d
    2648:	andeq	lr, r3, r3, lsl #17
    264c:	tstcs	r8, r8, lsl r6
    2650:	ldcl	7, cr15, [r8], {255}	; 0xff
    2654:			; <UNDEFINED> instruction: 0xf43f2800
    2658:			; <UNDEFINED> instruction: 0xf8dfae1a
    265c:	ldrbtmi	r0, [r8], #-1972	; 0xfffff84c
    2660:	ldcl	7, cr15, [ip], #-1020	; 0xfffffc04
    2664:	movwls	r6, #36131	; 0x8d23
    2668:			; <UNDEFINED> instruction: 0xf8dfe00a
    266c:	ldrbtmi	r0, [r8], #-1960	; 0xfffff858
    2670:	ldcl	7, cr15, [r4], #-1020	; 0xfffffc04
    2674:			; <UNDEFINED> instruction: 0xf0022000
    2678:	stcvs	15, cr15, [r3, #-972]!	; 0xfffffc34
    267c:	movwls	r2, #34049	; 0x8501
    2680:	cmnlt	r3, #8, 22	; 0x2000
    2684:	tstlt	r8, r0, ror #28
    2688:	ldc	7, cr15, [r6], #-1020	; 0xfffffc04
    268c:			; <UNDEFINED> instruction: 0x3788f8df
    2690:			; <UNDEFINED> instruction: 0xf8d3447b
    2694:	tstlt	r8, r4, lsl #4
    2698:	stc	7, cr15, [lr], #-1020	; 0xfffffc04
    269c:	svclt	0x00b82d00
    26a0:			; <UNDEFINED> instruction: 0xf8df2563
    26a4:			; <UNDEFINED> instruction: 0xf8df2778
    26a8:	ldrbtmi	r3, [sl], #-1832	; 0xfffff8d8
    26ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    26b0:	ssatcc	pc, #21, sp, asr #17	; <UNPREDICTABLE>
    26b4:			; <UNDEFINED> instruction: 0xf041405a
    26b8:			; <UNDEFINED> instruction: 0x46288752
    26bc:	lfmvs	f7, 1, [ip, #52]!	; 0x34
    26c0:	blhi	bd9bc <strspn@plt+0xbb7c0>
    26c4:	svchi	0x00f0e8bd
    26c8:			; <UNDEFINED> instruction: 0xf8df4601
    26cc:	ldrbtmi	r0, [r8], #-1876	; 0xfffff8ac
    26d0:	mcrr	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    26d4:	blcs	1db68 <strspn@plt+0x1b96c>
    26d8:	adchi	pc, lr, #64	; 0x40
    26dc:	blvc	18cbae8 <strspn@plt+0x18c98ec>
    26e0:	bicle	r2, pc, r0, lsl #22
    26e4:			; <UNDEFINED> instruction: 0x073cf8df
    26e8:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    26ec:	stcl	7, cr15, [r0], {255}	; 0xff
    26f0:			; <UNDEFINED> instruction: 0xf0002800
    26f4:	cfstr32cs	mvfx8, [r1, #-328]	; 0xfffffeb8
    26f8:			; <UNDEFINED> instruction: 0xf8dfd1c4
    26fc:	ldrbtmi	r0, [r8], #-1836	; 0xfffff8d4
    2700:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
    2704:			; <UNDEFINED> instruction: 0xf8dfe7be
    2708:	ldrbtmi	r0, [r8], #-1828	; 0xfffff8dc
    270c:	stc	7, cr15, [r6], #-1020	; 0xfffffc04
    2710:	blcs	217a4 <strspn@plt+0x1f5a8>
    2714:	mrcge	4, 4, APSR_nzcv, cr13, cr15, {1}
    2718:			; <UNDEFINED> instruction: 0x1714f8df
    271c:			; <UNDEFINED> instruction: 0xf8df2500
    2720:	ldrbtmi	r0, [r9], #-1812	; 0xfffff8ec
    2724:			; <UNDEFINED> instruction: 0xf7ff4478
    2728:			; <UNDEFINED> instruction: 0xe7a9ec1a
    272c:	strtmi	r9, [fp], -sl, lsl #20
    2730:	strtmi	r6, [r9], -r0, ror #24
    2734:	stcl	7, cr15, [r4, #-1020]	; 0xfffffc04
    2738:	usatvc	pc, #28, pc, asr #17	; <UNPREDICTABLE>
    273c:	sxtab16mi	r4, r1, pc, ror #8	; <UNPREDICTABLE>
    2740:	andseq	pc, r4, #13041664	; 0xc70000
    2744:			; <UNDEFINED> instruction: 0xf0012800
    2748:	stclvs	0, cr8, [r0], #-400	; 0xfffffe70
    274c:	bls	2d4000 <strspn@plt+0x2d1e04>
    2750:			; <UNDEFINED> instruction: 0xf8c74629
    2754:			; <UNDEFINED> instruction: 0xf7ff0210
    2758:			; <UNDEFINED> instruction: 0x4681ed34
    275c:	eoreq	pc, r0, #13041664	; 0xc70000
    2760:			; <UNDEFINED> instruction: 0xf0012800
    2764:	stclvs	0, cr8, [r0], #-516	; 0xfffffdfc
    2768:	bls	31401c <strspn@plt+0x311e20>
    276c:			; <UNDEFINED> instruction: 0xf8c74629
    2770:			; <UNDEFINED> instruction: 0xf7ff021c
    2774:	strmi	lr, [r1], r6, lsr #26
    2778:	eoreq	pc, ip, #13041664	; 0xc70000
    277c:			; <UNDEFINED> instruction: 0xf0012800
    2780:	stclvs	0, cr8, [r0], #-588	; 0xfffffdb4
    2784:	bls	1d4038 <strspn@plt+0x1d1e3c>
    2788:			; <UNDEFINED> instruction: 0xf8c74629
    278c:			; <UNDEFINED> instruction: 0xf7ff0228
    2790:	pkhbtmi	lr, r1, r8, lsl #26
    2794:	eorseq	pc, r8, #13041664	; 0xc70000
    2798:			; <UNDEFINED> instruction: 0xf0012800
    279c:	stfvsp	f0, [r2], #-340	; 0xfffffeac
    27a0:			; <UNDEFINED> instruction: 0xf8c76d63
    27a4:	blcs	b07c <strspn@plt+0x8e80>
    27a8:	mrshi	pc, (UNDEF: 64)	; <UNPREDICTABLE>
    27ac:	teqlt	fp, r3, lsr #22
    27b0:			; <UNDEFINED> instruction: 0xf0236ce3
    27b4:	bcs	82fdc <strspn@plt+0x80de0>
    27b8:	blcs	1767c8 <strspn@plt+0x1745cc>
    27bc:	bichi	pc, r8, #65	; 0x41
    27c0:	stmdblt	fp!, {r0, r1, r5, r6, r7, r8, fp, ip, sp, lr}
    27c4:	ldrdls	pc, [r8], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    27c8:	svceq	0x0000f1b9
    27cc:	rsbhi	pc, r2, #1
    27d0:			; <UNDEFINED> instruction: 0x3668f8df
    27d4:	strtmi	sl, [r7], -r4, lsr #28
    27d8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    27dc:	strls	r4, [lr, #-1147]	; 0xfffffb85
    27e0:	bcc	43e008 <strspn@plt+0x43be0c>
    27e4:			; <UNDEFINED> instruction: 0x3658f8df
    27e8:			; <UNDEFINED> instruction: 0x4699447b
    27ec:			; <UNDEFINED> instruction: 0xf846e010
    27f0:	svcvs	0x00fb5c20
    27f4:			; <UNDEFINED> instruction: 0xf0002b01
    27f8:			; <UNDEFINED> instruction: 0xf856859e
    27fc:	bcs	d874 <strspn@plt+0xb678>
    2800:	strhi	pc, [r6, #0]!
    2804:	ldccc	8, cr15, [r8], {70}	; 0x46
    2808:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    280c:	ldrbcc	r3, [r8, -r0, lsr #12]
    2810:	strbmi	r6, [r3, #-3427]	; 0xfffff29d
    2814:	rscshi	pc, r9, r0, asr #6
    2818:	streq	pc, [r1, #263]	; 0x107
    281c:	rscscc	pc, pc, #79	; 0x4f
    2820:	beq	3e964 <strspn@plt+0x3c768>
    2824:	ldccs	8, cr15, [r4], {70}	; 0x46
    2828:	andcs	r2, r1, #1073741839	; 0x4000000f
    282c:	stmdb	r6, {r3, r5, r9, sl, lr}^
    2830:			; <UNDEFINED> instruction: 0xf846aa08
    2834:			; <UNDEFINED> instruction: 0xf7ff2c0c
    2838:	orrslt	lr, r8, r0, lsl ip
    283c:	bleq	7ec44 <strspn@plt+0x7ca48>
    2840:	andge	pc, r0, r0, lsl #17
    2844:	ldclt	8, cr15, [ip], {70}	; 0x46
    2848:	beq	43e0b0 <strspn@plt+0x43beb4>
    284c:			; <UNDEFINED> instruction: 0xf7ff4659
    2850:	stmdacs	r0, {r1, r6, r8, r9, fp, sp, lr, pc}
    2854:	strhi	pc, [r5, #64]	; 0x40
    2858:	rscscc	pc, pc, #79	; 0x4f
    285c:	mvnscc	pc, #79	; 0x4f
    2860:	movwcs	lr, #10566	; 0x2946
    2864:	bl	ff9c0868 <strspn@plt+0xff9be66c>
    2868:	umullcs	pc, r1, r7, r8	; <UNPREDICTABLE>
    286c:			; <UNDEFINED> instruction: 0xf8336803
    2870:	ldrbeq	r3, [fp, #-18]	; 0xffffffee
    2874:	teqcs	sl, fp	; <illegal shifter operand>
    2878:			; <UNDEFINED> instruction: 0xf7ff4628
    287c:	strmi	lr, [r3], lr, ror #23
    2880:			; <UNDEFINED> instruction: 0xf0002800
    2884:	bl	fe963f30 <strspn@plt+0xfe961d34>
    2888:			; <UNDEFINED> instruction: 0xf1dc0c00
    288c:	bl	1083094 <strspn@plt+0x1080e98>
    2890:	bcs	30c8 <strspn@plt+0xecc>
    2894:	strhi	pc, [r0, #64]!	; 0x40
    2898:			; <UNDEFINED> instruction: 0xf7ff7002
    289c:			; <UNDEFINED> instruction: 0xf897ebba
    28a0:	ldmdbcs	r0!, {r0, r7, ip}
    28a4:			; <UNDEFINED> instruction: 0xf0006802
    28a8:			; <UNDEFINED> instruction: 0xf81b8575
    28ac:			; <UNDEFINED> instruction: 0xf8521c01
    28b0:	bcs	120a93c <strspn@plt+0x1208740>
    28b4:	strhi	pc, [r6]
    28b8:	strne	pc, [r8, #2271]	; 0x8df
    28bc:	andseq	pc, r4, #-2147483607	; 0x80000029
    28c0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    28c4:	bl	ff8408c8 <strspn@plt+0xff83e6cc>
    28c8:			; <UNDEFINED> instruction: 0xf0402801
    28cc:			; <UNDEFINED> instruction: 0xf8568585
    28d0:	bcs	1fcd928 <strspn@plt+0x1fcb72c>
    28d4:	ldrhi	pc, [sl, #513]!	; 0x201
    28d8:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
    28dc:	movwls	r2, #53562	; 0xd13a
    28e0:			; <UNDEFINED> instruction: 0xf7ff4618
    28e4:	blls	37d7d4 <strspn@plt+0x37b5d8>
    28e8:	strmi	r4, [r3], r3, lsl #5
    28ec:	ldrbhi	pc, [r4, #-0]!	; <UNPREDICTABLE>
    28f0:	tstcs	r0, r8, lsl #2
    28f4:			; <UNDEFINED> instruction: 0xf1a67001
    28f8:			; <UNDEFINED> instruction: 0x46180210
    28fc:			; <UNDEFINED> instruction: 0xf7ff4649
    2900:	stmdacs	r1, {r2, r6, r7, r8, r9, fp, sp, lr, pc}
    2904:	strbhi	pc, [r8, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
    2908:	ldccs	8, cr15, [r0], {86}	; 0x56
    290c:	vpmax.s8	d2, d1, d7
    2910:			; <UNDEFINED> instruction: 0xf1bb8596
    2914:	andle	r0, r9, r0, lsl #30
    2918:	andeq	pc, r1, fp, lsl #2
    291c:	andeq	pc, ip, #-2147483607	; 0x80000029
    2920:			; <UNDEFINED> instruction: 0xf7ff4649
    2924:	stmdacs	r1, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    2928:	ldrbhi	pc, [r6, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
    292c:	stccc	8, cr15, [ip], {86}	; 0x56
    2930:	blcs	fd153c <strspn@plt+0xfcf340>
    2934:	svcge	0x005df67f
    2938:	streq	pc, [ip, #-2271]	; 0xfffff721
    293c:	ldrbtmi	r4, [r8], #-1705	; 0xfffff957
    2940:	bl	340944 <strspn@plt+0x33e748>
    2944:	streq	pc, [r4, #-2271]	; 0xfffff721
    2948:	strcs	r4, [r1, #-1609]	; 0xfffff9b7
    294c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2950:			; <UNDEFINED> instruction: 0xf7ff4478
    2954:			; <UNDEFINED> instruction: 0xf04feb04
    2958:	mcr	3, 0, r3, cr8, cr15, {7}
    295c:	stmdbvc	r3!, {r4, r9, fp, ip, sp}
    2960:			; <UNDEFINED> instruction: 0xf0002b00
    2964:	blls	2a3e5c <strspn@plt+0x2a1c60>
    2968:	tstlt	r8, r8, lsl r8
    296c:	b	ff140970 <strspn@plt+0xff13e774>
    2970:	ldmdavs	r8, {r0, r1, r3, r8, r9, fp, ip, pc}
    2974:			; <UNDEFINED> instruction: 0xf7ffb108
    2978:	blls	33d480 <strspn@plt+0x33b284>
    297c:	tstlt	r8, r8, lsl r8
    2980:	b	feec0984 <strspn@plt+0xfeebe788>
    2984:	ldmdavs	r8, {r0, r1, r2, r8, r9, fp, ip, pc}
    2988:			; <UNDEFINED> instruction: 0xf7ffb108
    298c:			; <UNDEFINED> instruction: 0xee18eab6
    2990:	vmov	r3, s16
    2994:	movwcc	r0, #6672	; 0x1a10
    2998:			; <UNDEFINED> instruction: 0xf7ffd004
    299c:	stmdacs	r0, {r1, r2, r6, r7, r9, fp, sp, lr, pc}
    29a0:	strhi	pc, [pc], #-704	; 29a8 <strspn@plt+0x7ac>
    29a4:	svceq	0x0000f1b9
    29a8:	mcrge	4, 3, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    29ac:			; <UNDEFINED> instruction: 0xf7ff4648
    29b0:			; <UNDEFINED> instruction: 0xe665eb72
    29b4:	bl	b409b8 <strspn@plt+0xb3e7bc>
    29b8:	stmdavs	r3, {r1, r3, r5, r6, fp, ip, sp, lr}
    29bc:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    29c0:	svclt	0x00082b58
    29c4:	strt	r3, [r7], -r2, lsl #10
    29c8:	cmnvc	r3, r1, lsl #6
    29cc:			; <UNDEFINED> instruction: 0xf64fe45f
    29d0:	strbtvs	r7, [r3], #-1020	; 0xfffffc04
    29d4:	blls	23bb48 <strspn@plt+0x23994c>
    29d8:	ldrsbeq	pc, [r8, #-131]	; 0xffffff7d	; <UNPREDICTABLE>
    29dc:			; <UNDEFINED> instruction: 0xf0002800
    29e0:	blls	223978 <strspn@plt+0x22177c>
    29e4:	strmi	r9, [pc], -sp, lsl #14
    29e8:	strvc	pc, [ip, #1283]!	; 0x503
    29ec:			; <UNDEFINED> instruction: 0xf855e004
    29f0:	stmdacs	r0, {r3, r8, r9, sl, fp}
    29f4:	bicshi	pc, r8, #0
    29f8:			; <UNDEFINED> instruction: 0xf0024639
    29fc:	stmdacs	r0, {r0, r2, r4, r5, fp, ip, sp, lr, pc}
    2a00:	stmdavs	fp!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}^
    2a04:	strbtvs	r9, [r3], #3853	; 0xf0d
    2a08:	cfstrsls	mvf14, [lr, #-808]	; 0xfffffcd8
    2a0c:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    2a10:	and	r3, r7, r4, lsr #14
    2a14:			; <UNDEFINED> instruction: 0xf033683b
    2a18:			; <UNDEFINED> instruction: 0xf0000302
    2a1c:			; <UNDEFINED> instruction: 0xf10887c7
    2a20:	svccc	0x005838ff
    2a24:	svccc	0x00fff1b8
    2a28:			; <UNDEFINED> instruction: 0x2601d1f4
    2a2c:	stmdacs	r0, {r5, r6, r7, r9, sl, fp, sp, lr}
    2a30:	bicshi	pc, sl, #0
    2a34:	bvc	ff86a65c <strspn@plt+0xff868460>
    2a38:			; <UNDEFINED> instruction: 0xf7ff463a
    2a3c:	vmovne.16	d19[0], lr
    2a40:	bcc	43e268 <strspn@plt+0x43c06c>
    2a44:	strbhi	pc, [r9, -r0, asr #5]!	; <UNPREDICTABLE>
    2a48:			; <UNDEFINED> instruction: 0xf7ff9908
    2a4c:	strmi	lr, [r1], lr, asr #22
    2a50:			; <UNDEFINED> instruction: 0xf0012800
    2a54:	bvs	ff8e3bcc <strspn@plt+0xff8e19d0>
    2a58:			; <UNDEFINED> instruction: 0x2e00b913
    2a5c:	bicshi	pc, sl, r1
    2a60:			; <UNDEFINED> instruction: 0xf7ff4648
    2a64:	teqlt	r8, r4, asr fp
    2a68:	ldrbtmi	r4, [sp], #-3577	; 0xfffff207
    2a6c:	andscc	pc, r0, #13959168	; 0xd50000
    2a70:	svcpl	0x0080f5b3
    2a74:	rsbshi	pc, sl, #129	; 0x81
    2a78:	mvnscs	r9, #8, 16	; 0x80000
    2a7c:	strdcs	r4, [r0, -r5]
    2a80:	ldrbtmi	r7, [pc], #-2914	; 2a88 <strspn@plt+0x88c>
    2a84:			; <UNDEFINED> instruction: 0xf0829001
    2a88:	andls	r0, r0, #268435456	; 0x10000000
    2a8c:	andscs	pc, r4, #14090240	; 0xd70000
    2a90:			; <UNDEFINED> instruction: 0xf7ff4648
    2a94:			; <UNDEFINED> instruction: 0x4605ea7c
    2a98:			; <UNDEFINED> instruction: 0xf0012800
    2a9c:	blls	222abc <strspn@plt+0x2208c0>
    2aa0:			; <UNDEFINED> instruction: 0xf0412b00
    2aa4:			; <UNDEFINED> instruction: 0x4648817f
    2aa8:	bl	1fc0aac <strspn@plt+0x1fbe8b0>
    2aac:	rscscs	r4, ip, #239616	; 0x3a800
    2ab0:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    2ab4:	andseq	pc, r4, #13828096	; 0xd30000
    2ab8:	b	ffcc0abc <strspn@plt+0xffcbe8c0>
    2abc:	blcs	1e950 <strspn@plt+0x1c754>
    2ac0:			; <UNDEFINED> instruction: 0x83a1f000
    2ac4:	ldrpl	pc, [r4, sp, lsl #4]!
    2ac8:	tstcs	r0, sl, lsl sp
    2acc:	ldrtmi	r2, [r8], -r0, asr #4
    2ad0:			; <UNDEFINED> instruction: 0xf7ff6029
    2ad4:	ldrtmi	lr, [sl], -r6, ror #21
    2ad8:	tstcs	pc, r8, lsl #6
    2adc:	strls	r4, [r1, #-1608]	; 0xfffff9b8
    2ae0:			; <UNDEFINED> instruction: 0xf0029400
    2ae4:	stmdacs	r0, {r0, r1, r5, r7, r9, fp, ip, sp, lr, pc}
    2ae8:	strhi	pc, [r7, #65]!	; 0x41
    2aec:	bcs	1dcb9c <strspn@plt+0x1da9a0>
    2af0:	ldrhi	pc, [r0, #833]!	; 0x341
    2af4:	blcs	1df88 <strspn@plt+0x1bd8c>
    2af8:	rschi	pc, r4, r1, asr #32
    2afc:			; <UNDEFINED> instruction: 0xf44f6fa1
    2b00:	sfmvs	f5, 4, [r3], #64	; 0x40
    2b04:	rsbshi	r2, sl, pc
    2b08:			; <UNDEFINED> instruction: 0x46087038
    2b0c:	rsbsvc	r9, fp, r9, lsl #2
    2b10:	b	fe740b14 <strspn@plt+0xfe73e918>
    2b14:	teqcs	r8, #147456	; 0x24000
    2b18:	strmi	r2, [r2], -r0, lsr #16
    2b1c:	adcspl	pc, ip, sp, lsl #4
    2b20:	eorcs	fp, r0, #168, 30	; 0x2a0
    2b24:	b	fc0b28 <strspn@plt+0xfbe92c>
    2b28:	blvc	18ddfc4 <strspn@plt+0x18dbdc8>
    2b2c:	eorcs	r4, r8, #59768832	; 0x3900000
    2b30:	strls	r4, [r0, #-1608]	; 0xfffff9b8
    2b34:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    2b38:	stc2	0, cr15, [r8, #-8]
    2b3c:	str	r4, [lr, -r5, lsl #12]
    2b40:	strcs	r4, [r0, -r6, asr #17]
    2b44:			; <UNDEFINED> instruction: 0xf7ff4478
    2b48:	blmi	ff17d480 <strspn@plt+0xff17b284>
    2b4c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2b50:			; <UNDEFINED> instruction: 0xf0002b00
    2b54:			; <UNDEFINED> instruction: 0xf8df828a
    2b58:	stclmi	3, cr8, [r3, #48]	; 0x30
    2b5c:			; <UNDEFINED> instruction: 0xf8df44f8
    2b60:			; <UNDEFINED> instruction: 0xf8dfa30c
    2b64:	ldrbtmi	r9, [sp], #-780	; 0xfffffcf4
    2b68:	ldrbtmi	r4, [sl], #1603	; 0x643
    2b6c:			; <UNDEFINED> instruction: 0x46a044f9
    2b70:	muls	sp, fp, r6
    2b74:	vmla.i8	d6, d13, d24
    2b78:	movcs	r5, #180, 12	; 0xb400000
    2b7c:	andls	r2, r5, r1, lsl #4
    2b80:	stmiavs	ip!, {r4, r5, r9, sl, lr}^
    2b84:	stmiavs	ip!, {r2, sl, ip, pc}
    2b88:	and	pc, r4, sp, asr #17
    2b8c:	andlt	pc, r0, sp, asr #17
    2b90:	strne	lr, [r2], #-2509	; 0xfffff633
    2b94:			; <UNDEFINED> instruction: 0xf7ff4619
    2b98:	stmdbvs	fp!, {r2, r3, r5, r8, r9, fp, sp, lr, pc}^
    2b9c:	ldrtmi	fp, [r2], -fp, lsl #6
    2ba0:	andcs	r4, r1, r9, asr #12
    2ba4:	b	fe3c0ba8 <strspn@plt+0xfe3be9ac>
    2ba8:	svccc	0x0018f855
    2bac:	eorsle	r2, r6, r0, lsl #22
    2bb0:			; <UNDEFINED> instruction: 0xb1276868
    2bb4:	ldrsbtcc	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
    2bb8:	addmi	r6, r3, #1769472	; 0x1b0000
    2bbc:	stmdacs	r0, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2bc0:			; <UNDEFINED> instruction: 0xf8d5bfbc
    2bc4:	ldrbmi	lr, [r1], -r0
    2bc8:	vpadd.i8	<illegal reg q6.5>, <illegal reg q14.5>, q2
    2bcc:			; <UNDEFINED> instruction: 0xf00441b4
    2bd0:			; <UNDEFINED> instruction: 0xf8d5fb71
    2bd4:	strmi	lr, [r1], -r0
    2bd8:	bicle	r2, fp, r0, lsl #16
    2bdc:	ldrbtmi	r4, [r9], #-2469	; 0xfffff65b
    2be0:	ldrtmi	lr, [r0], -r8, asr #15
    2be4:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2be8:	bvs	9bcb68 <strspn@plt+0x9ba96c>
    2bec:	stmiblt	r6!, {r0, r2, r9, sl, lr}^
    2bf0:	ldmpl	pc!, {r0, r5, r7, r8, r9, fp, lr}^	; <UNPREDICTABLE>
    2bf4:	ldrmi	r6, [r8, #2107]	; 0x83b
    2bf8:	mcrvs	13, 7, sp, cr2, cr0, {2}
    2bfc:	suble	r2, r6, r0, lsl #20
    2c00:	ldrbtmi	r4, [sp], #-3486	; 0xfffff262
    2c04:			; <UNDEFINED> instruction: 0xf859e007
    2c08:	strtmi	r1, [r8], -r3, lsr #32
    2c0c:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c10:	movwcc	r6, #6203	; 0x183b
    2c14:	ldmdavs	fp!, {r0, r1, r3, r4, r5, sp, lr}
    2c18:	cfldr64le	mvdx4, [r4], #608	; 0x260
    2c1c:			; <UNDEFINED> instruction: 0x4644e55a
    2c20:			; <UNDEFINED> instruction: 0xf0002f00
    2c24:	strcs	r8, [r0, #-546]	; 0xfffffdde
    2c28:	cfstr32vs	mvfx14, [r3, #-168]!	; 0xffffff58
    2c2c:	ldrtmi	r9, [r0], -r8, lsl #6
    2c30:			; <UNDEFINED> instruction: 0xf0022500
    2c34:	str	pc, [r3, #-3349]!	; 0xfffff2eb
    2c38:	ldrbtmi	r4, [r8], #-2193	; 0xfffff76f
    2c3c:	cfldr32mi	mvfx14, [r1, #96]	; 0x60
    2c40:	ldc2	0, cr15, [r0], #-8
    2c44:	ldrbtmi	r4, [sp], #-2192	; 0xfffff770
    2c48:			; <UNDEFINED> instruction: 0xf7ff4478
    2c4c:			; <UNDEFINED> instruction: 0xf8d5e9ca
    2c50:	bcs	b6f8 <strspn@plt+0x94fc>
    2c54:	svcmi	0x008dd0e7
    2c58:	strvc	pc, [fp, #-1285]!	; 0xfffffafb
    2c5c:	ldmdb	r5, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    2c60:	strcc	r6, [ip, #-771]	; 0xfffffcfd
    2c64:	andcs	r4, r1, r9, lsr r6
    2c68:			; <UNDEFINED> instruction: 0xf7ff9600
    2c6c:			; <UNDEFINED> instruction: 0xf855ea2c
    2c70:	bcs	dc88 <strspn@plt+0xba8c>
    2c74:			; <UNDEFINED> instruction: 0xe7d6d1f3
    2c78:	bcs	1e808 <strspn@plt+0x1c60c>
    2c7c:	cfstrsge	mvf15, [r0], {63}	; 0x3f
    2c80:			; <UNDEFINED> instruction: 0xf0412e00
    2c84:	blmi	fe0a4180 <strspn@plt+0xfe0a1f84>
    2c88:			; <UNDEFINED> instruction: 0xf7ff447b
    2c8c:			; <UNDEFINED> instruction: 0xf859bbf3
    2c90:	movwcc	r2, #4131	; 0x1023
    2c94:	mlasvs	fp, r8, r5, r4
    2c98:	ldcle	6, cr6, [r1], #904	; 0x388
    2c9c:	movwcs	r6, #3168	; 0xc60
    2ca0:			; <UNDEFINED> instruction: 0x4619aa75
    2ca4:	svcpl	0x0000f5b0
    2ca8:			; <UNDEFINED> instruction: 0xf44fbfb8
    2cac:	strvs	r5, [r0, #0]!
    2cb0:	b	fe1c0cb4 <strspn@plt+0xfe1beab8>
    2cb4:	stmdacs	r0, {r5, r9, sl, sp, lr}
    2cb8:	ldrthi	pc, [r9], -r0	; <UNPREDICTABLE>
    2cbc:	svceq	0x0000f1bb
    2cc0:	bvs	ff8f6eac <strspn@plt+0xff8f4cb0>
    2cc4:	stcvs	13, cr1, [r7, #-4]!
    2cc8:	blcs	54630 <strspn@plt+0x52434>
    2ccc:	svclt	0x00cc6da2
    2cd0:	movwcs	r2, #4864	; 0x1300
    2cd4:	stmib	sp, {r2, r9, fp, ip, sp}^
    2cd8:	blge	1cd08e0 <strspn@plt+0x1cce6e4>
    2cdc:	cdp2	0, 14, cr15, cr6, cr1, {0}
    2ce0:	stmdacs	r0, {r0, r7, r9, sl, lr}
    2ce4:	ldrthi	pc, [sl], r0, asr #32	; <UNPREDICTABLE>
    2ce8:	ldrsb	pc, [ip], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    2cec:			; <UNDEFINED> instruction: 0xf1be62e0
    2cf0:	stclle	15, cr0, [r0, #-12]!
    2cf4:	strmi	r6, [r0], r3, lsr #28
    2cf8:	bmi	1994504 <strspn@plt+0x1992308>
    2cfc:			; <UNDEFINED> instruction: 0xf04f1d18
    2d00:	ldmhi	fp, {r0, r9, fp}^
    2d04:	blt	16d3ef4 <strspn@plt+0x16d1cf8>
    2d08:	movwcc	fp, #17051	; 0x429b
    2d0c:	ldrmi	lr, [r8], #-10
    2d10:	svceq	0x0020f1b8
    2d14:	andseq	pc, r0, #-2147483648	; 0x80000000
    2d18:	blt	16e4e2c <strspn@plt+0x16e2c30>
    2d1c:			; <UNDEFINED> instruction: 0xf103b29b
    2d20:	andsle	r0, r0, r4, lsl #6
    2d24:	andge	pc, r0, r2, lsl #17
    2d28:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    2d2c:	addsvs	r7, r1, r7, lsl #16
    2d30:			; <UNDEFINED> instruction: 0xf1014419
    2d34:	sbcsvs	r0, r3, r3, lsl #24
    2d38:	subsvs	r4, r7, r6, ror #11
    2d3c:			; <UNDEFINED> instruction: 0xf1b8dce7
    2d40:			; <UNDEFINED> instruction: 0xf0010f01
    2d44:	movwcs	r8, #4158	; 0x103e
    2d48:	sfmvs	f7, 4, [r3, #-396]!	; 0xfffffe74
    2d4c:	fldmdbxle	r2!, {d2}	;@ Deprecated
    2d50:	vpadd.i8	q2, <illegal reg q6.5>, <illegal reg q0.5>
    2d54:			; <UNDEFINED> instruction: 0xf8df57b4
    2d58:	ldrbtmi	sl, [fp], #-324	; 0xfffffebc
    2d5c:	blmi	1427984 <strspn@plt+0x1425788>
    2d60:			; <UNDEFINED> instruction: 0xf8df44fa
    2d64:	ldrbtmi	fp, [fp], #-320	; 0xfffffec0
    2d68:	ldrbtmi	r9, [fp], #1037	; 0x40d
    2d6c:	blmi	13945e4 <strspn@plt+0x13923e8>
    2d70:	ldrdeq	pc, [r4], -sl
    2d74:	and	r4, r5, fp, ror r4
    2d78:	addmi	r6, r8, #1638400	; 0x190000
    2d7c:	movthi	pc, #24576	; 0x6000	; <UNPREDICTABLE>
    2d80:	movwcc	sp, #35587	; 0x8b03
    2d84:	bcs	1cef4 <strspn@plt+0x1acf8>
    2d88:	bls	237568 <strspn@plt+0x23536c>
    2d8c:	andls	r2, r1, r0, lsl #7
    2d90:			; <UNDEFINED> instruction: 0x46384619
    2d94:	andcs	r9, r1, #0, 4
    2d98:	b	ac0d9c <strspn@plt+0xabeba0>
    2d9c:	movwcs	lr, #10714	; 0x29da
    2da0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    2da4:			; <UNDEFINED> instruction: 0x46584639
    2da8:	ldm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2dac:			; <UNDEFINED> instruction: 0xf10a45c1
    2db0:	bicsle	r0, ip, r0, lsl sl
    2db4:	bvs	fe8e9df0 <strspn@plt+0xfe8e7bf4>
    2db8:	rsbsle	r2, r9, r0, lsl #22
    2dbc:	blcs	20f50 <strspn@plt+0x1ed54>
    2dc0:	ldmdami	sl!, {r1, r2, r4, r5, r6, ip, lr, pc}
    2dc4:			; <UNDEFINED> instruction: 0xf7ff4478
    2dc8:	str	lr, [r3], #2250	; 0x8ca
    2dcc:	muleq	r2, r0, ip
    2dd0:	andeq	r0, r0, ip, lsr #2
    2dd4:	andeq	sp, r0, sl, ror #2
    2dd8:	andeq	r0, r2, r6, lsr #27
    2ddc:	andeq	r0, r2, ip, lsr #24
    2de0:	andeq	r0, r2, lr, ror sp
    2de4:	andeq	r0, r0, r8, asr #2
    2de8:	andeq	sp, r0, r6, lsr #6
    2dec:	muleq	r0, lr, r6
    2df0:	muleq	r0, lr, r8
    2df4:	andeq	sp, r0, sl, lsl r9
    2df8:	andeq	sp, r0, r8, lsr r9
    2dfc:	andeq	ip, r0, r2, lsr #15
    2e00:	andeq	r1, r2, r4, lsr #7
    2e04:	andeq	ip, r0, ip, asr #30
    2e08:	andeq	ip, r0, lr, lsr pc
    2e0c:	ldrdeq	ip, [r0], -sl
    2e10:	andeq	ip, r0, sl, asr #27
    2e14:	andeq	sp, r0, lr, lsl r6
    2e18:	andeq	r2, r2, r8, lsl #5
    2e1c:	andeq	r0, r2, r6, lsl #16
    2e20:	ldrdeq	ip, [r0], -r6
    2e24:	strdeq	lr, [r0], -r6
    2e28:	andeq	lr, r0, sl, lsr r5
    2e2c:			; <UNDEFINED> instruction: 0x0000d5ba
    2e30:	ldrdeq	sp, [r0], -r6
    2e34:	andeq	sp, r0, r4, ror #11
    2e38:	ldrdeq	r2, [r2], -ip
    2e3c:	andeq	ip, r0, r0, asr #31
    2e40:	andeq	fp, r0, r4, lsr #9
    2e44:	andeq	fp, r0, sl, asr #7
    2e48:			; <UNDEFINED> instruction: 0x0000d7b6
    2e4c:	ldrdeq	sp, [r0], -r0
    2e50:	andeq	r1, r2, lr, lsr #29
    2e54:	muleq	r2, r6, lr
    2e58:	andeq	r1, r2, r6, ror #28
    2e5c:	andeq	ip, r0, ip, lsr #2
    2e60:	andeq	r0, r2, r0, lsr sp
    2e64:			; <UNDEFINED> instruction: 0x0000d2b4
    2e68:	andeq	r0, r2, r6, lsl sp
    2e6c:	andeq	ip, r0, r2, asr r8
    2e70:			; <UNDEFINED> instruction: 0x0000d2bc
    2e74:	andeq	ip, r0, r2, ror #15
    2e78:	andeq	r0, r0, r0, lsr r1
    2e7c:	andeq	ip, r0, r6, asr #21
    2e80:	andeq	sp, r0, r2, asr r0
    2e84:			; <UNDEFINED> instruction: 0x000203be
    2e88:	andeq	sp, r0, r0, lsl #2
    2e8c:	andeq	sp, r0, r8, lsr r1
    2e90:	andeq	ip, r0, r8, lsr #14
    2e94:	andeq	r1, r2, r4, lsl ip
    2e98:	andeq	r7, r0, r2, lsr #28
    2e9c:			; <UNDEFINED> instruction: 0x00021bb8
    2ea0:	andeq	r7, r0, sl, lsl #28
    2ea4:	andeq	ip, r0, sl, ror #19
    2ea8:	muleq	r2, r0, r2
    2eac:			; <UNDEFINED> instruction: 0x0000c9b0
    2eb0:	ldrsbtge	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    2eb4:	svceq	0x0000f1ba
    2eb8:			; <UNDEFINED> instruction: 0x212cd06f
    2ebc:			; <UNDEFINED> instruction: 0xf04f4650
    2ec0:			; <UNDEFINED> instruction: 0xf8840901
    2ec4:			; <UNDEFINED> instruction: 0xf7ff9007
    2ec8:	strmi	lr, [r0], r8, asr #17
    2ecc:			; <UNDEFINED> instruction: 0xf0002800
    2ed0:	bl	243d0 <strspn@plt+0x221d4>
    2ed4:			; <UNDEFINED> instruction: 0xf8df0709
    2ed8:			; <UNDEFINED> instruction: 0x46390c90
    2edc:			; <UNDEFINED> instruction: 0xf7fe4478
    2ee0:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2ee4:	strbhi	pc, [r3, #64]	; 0x40	; <UNPREDICTABLE>
    2ee8:	svcvs	0x006063a5
    2eec:	smlatbeq	r0, r8, fp, lr
    2ef0:	vmul.p8	d2, d0, d30
    2ef4:	vaba.s8	q4, <illegal reg q14.5>, q14
    2ef8:			; <UNDEFINED> instruction: 0xf8df57b4
    2efc:	movtcs	r2, #3184	; 0xc70
    2f00:	andne	lr, r1, sp, asr #19
    2f04:			; <UNDEFINED> instruction: 0x4619447a
    2f08:	ldrtmi	r9, [r8], -r0, lsl #4
    2f0c:			; <UNDEFINED> instruction: 0xf7ff2201
    2f10:			; <UNDEFINED> instruction: 0xf8dfe970
    2f14:			; <UNDEFINED> instruction: 0x46390c5c
    2f18:			; <UNDEFINED> instruction: 0xf7fe4478
    2f1c:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2f20:	strbhi	pc, [r1, -r0]!	; <UNPREDICTABLE>
    2f24:	stm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f28:			; <UNDEFINED> instruction: 0x4692783a
    2f2c:			; <UNDEFINED> instruction: 0xf8336803
    2f30:			; <UNDEFINED> instruction: 0xf4199012
    2f34:			; <UNDEFINED> instruction: 0xf0406900
    2f38:	bcs	17e4ee4 <strspn@plt+0x17e2ce8>
    2f3c:	cmphi	sl, r1	; <UNPREDICTABLE>
    2f40:			; <UNDEFINED> instruction: 0xf8df4638
    2f44:			; <UNDEFINED> instruction: 0xf7ff6c30
    2f48:	ldrbtmi	lr, [lr], #-2178	; 0xfffff77e
    2f4c:	strtvc	pc, [r8], -r6, lsl #10
    2f50:	and	r4, r0, r1, lsl #13
    2f54:	ldmvs	r3!, {r2, r3, r9, sl, ip, sp}
    2f58:			; <UNDEFINED> instruction: 0xf0012b00
    2f5c:	ldmdavs	r5!, {r1, r2, r5, r6, r7, r9, pc}^
    2f60:			; <UNDEFINED> instruction: 0xf7ff4628
    2f64:	strmi	lr, [r1, #2164]	; 0x874
    2f68:			; <UNDEFINED> instruction: 0x4629d1f4
    2f6c:	ldrtmi	r4, [r8], -sl, asr #12
    2f70:	stmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f74:	mvnle	r2, r0, lsl #16
    2f78:			; <UNDEFINED> instruction: 0xf1b86726
    2f7c:			; <UNDEFINED> instruction: 0xf0010f00
    2f80:	stfvsd	f0, [r3, #-772]!	; 0xfffffcfc
    2f84:	vstrle	d2, [r8, #-4]
    2f88:			; <UNDEFINED> instruction: 0xf8df6f23
    2f8c:	ldmdavs	r9, {r2, r3, r5, r6, r7, r8, r9, fp}^
    2f90:	ldrbtmi	r6, [r8], #-3106	; 0xfffff3de
    2f94:			; <UNDEFINED> instruction: 0xf7fe6ba3
    2f98:	cdpvs	15, 10, cr14, cr3, cr2, {7}
    2f9c:			; <UNDEFINED> instruction: 0xf0002b00
    2fa0:	stmibvc	r3!, {r0, r1, r3, r4, r7, r8, pc}^
    2fa4:			; <UNDEFINED> instruction: 0xf0402b00
    2fa8:	stmibvs	r2!, {r4, r7, r8, pc}
    2fac:	strmi	pc, [ip, #525]!	; 0x20d
    2fb0:	smlatbcs	r8, r3, lr, r6
    2fb4:	bicsmi	r4, r2, #40, 12	; 0x2800000
    2fb8:	blcs	6f08 <strspn@plt+0x4d0c>
    2fbc:	ldrmi	fp, [r6], -ip, lsl #30
    2fc0:			; <UNDEFINED> instruction: 0xf7ff1c56
    2fc4:			; <UNDEFINED> instruction: 0xf080e8f8
    2fc8:	blx	1582fd4 <strspn@plt+0x1580dd8>
    2fcc:	blcs	7fdd4 <strspn@plt+0x7dbd8>
    2fd0:	ldrbthi	pc, [r5], #768	; 0x300	; <UNPREDICTABLE>
    2fd4:	stmiblt	fp, {r0, r1, r5, r7, r9, fp, sp, lr}
    2fd8:	blcs	2116c <strspn@plt+0x1ef70>
    2fdc:	strhi	pc, [r2, #64]!	; 0x40
    2fe0:	blcs	1e574 <strspn@plt+0x1c378>
    2fe4:	ldrbhi	pc, [r8], r0, asr #32	; <UNPREDICTABLE>
    2fe8:	blcs	21c7c <strspn@plt+0x1fa80>
    2fec:	ldrbhi	pc, [r4], r0, asr #32	; <UNPREDICTABLE>
    2ff0:	andcs	r6, r1, #2240	; 0x8c0
    2ff4:	blcs	1ba84 <strspn@plt+0x19888>
    2ff8:	addhi	pc, r6, #65	; 0x41
    2ffc:	bllt	6e1390 <strspn@plt+0x6df194>
    3000:	bllt	3ddca4 <strspn@plt+0x3dbaa8>
    3004:	stmdbvc	r2!, {r0, r1, r5, r6, fp, ip, sp, lr}
    3008:			; <UNDEFINED> instruction: 0xf0402b00
    300c:	stmiavc	r3!, {r0, r4, r7, r8, sl, pc}
    3010:			; <UNDEFINED> instruction: 0xf0412a00
    3014:	blcs	2341c <strspn@plt+0x21220>
    3018:	rsbshi	pc, r0, #65	; 0x41
    301c:			; <UNDEFINED> instruction: 0x71232301
    3020:	blcs	1eeb4 <strspn@plt+0x1ccb8>
    3024:	tsthi	ip, r1, asr #32	; <UNPREDICTABLE>
    3028:	blcs	21ebc <strspn@plt+0x1fcc0>
    302c:	orrhi	pc, sp, r1, asr #32
    3030:	blcs	11e4c4 <strspn@plt+0x11c2c8>
    3034:	tsthi	r5, r1, lsl #6	; <UNPREDICTABLE>
    3038:	smlatblt	fp, r3, r8, r7
    303c:	ldmdblt	fp, {r0, r1, r5, r8, fp, ip, sp, lr}
    3040:	blcs	1ebd4 <strspn@plt+0x1c9d8>
    3044:	rsbshi	pc, r7, #1
    3048:	movwls	r6, #36131	; 0x8d23
    304c:	ldmiblt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3050:	bleq	a413d4 <strspn@plt+0xa3f1d8>
    3054:	ldrbtmi	r4, [r8], #-1583	; 0xfffff9d1
    3058:	svc	0x00c2f7fe
    305c:	blcc	8413e0 <strspn@plt+0x83f1e4>
    3060:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3064:			; <UNDEFINED> instruction: 0xf47f2b00
    3068:			; <UNDEFINED> instruction: 0xf8dfad76
    306c:			; <UNDEFINED> instruction: 0xf8df6b18
    3070:	ldrbtmi	r0, [lr], #-2840	; 0xfffff4e8
    3074:			; <UNDEFINED> instruction: 0xf7fe4478
    3078:			; <UNDEFINED> instruction: 0xf8d6efb4
    307c:	blcs	101f4 <strspn@plt+0xdff8>
    3080:			; <UNDEFINED> instruction: 0xf8dfd03e
    3084:	vqdmulh.s<illegal width 8>	d5, d6, d8
    3088:			; <UNDEFINED> instruction: 0xf8df465c
    308c:	vqdmulh.s<illegal width 8>	d9, d13, d4
    3090:			; <UNDEFINED> instruction: 0xf8df57b4
    3094:	ldrbtmi	sl, [sp], #-2816	; 0xfffff500
    3098:			; <UNDEFINED> instruction: 0x46a044f9
    309c:			; <UNDEFINED> instruction: 0x46ab44fa
    30a0:	ldmdavs	r4!, {r2, r3, r4, sp, lr, pc}
    30a4:	ldmdbvs	r0!, {r2, r3, r6, r7, r9, sl, lr}
    30a8:	ldrmi	r2, [r9], -r0, lsr #7
    30ac:	andls	r2, r5, r1, lsl #4
    30b0:	ldmvs	r5!, {r3, r4, r5, r9, sl, lr}^
    30b4:	ldmvs	r5!, {r2, r8, sl, ip, pc}
    30b8:	strlt	lr, [r0], #-2509	; 0xfffff633
    30bc:	strgt	lr, [r2, #-2509]	; 0xfffff633
    30c0:	ldm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    30c4:			; <UNDEFINED> instruction: 0xb1b36973
    30c8:	bne	ff34144c <strspn@plt+0xff33f250>
    30cc:	andcs	r4, r1, sl, lsr r6
    30d0:			; <UNDEFINED> instruction: 0xf7fe4479
    30d4:			; <UNDEFINED> instruction: 0xf856eff8
    30d8:	orrlt	r3, r3, r8, lsl pc
    30dc:	stmdacs	r0, {r4, r5, r6, fp, sp, lr}
    30e0:	vpadd.i8	<illegal reg q6.5>, <illegal reg q14.5>, <illegal reg q7.5>
    30e4:			; <UNDEFINED> instruction: 0xf00441b4
    30e8:	ldmdavs	r4!, {r0, r2, r5, r6, r7, fp, ip, sp, lr, pc}
    30ec:	svclt	0x000c2800
    30f0:	pkhtbmi	r4, r4, r4, asr #13
    30f4:			; <UNDEFINED> instruction: 0x4638e7d7
    30f8:	svc	0x0072f7fe
    30fc:	strbmi	lr, [r4], -fp, ror #15
    3100:	bvs	fe641484 <strspn@plt+0xfe63f288>
    3104:	beq	fe641488 <strspn@plt+0xfe63f28c>
    3108:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
    310c:	svc	0x0068f7fe
    3110:	ldrbcc	pc, [r4], #2262	; 0x8d6	; <UNPREDICTABLE>
    3114:			; <UNDEFINED> instruction: 0xf43f2b00
    3118:			; <UNDEFINED> instruction: 0xf8dfad86
    311c:	vpmax.s8	d5, d22, d8
    3120:			; <UNDEFINED> instruction: 0xf8df46d4
    3124:	vpmax.s8	d9, d29, d4
    3128:			; <UNDEFINED> instruction: 0xf8df57b4
    312c:	ldrbtmi	sl, [sp], #-2688	; 0xfffff580
    3130:			; <UNDEFINED> instruction: 0x46a044f9
    3134:			; <UNDEFINED> instruction: 0x46ab44fa
    3138:	ldmdavs	r4!, {r2, r3, r4, sp, lr, pc}
    313c:	ldmdbvs	r0!, {r2, r3, r6, r7, r9, sl, lr}
    3140:	ldrmi	r2, [r9], -r0, lsr #7
    3144:	andls	r2, r5, r1, lsl #4
    3148:	ldmvs	r5!, {r3, r4, r5, r9, sl, lr}^
    314c:	ldmvs	r5!, {r2, r8, sl, ip, pc}
    3150:	strlt	lr, [r0], #-2509	; 0xfffff633
    3154:	strgt	lr, [r2, #-2509]	; 0xfffff633
    3158:	stmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    315c:			; <UNDEFINED> instruction: 0xb1b36973
    3160:	bne	13414e4 <strspn@plt+0x133f2e8>
    3164:	andcs	r4, r1, sl, lsr r6
    3168:			; <UNDEFINED> instruction: 0xf7fe4479
    316c:			; <UNDEFINED> instruction: 0xf856efac
    3170:	orrlt	r3, r3, r8, lsl pc
    3174:	stmdacs	r0, {r4, r5, r6, fp, sp, lr}
    3178:	vpadd.i8	<illegal reg q6.5>, <illegal reg q14.5>, <illegal reg q7.5>
    317c:			; <UNDEFINED> instruction: 0xf00441b4
    3180:	ldmdavs	r4!, {r0, r3, r4, r7, fp, ip, sp, lr, pc}
    3184:	svclt	0x000c2800
    3188:	pkhtbmi	r4, r4, r4, asr #13
    318c:			; <UNDEFINED> instruction: 0x4638e7d7
    3190:	svc	0x0026f7fe
    3194:	strbmi	lr, [r4], -fp, ror #15
    3198:			; <UNDEFINED> instruction: 0xf8dfe545
    319c:	ldrbtmi	r0, [r8], #-2584	; 0xfffff5e8
    31a0:	mrc	7, 6, APSR_nzcv, cr12, cr14, {7}
    31a4:	blt	1bc11a8 <strspn@plt+0x1bbefac>
    31a8:			; <UNDEFINED> instruction: 0xf8df4639
    31ac:	strcs	r0, [r1, #-2572]	; 0xfffff5f4
    31b0:			; <UNDEFINED> instruction: 0xf7fe4478
    31b4:			; <UNDEFINED> instruction: 0xf002eed4
    31b8:			; <UNDEFINED> instruction: 0x6d23f975
    31bc:			; <UNDEFINED> instruction: 0xf7ff9308
    31c0:	submi	fp, r6, #389120	; 0x5f000
    31c4:			; <UNDEFINED> instruction: 0xf7fe4630
    31c8:	strmi	lr, [r1], -lr, lsr #31
    31cc:	stmibeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    31d0:			; <UNDEFINED> instruction: 0xf7fe4478
    31d4:	stccs	14, cr14, [r0, #-784]	; 0xfffffcf0
    31d8:	blge	ff9403dc <strspn@plt+0xff93e1e0>
    31dc:			; <UNDEFINED> instruction: 0xf7fe4630
    31e0:	strmi	lr, [r5], -sl, lsl #31
    31e4:	bllt	ff7c11e8 <strspn@plt+0xff7befec>
    31e8:	blcs	2137c <strspn@plt+0x1f180>
    31ec:	ldrthi	pc, [r5], #64	; 0x40	; <UNPREDICTABLE>
    31f0:	ldrsbtls	pc, [r8], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    31f4:	svceq	0x0000f1b9
    31f8:	ldrhi	pc, [r5], r0, asr #32
    31fc:	mvnscc	pc, #79	; 0x4f
    3200:	cfmadd32	mvax2, mvfx4, mvfx8, mvfx13
    3204:	vmovcs	s0, r3
    3208:	bicshi	pc, pc, #0
    320c:	andls	r2, lr, #0, 4
    3210:	stmibcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3214:			; <UNDEFINED> instruction: 0xf8dfaf24
    3218:	ldrbtmi	r3, [sl], #-2476	; 0xfffff654
    321c:			; <UNDEFINED> instruction: 0xf8df9211
    3220:	ldrbtmi	r2, [fp], #-2472	; 0xfffff658
    3224:	bicmi	pc, r3, #12582912	; 0xc00000
    3228:	eorsls	pc, r4, sp, asr #17
    322c:	ldrls	r4, [r0], #-1146	; 0xfffffb86
    3230:	mcr	6, 0, r4, cr8, cr9, {4}
    3234:	vstmdbvs	r3!, {s5-s148}
    3238:	addsmi	r9, r3, #57344	; 0xe000
    323c:	ldrhi	pc, [r8, #832]	; 0x340
    3240:			; <UNDEFINED> instruction: 0xf8939b10
    3244:	movwls	r3, #61568	; 0xf080
    3248:	blcs	29e84 <strspn@plt+0x27c88>
    324c:	tsthi	r6, #0	; <UNPREDICTABLE>
    3250:	stcvs	8, cr15, [r0], #-348	; 0xfffffea4
    3254:			; <UNDEFINED> instruction: 0xf0002e00
    3258:			; <UNDEFINED> instruction: 0xf8df80e2
    325c:	ldrbtmi	r5, [sp], #-2416	; 0xfffff690
    3260:	ldrtmi	lr, [r0], -r6
    3264:	stc2	0, cr15, [r0], {1}
    3268:			; <UNDEFINED> instruction: 0xf0402800
    326c:	ldrcc	r8, [r8, #-733]	; 0xfffffd23
    3270:	stmdbcs	r0, {r0, r3, r5, fp, sp, lr}
    3274:	blls	477a50 <strspn@plt+0x475854>
    3278:	ldrbmi	pc, [ip, #-515]	; 0xfffffdfd	; <UNPREDICTABLE>
    327c:	ldrtmi	lr, [r0], -r6
    3280:	blx	ffcbf28e <strspn@plt+0xffcbd092>
    3284:			; <UNDEFINED> instruction: 0xf0402800
    3288:	ldrcc	r8, [r8, #-983]	; 0xfffffc29
    328c:	stmdbcs	r0, {r0, r3, r5, fp, sp, lr}
    3290:			; <UNDEFINED> instruction: 0xf8dfd1f5
    3294:	ldrbtmi	r5, [sp], #-2364	; 0xfffff6c4
    3298:	ldrbmi	pc, [r4, #517]	; 0x205	; <UNPREDICTABLE>
    329c:	ldrtmi	lr, [r0], -r6
    32a0:	blx	ff8bf2ae <strspn@plt+0xff8bd0b2>
    32a4:			; <UNDEFINED> instruction: 0xf0402800
    32a8:	ldrcc	r8, [r8, #-1453]	; 0xfffffa53
    32ac:	stmdbcs	r0, {r0, r3, r5, fp, sp, lr}
    32b0:			; <UNDEFINED> instruction: 0xf8dfd1f5
    32b4:	ldrtmi	r0, [r1], -r0, lsr #18
    32b8:	ldrsbtls	pc, [r4], -sp	; <UNPREDICTABLE>
    32bc:	ldrbcc	pc, [pc, #79]!	; 3313 <strspn@plt+0x1117>	; <UNPREDICTABLE>
    32c0:			; <UNDEFINED> instruction: 0xf7fe4478
    32c4:			; <UNDEFINED> instruction: 0xf7ffee4c
    32c8:			; <UNDEFINED> instruction: 0xf8dfbb4a
    32cc:	ldrbtmi	r0, [r8], #-2316	; 0xfffff6f4
    32d0:	mcr	7, 2, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    32d4:	ldmiblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    32d8:	blcs	1d96c <strspn@plt+0x1b770>
    32dc:	mcrge	6, 3, pc, cr1, cr15, {5}	; <UNPREDICTABLE>
    32e0:	strmi	pc, [ip, #525]!	; 0x20d
    32e4:	strtmi	r2, [r8], -r8, lsl #2
    32e8:	svc	0x0064f7fe
    32ec:			; <UNDEFINED> instruction: 0xf43f2800
    32f0:	stmibvc	r3!, {r3, r4, r6, r9, sl, fp, sp, pc}^
    32f4:			; <UNDEFINED> instruction: 0xf43f2b00
    32f8:	bvs	fe8eed04 <strspn@plt+0xfe8ecb08>
    32fc:			; <UNDEFINED> instruction: 0xf47f2b00
    3300:	stmdavc	r3!, {r0, r2, r3, r4, r5, r6, r9, sl, fp, sp, pc}^
    3304:			; <UNDEFINED> instruction: 0xf47f2b00
    3308:	stclvs	14, cr10, [r3, #-484]!	; 0xfffffe1c
    330c:			; <UNDEFINED> instruction: 0xf47f2b00
    3310:	blvc	8eecec <strspn@plt+0x8ecaf0>
    3314:			; <UNDEFINED> instruction: 0xf47f2b00
    3318:	stcvs	14, cr10, [r3, #-452]!	; 0xfffffe3c
    331c:			; <UNDEFINED> instruction: 0x73222201
    3320:	strbtvs	r2, [r2], #514	; 0x202
    3324:			; <UNDEFINED> instruction: 0xf43f2b00
    3328:			; <UNDEFINED> instruction: 0xf8dfae69
    332c:	ldrbtmi	r0, [r8], #-2224	; 0xfffff750
    3330:	mrc	7, 0, APSR_nzcv, cr4, cr14, {7}
    3334:			; <UNDEFINED> instruction: 0xf856e662
    3338:	bcs	e3b0 <strspn@plt+0xc1b4>
    333c:	bge	18c0440 <strspn@plt+0x18be244>
    3340:	ldmeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3344:			; <UNDEFINED> instruction: 0xf7fe4478
    3348:	svcvs	0x00fbee0a
    334c:	blt	1581350 <strspn@plt+0x157f154>
    3350:			; <UNDEFINED> instruction: 0xf0402b00
    3354:	andcs	r8, r0, r6, asr r2
    3358:	stmdb	r6, {r8, sp}^
    335c:			; <UNDEFINED> instruction: 0xf7ff0102
    3360:			; <UNDEFINED> instruction: 0x4658ba51
    3364:	mcr	7, 7, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    3368:	tsteq	r2, r6, asr #18
    336c:	svclt	0x00083101
    3370:	svccc	0x00fff1b0
    3374:	bge	1dc0578 <strspn@plt+0x1dbe37c>
    3378:	stmdaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    337c:	ssatmi	r4, #10, r9, asr #12
    3380:			; <UNDEFINED> instruction: 0xf7fe4478
    3384:			; <UNDEFINED> instruction: 0xf8dfedec
    3388:	ldrbtmi	r0, [r8], #-2144	; 0xfffff7a0
    338c:	stcl	7, cr15, [r6, #1016]!	; 0x3f8
    3390:	blt	ff641394 <strspn@plt+0xff63f198>
    3394:	umullne	pc, r2, r7, r8	; <UNPREDICTABLE>
    3398:	eorne	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    339c:			; <UNDEFINED> instruction: 0xf47f2958
    33a0:			; <UNDEFINED> instruction: 0xf8dfaa84
    33a4:	bge	6894cc <strspn@plt+0x6872d0>
    33a8:	addeq	pc, r3, r7, lsl #2
    33ac:	ldrbtmi	r9, [r9], #-525	; 0xfffffdf3
    33b0:	mcr	7, 3, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    33b4:	tstle	pc, r1, lsl #16
    33b8:	ldmdavs	r2, {r0, r2, r3, r9, fp, ip, pc}
    33bc:	ldccs	8, cr15, [r4], {70}	; 0x46
    33c0:	blt	fe1813c4 <strspn@plt+0xfe17f1c8>
    33c4:	stmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    33c8:			; <UNDEFINED> instruction: 0x4628aa1a
    33cc:	ldrbtmi	r9, [r9], #-525	; 0xfffffdf3
    33d0:	mrc	7, 2, APSR_nzcv, cr10, cr14, {7}
    33d4:	rscle	r2, pc, r1, lsl #16
    33d8:			; <UNDEFINED> instruction: 0xf7ff46a9
    33dc:	vpmin.s8	d11, d29, d19
    33e0:	blls	218cb8 <strspn@plt+0x216abc>
    33e4:	strtmi	r2, [r8], -r0, lsl #3
    33e8:			; <UNDEFINED> instruction: 0xf7fe4632
    33ec:			; <UNDEFINED> instruction: 0xf8dfeeba
    33f0:	ldrtmi	r0, [r1], -r4, lsl #16
    33f4:			; <UNDEFINED> instruction: 0xf7fe4478
    33f8:			; <UNDEFINED> instruction: 0xf7ffedb2
    33fc:			; <UNDEFINED> instruction: 0xf8dfbab4
    3400:	ldrbtmi	r0, [r8], #-2040	; 0xfffff808
    3404:	stc	7, cr15, [sl, #1016]!	; 0x3f8
    3408:	svclt	0x0041f7fe
    340c:	stmib	sp, {r7, r8, r9, sp}^
    3410:	ldrmi	r4, [r9], -r0, lsl #4
    3414:	ldrtmi	r2, [r8], -r1, lsl #4
    3418:	mcr	7, 7, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    341c:	blvc	8fc71c <strspn@plt+0x8fa520>
    3420:	movwcs	fp, #10507	; 0x290b
    3424:			; <UNDEFINED> instruction: 0xf8df64e3
    3428:	ldrbtmi	r3, [fp], #-2004	; 0xfffff82c
    342c:	subcs	pc, r0, #9633792	; 0x930000
    3430:			; <UNDEFINED> instruction: 0xf0002a00
    3434:	cdpvs	2, 10, cr8, cr0, cr13, {0}
    3438:			; <UNDEFINED> instruction: 0xf7feb108
    343c:			; <UNDEFINED> instruction: 0xf8dfee08
    3440:	andls	r5, r9, r0, asr #15
    3444:	ands	r4, r9, sp, ror r4
    3448:	stmdavs	fp!, {r1, r5, r6, r8, r9, fp, sp, lr}
    344c:			; <UNDEFINED> instruction: 0xd10f429a
    3450:	blvs	fe85d600 <strspn@plt+0xfe85b404>
    3454:	eorsle	r4, r5, sl, lsl #5
    3458:	svclt	0x00cc6be0
    345c:	movwcs	r2, #769	; 0x301
    3460:	svclt	0x00cc4282
    3464:			; <UNDEFINED> instruction: 0xf0032300
    3468:	tstlt	fp, r1, lsl #6
    346c:	blle	a53e78 <strspn@plt+0xa51c7c>
    3470:	teqeq	r0, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    3474:	ldrmi	r4, [sp], -fp, asr #10
    3478:	orrshi	pc, sp, r0
    347c:	blcs	1db30 <strspn@plt+0x1b934>
    3480:	orrshi	pc, r9, r0
    3484:	blcs	21c18 <strspn@plt+0x1fa1c>
    3488:	mcrvs	1, 5, sp, cr0, cr14, {6}
    348c:	rsbsle	r2, r0, r0, lsl #16
    3490:	stmdbcs	r0, {r0, r3, r5, r6, r8, fp, sp, lr}
    3494:	stmdahi	fp, {r2, r3, r5, r6, r7, ip, lr, pc}^
    3498:	addslt	fp, fp, #372736	; 0x5b000
    349c:	rsbsle	r2, r0, r0, lsl #22
    34a0:	strmi	r1, [sl], #-3354	; 0xfffff2e6
    34a4:	blcc	7b4b0 <strspn@plt+0x792b4>
    34a8:			; <UNDEFINED> instruction: 0xf812d06b
    34ac:	cdpcs	13, 0, cr6, cr0, cr1, {0}
    34b0:	bls	27789c <strspn@plt+0x2756a0>
    34b4:			; <UNDEFINED> instruction: 0xd1db429a
    34b8:	tstcc	r4, r9, lsl #20
    34bc:	mcr	7, 4, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    34c0:	bicsle	r2, r5, r0, lsl #16
    34c4:	stmdacs	r2, {r5, r6, r7, sl, fp, sp, lr}
    34c8:	stmdacs	r5, {r0, r1, r3, r5, r6, ip, lr, pc}
    34cc:	adcshi	pc, fp, r0
    34d0:			; <UNDEFINED> instruction: 0xf040280a
    34d4:			; <UNDEFINED> instruction: 0xf8d58451
    34d8:			; <UNDEFINED> instruction: 0xf1b88020
    34dc:			; <UNDEFINED> instruction: 0xf0010f00
    34e0:			; <UNDEFINED> instruction: 0xf8578019
    34e4:			; <UNDEFINED> instruction: 0xf1bbbc20
    34e8:			; <UNDEFINED> instruction: 0xf0000f00
    34ec:			; <UNDEFINED> instruction: 0xf8df80a7
    34f0:	ldrbtmi	sl, [sl], #1812	; 0x714
    34f4:	ldrbne	pc, [r4], #2266	; 0x8da	; <UNPREDICTABLE>
    34f8:	suble	r2, r6, r0, lsl #18
    34fc:	vpmax.s8	d7, d10, d30
    3500:	ldrd	r4, [r3], -r4	; <UNPREDICTABLE>
    3504:	svcne	0x0018f85a
    3508:	eorsle	r2, lr, r0, lsl #18
    350c:	ldrdcc	pc, [r4], -sl
    3510:	svccc	0x00fff1b3
    3514:	adcsmi	fp, r3, #24, 30	; 0x60
    3518:			; <UNDEFINED> instruction: 0x4658d1f4
    351c:	blx	fe93f528 <strspn@plt+0xfe93d32c>
    3520:	rscle	r2, pc, r0, lsl #16
    3524:	ldrdeq	lr, [r2, -sl]
    3528:			; <UNDEFINED> instruction: 0x2010f8da
    352c:	ldcvs	8, cr15, [r8], {87}	; 0x57
    3530:			; <UNDEFINED> instruction: 0xf0402e01
    3534:	strbmi	r8, [r0], #-1232	; 0xfffffb30
    3538:	ldcl	7, cr15, [r0, #1016]	; 0x3f8
    353c:	bvs	1854d70 <strspn@plt+0x1852b74>
    3540:	ldrtmi	r4, [r0], -r2, lsl #12
    3544:			; <UNDEFINED> instruction: 0xf8dfb341
    3548:	ldrbtmi	r1, [r9], #-1728	; 0xfffff940
    354c:	ldc	7, cr15, [sl, #1016]!	; 0x3f8
    3550:	andcc	lr, lr, #212, 18	; 0x350000
    3554:	sfmle	f4, 4, [fp], {154}	; 0x9a
    3558:	strcc	r6, [r0, -fp, lsr #19]!
    355c:	subscc	r9, r8, #16, 20	; 0x10000
    3560:	blcs	27da8 <strspn@plt+0x25bac>
    3564:	msrhi	CPSR_sxc, r0
    3568:	strcs	r9, [r0, #-2830]	; 0xfffff4f2
    356c:	movwls	r3, #58113	; 0xe301
    3570:	stmibvs	r3!, {r0, r5, r6, r9, sl, sp, lr, pc}
    3574:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    3578:	bvs	1aa3998 <strspn@plt+0x1aa179c>
    357c:	umlalle	r4, r1, r3, r2
    3580:	blls	27d360 <strspn@plt+0x27b164>
    3584:	addsle	r2, sp, r0, lsl #22
    3588:			; <UNDEFINED> instruction: 0xf06fe772
    358c:			; <UNDEFINED> instruction: 0xf8dd0001
    3590:			; <UNDEFINED> instruction: 0x46059034
    3594:	stmiblt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3598:	bne	fe43ee00 <strspn@plt+0xfe43cc04>
    359c:	ldc	7, cr15, [r2, #1016]	; 0x3f8
    35a0:			; <UNDEFINED> instruction: 0xf857e7d6
    35a4:			; <UNDEFINED> instruction: 0xf1b88c20
    35a8:			; <UNDEFINED> instruction: 0xf0000f00
    35ac:			; <UNDEFINED> instruction: 0xf8df8178
    35b0:	ldrbtmi	r6, [lr], #-1628	; 0xfffff9a4
    35b4:	movwcc	lr, #4098	; 0x1002
    35b8:	ldrcc	sp, [r8], -r8
    35bc:	movwne	lr, #2518	; 0x9d6
    35c0:			; <UNDEFINED> instruction: 0xf0002900
    35c4:	bvc	aa39e8 <strspn@plt+0xaa17ec>
    35c8:			; <UNDEFINED> instruction: 0xd1f4429a
    35cc:			; <UNDEFINED> instruction: 0xf0014640
    35d0:	stmdacs	r0, {r0, r1, r3, r6, r9, fp, ip, sp, lr, pc}
    35d4:	ldmib	r6, {r0, r4, r5, r6, r7, ip, lr, pc}^
    35d8:	ldmdbvs	r6!, {r1, fp, sp, pc}
    35dc:	blcs	5ea70 <strspn@plt+0x5c874>
    35e0:			; <UNDEFINED> instruction: 0xf8dfdd07
    35e4:	ldrtmi	r0, [r3], -ip, lsr #12
    35e8:	ldrbmi	r4, [r1], -r2, asr #12
    35ec:			; <UNDEFINED> instruction: 0xf7fe4478
    35f0:			; <UNDEFINED> instruction: 0xf857ecb6
    35f4:			; <UNDEFINED> instruction: 0xf1bbbc18
    35f8:			; <UNDEFINED> instruction: 0xf0000f01
    35fc:	bvc	fe8e3bf4 <strspn@plt+0xfe8e19f8>
    3600:			; <UNDEFINED> instruction: 0xf0402b00
    3604:	bvc	a63810 <strspn@plt+0xa61614>
    3608:	ldmdale	sp!, {r0, r3, r4, r8, fp, sp}^
    360c:	blcs	9eaa0 <strspn@plt+0x9c8a4>
    3610:	bicshi	pc, r0, #0, 6
    3614:	ldrbeq	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    3618:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
    361c:	addeq	lr, r1, #0, 22
    3620:	ldrmi	r6, [sl], #-2473	; 0xfffff657
    3624:	andgt	pc, r3, r1, lsl r8	; <UNPREDICTABLE>
    3628:	umullscs	pc, r0, r2, r8	; <UNPREDICTABLE>
    362c:	andeq	lr, ip, #8192	; 0x2000
    3630:	movwcc	r5, #5322	; 0x14ca
    3634:	rsble	r2, ip, r4, lsl #22
    3638:	strb	r7, [pc, r9, lsr #20]!
    363c:	tsteq	r5, r7, asr r9
    3640:	stccs	8, cr15, [ip], {87}	; 0x57
    3644:			; <UNDEFINED> instruction: 0xf8d5e772
    3648:			; <UNDEFINED> instruction: 0xf1b8801c
    364c:			; <UNDEFINED> instruction: 0xf0010f00
    3650:			; <UNDEFINED> instruction: 0xf857801b
    3654:			; <UNDEFINED> instruction: 0xf1bbbc20
    3658:			; <UNDEFINED> instruction: 0xf0000f00
    365c:			; <UNDEFINED> instruction: 0xf8df813d
    3660:	bvc	bacd48 <strspn@plt+0xbaab4c>
    3664:	vqshl.s8	q2, q13, q13
    3668:	and	r4, r3, ip, asr sl
    366c:	mulle	r9, lr, r2
    3670:	beq	63faa0 <strspn@plt+0x63d8a4>
    3674:	ldrdne	pc, [r0], -sl
    3678:	addle	r2, r6, r0, lsl #18
    367c:	ldrdcc	pc, [r4], -sl
    3680:	mvnsle	r1, sl, asr ip
    3684:			; <UNDEFINED> instruction: 0xf0014658
    3688:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    368c:	ldmib	sl, {r4, r5, r6, r7, ip, lr, pc}^
    3690:			; <UNDEFINED> instruction: 0xf8da0302
    3694:			; <UNDEFINED> instruction: 0xf8572010
    3698:	strbmi	r6, [r0], #-3096	; 0xfffff3e8
    369c:			; <UNDEFINED> instruction: 0xf0002e01
    36a0:	andls	r8, r0, #1073741827	; 0x40000003
    36a4:	ldmdb	r7, {r1, r9, sl, lr}^
    36a8:			; <UNDEFINED> instruction: 0xf7fe0102
    36ac:	stmdavc	r3!, {r1, r2, r3, r4, r6, sl, fp, sp, lr, pc}
    36b0:			; <UNDEFINED> instruction: 0xf8dfb133
    36b4:	stmdbvs	r2!, {r3, r5, r6, r8, sl, ip, sp}^
    36b8:			; <UNDEFINED> instruction: 0xf8d3447b
    36bc:	subsvc	r3, sl, r8, lsr r2
    36c0:	blcs	2a304 <strspn@plt+0x28108>
    36c4:	svcge	0x0044f43f
    36c8:	ldrbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    36cc:	ldrbtmi	r6, [r9], #-3362	; 0xfffff2de
    36d0:	stmdals	sp, {r0, r1, r5, r6, r8, r9, fp, ip, sp, lr}
    36d4:	eorsne	pc, r8, #13697024	; 0xd10000
    36d8:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    36dc:	andls	r8, r0, #5111808	; 0x4e0000
    36e0:	addslt	fp, r2, #466944	; 0x72000
    36e4:			; <UNDEFINED> instruction: 0xf0013204
    36e8:	stmdacs	r0, {r0, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    36ec:	svcge	0x0030f43f
    36f0:	ldreq	pc, [r0, #-2271]!	; 0xfffff721
    36f4:	ldrsbtls	pc, [r4], -sp	; <UNPREDICTABLE>
    36f8:			; <UNDEFINED> instruction: 0xf7fe4478
    36fc:			; <UNDEFINED> instruction: 0xf04fec30
    3700:			; <UNDEFINED> instruction: 0x460530ff
    3704:	stmdblt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3708:	ldmdavc	r3, {r1, r3, r5, r7, r8, fp, sp, lr}
    370c:	movteq	pc, #3	; <UNPREDICTABLE>
    3710:	stmibvs	sl!, {r0, r1, r4, ip, sp, lr}
    3714:	strls	r4, [r0], -r3, asr #12
    3718:	ldmdb	r7, {r1, r4, r6, sl, lr}^
    371c:			; <UNDEFINED> instruction: 0xf7fe0102
    3720:	stmibvs	sl!, {r2, r5, sl, fp, sp, lr, pc}
    3724:			; <UNDEFINED> instruction: 0xf0637813
    3728:	andsvc	r0, r3, pc, ror r3
    372c:	teqlt	r3, r3, lsr #16
    3730:	ldrbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    3734:	ldrbtmi	r6, [fp], #-2402	; 0xfffff69e
    3738:	andscc	pc, r4, #13828096	; 0xd30000
    373c:	blls	3df8ac <strspn@plt+0x3dd6b0>
    3740:			; <UNDEFINED> instruction: 0xf43f2b00
    3744:			; <UNDEFINED> instruction: 0xf8dfaf05
    3748:	cfstrsvs	mvf1, [r2, #-912]!	; 0xfffffc70
    374c:	blvc	18d4938 <strspn@plt+0x18d273c>
    3750:			; <UNDEFINED> instruction: 0xf8d1980d
    3754:			; <UNDEFINED> instruction: 0xf0831214
    3758:	stmdahi	lr, {r0, r8, r9}^
    375c:	blt	1ca7f64 <strspn@plt+0x1ca5d68>
    3760:	andcc	fp, r4, #536870921	; 0x20000009
    3764:	cdp2	0, 15, cr15, cr2, cr1, {0}
    3768:			; <UNDEFINED> instruction: 0xf43f2800
    376c:			; <UNDEFINED> instruction: 0xf8dfaef1
    3770:			; <UNDEFINED> instruction: 0xf8dd04c0
    3774:	ldrbtmi	r9, [r8], #-52	; 0xffffffcc
    3778:	bl	ffc41778 <strspn@plt+0xffc3f57c>
    377c:	rscscc	pc, pc, pc, asr #32
    3780:			; <UNDEFINED> instruction: 0xf7ff4605
    3784:	vadd.i8	<illegal reg q5.5>, <illegal reg q14.5>, q14
    3788:	smlatbcs	r8, ip, r6, r4
    378c:			; <UNDEFINED> instruction: 0xf7fe4630
    3790:	stmdacs	r0, {r1, r4, r8, sl, fp, sp, lr, pc}
    3794:	mrcge	4, 4, APSR_nzcv, cr6, cr15, {3}
    3798:	eoreq	pc, r8, #1073741825	; 0x40000001
    379c:	teqeq	r0, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    37a0:			; <UNDEFINED> instruction: 0xf8104630
    37a4:			; <UNDEFINED> instruction: 0xf8126b01
    37a8:	addmi	r1, lr, #1024	; 0x400
    37ac:	mcrge	4, 3, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    37b0:			; <UNDEFINED> instruction: 0xd1f64293
    37b4:	cdpvs	6, 10, cr14, cr1, cr6, {4}
    37b8:	ldrsbtls	pc, [r4], -sp	; <UNPREDICTABLE>
    37bc:			; <UNDEFINED> instruction: 0xf0002900
    37c0:			; <UNDEFINED> instruction: 0xf8df8705
    37c4:			; <UNDEFINED> instruction: 0xf04f0470
    37c8:	ldrbtmi	r3, [r8], #-1535	; 0xfffffa01
    37cc:	bl	ff1c17cc <strspn@plt+0xff1bf5d0>
    37d0:	stmialt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    37d4:			; <UNDEFINED> instruction: 0xf8dd3301
    37d8:	andle	r9, sp, r4, lsr r0
    37dc:	ldrbvs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    37e0:	and	r4, r6, lr, ror r4
    37e4:			; <UNDEFINED> instruction: 0xf0014640
    37e8:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}
    37ec:	ldrhi	pc, [sl, -r0]
    37f0:	ldmdavs	r1!, {r3, r4, r9, sl, ip, sp}
    37f4:	mvnsle	r2, r0, lsl #18
    37f8:	andeq	pc, r1, pc, rrx
    37fc:			; <UNDEFINED> instruction: 0xf7ff4605
    3800:	blcs	b1ac0 <strspn@plt+0xaf8c4>
    3804:	andcs	fp, r1, r2, lsl #30
    3808:	stmdb	r6, {r8, sp}^
    380c:			; <UNDEFINED> instruction: 0xf7fe0102
    3810:			; <UNDEFINED> instruction: 0xf8dfbff9
    3814:			; <UNDEFINED> instruction: 0xf04f0428
    3818:	mcr	3, 0, r3, cr8, cr15, {7}
    381c:	ldrbtmi	r3, [r8], #-2576	; 0xfffff5f0
    3820:	bl	fe741820 <strspn@plt+0xfe73f624>
    3824:	ldmlt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3828:	blcs	1ebbc <strspn@plt+0x1c9c0>
    382c:	ldclge	7, cr15, [r9, #508]!	; 0x1fc
    3830:			; <UNDEFINED> instruction: 0xf43f2b02
    3834:			; <UNDEFINED> instruction: 0xf8dfadf8
    3838:	ldrtmi	r0, [r1], -r8, lsl #8
    383c:			; <UNDEFINED> instruction: 0xf04f6ce2
    3840:	ldrbtmi	r3, [r8], #-1535	; 0xfffffa01
    3844:	ldrsbtls	pc, [r4], -sp	; <UNPREDICTABLE>
    3848:	bl	fe241848 <strspn@plt+0xfe23f64c>
    384c:	stmlt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3850:	strtmi	r9, [r1], -sp, lsl #16
    3854:	blx	ff43f86e <strspn@plt+0xff43d672>
    3858:			; <UNDEFINED> instruction: 0xf43f2800
    385c:			; <UNDEFINED> instruction: 0xf8ddadec
    3860:			; <UNDEFINED> instruction: 0x46059034
    3864:	ldmdalt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3868:			; <UNDEFINED> instruction: 0xf04f48f6
    386c:	mcr	3, 0, r3, cr8, cr15, {7}
    3870:	ldrbtmi	r3, [r8], #-2576	; 0xfffff5f0
    3874:	bl	1cc1874 <strspn@plt+0x1cbf678>
    3878:	ldmdalt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    387c:	ldccc	8, cr15, [r8], {87}	; 0x57
    3880:			; <UNDEFINED> instruction: 0xf43f2b01
    3884:	ldmibmi	r0!, {r0, r2, r5, r6, r7, sl, fp, sp, pc}^
    3888:	ldmmi	r0!, {r0, r1, r2, r3, r4, r8, sl, sp}^
    388c:			; <UNDEFINED> instruction: 0xf8dd4479
    3890:	orrcc	r9, r8, r4, lsr r0
    3894:			; <UNDEFINED> instruction: 0xf7fe4478
    3898:			; <UNDEFINED> instruction: 0xf7ffeb62
    389c:	ldmdb	r7, {r5, r6, fp, ip, sp, pc}^
    38a0:			; <UNDEFINED> instruction: 0xf857a805
    38a4:	ldr	r6, [r9], ip, lsl #24
    38a8:			; <UNDEFINED> instruction: 0xf04f48e9
    38ac:	mcr	3, 0, r3, cr8, cr15, {7}
    38b0:	ldrbtmi	r3, [r8], #-2576	; 0xfffff5f0
    38b4:	bl	14c18b4 <strspn@plt+0x14bf6b8>
    38b8:	ldmdalt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    38bc:			; <UNDEFINED> instruction: 0xf7fe4619
    38c0:	strmi	lr, [fp], -lr, lsl #24
    38c4:	strmi	r6, [r2], -r1, ror #20
    38c8:	stmdbcs	r0, {r4, r5, r9, sl, lr}
    38cc:	stmibmi	r1!, {r1, r4, r5, r6, ip, lr, pc}^
    38d0:			; <UNDEFINED> instruction: 0xf7fe4479
    38d4:			; <UNDEFINED> instruction: 0xe63bebf8
    38d8:	movweq	lr, #22871	; 0x5957
    38dc:	stccs	8, cr15, [ip], {87}	; 0x57
    38e0:	ldmmi	sp, {r0, r3, r4, r6, r7, r9, sl, sp, lr, pc}^
    38e4:	strcs	r2, [r1, #-264]	; 0xfffffef8
    38e8:			; <UNDEFINED> instruction: 0xf7fe4478
    38ec:	vstmdbvs	r3!, {d14-<overflow reg d41>}
    38f0:			; <UNDEFINED> instruction: 0xf7fe9308
    38f4:	stmibvs	r8!, {r0, r2, r6, r7, r9, sl, fp, ip, sp, pc}
    38f8:			; <UNDEFINED> instruction: 0x46414632
    38fc:			; <UNDEFINED> instruction: 0xf7fe4450
    3900:	bvs	19be8c0 <strspn@plt+0x19bc6c4>
    3904:	strmi	r4, [fp], -r2, lsl #12
    3908:	mcrcs	6, 0, r4, cr0, cr8, {2}
    390c:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
    3910:	ldrbtmi	r4, [r9], #-2514	; 0xfffff62e
    3914:	bl	ff5c1914 <strspn@plt+0xff5bf718>
    3918:	subsmi	lr, sp, #27262976	; 0x1a00000
    391c:			; <UNDEFINED> instruction: 0xf0402f00
    3920:			; <UNDEFINED> instruction: 0x46288255
    3924:	bl	ff9c1924 <strspn@plt+0xff9bf728>
    3928:			; <UNDEFINED> instruction: 0xf7fe4605
    392c:	stmiami	ip, {r0, r3, r5, r7, r9, sl, fp, ip, sp, pc}^
    3930:	ldrbtmi	r6, [r8], #-3489	; 0xfffff25f
    3934:	bl	4c1934 <strspn@plt+0x4bf738>
    3938:			; <UNDEFINED> instruction: 0xf7fe200c
    393c:	vstmdbvs	r3!, {d14-<overflow reg d59>}
    3940:	stmdacs	r0, {r3, r8, r9, ip, pc}
    3944:	cfldrdge	mvd15, [r9, #-248]!	; 0xffffff08
    3948:			; <UNDEFINED> instruction: 0xf7fe2501
    394c:			; <UNDEFINED> instruction: 0x4650be99
    3950:	bl	1f41950 <strspn@plt+0x1f3f754>
    3954:	vtst.8	d2, d0, d30
    3958:	vshl.s8	d8, d18, d29
    395c:	stmibmi	r1, {r2, r4, r5, r7, r8, r9, sl, ip, lr}^
    3960:	stmib	sp, {r6, r8, r9, sp}^
    3964:	ldrbtmi	r0, [r9], #-2561	; 0xfffff5ff
    3968:	tstls	r0, sl, asr #12
    396c:			; <UNDEFINED> instruction: 0x46194638
    3970:	ldc	7, cr15, [lr], #-1016	; 0xfffffc08
    3974:			; <UNDEFINED> instruction: 0x463948bc
    3978:			; <UNDEFINED> instruction: 0xf7fe4478
    397c:	stmdacs	r0, {r2, r3, r5, r7, r9, fp, sp, lr, pc}
    3980:	bge	ff440b84 <strspn@plt+0xff43e988>
    3984:	mvnscc	pc, #79	; 0x4f
    3988:			; <UNDEFINED> instruction: 0x63a36360
    398c:	blcs	5ee20 <strspn@plt+0x5cc24>
    3990:	blge	101794 <strspn@plt+0xff598>
    3994:	blcs	1f628 <strspn@plt+0x1d42c>
    3998:	bge	ffe00b9c <strspn@plt+0xffdfe9a0>
    399c:	ldmib	r4, {r0, r1, r4, r5, r7, fp, lr}^
    39a0:	ldrbtmi	r1, [r8], #-525	; 0xfffffdf3
    39a4:	b	ff6c19a4 <strspn@plt+0xff6bf7a8>
    39a8:	blt	ffe019ac <strspn@plt+0xffdff7b0>
    39ac:	teqvc	lr, r1, lsl #12
    39b0:	ldmdalt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    39b4:	ldrbtmi	r4, [r9], #-2478	; 0xfffff652
    39b8:	bl	fe1419b8 <strspn@plt+0xfe13f7bc>
    39bc:	stmiami	sp!, {r3, r6, r7, r8, sl, sp, lr, pc}
    39c0:			; <UNDEFINED> instruction: 0xf7fe4478
    39c4:			; <UNDEFINED> instruction: 0xf7feeacc
    39c8:			; <UNDEFINED> instruction: 0xf8d4be85
    39cc:			; <UNDEFINED> instruction: 0xf1baa028
    39d0:			; <UNDEFINED> instruction: 0xf0400f00
    39d4:	stmdbvc	r3!, {r1, r2, r3, r4, r5, r6, r7, r9, pc}
    39d8:			; <UNDEFINED> instruction: 0xf0002b00
    39dc:	blge	6a45ec <strspn@plt+0x6a23f0>
    39e0:	movwls	r6, #56416	; 0xdc60
    39e4:			; <UNDEFINED> instruction: 0x461a4631
    39e8:	andsvs	r4, r6, r3, lsr r6
    39ec:	bl	ffa419ec <strspn@plt+0xffa3f7f0>
    39f0:	stmdacs	r0, {r7, r9, sl, lr}
    39f4:	ldrbthi	pc, [r4], -r0	; <UNPREDICTABLE>
    39f8:	stclvs	12, cr6, [r3], #-924	; 0xfffffc64
    39fc:			; <UNDEFINED> instruction: 0xf0002fff
    3a00:			; <UNDEFINED> instruction: 0x460284b8
    3a04:			; <UNDEFINED> instruction: 0x4639ae18
    3a08:	strls	r4, [r0], #-1608	; 0xfffff9b8
    3a0c:			; <UNDEFINED> instruction: 0xf0019601
    3a10:	strmi	pc, [r5], -sp, lsl #22
    3a14:	strls	fp, [r0], #-2360	; 0xfffff6c8
    3a18:	ldmdavs	r3!, {r1, r6, r9, sl, lr}
    3a1c:			; <UNDEFINED> instruction: 0x46484639
    3a20:	blx	63fa3e <strspn@plt+0x63d842>
    3a24:	blls	355240 <strspn@plt+0x353044>
    3a28:	stmdacs	r0, {r3, r4, fp, sp, lr}
    3a2c:	svcge	0x0097f43e
    3a30:	b	18c1a30 <strspn@plt+0x18bf834>
    3a34:	svclt	0x0093f7fe
    3a38:	blcs	1edcc <strspn@plt+0x1cbd0>
    3a3c:	addhi	pc, r4, #64, 6
    3a40:			; <UNDEFINED> instruction: 0xf43f2b05
    3a44:			; <UNDEFINED> instruction: 0xe6f6acf0
    3a48:			; <UNDEFINED> instruction: 0xf04f488b
    3a4c:	mcr	3, 0, r3, cr8, cr15, {7}
    3a50:	ldrbtmi	r3, [r8], #-2576	; 0xfffff5f0
    3a54:	b	fe0c1a54 <strspn@plt+0xfe0bf858>
    3a58:	svclt	0x0081f7fe
    3a5c:	strcs	r4, [r1, #-2183]	; 0xfffff779
    3a60:			; <UNDEFINED> instruction: 0xf7fe4478
    3a64:	vstmdbvs	r3!, {s28-s151}
    3a68:			; <UNDEFINED> instruction: 0xf7fe9308
    3a6c:	ldrtmi	fp, [r8], -r9, lsl #28
    3a70:	b	ff9c1a70 <strspn@plt+0xff9bf874>
    3a74:			; <UNDEFINED> instruction: 0x460528ff
    3a78:	strbthi	pc, [lr], #-512	; 0xfffffe00	; <UNPREDICTABLE>
    3a7c:			; <UNDEFINED> instruction: 0x212d4638
    3a80:	b	ffac1a80 <strspn@plt+0xffabf884>
    3a84:			; <UNDEFINED> instruction: 0xf43f2800
    3a88:	andcc	sl, r1, pc, lsr #20
    3a8c:	b	ff641a8c <strspn@plt+0xff63f890>
    3a90:	strmi	r4, [r6], -r5, lsl #5
    3a94:	strhi	pc, [ip, #-768]!	; 0xfffffd00
    3a98:	vceq.i8	q1, q8, <illegal reg q15.5>
    3a9c:	stmdacs	r0, {r0, r3, r5, r8, sl, pc}
    3aa0:	svclt	0x00c863a5
    3aa4:			; <UNDEFINED> instruction: 0xf7ff63e0
    3aa8:	strbmi	fp, [r8], -r0, lsr #20
    3aac:	bl	441aac <strspn@plt+0x43f8b0>
    3ab0:	mvnseq	pc, r0, asr #3
    3ab4:			; <UNDEFINED> instruction: 0xf77e2907
    3ab8:			; <UNDEFINED> instruction: 0xf10daff6
    3abc:			; <UNDEFINED> instruction: 0xf8d70868
    3ac0:			; <UNDEFINED> instruction: 0x46420214
    3ac4:	b	ff3c1ac4 <strspn@plt+0xff3bf8c8>
    3ac8:			; <UNDEFINED> instruction: 0xf43e2800
    3acc:	vmax.f32	q5, <illegal reg q14.5>, q14
    3ad0:			; <UNDEFINED> instruction: 0xf8985334
    3ad4:			; <UNDEFINED> instruction: 0xf8981003
    3ad8:	addcs	r0, r0, #2
    3adc:	bl	741adc <strspn@plt+0x73f8e0>
    3ae0:	mulcc	r1, r8, r8
    3ae4:	strmi	r2, [r7], -r6, lsl #22
    3ae8:	strbhi	pc, [r9, #-0]!	; <UNPREDICTABLE>
    3aec:	blcs	2a714 <strspn@plt+0x28518>
    3af0:	svcge	0x00d9f43e
    3af4:	ldrbtmi	r4, [r8], #-2146	; 0xfffff79e
    3af8:	b	c41af8 <strspn@plt+0xc3f8fc>
    3afc:	adcsmi	pc, r4, #-805306368	; 0xd0000000
    3b00:	muleq	r1, r8, r8
    3b04:			; <UNDEFINED> instruction: 0xf7fe2180
    3b08:			; <UNDEFINED> instruction: 0x463aea36
    3b0c:	ldmdami	sp, {r0, r9, sl, lr}^
    3b10:			; <UNDEFINED> instruction: 0xf7fe4478
    3b14:			; <UNDEFINED> instruction: 0xf7feea24
    3b18:	ldmdbmi	fp, {r1, r2, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
    3b1c:			; <UNDEFINED> instruction: 0xf7fe4479
    3b20:	ldr	lr, [r5, #-2770]	; 0xfffff52e
    3b24:	blcs	222b8 <strspn@plt+0x200bc>
    3b28:	blge	ffb00d2c <strspn@plt+0xffafeb30>
    3b2c:	blt	19c1b30 <strspn@plt+0x19bf934>
    3b30:			; <UNDEFINED> instruction: 0xf0402a00
    3b34:	svcvs	0x00a38417
    3b38:			; <UNDEFINED> instruction: 0xf0002b00
    3b3c:	blvc	8e4b4c <strspn@plt+0x8e2950>
    3b40:			; <UNDEFINED> instruction: 0xf0002b00
    3b44:	stclvs	3, cr8, [r3], #268	; 0x10c
    3b48:			; <UNDEFINED> instruction: 0xf43f2b0f
    3b4c:	stmdami	pc, {r0, r4, r5, r6, r9, fp, sp, pc}^	; <UNPREDICTABLE>
    3b50:			; <UNDEFINED> instruction: 0xf7fe4478
    3b54:			; <UNDEFINED> instruction: 0xf7feea04
    3b58:	stmdami	sp, {r0, r2, r3, r4, r5, r7, r8, sl, fp, ip, sp, pc}^
    3b5c:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    3b60:	ldmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b64:	ldclt	7, cr15, [sp, #1016]	; 0x3f8
    3b68:	andeq	ip, r0, r0, asr #17
    3b6c:	andeq	sp, r0, r8, asr lr
    3b70:	andeq	ip, r0, r4, lsl #17
    3b74:	strheq	r0, [r2], -sl
    3b78:	andeq	ip, r0, r6, lsr sl
    3b7c:	andeq	fp, r0, sl, lsl ip
    3b80:	andeq	r0, r2, ip, lsl r8
    3b84:	muleq	r1, r2, pc	; <UNPREDICTABLE>
    3b88:	andeq	ip, r0, r0, asr #27
    3b8c:	andeq	ip, r0, sl, ror sp
    3b90:	andeq	ip, r0, r4, lsr #6
    3b94:	andeq	ip, r0, r4, lsr #6
    3b98:	strdeq	ip, [r0], -r0
    3b9c:	strdeq	pc, [r1], -ip
    3ba0:	andeq	ip, r0, lr, ror #26
    3ba4:	andeq	ip, r0, r2, ror #25
    3ba8:	andeq	ip, r0, ip, lsl #5
    3bac:	andeq	ip, r0, ip, lsl #5
    3bb0:	andeq	ip, r0, r8, asr sp
    3bb4:	andeq	sp, r0, r2, asr sl
    3bb8:			; <UNDEFINED> instruction: 0x0000dbb4
    3bbc:	strdeq	sp, [r0], -ip
    3bc0:	andeq	pc, r1, sl, ror #27
    3bc4:	andeq	r2, r2, sl, lsr r9
    3bc8:			; <UNDEFINED> instruction: 0x0000d3b8
    3bcc:	andeq	r0, r2, lr, lsl r6
    3bd0:	andeq	pc, r1, lr, ror #26
    3bd4:	andeq	sp, r0, r8, lsr #19
    3bd8:	andeq	ip, r0, lr, ror #14
    3bdc:	andeq	ip, r0, r2, asr #15
    3be0:	andeq	ip, r0, r4, lsl #28
    3be4:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    3be8:	andeq	ip, r0, lr, ror #25
    3bec:	andeq	r9, r0, sl, lsr #18
    3bf0:	andeq	r9, r0, sl, lsl #18
    3bf4:	andeq	r7, r0, r4, ror r7
    3bf8:	ldrdeq	ip, [r0], -lr
    3bfc:	andeq	r1, r2, lr, ror #9
    3c00:	andeq	r2, r2, r8, lsl r7
    3c04:	andeq	pc, r1, r2, lsl fp	; <UNPREDICTABLE>
    3c08:	muleq	r0, r2, r0
    3c0c:	andeq	r0, r2, sl, asr #5
    3c10:	andeq	ip, r0, ip, asr #31
    3c14:	andeq	lr, r0, sl, lsr lr
    3c18:	andeq	pc, r1, r0, lsr #19
    3c1c:	andeq	r1, r2, r0, ror #4
    3c20:	andeq	r1, r2, sl, asr #4
    3c24:	andeq	ip, r0, ip, lsl #31
    3c28:	andeq	r1, r2, r2, ror #3
    3c2c:	andeq	r1, r2, ip, asr #3
    3c30:			; <UNDEFINED> instruction: 0x0000cebe
    3c34:	andeq	ip, r0, r2, ror pc
    3c38:	muleq	r2, ip, r0
    3c3c:	andeq	ip, r0, lr, lsr #13
    3c40:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    3c44:	andeq	ip, r0, r2, lsl #13
    3c48:	andeq	lr, r0, r8, asr #23
    3c4c:			; <UNDEFINED> instruction: 0x0000ccb0
    3c50:	andeq	ip, r0, sl, ror #12
    3c54:	andeq	ip, r0, ip, lsl #26
    3c58:	ldrdeq	fp, [r0], -r0
    3c5c:	andeq	ip, r0, sl, asr #25
    3c60:			; <UNDEFINED> instruction: 0x0000bdb6
    3c64:	strdeq	sp, [r0], -r6
    3c68:	andeq	fp, r0, r4, lsr #28
    3c6c:	andeq	ip, r0, sl, rrx
    3c70:	andeq	ip, r0, lr, lsr #24
    3c74:	andeq	ip, r0, r8, asr #1
    3c78:	strdeq	ip, [r0], -r2
    3c7c:			; <UNDEFINED> instruction: 0x0000bcb0
    3c80:	andeq	ip, r0, lr, lsl #18
    3c84:	andeq	ip, r0, r4, lsr #18
    3c88:	andeq	ip, r0, r8, asr #21
    3c8c:	ldrdeq	ip, [r0], -r4
    3c90:	andeq	ip, r0, sl, asr #14
    3c94:	blcs	1e328 <strspn@plt+0x1c12c>
    3c98:	ldcge	6, cr15, [sl, #760]	; 0x2f8
    3c9c:	adcmi	pc, ip, sp, lsl #4
    3ca0:			; <UNDEFINED> instruction: 0xf7fe2108
    3ca4:	stmdacs	r0, {r3, r7, r9, fp, sp, lr, pc}
    3ca8:	cfldrsge	mvf15, [r2, #248]	; 0xf8
    3cac:	beq	1a42030 <strspn@plt+0x1a3fe34>
    3cb0:	ldrbtmi	r2, [r8], #-1311	; 0xfffffae1
    3cb4:	ldmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3cb8:	mvnscc	pc, #79	; 0x4f
    3cbc:	bcc	43f4e4 <strspn@plt+0x43d2e8>
    3cc0:	mcrlt	7, 2, pc, cr13, cr14, {7}	; <UNPREDICTABLE>
    3cc4:	bne	1542048 <strspn@plt+0x153fe4c>
    3cc8:			; <UNDEFINED> instruction: 0xf8df687a
    3ccc:	ldrbtmi	r0, [r9], #-2644	; 0xfffff5ac
    3cd0:	cmncc	r4, r2, lsl sl
    3cd4:			; <UNDEFINED> instruction: 0xf7fe4478
    3cd8:			; <UNDEFINED> instruction: 0xf7fee942
    3cdc:			; <UNDEFINED> instruction: 0xf8dfbf0f
    3ce0:	strcs	r0, [r1, #-2628]	; 0xfffff5bc
    3ce4:			; <UNDEFINED> instruction: 0xf7fe4478
    3ce8:			; <UNDEFINED> instruction: 0x6d23e93a
    3cec:			; <UNDEFINED> instruction: 0xf7fe9308
    3cf0:			; <UNDEFINED> instruction: 0xf8dfbcc7
    3cf4:	strcs	r0, [r1, #-2612]	; 0xfffff5cc
    3cf8:			; <UNDEFINED> instruction: 0xf7fe4478
    3cfc:			; <UNDEFINED> instruction: 0x6d23e930
    3d00:			; <UNDEFINED> instruction: 0xf7fe9308
    3d04:			; <UNDEFINED> instruction: 0xf8dfbcbd
    3d08:	strcs	r0, [r1, #-2596]	; 0xfffff5dc
    3d0c:			; <UNDEFINED> instruction: 0xf7fe4478
    3d10:			; <UNDEFINED> instruction: 0x6d23e926
    3d14:			; <UNDEFINED> instruction: 0xf7fe9308
    3d18:			; <UNDEFINED> instruction: 0xf8dfbcb3
    3d1c:	cmpcs	r0, r4, lsl sl
    3d20:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    3d24:	ldmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d28:	movwls	r6, #36131	; 0x8d23
    3d2c:	stclt	7, cr15, [r8], #1016	; 0x3f8
    3d30:	beq	420b4 <strspn@plt+0x3feb8>
    3d34:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    3d38:	ldmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d3c:	movwls	r6, #36131	; 0x8d23
    3d40:	ldclt	7, cr15, [lr], {254}	; 0xfe
    3d44:	ldmibeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3d48:	strcs	r2, [r1, #-336]	; 0xfffffeb0
    3d4c:			; <UNDEFINED> instruction: 0xf7fe4478
    3d50:			; <UNDEFINED> instruction: 0x6d23e906
    3d54:			; <UNDEFINED> instruction: 0xf7fe9308
    3d58:			; <UNDEFINED> instruction: 0xf8dfbc93
    3d5c:	cmpcs	r0, r0, ror #19
    3d60:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    3d64:	ldm	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d68:	movwls	r6, #36131	; 0x8d23
    3d6c:	stclt	7, cr15, [r8], {254}	; 0xfe
    3d70:	ldrsbtls	pc, [r4], -sp	; <UNPREDICTABLE>
    3d74:	ldcllt	7, cr15, [r3, #1016]!	; 0x3f8
    3d78:			; <UNDEFINED> instruction: 0x51b4f20d
    3d7c:	ldrsbtls	pc, [r4], -sp	; <UNPREDICTABLE>
    3d80:	blx	fe63fd94 <strspn@plt+0xfe63db98>
    3d84:	ldrbcc	pc, [pc, #79]!	; 3ddb <strspn@plt+0x1bdf>	; <UNPREDICTABLE>
    3d88:			; <UNDEFINED> instruction: 0xf8df4601
    3d8c:	ldrbtmi	r0, [r8], #-2484	; 0xfffff64c
    3d90:	stmia	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d94:	stcllt	7, cr15, [r3, #1016]!	; 0x3f8
    3d98:	blcs	2252c <strspn@plt+0x20330>
    3d9c:	bge	fed80fa0 <strspn@plt+0xfed7eda4>
    3da0:	stmdblt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3da4:	ldmibeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3da8:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    3dac:	ldm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3db0:	mrclt	7, 3, APSR_nzcv, cr9, cr14, {7}
    3db4:	ldmibeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3db8:			; <UNDEFINED> instruction: 0xf7fe4478
    3dbc:	bvc	a7e104 <strspn@plt+0xa7bf08>
    3dc0:			; <UNDEFINED> instruction: 0xf884e428
    3dc4:	strbtvs	r8, [r7], #12
    3dc8:	svclt	0x00bff7fe
    3dcc:	strtmi	r6, [r8], -r1, ror #29
    3dd0:			; <UNDEFINED> instruction: 0xf7fe9107
    3dd4:	stmdbls	r7, {r3, r5, r7, r8, fp, sp, lr, pc}
    3dd8:			; <UNDEFINED> instruction: 0xf8df4602
    3ddc:	ldrbtmi	r0, [r8], #-2416	; 0xfffff690
    3de0:	ldm	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3de4:			; <UNDEFINED> instruction: 0xf8dfe59d
    3de8:	strcs	r0, [r1, #-2408]	; 0xfffff698
    3dec:			; <UNDEFINED> instruction: 0xf7fe4478
    3df0:			; <UNDEFINED> instruction: 0xf8dfe8b6
    3df4:	ldrbtmi	r0, [r8], #-2400	; 0xfffff6a0
    3df8:	ldm	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3dfc:	movwls	r6, #36131	; 0x8d23
    3e00:	ldclt	7, cr15, [lr], #-1016	; 0xfffffc08
    3e04:	blcs	1f198 <strspn@plt+0x1cf9c>
    3e08:	subhi	pc, pc, #64, 6
    3e0c:			; <UNDEFINED> instruction: 0xf43f2b0a
    3e10:	ldr	sl, [r0, #-2826]	; 0xfffff4f6
    3e14:	blcs	9e7a8 <strspn@plt+0x9c5ac>
    3e18:	mcrge	7, 1, pc, cr2, cr14, {1}	; <UNPREDICTABLE>
    3e1c:	strcs	r9, [r4, #-3848]!	; 0xfffff0f8
    3e20:	ldmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3e24:	blvc	18556f4 <strspn@plt+0x18534f8>
    3e28:	ldrbtmi	r9, [fp], #-1796	; 0xfffff8fc
    3e2c:			; <UNDEFINED> instruction: 0xf0819f09
    3e30:	strls	r0, [r1], -r1, lsl #2
    3e34:	ldrtmi	r9, [r1], -r3, lsl #2
    3e38:			; <UNDEFINED> instruction: 0xf8d39702
    3e3c:	strls	r3, [r0, #-532]	; 0xfffffdec
    3e40:	stmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e44:			; <UNDEFINED> instruction: 0xf0402800
    3e48:	blls	264cb0 <strspn@plt+0x262ab4>
    3e4c:	blcs	1dec0 <strspn@plt+0x1bcc4>
    3e50:			; <UNDEFINED> instruction: 0xf8dfdd04
    3e54:	ldrbtmi	r0, [r8], #-2312	; 0xfffff6f8
    3e58:	stm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e5c:	stmdbhi	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3e60:			; <UNDEFINED> instruction: 0xf8df2001
    3e64:	ldrbtmi	r1, [r8], #2304	; 0x900
    3e68:			; <UNDEFINED> instruction: 0xf8d84479
    3e6c:			; <UNDEFINED> instruction: 0xf1022214
    3e70:	movwls	r0, #800	; 0x320
    3e74:	tsteq	r0, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
    3e78:			; <UNDEFINED> instruction: 0xf7fe3208
    3e7c:			; <UNDEFINED> instruction: 0xf8d8e924
    3e80:	vqsub.s8	d3, d13, d4
    3e84:			; <UNDEFINED> instruction: 0x218042b4
    3e88:			; <UNDEFINED> instruction: 0xf007781f
    3e8c:			; <UNDEFINED> instruction: 0x4638071f
    3e90:	ldmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e94:	strmi	r2, [r5], -sp, lsl #30
    3e98:	msrhi	SPSR_xc, #0
    3e9c:	andsne	pc, r4, #216, 16	; 0xd80000
    3ea0:	ldrbeq	r7, [r8], -fp, lsl #19
    3ea4:	movshi	pc, #0, 2
    3ea8:	ldmeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3eac:	andcs	r3, r4, #8, 2
    3eb0:			; <UNDEFINED> instruction: 0xf7fe4478
    3eb4:	stmdacs	r0, {r6, fp, sp, lr, pc}
    3eb8:			; <UNDEFINED> instruction: 0x83adf040
    3ebc:			; <UNDEFINED> instruction: 0xf7fe4648
    3ec0:			; <UNDEFINED> instruction: 0xf8dfe974
    3ec4:	smlatbcs	r0, r8, r8, r3
    3ec8:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3ecc:			; <UNDEFINED> instruction: 0xf7fe2084
    3ed0:			; <UNDEFINED> instruction: 0xf7fee8e8
    3ed4:			; <UNDEFINED> instruction: 0xf8dfbdc5
    3ed8:			; <UNDEFINED> instruction: 0xf8dd0898
    3edc:	ldrbtmi	r9, [r8], #-52	; 0xffffffcc
    3ee0:	ldmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ee4:	rscscc	pc, pc, pc, asr #32
    3ee8:			; <UNDEFINED> instruction: 0xf7fe4605
    3eec:			; <UNDEFINED> instruction: 0xf8dfbd38
    3ef0:	strcs	r0, [r1, #-2180]	; 0xfffff77c
    3ef4:			; <UNDEFINED> instruction: 0xf7fe4478
    3ef8:			; <UNDEFINED> instruction: 0xf8dfe832
    3efc:	ldrbtmi	r0, [r8], #-2172	; 0xfffff784
    3f00:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f04:	movwls	r6, #36131	; 0x8d23
    3f08:	bllt	feec1f08 <strspn@plt+0xfeebfd0c>
    3f0c:			; <UNDEFINED> instruction: 0xf7fe4638
    3f10:	ldmcs	pc!, {r3, r4, r7, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    3f14:	vmax.s8	d4, d0, d5
    3f18:			; <UNDEFINED> instruction: 0xf1b8828d
    3f1c:			; <UNDEFINED> instruction: 0xf0000f00
    3f20:	cmnvs	r0, #1342177287	; 0x50000007
    3f24:			; <UNDEFINED> instruction: 0xf8dfe532
    3f28:			; <UNDEFINED> instruction: 0x46991854
    3f2c:	ldmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3f30:	tstls	sl, #2030043136	; 0x79000000
    3f34:	cmncc	r4, r8, ror r4
    3f38:	ldmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f3c:	mvnscc	pc, #79	; 0x4f
    3f40:	bcc	43f768 <strspn@plt+0x43d56c>
    3f44:	stclt	7, cr15, [fp, #-1016]	; 0xfffffc08
    3f48:	strbtvs	r2, [r3], #773	; 0x305
    3f4c:	blt	1b01f50 <strspn@plt+0x1affd54>
    3f50:	ldmdaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3f54:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3f58:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    3f5c:	svc	0x00fef7fd
    3f60:	mvnscc	pc, #79	; 0x4f
    3f64:	bcc	43f78c <strspn@plt+0x43d590>
    3f68:	ldcllt	7, cr15, [r9], #1016	; 0x3f8
    3f6c:	andcs	r9, r0, #147456	; 0x24000
    3f70:			; <UNDEFINED> instruction: 0xf44f9f08
    3f74:	blvc	18d817c <strspn@plt+0x18d5f80>
    3f78:	tstcs	r1, r2, lsl #2
    3f7c:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    3f80:	andls	r9, r0, r1, lsl #4
    3f84:			; <UNDEFINED> instruction: 0x970422de
    3f88:	movwls	r4, #13896	; 0x3648
    3f8c:	andscc	pc, r4, #13959168	; 0xd50000
    3f90:	svc	0x00bef7fd
    3f94:			; <UNDEFINED> instruction: 0xf0002800
    3f98:	svccs	0x000081c5
    3f9c:	adchi	pc, r3, #64	; 0x40
    3fa0:			; <UNDEFINED> instruction: 0xf7fe4648
    3fa4:			; <UNDEFINED> instruction: 0xf8dfe902
    3fa8:	vst1.64	{d19}, [pc :128], r0
    3fac:	smlabbcs	r0, r0, r2, r5
    3fb0:			; <UNDEFINED> instruction: 0xf8d3447b
    3fb4:			; <UNDEFINED> instruction: 0xf7fe0214
    3fb8:			; <UNDEFINED> instruction: 0xf7fee874
    3fbc:			; <UNDEFINED> instruction: 0xf8dfbd5d
    3fc0:	strcs	r0, [r1, #-1996]	; 0xfffff834
    3fc4:			; <UNDEFINED> instruction: 0xf7fd4478
    3fc8:	stcvs	15, cr14, [r3, #-808]!	; 0xfffffcd8
    3fcc:			; <UNDEFINED> instruction: 0xf7fe9308
    3fd0:	andcs	fp, r1, #89088	; 0x15c00
    3fd4:	strbmi	r4, [r8], -r1, lsr #12
    3fd8:			; <UNDEFINED> instruction: 0xf80ef004
    3fdc:			; <UNDEFINED> instruction: 0xf7fe4605
    3fe0:	mcrvs	12, 1, fp, cr3, cr14, {5}
    3fe4:	andsvc	r6, sl, r2, ror #25
    3fe8:	stmdbvs	r2!, {r0, r1, r5, r9, sl, fp, sp, lr}^
    3fec:	ldmib	r4, {r1, r3, r4, r6, ip, sp, lr}^
    3ff0:	blt	1a98c54 <strspn@plt+0x1a96a58>
    3ff4:	subshi	r3, sl, r4, lsl #10
    3ff8:	cdpne	12, 8, cr6, cr11, cr1, {7}
    3ffc:	stmdale	r8, {r0, r2, r3, r8, r9, fp, sp}
    4000:			; <UNDEFINED> instruction: 0xf003e8df
    4004:	stchi	7, cr0, [sl, #796]!	; 0x31c
    4008:	smlsdxeq	r7, r0, r7, r0
    400c:	ldrbeq	r0, [r3, -r7, lsl #14]
    4010:			; <UNDEFINED> instruction: 0xf8df1431
    4014:	strcs	r0, [r1, #-1916]	; 0xfffff884
    4018:			; <UNDEFINED> instruction: 0xf7fd4478
    401c:			; <UNDEFINED> instruction: 0xf8dfefa0
    4020:	ldrbtmi	r0, [r8], #-1908	; 0xfffff88c
    4024:	svc	0x009af7fd
    4028:	ldclt	7, cr15, [r9], {254}	; 0xfe
    402c:			; <UNDEFINED> instruction: 0x1768f8df
    4030:	andcs	r4, pc, #45088768	; 0x2b00000
    4034:	ldrbtmi	r2, [r9], #-1
    4038:	stmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    403c:	blvc	18ea864 <strspn@plt+0x18e8668>
    4040:	andls	r4, r0, #72, 12	; 0x4800000
    4044:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    4048:	cfmadda32vs	mvax1, mvax4, mvfx1, mvfx10
    404c:	blx	1fc0058 <strspn@plt+0x1fbde5c>
    4050:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4054:	cfstrsge	mvf15, [r3], {62}	; 0x3e
    4058:			; <UNDEFINED> instruction: 0x0740f8df
    405c:			; <UNDEFINED> instruction: 0xf7fd4478
    4060:			; <UNDEFINED> instruction: 0xf7feef7e
    4064:			; <UNDEFINED> instruction: 0xf8dfbc7c
    4068:			; <UNDEFINED> instruction: 0x462b1738
    406c:	andcs	r2, r1, lr, lsl #4
    4070:			; <UNDEFINED> instruction: 0xf7fe4479
    4074:			; <UNDEFINED> instruction: 0xf8dfe828
    4078:	ldrbtmi	r0, [r8], #-1836	; 0xfffff8d4
    407c:	svc	0x00b0f7fd
    4080:	blvc	18ea8a8 <strspn@plt+0x18e86ac>
    4084:	andls	r4, r0, #72, 12	; 0x4800000
    4088:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    408c:	cfmadda32vs	mvax1, mvax4, mvfx1, mvfx10
    4090:	blx	174009c <strspn@plt+0x173dea0>
    4094:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4098:	cfstrdge	mvd15, [r1], #-248	; 0xffffff08
    409c:			; <UNDEFINED> instruction: 0x0708f8df
    40a0:			; <UNDEFINED> instruction: 0xf7fd4478
    40a4:			; <UNDEFINED> instruction: 0xf7feef5c
    40a8:			; <UNDEFINED> instruction: 0xf8dfbc5a
    40ac:	andcs	r1, ip, #0, 14
    40b0:	andcs	r6, r1, r3, ror #27
    40b4:			; <UNDEFINED> instruction: 0xf7fe4479
    40b8:	bls	23e0d8 <strspn@plt+0x23bedc>
    40bc:	strbmi	r7, [r8], -r3, ror #22
    40c0:			; <UNDEFINED> instruction: 0xf0839200
    40c4:	strtmi	r0, [sl], -r1, lsl #6
    40c8:			; <UNDEFINED> instruction: 0xf0016e21
    40cc:			; <UNDEFINED> instruction: 0x4605fa3f
    40d0:			; <UNDEFINED> instruction: 0xf43e2800
    40d4:			; <UNDEFINED> instruction: 0xf8dfac44
    40d8:	ldrbtmi	r0, [r8], #-1752	; 0xfffff928
    40dc:	svc	0x003ef7fd
    40e0:	ldclt	7, cr15, [sp], #-1016	; 0xfffffc08
    40e4:			; <UNDEFINED> instruction: 0x16ccf8df
    40e8:	sfmvs	f2, 2, [r3, #24]!
    40ec:	ldrbtmi	r2, [r9], #-1
    40f0:	svc	0x00e8f7fd
    40f4:	blvc	18ea91c <strspn@plt+0x18e8720>
    40f8:	andls	r4, r0, #72, 12	; 0x4800000
    40fc:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    4100:	cfmadda32vs	mvax1, mvax4, mvfx1, mvfx10
    4104:	blx	8c0110 <strspn@plt+0x8bdf14>
    4108:	stmdacs	r0, {r0, r2, r9, sl, lr}
    410c:	cfstrsge	mvf15, [r7], #-248	; 0xffffff08
    4110:	ssateq	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    4114:			; <UNDEFINED> instruction: 0xf7fd4478
    4118:			; <UNDEFINED> instruction: 0xf7feef22
    411c:			; <UNDEFINED> instruction: 0xf8dfbc20
    4120:	andcs	r1, r5, #156, 12	; 0x9c00000
    4124:	andcs	r6, r1, r3, ror #27
    4128:			; <UNDEFINED> instruction: 0xf7fd4479
    412c:	bls	240064 <strspn@plt+0x23de68>
    4130:	strbmi	r7, [r8], -r3, ror #22
    4134:			; <UNDEFINED> instruction: 0xf0839200
    4138:	strtmi	r0, [sl], -r1, lsl #6
    413c:			; <UNDEFINED> instruction: 0xf0016e21
    4140:	strmi	pc, [r5], -r5, lsl #20
    4144:			; <UNDEFINED> instruction: 0xf43e2800
    4148:			; <UNDEFINED> instruction: 0xf8dfac0a
    414c:	ldrbtmi	r0, [r8], #-1652	; 0xfffff98c
    4150:	svc	0x0004f7fd
    4154:	stclt	7, cr15, [r3], {254}	; 0xfe
    4158:			; <UNDEFINED> instruction: 0x1668f8df
    415c:	sfmvs	f2, 2, [r3, #16]!
    4160:	ldrbtmi	r2, [r9], #-1
    4164:	svc	0x00aef7fd
    4168:	blvc	18ea990 <strspn@plt+0x18e8794>
    416c:	andls	r4, r0, #72, 12	; 0x4800000
    4170:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    4174:	cfmadda32vs	mvax1, mvax4, mvfx1, mvfx10
    4178:			; <UNDEFINED> instruction: 0xf9e8f001
    417c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4180:	blge	ffb81280 <strspn@plt+0xffb7f084>
    4184:			; <UNDEFINED> instruction: 0x0640f8df
    4188:			; <UNDEFINED> instruction: 0xf7fd4478
    418c:			; <UNDEFINED> instruction: 0xf7feeee8
    4190:			; <UNDEFINED> instruction: 0xf8dfbbe6
    4194:	andcs	r1, r2, #56, 12	; 0x3800000
    4198:	andcs	r6, r1, r3, ror #27
    419c:			; <UNDEFINED> instruction: 0xf7fd4479
    41a0:	bls	23fff0 <strspn@plt+0x23ddf4>
    41a4:	strbmi	r7, [r8], -r3, ror #22
    41a8:			; <UNDEFINED> instruction: 0xf0839200
    41ac:	strtmi	r0, [sl], -r1, lsl #6
    41b0:			; <UNDEFINED> instruction: 0xf0016e21
    41b4:	strmi	pc, [r5], -fp, asr #19
    41b8:			; <UNDEFINED> instruction: 0xf43e2800
    41bc:			; <UNDEFINED> instruction: 0xf8dfabd0
    41c0:	ldrbtmi	r0, [r8], #-1552	; 0xfffff9f0
    41c4:	mcr	7, 6, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    41c8:	bllt	ff2821c8 <strspn@plt+0xff27ffcc>
    41cc:	strbtvs	r2, [r3], #783	; 0x30f
    41d0:	svclt	0x002ef7fe
    41d4:	ldrtpl	pc, [r5], sp, lsl #4	; <UNPREDICTABLE>
    41d8:			; <UNDEFINED> instruction: 0x46304611
    41dc:	svc	0x003cf7fd
    41e0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    41e4:	mrshi	pc, (UNDEF: 67)	; <UNPREDICTABLE>
    41e8:	andls	pc, r0, r0, lsl #17
    41ec:			; <UNDEFINED> instruction: 0xf7fd4630
    41f0:	ldmcs	pc!, {r3, r5, r8, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    41f4:	ldmdble	ip, {r0, r7, r9, sl, lr}^
    41f8:	ldrbeq	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    41fc:			; <UNDEFINED> instruction: 0xf7fd4478
    4200:			; <UNDEFINED> instruction: 0xf8dfeeae
    4204:	strcs	r0, [r1, #-1492]	; 0xfffffa2c
    4208:			; <UNDEFINED> instruction: 0xf7fd4478
    420c:	stcvs	14, cr14, [r3, #-672]!	; 0xfffffd60
    4210:			; <UNDEFINED> instruction: 0xf7fe9308
    4214:	blcs	32af0 <strspn@plt+0x308f4>
    4218:	svcge	0x0002f43e
    421c:	stmdbcs	r0, {r0, r5, r6, r7, r9, sl, fp, sp, lr}
    4220:	mrcge	4, 7, APSR_nzcv, cr14, cr14, {1}
    4224:	ldreq	pc, [r4, #2271]!	; 0x8df
    4228:			; <UNDEFINED> instruction: 0xf7fd4478
    422c:	svcvs	0x00a3ee98
    4230:	blcs	1ddd4 <strspn@plt+0x1bbd8>
    4234:	mrcge	4, 7, APSR_nzcv, cr8, cr14, {1}
    4238:	blcs	223cc <strspn@plt+0x201d0>
    423c:	cfldrdge	mvd15, [pc], #-508	; 4048 <strspn@plt+0x1e4c>
    4240:	ldreq	pc, [ip, #2271]	; 0x8df
    4244:			; <UNDEFINED> instruction: 0xf7fd4478
    4248:			; <UNDEFINED> instruction: 0xf7feee8a
    424c:			; <UNDEFINED> instruction: 0xf8dfba43
    4250:	strcs	r0, [r1, #-1428]	; 0xfffffa6c
    4254:			; <UNDEFINED> instruction: 0xf7fd4478
    4258:	stcvs	14, cr14, [r3, #-520]!	; 0xfffffdf8
    425c:			; <UNDEFINED> instruction: 0xf7fe9308
    4260:	tstcs	r8, pc, lsl #20
    4264:			; <UNDEFINED> instruction: 0xf7fd4628
    4268:	stmdacs	r0, {r1, r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    426c:	mcrge	4, 7, pc, cr4, cr14, {3}	; <UNPREDICTABLE>
    4270:	ldrbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    4274:	ldrbvs	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    4278:			; <UNDEFINED> instruction: 0xf7fd4478
    427c:	ldrbtmi	lr, [lr], #-3696	; 0xfffff190
    4280:	blne	822dc <strspn@plt+0x800e0>
    4284:	ldrtmi	r3, [r0], -r1, lsl #14
    4288:	mcr	7, 3, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    428c:	mvnsle	r2, r8, lsl #30
    4290:	ldrbeq	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    4294:			; <UNDEFINED> instruction: 0xf7fd4478
    4298:			; <UNDEFINED> instruction: 0xf7feee62
    429c:			; <UNDEFINED> instruction: 0xf8dfbecd
    42a0:	ldrbtmi	r0, [r8], #-1364	; 0xfffffaac
    42a4:	mrc	7, 2, APSR_nzcv, cr10, cr13, {7}
    42a8:	movwcs	lr, #42923	; 0xa7ab
    42ac:			; <UNDEFINED> instruction: 0xf7ff64e3
    42b0:			; <UNDEFINED> instruction: 0xf8dfb8ba
    42b4:	andcs	r6, r8, r4, asr #10
    42b8:			; <UNDEFINED> instruction: 0xf8c6447e
    42bc:			; <UNDEFINED> instruction: 0xf7fd986c
    42c0:			; <UNDEFINED> instruction: 0xf8dfee96
    42c4:	movwcs	r1, #30008	; 0x7538
    42c8:			; <UNDEFINED> instruction: 0xf8cd2201
    42cc:	ldrbtmi	r9, [r9], #-4
    42d0:			; <UNDEFINED> instruction: 0xf8004607
    42d4:	tstls	r0, r1, lsl #22
    42d8:			; <UNDEFINED> instruction: 0xf7fd2106
    42dc:	stclne	15, cr14, [r8], #-552	; 0xfffffdd8
    42e0:	ldmdavc	r0!, {r1, r2, r6, r7, fp, ip, sp, lr, pc}^
    42e4:	mcr	7, 5, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    42e8:	vtst.8	q1, q8, <illegal reg q15.5>
    42ec:	strtvs	r8, [r0], #-334	; 0xfffffeb2
    42f0:	strcc	pc, [ip, #-2271]	; 0xfffff721
    42f4:			; <UNDEFINED> instruction: 0xf603447b
    42f8:	strvs	r0, [r3, -ip, ror #6]!
    42fc:	svceq	0x0000f1b8
    4300:	mrcge	4, 1, APSR_nzcv, cr15, cr14, {3}
    4304:	mvnscc	pc, #79	; 0x4f
    4308:			; <UNDEFINED> instruction: 0xf7fe63a3
    430c:			; <UNDEFINED> instruction: 0xf8dfbe3a
    4310:	ldrbtmi	r0, [r8], #-1268	; 0xfffffb0c
    4314:	mcr	7, 1, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    4318:			; <UNDEFINED> instruction: 0xf7fd200c
    431c:	strmi	lr, [r5], -ip, ror #29
    4320:	bllt	782320 <strspn@plt+0x780124>
    4324:	ldmdavs	fp, {r0, r3, r8, r9, fp, ip, pc}
    4328:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    432c:	blls	224628 <strspn@plt+0x22242c>
    4330:			; <UNDEFINED> instruction: 0xf43f2b00
    4334:			; <UNDEFINED> instruction: 0xf8dfae35
    4338:	ldrbtmi	r0, [r8], #-1232	; 0xfffffb30
    433c:	mcr	7, 0, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    4340:	blvc	fe8fdc00 <strspn@plt+0xfe8fba04>
    4344:			; <UNDEFINED> instruction: 0xf0002b00
    4348:			; <UNDEFINED> instruction: 0xf8df8088
    434c:	ldrbtmi	r0, [r8], #-1216	; 0xfffffb40
    4350:	mcr	7, 0, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    4354:	ldmiblt	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4358:	ldrteq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    435c:			; <UNDEFINED> instruction: 0xf7fd4478
    4360:			; <UNDEFINED> instruction: 0xe74eedfe
    4364:	strteq	pc, [ip], #2271	; 0x8df
    4368:			; <UNDEFINED> instruction: 0xf7fd4478
    436c:			; <UNDEFINED> instruction: 0xf7feedf8
    4370:	vmul.i8	d11, d29, d17
    4374:	vst1.32	{d21}, [pc :256], r4
    4378:	ldrtmi	r7, [r1], -r0, lsl #5
    437c:			; <UNDEFINED> instruction: 0x4638ad18
    4380:	strls	r9, [r9, #-782]	; 0xfffffcf2
    4384:	mcr	7, 4, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    4388:	ldrtmi	r9, [r1], -lr, lsl #22
    438c:	strbmi	r4, [r8], -r2, asr #12
    4390:	strls	r9, [r1, #-1024]	; 0xfffffc00
    4394:	cdp2	0, 4, cr15, cr10, cr0, {0}
    4398:			; <UNDEFINED> instruction: 0xf0402800
    439c:	blls	2646ec <strspn@plt+0x2624f0>
    43a0:			; <UNDEFINED> instruction: 0xf1082600
    43a4:	ldrtmi	r0, [r1], -r3, lsl #4
    43a8:	stmdacc	r4, {r3, r4, fp, sp, lr}
    43ac:			; <UNDEFINED> instruction: 0xf812e00c
    43b0:	addmi	r3, fp, #1, 30
    43b4:	rscshi	pc, r6, r0, asr #1
    43b8:	stmdale	r7, {r0, r1, r2, r3, r5, r8, r9, fp, sp}
    43bc:			; <UNDEFINED> instruction: 0x360155bb
    43c0:	svcvc	0x0080f5b6
    43c4:	ldrmi	sp, [r9], -r2
    43c8:	lfmle	f4, 2, [r0], #704	; 0x2c0
    43cc:			; <UNDEFINED> instruction: 0xf04f9d09
    43d0:	ldrbmi	r0, [r0], -r0, lsl #22
    43d4:			; <UNDEFINED> instruction: 0xf817e015
    43d8:	strbmi	r1, [r2], -fp
    43dc:	strbmi	r9, [r8], -r1, lsl #10
    43e0:	cfstrdvs	mvd9, [r3], #-0
    43e4:			; <UNDEFINED> instruction: 0xf0009109
    43e8:	stmdacs	r0, {r0, r5, r9, sl, fp, ip, sp, lr, pc}
    43ec:	sbchi	pc, r2, r0, asr #32
    43f0:	strbmi	r9, [r2], -r0, lsl #8
    43f4:	strbmi	r9, [r8], -r9, lsl #18
    43f8:			; <UNDEFINED> instruction: 0xf10b682b
    43fc:			; <UNDEFINED> instruction: 0xf0040b01
    4400:	ldrmi	pc, [r3, #3625]!	; 0xe29
    4404:	strmi	sp, [r5], -r7, ror #3
    4408:	bllt	38240c <strspn@plt+0x380210>
    440c:			; <UNDEFINED> instruction: 0x212d4638
    4410:	strhi	lr, [sp, #-2500]	; 0xfffff63c
    4414:	mcr	7, 1, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    4418:	andcc	fp, r1, r8, asr #2
    441c:	mrc	7, 0, APSR_nzcv, cr0, cr13, {7}
    4420:	strmi	r4, [r6], -r5, lsl #5
    4424:	teqhi	fp, r0, lsl #6	; <UNPREDICTABLE>
    4428:	vceq.i8	q1, q8, <illegal reg q15.5>
    442c:	mvnvs	r8, #56, 2
    4430:	blt	feb42434 <strspn@plt+0xfeb40238>
    4434:	ldrbtmi	r4, [r8], #-2296	; 0xfffff708
    4438:	ldc	7, cr15, [r0, #1012]	; 0x3f4
    443c:	ldmmi	r7!, {r0, r5, r6, r7, r9, sl, sp, lr, pc}^
    4440:	ldrbtmi	r4, [r8], #-1705	; 0xfffff957
    4444:	stc	7, cr15, [sl, #1012]	; 0x3f4
    4448:	blt	1f42448 <strspn@plt+0x1f4024c>
    444c:			; <UNDEFINED> instruction: 0x46a948f4
    4450:			; <UNDEFINED> instruction: 0xf7fd4478
    4454:			; <UNDEFINED> instruction: 0xf7feed84
    4458:	stmiavc	r3!, {r0, r2, r4, r5, r6, r9, fp, ip, sp, pc}
    445c:			; <UNDEFINED> instruction: 0xf47e2b00
    4460:	ldmmi	r0!, {r0, r1, r2, r5, r6, r7, r8, sl, fp, sp, pc}^
    4464:			; <UNDEFINED> instruction: 0xf7fd4478
    4468:			; <UNDEFINED> instruction: 0xf7feed7a
    446c:			; <UNDEFINED> instruction: 0x4630b933
    4470:	stcl	7, cr15, [r6, #1012]!	; 0x3f4
    4474:			; <UNDEFINED> instruction: 0x460728ff
    4478:	mrcge	6, 5, APSR_nzcv, cr14, cr15, {1}
    447c:	andcs	r4, r8, sl, ror #27
    4480:			; <UNDEFINED> instruction: 0xf8c5447d
    4484:			; <UNDEFINED> instruction: 0xf7fd786c
    4488:	stmibmi	r8!, {r1, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
    448c:	strls	r2, [r1, -r7, lsl #6]
    4490:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    4494:			; <UNDEFINED> instruction: 0xf8004606
    4498:	tstls	r0, r1, lsl #22
    449c:			; <UNDEFINED> instruction: 0xf7fd2106
    44a0:			; <UNDEFINED> instruction: 0xf8c5eea8
    44a4:			; <UNDEFINED> instruction: 0xe7236870
    44a8:	andscc	pc, r4, #13959168	; 0xd50000
    44ac:	smlalsvc	pc, sp, r3, r8	; <UNPREDICTABLE>
    44b0:			; <UNDEFINED> instruction: 0x5100f8b3
    44b4:	blcs	eb0dc <strspn@plt+0xe8ee0>
    44b8:	addshi	pc, pc, r0, lsl #6
    44bc:			; <UNDEFINED> instruction: 0xf00507b9
    44c0:			; <UNDEFINED> instruction: 0xf1400540
    44c4:	stccs	0, cr8, [r0, #-568]	; 0xfffffdc8
    44c8:	cfstrdge	mvd15, [sl, #-508]!	; 0xfffffe04
    44cc:	ldrbtmi	r4, [r8], #-2264	; 0xfffff728
    44d0:	stcl	7, cr15, [r4, #-1012]	; 0xfffffc0c
    44d4:	bmi	ff616c38 <strspn@plt+0xff614a3c>
    44d8:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    44dc:	ldrbtmi	r4, [r8], #-2263	; 0xfffff729
    44e0:	ldc	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    44e4:	ldmmi	r6, {r2, r3, r4, r6, r8, sl, sp, lr, pc}^
    44e8:			; <UNDEFINED> instruction: 0xf7fd4478
    44ec:	ldrb	lr, [r7, #-3384]	; 0xfffff2c8
    44f0:			; <UNDEFINED> instruction: 0x462948d4
    44f4:			; <UNDEFINED> instruction: 0xf7fd4478
    44f8:			; <UNDEFINED> instruction: 0xe682ed32
    44fc:	ldrbtmi	r4, [r8], #-2258	; 0xfffff72e
    4500:	stc	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    4504:	stmialt	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4508:	ldrbtmi	r4, [r8], #-2256	; 0xfffff730
    450c:	stc	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    4510:	mcrlt	7, 7, pc, cr15, cr14, {7}	; <UNPREDICTABLE>
    4514:			; <UNDEFINED> instruction: 0xf8dd48ce
    4518:	ldrbtmi	r9, [r8], #-52	; 0xffffffcc
    451c:	ldc	7, cr15, [lr, #-1012]	; 0xfffffc0c
    4520:	rscscc	pc, pc, pc, asr #32
    4524:			; <UNDEFINED> instruction: 0xf7fe4605
    4528:	stmiami	sl, {r1, r3, r4, r9, fp, ip, sp, pc}^
    452c:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    4530:	ldc	7, cr15, [r4, #-1012]	; 0xfffffc0c
    4534:	stmiami	r8, {r0, r2, r5, r6, r9, sl, sp, lr, pc}^
    4538:			; <UNDEFINED> instruction: 0xf7fd4478
    453c:			; <UNDEFINED> instruction: 0xf7feed10
    4540:	blls	27286c <strspn@plt+0x270670>
    4544:	strls	r4, [r0], #-1602	; 0xfffff9be
    4548:	strbmi	r2, [r8], -sp, lsl #2
    454c:	stclvs	3, cr9, [r3], #-4
    4550:	stc2l	0, cr15, [ip, #-0]
    4554:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4558:	bge	198175c <strspn@plt+0x197f560>
    455c:			; <UNDEFINED> instruction: 0xf7fde71f
    4560:	blls	23f928 <strspn@plt+0x23d72c>
    4564:			; <UNDEFINED> instruction: 0xf43f2b00
    4568:	ldmmi	ip!, {r0, r3, r5, r7, sl, fp, sp, pc}
    456c:			; <UNDEFINED> instruction: 0xf7fd4478
    4570:	strt	lr, [r3], #3384	; 0xd38
    4574:			; <UNDEFINED> instruction: 0xf7ff4605
    4578:			; <UNDEFINED> instruction: 0x4605ba56
    457c:	mcrvs	8, 7, r4, cr1, cr8, {5}
    4580:			; <UNDEFINED> instruction: 0xf7fd4478
    4584:			; <UNDEFINED> instruction: 0xf7feecec
    4588:	ldmmi	r6!, {r1, r3, r5, r6, r7, r8, fp, ip, sp, pc}
    458c:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    4590:	stcl	7, cr15, [r4], #1012	; 0x3f4
    4594:	ldrbtmi	r4, [r8], #-2228	; 0xfffff74c
    4598:	stcl	7, cr15, [r0], #1012	; 0x3f4
    459c:	movwls	r6, #36131	; 0x8d23
    45a0:	stmdalt	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    45a4:			; <UNDEFINED> instruction: 0xf43f2b00
    45a8:	ldmibmi	r0!, {r0, r4, r8, r9, sl, fp, sp, pc}
    45ac:	ldmmi	r0!, {r0, r1, r5, r6, r8, sl, sp}
    45b0:	mvnscc	r4, r9, ror r4
    45b4:			; <UNDEFINED> instruction: 0xf7fd4478
    45b8:			; <UNDEFINED> instruction: 0xf7ffecd2
    45bc:			; <UNDEFINED> instruction: 0x4601ba34
    45c0:	ldrbtmi	r4, [r8], #-2220	; 0xfffff754
    45c4:	stcl	7, cr15, [sl], {253}	; 0xfd
    45c8:	blt	1b825c8 <strspn@plt+0x1b803cc>
    45cc:	stmdbcs	r0, {r0, r5, r7, r8, fp, sp, lr}
    45d0:	stmiami	r9!, {r2, r3, r6, r8, r9, fp, ip, lr, pc}
    45d4:	ldrbcc	pc, [pc, #79]!	; 462b <strspn@plt+0x242f>	; <UNPREDICTABLE>
    45d8:			; <UNDEFINED> instruction: 0xf7fd4478
    45dc:			; <UNDEFINED> instruction: 0xf7feecc0
    45e0:	stmiami	r6!, {r1, r2, r3, r4, r5, r7, r8, fp, ip, sp, pc}
    45e4:			; <UNDEFINED> instruction: 0xf7fd4478
    45e8:	stccs	12, cr14, [r0, #-744]	; 0xfffffd18
    45ec:	addhi	pc, r4, r0
    45f0:	bmi	fe916c84 <strspn@plt+0xfe914a88>
    45f4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    45f8:	stmiami	r3!, {r4, r5, r6, r8, r9, sl, sp, lr, pc}
    45fc:	ldrtmi	r4, [r9], -sl, lsr #12
    4600:			; <UNDEFINED> instruction: 0xf7fd4478
    4604:	ldrb	lr, [r9, -ip, lsr #25]
    4608:	strtmi	r4, [sl], -r0, lsr #19
    460c:	ldrbtmi	r2, [r9], #-1
    4610:	ldcl	7, cr15, [r8, #-1012]	; 0xfffffc0c
    4614:	ldmibmi	lr, {r1, r4, r6, sl, sp, lr, pc}
    4618:	andcs	r4, r1, sl, lsr #12
    461c:			; <UNDEFINED> instruction: 0xf7fd4479
    4620:	strb	lr, [fp], #-3410	; 0xfffff2ae
    4624:			; <UNDEFINED> instruction: 0x4641489b
    4628:	ldrbtmi	r7, [r8], #-2602	; 0xfffff5d6
    462c:	ldc	7, cr15, [r6], {253}	; 0xfd
    4630:	andeq	pc, r1, pc, rrx
    4634:			; <UNDEFINED> instruction: 0xf7fe4605
    4638:	blmi	fe5f2c88 <strspn@plt+0xfe5f0a8c>
    463c:	ldmmi	r7, {r1, r9, sl, lr}
    4640:	ldrbcc	pc, [pc, #79]!	; 4697 <strspn@plt+0x249b>	; <UNPREDICTABLE>
    4644:			; <UNDEFINED> instruction: 0xf103447b
    4648:	ldrbtmi	r0, [r8], #-372	; 0xfffffe8c
    464c:	stc	7, cr15, [r6], {253}	; 0xfd
    4650:	stmiblt	r5, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4654:			; <UNDEFINED> instruction: 0xf04f4b92
    4658:	ldmmi	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}
    465c:			; <UNDEFINED> instruction: 0xf103447b
    4660:	ldrbtmi	r0, [r8], #-372	; 0xfffffe8c
    4664:	ldcl	7, cr15, [sl], #-1012	; 0xfffffc0c
    4668:	ldmdblt	r9!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    466c:	adcmi	pc, ip, sp, lsl #4
    4670:			; <UNDEFINED> instruction: 0xf7fd2108
    4674:	bllt	3fcfc <strspn@plt+0x3db00>
    4678:			; <UNDEFINED> instruction: 0xf04f488b
    467c:	ldrbtmi	r3, [r8], #-1535	; 0xfffffa01
    4680:	stcl	7, cr15, [ip], #-1012	; 0xfffffc0c
    4684:	stmdblt	fp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4688:			; <UNDEFINED> instruction: 0xf8dd4888
    468c:	ldrbtmi	r9, [r8], #-52	; 0xffffffcc
    4690:	stcl	7, cr15, [r4], #-1012	; 0xfffffc0c
    4694:	rscscc	pc, pc, pc, asr #32
    4698:			; <UNDEFINED> instruction: 0xf7fe4605
    469c:	stmmi	r4, {r5, r6, r8, fp, ip, sp, pc}
    46a0:	strcs	r4, [r1, #-1577]	; 0xfffff9d7
    46a4:			; <UNDEFINED> instruction: 0xf7fd4478
    46a8:	stmmi	r2, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
    46ac:			; <UNDEFINED> instruction: 0xf7fd4478
    46b0:	stcvs	12, cr14, [r3, #-344]!	; 0xfffffea8
    46b4:			; <UNDEFINED> instruction: 0xf7fd9308
    46b8:	ldmdami	pc!, {r0, r1, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    46bc:	andne	lr, sp, #212, 18	; 0x350000
    46c0:			; <UNDEFINED> instruction: 0xf7fd4478
    46c4:	ldmib	r4, {r2, r3, r6, sl, fp, sp, lr, pc}^
    46c8:	addsmi	r3, sl, #-536870912	; 0xe0000000
    46cc:	ldmdbmi	fp!, {r2, r3, r4, r8, sl, fp, ip, lr, pc}^
    46d0:			; <UNDEFINED> instruction: 0xf04f2001
    46d4:	ldrbtmi	r3, [r9], #-1535	; 0xfffffa01
    46d8:	ldcl	7, cr15, [r4], #1012	; 0x3f4
    46dc:	ldmdblt	pc!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    46e0:			; <UNDEFINED> instruction: 0xf04f4977
    46e4:	ldmdami	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}^
    46e8:	cfstrdvs	mvd4, [r2], #-484	; 0xfffffe1c
    46ec:	ldrbtmi	r3, [r8], #-504	; 0xfffffe08
    46f0:	ldc	7, cr15, [r4], #-1012	; 0xfffffc0c
    46f4:	ldmiblt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    46f8:	ldrbtmi	r4, [r9], #-2419	; 0xfffff68d
    46fc:	strbt	r4, [sp], sl, lsl #12
    4700:	ldrbtmi	r4, [fp], #-2930	; 0xfffff48e
    4704:	mrclt	7, 5, APSR_nzcv, cr6, cr13, {7}
    4708:			; <UNDEFINED> instruction: 0xf04f4871
    470c:	ldrbtmi	r3, [r8], #-1535	; 0xfffffa01
    4710:	stcl	7, cr15, [r6], #-1012	; 0xfffffc0c
    4714:	stmdblt	r3!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4718:	andeq	ip, r0, r2, asr #6
    471c:	andeq	lr, r0, r6, lsl #15
    4720:	andeq	ip, r0, r4, asr #16
    4724:			; <UNDEFINED> instruction: 0x0000b8bc
    4728:	andeq	fp, r0, ip, asr r7
    472c:	andeq	fp, r0, ip, asr r8
    4730:	andeq	fp, r0, sl, lsl r8
    4734:	andeq	fp, r0, lr, asr #13
    4738:	andeq	fp, r0, ip, lsr r7
    473c:	ldrdeq	fp, [r0], -lr
    4740:	andeq	ip, r0, lr, lsl #19
    4744:			; <UNDEFINED> instruction: 0x0000c6ba
    4748:	andeq	ip, r0, r4, lsr r8
    474c:	andeq	ip, r0, r6, lsr #7
    4750:	ldrdeq	fp, [r0], -r0
    4754:	andeq	fp, r0, r2, ror sl
    4758:	andeq	r0, r2, lr, ror #21
    475c:	muleq	r0, lr, r3
    4760:			; <UNDEFINED> instruction: 0x00020ab2
    4764:			; <UNDEFINED> instruction: 0x0000c3b8
    4768:	andeq	ip, r0, ip, asr #7
    476c:	andeq	r0, r2, r0, asr sl
    4770:	strdeq	ip, [r0], -sl
    4774:	andeq	fp, r0, r8, lsr r9
    4778:	andeq	fp, r0, sl, ror #18
    477c:	andeq	lr, r0, r4, lsr #10
    4780:	andeq	ip, r0, r0, ror #26
    4784:	andeq	ip, r0, r2, lsl r0
    4788:	andeq	r0, r2, r8, ror #18
    478c:	andeq	fp, r0, r8, asr #12
    4790:	andeq	ip, r0, ip, lsr #22
    4794:	andeq	ip, r0, r2, ror #22
    4798:	andeq	ip, r0, sl, lsl #21
    479c:			; <UNDEFINED> instruction: 0x0000cab4
    47a0:	muleq	r0, r0, r9
    47a4:	ldrdeq	ip, [r0], -r2
    47a8:	strdeq	ip, [r0], -r0
    47ac:	ldrdeq	ip, [r0], -r8
    47b0:	strdeq	ip, [r0], -sl
    47b4:	andeq	ip, r0, sl, lsr r8
    47b8:	andeq	ip, r0, r4, asr r8
    47bc:	andeq	ip, r0, r0, asr #15
    47c0:	andeq	ip, r0, r6, lsr r5
    47c4:	andeq	ip, r0, sl, lsr #14
    47c8:	andeq	ip, r0, r0, asr #14
    47cc:	andeq	ip, r0, ip, lsr #13
    47d0:	andeq	ip, r0, r2, ror r4
    47d4:	andeq	fp, r0, r0, asr #14
    47d8:	andeq	fp, r0, r0, ror #12
    47dc:	andeq	fp, r0, r4, lsl #19
    47e0:	muleq	r0, r8, r9
    47e4:	andeq	fp, r0, ip, lsr #5
    47e8:	andeq	fp, r0, r8, lsl sl
    47ec:	strdeq	r9, [r0], -r6
    47f0:	strdeq	fp, [r0], -r8
    47f4:	andeq	fp, r0, lr, ror #11
    47f8:	andeq	lr, r1, ip, asr #26
    47fc:			; <UNDEFINED> instruction: 0x000099be
    4800:	andeq	lr, r1, r0, lsl sp
    4804:	andeq	fp, r0, r6, lsl #29
    4808:	andeq	fp, r0, r6, ror #31
    480c:	andeq	fp, r0, sl, lsl #18
    4810:	andeq	fp, r0, r4, asr #8
    4814:	andeq	fp, r0, ip, lsr #15
    4818:	andeq	fp, r0, r6, asr #9
    481c:	andeq	fp, r0, r6, lsl #25
    4820:	andeq	fp, r0, ip, asr #24
    4824:	andeq	fp, r0, r0, ror #13
    4828:	andeq	lr, r1, r4, lsl #23
    482c:	strdeq	r9, [r0], -sl
    4830:	andeq	ip, r0, sl, ror #15
    4834:	andeq	sp, r0, r4, asr #3
    4838:	andeq	sl, r0, sl, ror #29
    483c:			; <UNDEFINED> instruction: 0x0000beba
    4840:	strdeq	fp, [r0], -ip
    4844:	strdeq	fp, [r0], -r4
    4848:	andeq	fp, r0, lr, ror #12
    484c:	andeq	fp, r0, r2, asr #11
    4850:	andeq	ip, r0, lr, lsl #3
    4854:	ldrdeq	ip, [r0], -r6
    4858:	andeq	fp, r0, r4, ror r7
    485c:	andeq	fp, r0, ip, asr #25
    4860:	andeq	fp, r0, ip, asr #24
    4864:	strdeq	fp, [r0], -r2
    4868:	ldrdeq	fp, [r0], -r2
    486c:	andeq	sp, r0, r4, lsr #29
    4870:	andeq	ip, r0, ip, asr r2
    4874:	andeq	fp, r0, r6, lsl lr
    4878:	andeq	ip, r0, r0, lsr #3
    487c:	ldrdeq	ip, [r0], -r4
    4880:	ldrdeq	sl, [r0], -r0
    4884:	andeq	sp, r0, r6, lsr #1
    4888:	andeq	fp, r0, r4, ror #26
    488c:	andeq	fp, r0, sl, asr #24
    4890:	andeq	fp, r0, r8, ror #24
    4894:	andeq	fp, r0, sl, asr pc
    4898:	andeq	sp, r0, r0, lsl lr
    489c:	andeq	fp, r0, r6, asr lr
    48a0:	strdeq	sp, [r0], -r8
    48a4:	andeq	fp, r0, lr, ror #28
    48a8:	andeq	ip, r0, lr, lsl r1
    48ac:	andeq	fp, r0, lr, asr #31
    48b0:	andeq	fp, r0, r4, asr #2
    48b4:			; <UNDEFINED> instruction: 0x0000b1bc
    48b8:	strdeq	ip, [r0], -r4
    48bc:	andeq	ip, r0, lr, ror #1
    48c0:	andeq	sp, r0, ip, ror #26
    48c4:	ldrdeq	r9, [r0], -lr
    48c8:	andeq	sl, r0, sl, asr #25
    48cc:	andeq	sl, r0, lr, lsl #8
    48d0:	andeq	ip, r0, r6, asr #1
    48d4:	bleq	40a18 <strspn@plt+0x3e81c>
    48d8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    48dc:	strbtmi	fp, [sl], -r2, lsl #24
    48e0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    48e4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    48e8:	ldrmi	sl, [sl], #776	; 0x308
    48ec:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    48f0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    48f4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    48f8:			; <UNDEFINED> instruction: 0xf85a4b06
    48fc:	stmdami	r6, {r0, r1, ip, sp}
    4900:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    4904:	bl	1e42900 <strspn@plt+0x1e40704>
    4908:	stcl	7, cr15, [r6], #-1012	; 0xfffffc0c
    490c:	andeq	lr, r1, r8, lsr #11
    4910:	andeq	r0, r0, r0, lsr #2
    4914:	andeq	r0, r0, ip, lsr r1
    4918:	andeq	r0, r0, r0, asr #2
    491c:	ldr	r3, [pc, #20]	; 4938 <strspn@plt+0x273c>
    4920:	ldr	r2, [pc, #20]	; 493c <strspn@plt+0x2740>
    4924:	add	r3, pc, r3
    4928:	ldr	r2, [r3, r2]
    492c:	cmp	r2, #0
    4930:	bxeq	lr
    4934:	b	201c <__gmon_start__@plt>
    4938:	andeq	lr, r1, r8, lsl #11
    493c:	andeq	r0, r0, r4, lsr r1
    4940:	blmi	1d6960 <strspn@plt+0x1d4764>
    4944:	bmi	1d5b2c <strspn@plt+0x1d3930>
    4948:	addmi	r4, r3, #2063597568	; 0x7b000000
    494c:	andle	r4, r3, sl, ror r4
    4950:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    4954:	ldrmi	fp, [r8, -r3, lsl #2]
    4958:	svclt	0x00004770
    495c:	ldrdeq	pc, [r1], -r0
    4960:	andeq	pc, r1, ip, asr #31
    4964:	andeq	lr, r1, r4, ror #10
    4968:	andeq	r0, r0, r8, lsr #2
    496c:	stmdbmi	r9, {r3, fp, lr}
    4970:	bmi	255b58 <strspn@plt+0x25395c>
    4974:	bne	255b60 <strspn@plt+0x253964>
    4978:	svceq	0x00cb447a
    497c:			; <UNDEFINED> instruction: 0x01a1eb03
    4980:	andle	r1, r3, r9, asr #32
    4984:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    4988:	ldrmi	fp, [r8, -r3, lsl #2]
    498c:	svclt	0x00004770
    4990:	andeq	pc, r1, r4, lsr #31
    4994:	andeq	pc, r1, r0, lsr #31
    4998:	andeq	lr, r1, r8, lsr r5
    499c:	andeq	r0, r0, r4, asr #2
    49a0:	blmi	2b1dc8 <strspn@plt+0x2afbcc>
    49a4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    49a8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    49ac:	blmi	272f60 <strspn@plt+0x270d64>
    49b0:	ldrdlt	r5, [r3, -r3]!
    49b4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    49b8:			; <UNDEFINED> instruction: 0xf7fd6818
    49bc:			; <UNDEFINED> instruction: 0xf7ffea92
    49c0:	blmi	1c48c4 <strspn@plt+0x1c26c8>
    49c4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    49c8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    49cc:	andeq	pc, r1, lr, ror #30
    49d0:	andeq	lr, r1, r8, lsl #10
    49d4:	andeq	r0, r0, r4, lsr #2
    49d8:	andeq	lr, r1, sl, asr #12
    49dc:	andeq	pc, r1, lr, asr #30
    49e0:	svclt	0x0000e7c4
    49e4:	andeq	r0, r0, r0
    49e8:	strmi	r2, [r3], -r2, lsl #20
    49ec:	stmvs	r0, {r4, sl, ip, sp, pc}
    49f0:	bcs	f8a5c <strspn@plt+0xf6860>
    49f4:	ldmvs	ip, {r0, r1, r2, r5, r8, ip, lr, pc}^
    49f8:	lfmle	f4, 4, [r0, #-560]	; 0xfffffdd0
    49fc:	and	r2, r3, r0, lsl #6
    4a00:			; <UNDEFINED> instruction: 0xf100429c
    4a04:	andle	r0, sl, r0, lsr r0
    4a08:	movwcc	r7, #6658	; 0x1a02
    4a0c:	mvnsle	r2, r9, lsl sl
    4a10:	addmi	r6, sl, #4325376	; 0x420000
    4a14:	addsmi	sp, ip, #4
    4a18:	eorseq	pc, r0, r0, lsl #2
    4a1c:	strdcs	sp, [r0], -r4
    4a20:	blmi	142b9c <strspn@plt+0x1409a0>
    4a24:	ldmdbvs	sl, {r4, r5, r6, r8, r9, sl, lr}
    4a28:	lfmle	f4, 2, [r8, #552]!	; 0x228
    4a2c:	stccs	8, cr6, [r0], {220}	; 0xdc
    4a30:	movwcs	sp, #3573	; 0xdf5
    4a34:	movwcc	r6, #6402	; 0x1902
    4a38:	rscsle	r4, r1, sl, lsl #5
    4a3c:			; <UNDEFINED> instruction: 0xf100429c
    4a40:	mvnsle	r0, r0, lsr r0
    4a44:	ldmdbvs	sl, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    4a48:	sfmle	f4, 2, [r8, #552]!	; 0x228
    4a4c:	stccs	8, cr6, [r0], {220}	; 0xdc
    4a50:	movwcs	sp, #3557	; 0xde5
    4a54:	movwcc	r6, #6338	; 0x18c2
    4a58:	rscle	r4, r1, sl, lsl #5
    4a5c:			; <UNDEFINED> instruction: 0xf100429c
    4a60:	mvnsle	r0, r0, lsr r0
    4a64:	svclt	0x0000e7db
    4a68:			; <UNDEFINED> instruction: 0x4607b5f8
    4a6c:			; <UNDEFINED> instruction: 0xf817460e
    4a70:			; <UNDEFINED> instruction: 0xf8165b01
    4a74:	adcmi	r4, r5, #1024	; 0x400
    4a78:	stclcs	0, cr13, [r0], #-32	; 0xffffffe0
    4a7c:			; <UNDEFINED> instruction: 0xf7fddd0c
    4a80:	stmdavs	r3, {r3, r6, r7, r9, fp, sp, lr, pc}
    4a84:	eormi	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    4a88:	smlatble	r3, r5, r2, r4
    4a8c:	mvnle	r2, r0, lsl #24
    4a90:	ldcllt	0, cr2, [r8, #4]!
    4a94:	ldcllt	0, cr2, [r8]
    4a98:	ldclle	13, cr2, [fp, #384]!	; 0x180
    4a9c:	b	fee42a98 <strspn@plt+0xfee4089c>
    4aa0:	stmdavs	r3, {r0, r2, r3, r5, r9, ip, sp, pc}
    4aa4:	eorpl	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    4aa8:	svclt	0x0000e7ee
    4aac:	svcmi	0x00f0e92d
    4ab0:	blhi	bff6c <strspn@plt+0xbdd70>
    4ab4:	cfstr32vc	mvfx15, [r7, #-692]!	; 0xfffffd4c
    4ab8:	smlabtcs	r3, sp, r9, lr
    4abc:	ldrbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    4ac0:			; <UNDEFINED> instruction: 0xf8df9306
    4ac4:	ldrbtmi	r3, [sl], #-1244	; 0xfffffb24
    4ac8:	sbcvs	pc, r8, #10289152	; 0x9d0000
    4acc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4ad0:			; <UNDEFINED> instruction: 0xf04f93a5
    4ad4:			; <UNDEFINED> instruction: 0xf8df0300
    4ad8:	ldrbtmi	r3, [fp], #-1228	; 0xfffffb34
    4adc:	stmdacs	r0, {r0, r1, r2, r8, r9, ip, pc}
    4ae0:			; <UNDEFINED> instruction: 0x4605d07a
    4ae4:	b	fecc2ae0 <strspn@plt+0xfecc08e4>
    4ae8:	stmdacs	r0, {r2, r9, sl, lr}
    4aec:	addhi	pc, r5, r0
    4af0:			; <UNDEFINED> instruction: 0xf0002801
    4af4:	cdpcs	0, 0, cr8, cr0, cr5, {4}
    4af8:	addhi	pc, fp, r0
    4afc:	blcs	1022bb0 <strspn@plt+0x10209b4>
    4b00:	sbchi	pc, fp, r0
    4b04:	strtne	pc, [r0], #2271	; 0x8df
    4b08:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4b0c:	bl	1dc2b08 <strspn@plt+0x1dc090c>
    4b10:			; <UNDEFINED> instruction: 0xf0404284
    4b14:			; <UNDEFINED> instruction: 0xf8df8196
    4b18:	svcge	0x000a8494
    4b1c:	blge	ff298 <strspn@plt+0xfd09c>
    4b20:	ldrbtmi	r4, [r8], #1582	; 0x62e
    4b24:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4b28:	stmdacs	r0, {r3, sp, lr, pc}
    4b2c:	bicshi	pc, r2, r0
    4b30:	vhsub.s8	d20, d16, d4
    4b34:	strcc	r8, [r1], -pc, asr #3
    4b38:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    4b3c:	ble	696288 <strspn@plt+0x69408c>
    4b40:			; <UNDEFINED> instruction: 0x4641463a
    4b44:			; <UNDEFINED> instruction: 0xf7fd4630
    4b48:	stmdacs	r1, {r5, r7, r9, fp, sp, lr, pc}
    4b4c:	ldmdavs	fp!, {r2, r3, r4, r5, r8, ip, lr, pc}
    4b50:	vpadd.i8	q1, q8, <illegal reg q15.5>
    4b54:			; <UNDEFINED> instruction: 0x212c81e7
    4b58:			; <UNDEFINED> instruction: 0xf80b4630
    4b5c:			; <UNDEFINED> instruction: 0xf7fd3009
    4b60:			; <UNDEFINED> instruction: 0x2120ea7c
    4b64:	ldrtmi	r4, [r0], -r4, lsl #12
    4b68:	b	1dc2b64 <strspn@plt+0x1dc0968>
    4b6c:	stccs	6, cr4, [r0], {6}
    4b70:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r8, ip, lr, pc}
    4b74:	bls	1b92f8 <strspn@plt+0x1b70fc>
    4b78:	movweq	pc, #4361	; 0x1109	; <UNPREDICTABLE>
    4b7c:	blls	fecdcbd0 <strspn@plt+0xfecda9d4>
    4b80:	fldmdbxle	sl!, {d18}	;@ Deprecated
    4b84:	cdp	3, 0, cr2, cr8, cr0, {0}
    4b88:			; <UNDEFINED> instruction: 0xf8df3a10
    4b8c:			; <UNDEFINED> instruction: 0xf8df1424
    4b90:	ldrbtmi	r0, [r9], #-1060	; 0xfffffbdc
    4b94:			; <UNDEFINED> instruction: 0xf7fd4478
    4b98:	blls	1bf328 <strspn@plt+0x1bd12c>
    4b9c:	andcs	r9, r0, #4, 16	; 0x40000
    4ba0:			; <UNDEFINED> instruction: 0xf7fd6819
    4ba4:			; <UNDEFINED> instruction: 0xee18eaf0
    4ba8:	bcs	f3f0 <strspn@plt+0xd1f4>
    4bac:			; <UNDEFINED> instruction: 0xf8dfd065
    4bb0:	stmdbls	r7, {r3, sl, ip, sp}
    4bb4:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    4bb8:			; <UNDEFINED> instruction: 0xd05e4293
    4bbc:	beq	440424 <strspn@plt+0x43e228>
    4bc0:			; <UNDEFINED> instruction: 0xf7fd2400
    4bc4:	mul	r8, lr, sl
    4bc8:	blne	1c973c0 <strspn@plt+0x1c951c4>
    4bcc:	andcc	r4, r1, #252, 16	; 0xfc0000
    4bd0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4bd4:	stmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4bd8:	bmi	ffe8dbe4 <strspn@plt+0xffe8b9e8>
    4bdc:	ldrbtmi	r4, [sl], #-3056	; 0xfffff410
    4be0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4be4:	subsmi	r9, sl, r5, lsr #23
    4be8:	bicshi	pc, r5, r0, asr #32
    4bec:			; <UNDEFINED> instruction: 0xf50d4620
    4bf0:	ldc	13, cr7, [sp], #156	; 0x9c
    4bf4:	pop	{r1, r8, r9, fp, pc}
    4bf8:	blls	1a8bc0 <strspn@plt+0x1a69c4>
    4bfc:			; <UNDEFINED> instruction: 0xe7ec6018
    4c00:	blcs	b62cb4 <strspn@plt+0xb60ab8>
    4c04:	svcge	0x0077f47f
    4c08:			; <UNDEFINED> instruction: 0xf0402e00
    4c0c:	ldrtmi	r8, [r7], -r6, asr #2
    4c10:	stclne	0, cr14, [r8], #-28	; 0xffffffe4
    4c14:			; <UNDEFINED> instruction: 0xf7fd4631
    4c18:			; <UNDEFINED> instruction: 0x1e07e9de
    4c1c:	orrhi	pc, ip, r0, asr #5
    4c20:	ldmib	sp, {r2, r4, r5, r9, sl, lr}^
    4c24:	ldrtmi	r2, [r8], -r3, lsl #2
    4c28:	stmdb	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c2c:	stcle	14, cr1, [r6, #-24]!	; 0xffffffe8
    4c30:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    4c34:	andcs	r4, r3, r9, lsr r6
    4c38:			; <UNDEFINED> instruction: 0xf7fd4642
    4c3c:	ldmiblt	r8!, {r1, r2, r3, r5, r7, r8, fp, sp, lr, pc}
    4c40:			; <UNDEFINED> instruction: 0x3010f8d8
    4c44:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    4c48:	svcpl	0x0080f5b3
    4c4c:	ldmib	sp, {r4, r8, ip, lr, pc}^
    4c50:	and	r8, fp, r3, lsl #18
    4c54:	andeq	lr, r6, #168, 22	; 0x2a000
    4c58:	tsteq	r6, r9, lsl #22
    4c5c:			; <UNDEFINED> instruction: 0xf7fd4638
    4c60:	stmdacs	r0, {r1, r2, r6, r8, fp, sp, lr, pc}
    4c64:	vaddl.s8	<illegal reg q14.5>, d0, d4
    4c68:	strmi	r8, [r6], #-337	; 0xfffffeaf
    4c6c:	blle	ffc5618c <strspn@plt+0xffc53f90>
    4c70:	andsvs	r9, lr, r6, lsl #22
    4c74:			; <UNDEFINED> instruction: 0xf0002c00
    4c78:	strcs	r8, [r0], #-325	; 0xfffffebb
    4c7c:			; <UNDEFINED> instruction: 0xf040e7ad
    4c80:	ldmmi	r1, {r2, r4, r6, r7, pc}^
    4c84:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    4c88:	stmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c8c:			; <UNDEFINED> instruction: 0xd1a32c00
    4c90:	strcs	r4, [r1], #-1592	; 0xfffff9c8
    4c94:	b	fe9c2c90 <strspn@plt+0xfe9c0a94>
    4c98:	stmibmi	ip, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    4c9c:	ldrbtmi	r3, [r9], #-1281	; 0xfffffaff
    4ca0:			; <UNDEFINED> instruction: 0xf7fd4628
    4ca4:			; <UNDEFINED> instruction: 0xee08ea52
    4ca8:	stmdacs	r0, {r4, r9, fp}
    4cac:	msrhi	SPSR_, r0
    4cb0:	movwcs	r4, #2759	; 0xac7
    4cb4:			; <UNDEFINED> instruction: 0xf10d4fc7
    4cb8:	ldrbtmi	r0, [sl], #-2452	; 0xfffff66c
    4cbc:	ldrbtmi	r9, [pc], #-776	; 4cc4 <strspn@plt+0x2ac8>
    4cc0:	cdp	3, 0, cr9, cr8, cr5, {0}
    4cc4:			; <UNDEFINED> instruction: 0xf88d2a90
    4cc8:	bge	910f10 <strspn@plt+0x90ed14>
    4ccc:	and	r9, r9, r2, lsl #4
    4cd0:	movwcs	r9, #2562	; 0xa02
    4cd4:	blls	160d28 <strspn@plt+0x15eb2c>
    4cd8:	movwls	r3, #21249	; 0x5301
    4cdc:	svcmi	0x0080f5b3
    4ce0:	sbchi	pc, pc, r0
    4ce4:	bcs	44054c <strspn@plt+0x43e350>
    4ce8:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    4cec:			; <UNDEFINED> instruction: 0xf7fd4648
    4cf0:	stmdacs	r0, {r1, r3, r8, fp, sp, lr, pc}
    4cf4:	sbchi	pc, r5, r0
    4cf8:			; <UNDEFINED> instruction: 0xf7fd4648
    4cfc:	stmdacs	r0, {r3, r5, r7, r8, fp, sp, lr, pc}
    4d00:	cdpne	0, 4, cr13, cr3, cr6, {7}
    4d04:			; <UNDEFINED> instruction: 0xf8194604
    4d08:	bcs	28cd1c <strspn@plt+0x28ab20>
    4d0c:	adchi	pc, r2, r0
    4d10:	movwls	r2, #4865	; 0x1301
    4d14:	ldmdavc	fp, {r1, r8, r9, fp, ip, pc}
    4d18:			; <UNDEFINED> instruction: 0xf0002b00
    4d1c:			; <UNDEFINED> instruction: 0xf7fd80a6
    4d20:			; <UNDEFINED> instruction: 0xf899e98a
    4d24:	stmdavs	r3, {sp}
    4d28:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    4d2c:			; <UNDEFINED> instruction: 0xf10004db
    4d30:			; <UNDEFINED> instruction: 0x46ca80bb
    4d34:	movwcs	r9, #2562	; 0xa02
    4d38:	mrc	0, 0, r7, cr8, cr3, {0}
    4d3c:			; <UNDEFINED> instruction: 0x46501a90
    4d40:	b	1742d3c <strspn@plt+0x1740b40>
    4d44:	strmi	r4, [r5], -r4, lsl #5
    4d48:			; <UNDEFINED> instruction: 0xf81ad0c5
    4d4c:	strmi	r2, [r2], #0
    4d50:	sbcle	r2, r0, r3, lsr #20
    4d54:	ldrbmi	r4, [r0], -r0, lsr #19
    4d58:	ldrbtmi	r1, [r9], #-2916	; 0xfffff49c
    4d5c:	b	13c2d58 <strspn@plt+0x13c0b5c>
    4d60:			; <UNDEFINED> instruction: 0xf0404284
    4d64:	bls	225144 <strspn@plt+0x222f48>
    4d68:	bne	fe6eb97c <strspn@plt+0xfe6e9780>
    4d6c:	ldrmi	r2, [sl], -r0, lsl #22
    4d70:	strcs	fp, [r1], #-4056	; 0xfffff028
    4d74:	blls	23c374 <strspn@plt+0x23a178>
    4d78:			; <UNDEFINED> instruction: 0xf8dfae0a
    4d7c:	strcs	r8, [r0], #-608	; 0xfffffda0
    4d80:	blls	10c6fc <strspn@plt+0x10a500>
    4d84:	eorls	pc, r4, sp, asr #17
    4d88:	ldrmi	r4, [sp], #-1272	; 0xfffffb08
    4d8c:	mla	r5, r1, r6, r4
    4d90:	ldrdlt	pc, [r0], -r6
    4d94:	svceq	0x00fff1bb
    4d98:	addshi	pc, lr, r0, lsl #4
    4d9c:	cmplt	r3, r1, lsl #22
    4da0:			; <UNDEFINED> instruction: 0xf7fd4650
    4da4:	stmdacs	r1, {r2, r4, r6, r8, fp, sp, lr, pc}
    4da8:			; <UNDEFINED> instruction: 0xf89abf02
    4dac:	blls	8cdb4 <strspn@plt+0x8abb8>
    4db0:			; <UNDEFINED> instruction: 0xf805701a
    4db4:	ldrbmi	fp, [r0], -r1, lsl #30
    4db8:	strcc	r4, [r1], #-1593	; 0xfffff9c7
    4dbc:	stmib	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4dc0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    4dc4:	ldrtmi	sp, [r9], -r6, rrx
    4dc8:	b	642dc4 <strspn@plt+0x640bc8>
    4dcc:	andcc	pc, r0, fp, lsl r8	; <UNPREDICTABLE>
    4dd0:	beq	3fa04 <strspn@plt+0x3d808>
    4dd4:	subsle	r2, sp, r0, lsl #22
    4dd8:	suble	r4, r8, r1, lsr #11
    4ddc:			; <UNDEFINED> instruction: 0x46414632
    4de0:			; <UNDEFINED> instruction: 0xf7fd4650
    4de4:	stmdacs	r1, {r1, r4, r6, r8, fp, sp, lr, pc}
    4de8:			; <UNDEFINED> instruction: 0xf8ddd0d2
    4dec:	bls	168e84 <strspn@plt+0x166c88>
    4df0:	bl	fea973e4 <strspn@plt+0xfea951e8>
    4df4:	ldmdami	fp!, {r0, r3, r8, r9}^
    4df8:	andcc	r3, r1, #67108864	; 0x4000000
    4dfc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4e00:	stmia	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e04:	blcs	abcd8 <strspn@plt+0xa9adc>
    4e08:	mrc	12, 0, sp, cr8, cr6, {3}
    4e0c:	stmdacs	r0, {r4, r9, fp}
    4e10:	mcrge	4, 7, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
    4e14:	stmdbls	r7, {r3, r5, r6, r8, r9, fp, lr}
    4e18:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    4e1c:			; <UNDEFINED> instruction: 0xf43f4283
    4e20:	strcs	sl, [r1], #-3803	; 0xfffff125
    4e24:	stmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4e28:			; <UNDEFINED> instruction: 0xf7fde6d7
    4e2c:	stmdavs	r0, {r3, r5, r8, fp, sp, lr, pc}
    4e30:	ldmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4e34:	strmi	r4, [r2], -r9, lsr #12
    4e38:	ldrbtmi	r4, [r8], #-2155	; 0xfffff795
    4e3c:	stm	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e40:	mcrrne	7, 2, lr, r2, cr4
    4e44:	stmdami	sl!, {r0, r3, r5, r6, r8, fp, lr}^
    4e48:	ldrbtmi	r2, [r9], #-1025	; 0xfffffbff
    4e4c:			; <UNDEFINED> instruction: 0xf7fd4478
    4e50:	strb	lr, [r2], r6, lsl #17
    4e54:	beq	40f98 <strspn@plt+0x3ed9c>
    4e58:	andge	pc, r3, r9, lsl #16
    4e5c:			; <UNDEFINED> instruction: 0xf43f2b00
    4e60:	sasxmi	sl, ip, r7
    4e64:	andge	pc, r4, sp, asr #17
    4e68:			; <UNDEFINED> instruction: 0x46cae754
    4e6c:			; <UNDEFINED> instruction: 0xf8dde765
    4e70:	strcc	r9, [r1], #-36	; 0xffffffdc
    4e74:	bls	eba9c <strspn@plt+0xe98a0>
    4e78:	movwls	r4, #33827	; 0x8423
    4e7c:			; <UNDEFINED> instruction: 0xf73f429a
    4e80:	blls	1b0b30 <strspn@plt+0x1ae934>
    4e84:	blls	2166f4 <strspn@plt+0x2144f8>
    4e88:	blls	fecdcedc <strspn@plt+0xfecdace0>
    4e8c:			; <UNDEFINED> instruction: 0xf77f2b03
    4e90:	ldrbt	sl, [sl], -sl, lsl #29
    4e94:	ldrdls	pc, [r4], -sp	; <UNPREDICTABLE>
    4e98:	blmi	11fee50 <strspn@plt+0x11fcc54>
    4e9c:	ldmpl	r3, {r0, r1, r2, r9, fp, ip, pc}^
    4ea0:	mcr	8, 0, r6, cr8, cr11, {0}
    4ea4:	smlad	r3, r0, sl, r3
    4ea8:	cdpge	8, 0, cr9, cr10, cr2, {0}
    4eac:	movwcs	r4, #2385	; 0x951
    4eb0:	ldrbtmi	r7, [r9], #-66	; 0xffffffbe
    4eb4:	addvc	r4, r3, r2, lsr r6
    4eb8:	stmia	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4ebc:	cmnle	r0, r1, lsl #16
    4ec0:			; <UNDEFINED> instruction: 0x3c019b04
    4ec4:			; <UNDEFINED> instruction: 0xf10d9908
    4ec8:	ldmdavs	r2!, {r0, r2, r4, r7, r9, fp}
    4ecc:			; <UNDEFINED> instruction: 0xf803440b
    4ed0:	str	r2, [pc, -r1, lsl #24]!
    4ed4:	strt	r4, [lr], -r6, lsr #12
    4ed8:	ldrdls	pc, [r4], -sp	; <UNPREDICTABLE>
    4edc:	stmdbmi	r6, {r0, r2, r9, fp, ip, pc}^
    4ee0:	movweq	lr, #39850	; 0x9baa
    4ee4:	movwcc	r4, #6213	; 0x1845
    4ee8:	ldrbtmi	r3, [r9], #-513	; 0xfffffdff
    4eec:			; <UNDEFINED> instruction: 0xf7fd4478
    4ef0:	blls	fecfefd0 <strspn@plt+0xfecfcdd4>
    4ef4:	vstrle	d2, [r8, #8]
    4ef8:	strbmi	r4, [r9], -r1, asr #16
    4efc:			; <UNDEFINED> instruction: 0xf7fd4478
    4f00:	str	lr, [r2, lr, lsr #16]
    4f04:			; <UNDEFINED> instruction: 0xf7fd4638
    4f08:	strbt	lr, [r6], -lr, ror #18
    4f0c:	ldm	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f10:			; <UNDEFINED> instruction: 0xf7fd6800
    4f14:	strtmi	lr, [r9], -r8, lsl #18
    4f18:	ldmdami	sl!, {r1, r9, sl, lr}
    4f1c:			; <UNDEFINED> instruction: 0xf7fd4478
    4f20:	ssat	lr, #20, lr, lsl #16
    4f24:	ldmdbmi	r8!, {r2, r9, sl, lr}
    4f28:	blne	1c97010 <strspn@plt+0x1c94e14>
    4f2c:	andcc	r4, r1, #2030043136	; 0x79000000
    4f30:			; <UNDEFINED> instruction: 0xf7fd4478
    4f34:			; <UNDEFINED> instruction: 0xe650e814
    4f38:	stmia	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f3c:	stmdavs	r0, {r0, sl, sp}
    4f40:	ldm	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4f44:	strmi	r4, [r2], -r9, lsr #12
    4f48:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
    4f4c:	stmda	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f50:	bls	17e864 <strspn@plt+0x17c668>
    4f54:	stmdbmi	pc!, {r0, r1, r3, r5, fp, ip}	; <UNPREDICTABLE>
    4f58:	stmdami	pc!, {r0, r8, r9, ip, sp}	; <UNPREDICTABLE>
    4f5c:	ldrbtmi	r3, [r9], #-513	; 0xfffffdff
    4f60:			; <UNDEFINED> instruction: 0xf7fc4478
    4f64:	blls	fed00f5c <strspn@plt+0xfecfed60>
    4f68:			; <UNDEFINED> instruction: 0xf77f2b02
    4f6c:	strb	sl, [r3, lr, asr #30]
    4f70:	strtmi	r4, [sl], -sl, lsr #18
    4f74:	strcs	r4, [r1], #-2090	; 0xfffff7d6
    4f78:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4f7c:	svc	0x00eef7fc
    4f80:	blls	17e834 <strspn@plt+0x17c638>
    4f84:	stmdami	r8!, {r0, r1, r2, r5, r8, fp, lr}
    4f88:	bls	91b94 <strspn@plt+0x8f998>
    4f8c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4f90:	svc	0x00e4f7fc
    4f94:			; <UNDEFINED> instruction: 0xf7fce739
    4f98:	svclt	0x0000efd4
    4f9c:	andeq	lr, r1, sl, ror #7
    4fa0:	andeq	r0, r0, ip, lsr #2
    4fa4:	ldrdeq	lr, [r1], -r6
    4fa8:	andeq	r5, r0, lr, lsl lr
    4fac:			; <UNDEFINED> instruction: 0x000081b6
    4fb0:	andeq	sp, r0, r2, asr #17
    4fb4:	strdeq	r5, [r0], -r4
    4fb8:	andeq	r0, r0, r8, lsr r1
    4fbc:	andeq	sp, r0, r4, lsl #17
    4fc0:	andeq	r5, r0, r2, ror sp
    4fc4:	ldrdeq	lr, [r1], -r2
    4fc8:	andeq	r5, r0, sl, lsr #22
    4fcc:	andeq	sl, r0, sl, lsr #14
    4fd0:	andeq	r5, r0, r6, lsr #23
    4fd4:	andeq	r5, r0, r2, asr #24
    4fd8:	andeq	r5, r0, sl, lsl #22
    4fdc:	andeq	r7, r0, r0, asr pc
    4fe0:	andeq	sp, r0, r8, asr r6
    4fe4:	andeq	r5, r0, r6, lsl #22
    4fe8:	muleq	r0, sl, r9
    4fec:	andeq	sp, r0, sl, lsl #12
    4ff0:	strdeq	r5, [r0], -r8
    4ff4:	andeq	r7, r0, r6, lsr #28
    4ff8:	andeq	sp, r0, sl, ror #10
    4ffc:	andeq	r5, r0, r0, ror #19
    5000:	andeq	r5, r0, ip, lsr #19
    5004:	ldrdeq	r5, [r0], -r8
    5008:	andeq	sp, r0, r8, lsr #10
    500c:	andeq	r5, r0, ip, lsr #20
    5010:	andeq	r5, r0, r2, asr #16
    5014:	strdeq	sp, [r0], -r6
    5018:	andeq	r5, r0, r0, lsr #18
    501c:	ldrdeq	sp, [r0], -ip
    5020:	muleq	r0, sl, r8
    5024:	andeq	sp, r0, r8, asr #9
    5028:	andeq	r5, r0, r6, lsr #17
    502c:	movwgt	pc, #51423	; 0xc8df	; <UNPREDICTABLE>
    5030:	svcmi	0x00f0e92d
    5034:			; <UNDEFINED> instruction: 0x461d4616
    5038:	blmi	ff0568a8 <strspn@plt+0xff0546ac>
    503c:	ldrshtlt	r4, [sp], ip
    5040:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5044:	strmi	r4, [ip], -r1, lsl #13
    5048:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    504c:	svcls	0x00464630
    5050:	ldmdavs	fp, {r0, r6, r9, sl, lr}
    5054:			; <UNDEFINED> instruction: 0xf04f933b
    5058:	blls	11c5c60 <strspn@plt+0x11c3a64>
    505c:	eorhi	pc, r0, sp, asr #17
    5060:	ldrsbge	pc, [r0], #-135	; 0xffffff79	; <UNPREDICTABLE>
    5064:			; <UNDEFINED> instruction: 0xf7fd9307
    5068:	blmi	fedbf0e0 <strspn@plt+0xfedbcee4>
    506c:	ldrbtmi	r9, [fp], #-2567	; 0xfffff5f9
    5070:	andhi	pc, r0, r2, asr #17
    5074:	bcs	1f1e4 <strspn@plt+0x1cfe8>
    5078:	adchi	pc, sl, r0
    507c:	and	r3, r6, r8, lsl #6
    5080:	adchi	pc, r6, r0, asr #5
    5084:	movwcc	r6, #34906	; 0x885a
    5088:			; <UNDEFINED> instruction: 0xf0002a00
    508c:			; <UNDEFINED> instruction: 0xf85380a1
    5090:	addmi	r1, ip, #8, 24	; 0x800
    5094:			; <UNDEFINED> instruction: 0xf8dfd1f4
    5098:			; <UNDEFINED> instruction: 0xf10dc2b0
    509c:	cmncs	r8, #116, 22	; 0x1d000
    50a0:	ldrbtmi	r9, [ip], #513	; 0x201
    50a4:			; <UNDEFINED> instruction: 0x46194658
    50a8:			; <UNDEFINED> instruction: 0xf8cd2201
    50ac:			; <UNDEFINED> instruction: 0xf7fdc000
    50b0:	cdpvs	8, 3, cr14, cr9, cr0, {5}
    50b4:	ldmvc	fp!, {r0, r4, r8, r9, ip, sp, pc}
    50b8:	stmiami	r4!, {r0, r1, r8, r9, ip, sp, pc}
    50bc:	ldrbtmi	r4, [r8], #-2980	; 0xfffff45c
    50c0:			; <UNDEFINED> instruction: 0xf500447b
    50c4:	and	r7, r6, r0
    50c8:	adcmi	r6, r2, #5898240	; 0x5a0000
    50cc:	adcshi	pc, r2, r0
    50d0:	addmi	r3, r3, #16, 6	; 0x40000000
    50d4:	ldmdavc	sl, {r1, ip, lr, pc}
    50d8:	mvnsle	r2, r0, lsl #20
    50dc:	stmdaeq	r3!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    50e0:	svceq	0x0000f1ba
    50e4:	ldmibmi	fp, {r3, r5, ip, lr, pc}
    50e8:	ldmmi	fp, {r1, r3, r4, r6, r9, sl, lr}
    50ec:	stmdaeq	r3!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    50f0:	tstcc	ip, r9, ror r4
    50f4:			; <UNDEFINED> instruction: 0xf7fc4478
    50f8:	ands	lr, sp, r2, lsr pc
    50fc:	svceq	0x0001f1ba
    5100:	blvc	1ebc1a4 <strspn@plt+0x1eb9fa8>
    5104:	tstcs	r0, r8, lsl #22
    5108:			; <UNDEFINED> instruction: 0xf0829302
    510c:	tstls	r1, r1, lsl #4
    5110:	ldrtmi	r9, [r3], -r3, lsl #4
    5114:	tstcs	r1, r2, lsr #12
    5118:			; <UNDEFINED> instruction: 0xf8cd4648
    511c:	strls	sl, [r0, #-16]
    5120:	svc	0x0052f7fc
    5124:	strbmi	r4, [r8], -r0, lsl #13
    5128:	ldmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    512c:	svceq	0x0000f1b8
    5130:			; <UNDEFINED> instruction: 0xf1bad02e
    5134:	cmnle	r1, r0, lsl #30
    5138:	blmi	fe057b60 <strspn@plt+0xfe055964>
    513c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5140:	blls	edf1b0 <strspn@plt+0xedcfb4>
    5144:			; <UNDEFINED> instruction: 0xf040405a
    5148:			; <UNDEFINED> instruction: 0x464080f6
    514c:	pop	{r0, r2, r3, r4, r5, ip, sp, pc}
    5150:	stmibmi	r3, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5154:	stmmi	r3, {r1, r3, r4, r6, r9, sl, lr}
    5158:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    515c:	mrc	7, 7, APSR_nzcv, cr14, cr12, {7}
    5160:	bge	223f54 <strspn@plt+0x221d58>
    5164:			; <UNDEFINED> instruction: 0xf0832101
    5168:	andls	r0, r2, #67108864	; 0x4000000
    516c:	andcs	r9, r0, #201326592	; 0xc000000
    5170:	andls	r4, r1, #53477376	; 0x3300000
    5174:	strtmi	r4, [r2], -r8, asr #12
    5178:	andsge	pc, r0, sp, asr #17
    517c:			; <UNDEFINED> instruction: 0xf7fc9500
    5180:	strmi	lr, [r0], r4, lsr #30
    5184:			; <UNDEFINED> instruction: 0xf7fd4648
    5188:			; <UNDEFINED> instruction: 0xf1b8e810
    518c:	teqle	r5, r0, lsl #30
    5190:			; <UNDEFINED> instruction: 0x8002f8b6
    5194:			; <UNDEFINED> instruction: 0xf898fa98
    5198:			; <UNDEFINED> instruction: 0xf888fa1f
    519c:	stmdaeq	r4, {r3, r8, ip, sp, lr, pc}
    51a0:	ble	8966bc <strspn@plt+0x8944c0>
    51a4:	ldcle	13, cr2, [fp], #-32	; 0xffffffe0
    51a8:	stmdbcs	r0, {r3, r8, fp, ip, pc}
    51ac:	bne	1b7c5b4 <strspn@plt+0x1b7a3b8>
    51b0:	svclt	0x00a84545
    51b4:	stccs	6, cr4, [r0, #-276]	; 0xfffffeec
    51b8:	blls	1fbf28 <strspn@plt+0x1f9d2c>
    51bc:	andsvs	r2, sp, r1, lsl #26
    51c0:	ldmdavc	r2!, {r0, r1, r8, sl, fp, ip, lr, pc}
    51c4:			; <UNDEFINED> instruction: 0xf04042a2
    51c8:			; <UNDEFINED> instruction: 0xf04f8085
    51cc:	ldr	r0, [r3, r0, lsl #16]!
    51d0:	bleq	1d4160c <strspn@plt+0x1d3f410>
    51d4:	cmncs	r8, #100, 20	; 0x64000
    51d8:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
    51dc:	andls	r4, r0, #88, 12	; 0x5800000
    51e0:	andcs	r4, r1, #26214400	; 0x1900000
    51e4:	stmda	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    51e8:	stmdbls	r8, {r0, r1, r5, r6, r8, r9, sl, sp, lr, pc}
    51ec:			; <UNDEFINED> instruction: 0xdcde2900
    51f0:	strbmi	r9, [r5, #-2823]	; 0xfffff4f9
    51f4:	strbmi	fp, [r5], -r8, lsr #31
    51f8:			; <UNDEFINED> instruction: 0xe7e2601d
    51fc:	stcge	8, cr4, [r9], {91}	; 0x5b
    5200:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
    5204:	mcr	7, 5, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    5208:			; <UNDEFINED> instruction: 0x46226d3b
    520c:			; <UNDEFINED> instruction: 0x46402150
    5210:	svc	0x00a6f7fc
    5214:			; <UNDEFINED> instruction: 0x46214856
    5218:			; <UNDEFINED> instruction: 0xf7fc4478
    521c:	str	lr, [fp, r0, lsr #29]
    5220:			; <UNDEFINED> instruction: 0x46294854
    5224:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    5228:	mrc	7, 4, APSR_nzcv, cr8, cr12, {7}
    522c:	stmdbcs	r0, {r3, r8, fp, ip, pc}
    5230:			; <UNDEFINED> instruction: 0xe7dddcbd
    5234:			; <UNDEFINED> instruction: 0x4630689a
    5238:	ldrdhi	pc, [ip], -r3
    523c:	ldrmi	r3, [r1], #-516	; 0xfffffdfc
    5240:			; <UNDEFINED> instruction: 0xf7fc4642
    5244:	blmi	1340bfc <strspn@plt+0x133ea00>
    5248:	movwcc	r4, #33915	; 0x847b
    524c:	stccs	8, cr15, [r4], {83}	; 0x53
    5250:	and	fp, r6, sl, lsl r9
    5254:	movwcc	r6, #34906	; 0x885a
    5258:			; <UNDEFINED> instruction: 0xf853b11a
    525c:	addsmi	r2, r4, #8, 24	; 0x800
    5260:			; <UNDEFINED> instruction: 0xf1badcf8
    5264:	stcle	15, cr0, [sp], {2}
    5268:	movweq	lr, #35749	; 0x8ba5
    526c:	str	r9, [pc, r8, lsl #6]
    5270:	strtmi	r4, [sl], -r2, asr #16
    5274:			; <UNDEFINED> instruction: 0xf7fc4478
    5278:	bls	200c48 <strspn@plt+0x1fea4c>
    527c:	ldrmi	r2, [r8], r0, lsl #6
    5280:	smmla	r9, r3, r0, r6
    5284:	ldmdami	pc!, {r1, r2, r3, r4, r5, r8, fp, lr}	; <UNPREDICTABLE>
    5288:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    528c:	mcr	7, 3, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    5290:	svceq	0x0003f1ba
    5294:			; <UNDEFINED> instruction: 0xf5b8d114
    5298:	stcle	15, cr7, [ip], #-512	; 0xfffffe00
    529c:	ldrbtmi	r4, [r9], #-2362	; 0xfffff6c6
    52a0:	ldrbtmi	r4, [r8], #-2106	; 0xfffff7c6
    52a4:	mrc	7, 2, APSR_nzcv, cr10, cr12, {7}
    52a8:	svcvc	0x0080f5b8
    52ac:			; <UNDEFINED> instruction: 0xf04f4641
    52b0:	svclt	0x00a832ff
    52b4:	orrvc	pc, r0, pc, asr #8
    52b8:			; <UNDEFINED> instruction: 0xf7fc4630
    52bc:	ldrb	lr, [r3, r4, ror #30]
    52c0:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
    52c4:	mcr	7, 2, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    52c8:	strbmi	r2, [r1], -r0, lsl #4
    52cc:			; <UNDEFINED> instruction: 0xf7fc4630
    52d0:			; <UNDEFINED> instruction: 0xe7c9ef5a
    52d4:	andsle	r2, r1, r9, lsl #20
    52d8:	eorle	r2, r4, r8, lsl #20
    52dc:	strtmi	r4, [r1], -sp, lsr #16
    52e0:	stmdaeq	r1, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    52e4:			; <UNDEFINED> instruction: 0xf7fc4478
    52e8:			; <UNDEFINED> instruction: 0x4629ee3a
    52ec:	andcs	r4, r0, #48, 12	; 0x3000000
    52f0:	svc	0x0048f7fc
    52f4:	stmdbmi	r8!, {r5, r8, r9, sl, sp, lr, pc}
    52f8:			; <UNDEFINED> instruction: 0xe7d14479
    52fc:			; <UNDEFINED> instruction: 0x07db7873
    5300:	stmdami	r6!, {r2, r3, r5, r6, r7, r8, sl, ip, lr, pc}
    5304:	stmdaeq	r1, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    5308:			; <UNDEFINED> instruction: 0xf7fc4478
    530c:	bvs	1f00bb4 <strspn@plt+0x1efe9b8>
    5310:			; <UNDEFINED> instruction: 0xf43f2b00
    5314:	qadd16mi	sl, r9, r1
    5318:	andcs	r4, r0, #48, 12	; 0x3000000
    531c:	stmdaeq	r1, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    5320:	svc	0x0030f7fc
    5324:	ldmdami	lr, {r3, r8, r9, sl, sp, lr, pc}
    5328:	stmdaeq	r1, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    532c:	ldrbtmi	r7, [r8], #-2161	; 0xfffff78f
    5330:	mrc	7, 0, APSR_nzcv, cr4, cr12, {7}
    5334:			; <UNDEFINED> instruction: 0xf7fce700
    5338:	svclt	0x0000ee04
    533c:	andeq	sp, r1, r4, ror lr
    5340:	andeq	r0, r0, ip, lsr #2
    5344:	muleq	r1, r6, pc	; <UNPREDICTABLE>
    5348:	andeq	r5, r0, lr, asr #21
    534c:	andeq	pc, r1, sl, asr r8	; <UNPREDICTABLE>
    5350:	andeq	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    5354:	andeq	sp, r0, r4, ror #6
    5358:	andeq	r5, r0, r4, asr #17
    535c:	andeq	sp, r1, r4, ror sp
    5360:	andeq	r5, r0, r0, lsl #17
    5364:	andeq	r5, r0, r2, asr #17
    5368:	andeq	r5, r0, r2, lsr #19
    536c:	andeq	r5, r0, sl, asr #18
    5370:	andeq	r5, r0, r0, asr r9
    5374:	andeq	r5, r0, lr, lsl #16
    5378:			; <UNDEFINED> instruction: 0x0001ddbc
    537c:	andeq	r5, r0, r0, lsl #16
    5380:	andeq	r5, r0, r0, asr r7
    5384:	andeq	r5, r0, sl, ror #14
    5388:	andeq	r9, r0, sl, lsl #1
    538c:	andeq	r5, r0, r2, ror r7
    5390:	andeq	r9, r0, r2, lsl r5
    5394:	andeq	r5, r0, r0, lsr r8
    5398:	andeq	r5, r0, ip, lsr #13
    539c:			; <UNDEFINED> instruction: 0x000057b0
    53a0:	andeq	r5, r0, lr, lsr #15
    53a4:	svcmi	0x00f8e92d
    53a8:	ldmdbmi	r5!, {r1, r2, r3, r9, sl, lr}
    53ac:	stc	6, cr4, [sp, #-588]!	; 0xfffffdb4
    53b0:	strmi	r8, [r2], -r2, lsl #22
    53b4:	andcs	r4, r1, r9, ror r4
    53b8:	mcr	7, 4, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    53bc:	svceq	0x0004f1bb
    53c0:	svcmi	0x0030dd59
    53c4:	ldrmi	r1, [fp], #3699	; 0xe73
    53c8:	ldrbtmi	r4, [pc], #-2863	; 53d0 <strspn@plt+0x31d4>
    53cc:	ldrsbtge	pc, [ip], pc	; <UNPREDICTABLE>
    53d0:	ldrsbtls	pc, [ip], pc	; <UNPREDICTABLE>
    53d4:			; <UNDEFINED> instruction: 0xf8d7447b
    53d8:	ldrbtmi	r2, [sl], #172	; 0xac
    53dc:	svcmi	0x0004f816
    53e0:	bcc	440c08 <strspn@plt+0x43ea0c>
    53e4:	bcs	167d0 <strspn@plt+0x145d4>
    53e8:			; <UNDEFINED> instruction: 0xf107d03d
    53ec:			; <UNDEFINED> instruction: 0xe00303b0
    53f0:			; <UNDEFINED> instruction: 0xf853dc39
    53f4:			; <UNDEFINED> instruction: 0xb3b22c04
    53f8:	stcne	8, cr15, [r8], {83}	; 0x53
    53fc:	adcmi	r3, r1, #8, 6	; 0x20000000
    5400:	stfmid	f5, [r4, #-984]!	; 0xfffffc28
    5404:	stmdbmi	r4!, {r0, sp}
    5408:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
    540c:	mrc	7, 2, APSR_nzcv, cr10, cr12, {7}
    5410:	ldrsbcc	pc, [r8, #-133]	; 0xffffff7b	; <UNPREDICTABLE>
    5414:			; <UNDEFINED> instruction: 0xf8dfb1b3
    5418:			; <UNDEFINED> instruction: 0xf5058084
    541c:	smlatbcs	r0, ip, r5, r7
    5420:	stmdavs	sl!, {r3, r4, r5, r6, r7, sl, lr}^
    5424:	smlatble	r9, r2, r2, r4
    5428:			; <UNDEFINED> instruction: 0xf04f2900
    542c:	ldrbmi	r0, [r1], -r1
    5430:			; <UNDEFINED> instruction: 0x464abf14
    5434:			; <UNDEFINED> instruction: 0xf7fc4642
    5438:	tstcs	r1, r6, asr #28
    543c:	svccc	0x0008f855
    5440:	mvnle	r2, r0, lsl #22
    5444:			; <UNDEFINED> instruction: 0x46224916
    5448:	ldrbtmi	r2, [r9], #-1
    544c:	mrc	7, 1, APSR_nzcv, cr10, cr12, {7}
    5450:	andsle	r4, r0, lr, asr r5
    5454:	svccc	0x0001f816
    5458:	blle	315eec <strspn@plt+0x313cf0>
    545c:	ldrdcs	pc, [ip], r7	; <UNPREDICTABLE>
    5460:	bcs	16cd8 <strspn@plt+0x14adc>
    5464:	mnf<illegal precision>m	f5, f1
    5468:			; <UNDEFINED> instruction: 0x46221a10
    546c:			; <UNDEFINED> instruction: 0xf7fc2001
    5470:	ldrbmi	lr, [lr, #-3626]	; 0xfffff1d6
    5474:	ldfd	f5, [sp], #952	; 0x3b8
    5478:	pop	{r1, r8, r9, fp, pc}
    547c:	svclt	0x00008ff8
    5480:	andeq	r5, r0, r0, ror #12
    5484:	andeq	sp, r1, sl, lsr ip
    5488:	ldrdeq	r5, [r0], -r4
    548c:			; <UNDEFINED> instruction: 0x000057b2
    5490:	andeq	r5, r0, r4, lsr #15
    5494:	strdeq	sp, [r1], -ip
    5498:	muleq	r0, r6, r7
    549c:	andeq	r8, r0, r8, lsl #30
    54a0:	andeq	r5, r0, sl, asr #14
    54a4:	mvnsmi	lr, #737280	; 0xb4000
    54a8:	stmdami	r1!, {r5, r8, sl, fp, lr}
    54ac:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    54b0:	ldc	7, cr15, [r6, #1008]	; 0x3f0
    54b4:	ldrdcs	pc, [ip], r5	; <UNPREDICTABLE>
    54b8:			; <UNDEFINED> instruction: 0xf8dfb3aa
    54bc:	ldrcc	r9, [r0, #120]!	; 0x78
    54c0:	ldrsbthi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    54c4:	ldrbtmi	r4, [r9], #3869	; 0xf1d
    54c8:	ldrbtmi	r4, [pc], #-1272	; 54d0 <strspn@plt+0x32d4>
    54cc:			; <UNDEFINED> instruction: 0x46494c1c
    54d0:	ldrbtmi	r2, [ip], #-1
    54d4:	ldcl	7, cr15, [r6, #1008]!	; 0x3f0
    54d8:	stccs	8, cr15, [r8], {85}	; 0x55
    54dc:	ldrsbcc	pc, [r8, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    54e0:	mrcmi	1, 0, fp, cr8, cr11, {5}
    54e4:	strtvc	pc, [ip], #1284	; 0x504
    54e8:	ldrbtmi	r2, [lr], #-0
    54ec:	addsmi	r6, r1, #6356992	; 0x610000
    54f0:	stmdacs	r0, {r0, r1, r3, r8, ip, lr, pc}
    54f4:			; <UNDEFINED> instruction: 0xf04f4641
    54f8:	svclt	0x00140001
    54fc:			; <UNDEFINED> instruction: 0x4632463a
    5500:	stcl	7, cr15, [r0, #1008]!	; 0x3f0
    5504:	stccs	8, cr15, [r8], {85}	; 0x55
    5508:			; <UNDEFINED> instruction: 0xf8542001
    550c:	blcs	15134 <strspn@plt+0x12f38>
    5510:	stmdbmi	sp, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
    5514:	andcs	r3, r1, r8, lsl #10
    5518:			; <UNDEFINED> instruction: 0xf7fc4479
    551c:			; <UNDEFINED> instruction: 0xf855edd4
    5520:	bcs	10538 <strspn@plt+0xe33c>
    5524:	pop	{r1, r4, r6, r7, r8, ip, lr, pc}
    5528:	svclt	0x000083f8
    552c:	andeq	sp, r1, r8, asr fp
    5530:	andeq	r5, r0, lr, lsl #14
    5534:	andeq	r5, r0, r6, lsr r7
    5538:	andeq	r5, r0, r4, asr #13
    553c:			; <UNDEFINED> instruction: 0x000056be
    5540:	andeq	sp, r1, r2, lsr fp
    5544:	andeq	r8, r0, lr, lsr lr
    5548:	andeq	r5, r0, ip, ror r6
    554c:	svcmi	0x00f0e92d
    5550:	strmi	fp, [r0], r9, lsl #1
    5554:			; <UNDEFINED> instruction: 0xf8dd4692
    5558:	ldrmi	r9, [fp], r8, asr #32
    555c:	stmdbcs	r0, {r0, r1, r2, r3, r9, sl, lr}
    5560:			; <UNDEFINED> instruction: 0xf1b9bf18
    5564:	ldcle	15, cr0, [r6, #-8]
    5568:	stmdavc	r9, {r3, r4, sl, fp, lr}
    556c:			; <UNDEFINED> instruction: 0xf8d4447c
    5570:	teqlt	r5, #252, 2	; 0x3f
    5574:	strvc	pc, [r0], #-1284	; 0xfffffafc
    5578:	blle	8bd58c <strspn@plt+0x8bb390>
    557c:	stcpl	8, cr15, [r4], {84}	; 0x54
    5580:			; <UNDEFINED> instruction: 0xf854b1fd
    5584:	strcc	r6, [r8], #-3080	; 0xfffff3f8
    5588:	ldrhle	r4, [r6, #33]!	; 0x21
    558c:			; <UNDEFINED> instruction: 0x46294810
    5590:			; <UNDEFINED> instruction: 0xf7fc4478
    5594:	movwcs	lr, #3300	; 0xce4
    5598:	ldrmi	r2, [r9], -r1, lsl #4
    559c:	stmib	sp, {r1, r8, r9, ip, pc}^
    55a0:	strbmi	r3, [r0], -r0, lsl #6
    55a4:	stmdblt	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    55a8:	andsge	pc, r0, sp, asr #17
    55ac:			; <UNDEFINED> instruction: 0xf7fc9703
    55b0:	strmi	lr, [r4], -lr, asr #25
    55b4:			; <UNDEFINED> instruction: 0xf7fc4640
    55b8:			; <UNDEFINED> instruction: 0x4620edf8
    55bc:	pop	{r0, r3, ip, sp, pc}
    55c0:	stmdami	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    55c4:			; <UNDEFINED> instruction: 0xf7fc4478
    55c8:	strb	lr, [r4, sl, asr #25]!
    55cc:	muleq	r1, r8, sl
    55d0:	andeq	r5, r0, r8, ror r6
    55d4:	andeq	r5, r0, r0, ror r6
    55d8:	svclt	0x00182900
    55dc:	andle	r2, r9, r0, lsl #16
    55e0:	ldrbeq	r7, [sl], fp, lsl #16
    55e4:			; <UNDEFINED> instruction: 0xf003d506
    55e8:	blcs	18622c <strspn@plt+0x184030>
    55ec:	blcs	2f960c <strspn@plt+0x2f7410>
    55f0:	tstlt	r3, r1
    55f4:	stmibvc	fp, {r4, r5, r6, r8, r9, sl, lr}^
    55f8:	ldrbmi	r6, [r0, -r3, asr #4]!
    55fc:			; <UNDEFINED> instruction: 0xf013794b
    5600:	mvnsle	r0, r0, asr #31
    5604:	subvs	r7, r3, #3325952	; 0x32c000
    5608:	blcs	23a3c <strspn@plt+0x21840>
    560c:			; <UNDEFINED> instruction: 0xf101d0f2
    5610:	eorcc	r0, r8, r3, lsl r3
    5614:			; <UNDEFINED> instruction: 0xf813311b
    5618:	addmi	r2, fp, #1, 30
    561c:	blcs	83624 <strspn@plt+0x81428>
    5620:			; <UNDEFINED> instruction: 0xe7e7d1f9
    5624:	stmdacs	r0, {r4, r5, r8, sl, ip, sp, pc}
    5628:	strcs	fp, [r0, #-4020]	; 0xfffff04c
    562c:	streq	pc, [r1, #-1]
    5630:	ldrmi	fp, [r4], -r3, lsl #1
    5634:	cmnlt	r5, r9, lsl r6
    5638:	ldrbtmi	r4, [sp], #-3335	; 0xfffff2f9
    563c:			; <UNDEFINED> instruction: 0xf04f9001
    5640:	andcs	r3, r1, #-67108861	; 0xfc000003
    5644:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    5648:	ldcl	7, cr15, [r2, #1008]	; 0x3f0
    564c:	andlt	r4, r3, r0, lsr #12
    5650:	stcmi	13, cr11, [r2, #-192]	; 0xffffff40
    5654:			; <UNDEFINED> instruction: 0xe7f1447d
    5658:	andeq	r5, r0, sl, lsr #12
    565c:	andeq	r5, r0, r8, lsl r6
    5660:	ldrlt	r2, [r0, #-2050]	; 0xfffff7fe
    5664:			; <UNDEFINED> instruction: 0x4604d01b
    5668:	stccc	8, cr4, [r1], {18}
    566c:			; <UNDEFINED> instruction: 0xf7fc4478
    5670:	stccs	12, cr14, [r1], {118}	; 0x76
    5674:	ldmdami	r0, {r0, r3, fp, ip, lr, pc}
    5678:			; <UNDEFINED> instruction: 0xf7fc4478
    567c:	stmdami	pc, {r4, r5, r6, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    5680:			; <UNDEFINED> instruction: 0x4010e8bd
    5684:			; <UNDEFINED> instruction: 0xf7fc4478
    5688:	stmdami	sp, {r0, r1, r2, r5, r6, sl, fp, ip, sp, pc}
    568c:			; <UNDEFINED> instruction: 0xf7fc4478
    5690:	stmdami	ip, {r1, r2, r5, r6, sl, fp, sp, lr, pc}
    5694:			; <UNDEFINED> instruction: 0x4010e8bd
    5698:			; <UNDEFINED> instruction: 0xf7fc4478
    569c:	stmdami	sl, {r0, r2, r3, r4, r6, sl, fp, ip, sp, pc}
    56a0:			; <UNDEFINED> instruction: 0xf7fc4478
    56a4:	stmdami	r9, {r2, r3, r4, r6, sl, fp, sp, lr, pc}
    56a8:			; <UNDEFINED> instruction: 0x4010e8bd
    56ac:			; <UNDEFINED> instruction: 0xf7fc4478
    56b0:	svclt	0x0000bc53
    56b4:	andeq	r5, r0, r4, lsl #12
    56b8:	strdeq	r5, [r0], -r0
    56bc:	ldrdeq	r5, [r0], -r0
    56c0:	andeq	r5, r0, r4, ror #17
    56c4:	andeq	r5, r0, r4, lsr #21
    56c8:	ldrdeq	r6, [r0], -r8
    56cc:	andeq	r6, r0, ip, lsr #19
    56d0:	svceq	0x0014f111
    56d4:			; <UNDEFINED> instruction: 0x4604b530
    56d8:	andle	fp, pc, r3, lsl #1
    56dc:			; <UNDEFINED> instruction: 0xf04f4d0d
    56e0:	strdls	r3, [r1, -pc]
    56e4:	ldrbtmi	r2, [sp], #-513	; 0xfffffdff
    56e8:	strls	r2, [r0, #-384]	; 0xfffffe80
    56ec:	stc	7, cr15, [r0, #1008]	; 0x3f0
    56f0:	strtmi	r2, [r0], -r0, lsl #6
    56f4:	rsbscc	pc, pc, r4, lsl #17
    56f8:	ldclt	0, cr11, [r0, #-12]!
    56fc:	addcs	r4, r0, #98304	; 0x18000
    5700:			; <UNDEFINED> instruction: 0xf7fc4479
    5704:	movwcs	lr, #3290	; 0xcda
    5708:			; <UNDEFINED> instruction: 0xf8844620
    570c:	andlt	r3, r3, pc, ror r0
    5710:	svclt	0x0000bd30
    5714:	andeq	r8, r0, r6, lsr #11
    5718:	andeq	r6, r0, r8, ror #20
    571c:			; <UNDEFINED> instruction: 0x460eb5f0
    5720:	blhi	c0bdc <strspn@plt+0xbe9e0>
    5724:	stmibmi	fp, {r2, r4, r9, sl, lr}
    5728:	ldrbtmi	r4, [r9], #-2699	; 0xfffff575
    572c:	stmpl	sl, {r0, r3, r6, r7, ip, sp, pc}
    5730:			; <UNDEFINED> instruction: 0x5140f89d
    5734:	subls	r6, r7, #1179648	; 0x120000
    5738:	andeq	pc, r0, #79	; 0x4f
    573c:	stmdblt	r5!, {r0, r4, r6, r9, fp, ip, pc}^
    5740:	blcs	3d4358 <strspn@plt+0x3d215c>
    5744:	ldm	pc, {r1, r2, r3, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5748:	ldclmi	0, cr15, [sp, #-12]
    574c:	stclmi	13, cr4, [sp, #-308]	; 0xfffffecc
    5750:	stclmi	12, cr8, [sp, #-308]	; 0xfffffecc
    5754:	stclmi	13, cr4, [sp, #-308]	; 0xfffffecc
    5758:	stmibmi	r0, {r0, r1, r4, r5, r7, fp, sp}
    575c:	andcs	r4, r1, r2, lsl #12
    5760:			; <UNDEFINED> instruction: 0xf7fc4479
    5764:	stmiavc	r1!, {r4, r5, r7, sl, fp, sp, lr, pc}
    5768:	ldrtmi	r7, [r2], -r5, ror #17
    576c:	andcs	r7, r1, r3, ror #16
    5770:	strne	lr, [r1, #-2509]	; 0xfffff633
    5774:	movwls	r4, #2426	; 0x97a
    5778:	stmdavc	r3!, {r0, r3, r4, r5, r6, sl, lr}
    577c:	stc	7, cr15, [r2], #1008	; 0x3f0
    5780:	blmi	1d58168 <strspn@plt+0x1d55f6c>
    5784:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5788:	blls	11df7f8 <strspn@plt+0x11dd5fc>
    578c:			; <UNDEFINED> instruction: 0xf040405a
    5790:	ldrdlt	r8, [r9], #-15
    5794:	blhi	c0a90 <strspn@plt+0xbe894>
    5798:	ldmdbmi	r3!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    579c:	andcs	r4, r1, r2, lsl #12
    57a0:			; <UNDEFINED> instruction: 0xf7fc4479
    57a4:	stmdavc	r3!, {r4, r7, sl, fp, sp, lr, pc}^
    57a8:	blpl	41288 <strspn@plt+0x3f08c>
    57ac:	ldrtmi	r4, [r2], -pc, ror #18
    57b0:	cdp	0, 0, cr2, cr6, cr1, {0}
    57b4:	stmdavc	r3!, {r4, r9, fp, ip, sp}
    57b8:	mcr	4, 0, r4, cr7, cr9, {3}
    57bc:			; <UNDEFINED> instruction: 0xeeb83a10
    57c0:	vcvt.f64.s32	d6, s12
    57c4:	vnmul.f64	d7, d22, d7
    57c8:	vmul.f64	d6, d7, d5
    57cc:	vstr	d7, [sp, #20]
    57d0:	vstr	d6, [sp, #8]
    57d4:			; <UNDEFINED> instruction: 0xf7fc7b00
    57d8:	stmdami	r5!, {r1, r2, r4, r5, r6, sl, fp, sp, lr, pc}^
    57dc:			; <UNDEFINED> instruction: 0xf7fc4478
    57e0:	strb	lr, [sp, r0, lsl #24]
    57e4:	blcs	1f838 <strspn@plt+0x1d63c>
    57e8:	stmdbmi	r2!, {r1, r3, r6, r7, ip, lr, pc}^
    57ec:	andcs	r4, r1, r2, lsl #12
    57f0:			; <UNDEFINED> instruction: 0xf7fc4479
    57f4:	stmdbmi	r0!, {r3, r5, r6, sl, fp, sp, lr, pc}^
    57f8:	andcs	r4, r1, r2, lsr r6
    57fc:			; <UNDEFINED> instruction: 0xf7fc4479
    5800:	ldr	lr, [sp, r2, ror #24]!
    5804:			; <UNDEFINED> instruction: 0x4602495d
    5808:	svcge	0x00072001
    580c:	cfstrsge	mvf4, [r7, #-484]!	; 0xfffffe1c
    5810:	mrrc	7, 15, pc, r8, cr12	; <UNPREDICTABLE>
    5814:	ldrtmi	r7, [r8], -r1, lsr #16
    5818:			; <UNDEFINED> instruction: 0xf7ff3914
    581c:	stmdavc	r1!, {r0, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    5820:	andls	r3, r5, r4, lsl r9
    5824:			; <UNDEFINED> instruction: 0xf7ff4628
    5828:	ldmdbmi	r5, {r0, r1, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    582c:	ldrtmi	r9, [r2], -r5, lsl #22
    5830:	andls	r4, r0, r9, ror r4
    5834:			; <UNDEFINED> instruction: 0xf7fc2001
    5838:	stmiavc	r1!, {r1, r2, r6, sl, fp, sp, lr, pc}
    583c:	ldmdbcc	r4, {r3, r4, r5, r9, sl, lr}
    5840:			; <UNDEFINED> instruction: 0xff46f7ff
    5844:	ldmdbcc	r4, {r0, r5, r6, r7, fp, ip, sp, lr}
    5848:	strtmi	r9, [r8], -r5
    584c:			; <UNDEFINED> instruction: 0xff40f7ff
    5850:	blls	157d88 <strspn@plt+0x155b8c>
    5854:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    5858:	andcs	r9, r1, r0
    585c:	ldc	7, cr15, [r2], #-1008	; 0xfffffc10
    5860:	stmdbmi	r9, {r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}^
    5864:	andcs	r4, r1, r2, lsl #12
    5868:			; <UNDEFINED> instruction: 0xf7fc4479
    586c:	stmiavc	r2!, {r2, r3, r5, sl, fp, sp, lr, pc}
    5870:	cmnle	r1, r0, lsl #20
    5874:	vstrge	s8, [r7, #-276]	; 0xfffffeec
    5878:			; <UNDEFINED> instruction: 0x462b447a
    587c:	movwgt	ip, #14855	; 0x3a07
    5880:	stmdbmi	r3, {r1, r3, r4, ip, sp, lr}^
    5884:			; <UNDEFINED> instruction: 0x462b4632
    5888:	ldrbtmi	r2, [r9], #-1
    588c:	ldc	7, cr15, [sl], {252}	; 0xfc
    5890:	bcs	23c20 <strspn@plt+0x21a24>
    5894:	bmi	ff9db0 <strspn@plt+0xff7bb4>
    5898:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
    589c:	movwgt	ip, #14855	; 0x3a07
    58a0:	ldmdbmi	sp!, {r1, r3, r4, ip, sp, lr}
    58a4:	andcs	r4, r1, sl, lsr #12
    58a8:			; <UNDEFINED> instruction: 0xf7fc4479
    58ac:	strb	lr, [r7, -ip, lsl #24]!
    58b0:			; <UNDEFINED> instruction: 0x4602493a
    58b4:	cdp	0, 11, cr2, cr6, cr1, {0}
    58b8:	ldrbtmi	r8, [r9], #-2816	; 0xfffff500
    58bc:	stc	7, cr15, [r2], {252}	; 0xfc
    58c0:	ldmdbmi	r7!, {r0, r1, r5, r6, fp, ip, sp, lr}
    58c4:	andcs	r4, r1, r2, lsr r6
    58c8:	bcc	4410e4 <strspn@plt+0x43eee8>
    58cc:	ldrbtmi	r7, [r9], #-2083	; 0xfffff7dd
    58d0:	bcc	4410f0 <strspn@plt+0x43eef4>
    58d4:	blpl	ff1813bc <strspn@plt+0xff17f1c0>
    58d8:	blvs	ff1c13c0 <strspn@plt+0xff1bf1c4>
    58dc:	blpl	241178 <strspn@plt+0x23ef7c>
    58e0:	blvs	241180 <strspn@plt+0x23ef84>
    58e4:	blpl	c0f20 <strspn@plt+0xbed24>
    58e8:	blvs	40f24 <strspn@plt+0x3ed28>
    58ec:	bl	ffac38e4 <strspn@plt+0xffac16e8>
    58f0:	stmdbmi	ip!, {r0, r1, r5, r6, r7, fp, ip, sp, lr}
    58f4:	andcs	r4, r1, r2, lsr r6
    58f8:	bcc	441118 <strspn@plt+0x43ef1c>
    58fc:	ldrbtmi	r7, [r9], #-2211	; 0xfffff75d
    5900:	blvs	ff1c13e8 <strspn@plt+0xff1bf1ec>
    5904:	bcc	441128 <strspn@plt+0x43ef2c>
    5908:	blvc	ff2013f0 <strspn@plt+0xff1ff1f4>
    590c:	blvs	2411ac <strspn@plt+0x23efb0>
    5910:	blvc	2411b4 <strspn@plt+0x23efb8>
    5914:	blvs	c0f50 <strspn@plt+0xbed54>
    5918:	blvc	40f54 <strspn@plt+0x3ed58>
    591c:	bl	ff4c3914 <strspn@plt+0xff4c1718>
    5920:	stcmi	7, cr14, [r1], #-184	; 0xffffff48
    5924:	andls	r2, r1, #128, 6
    5928:	ldrbtmi	r4, [ip], #-1561	; 0xfffff9e7
    592c:	strtmi	r2, [r8], -r1, lsl #4
    5930:			; <UNDEFINED> instruction: 0xf7fc9400
    5934:	sbfx	lr, lr, #24, #21
    5938:	svcmi	0x001cad07
    593c:	andls	r2, r1, #128, 6
    5940:			; <UNDEFINED> instruction: 0x4628447f
    5944:	andcs	r4, r1, #26214400	; 0x1900000
    5948:			; <UNDEFINED> instruction: 0xf7fc9700
    594c:			; <UNDEFINED> instruction: 0xe798ec52
    5950:	b	ffdc3948 <strspn@plt+0xffdc174c>
    5954:	andeq	sp, r1, r6, lsl #15
    5958:	andeq	r0, r0, ip, lsr #2
    595c:	ldrdeq	r8, [r0], -r4
    5960:	strdeq	r6, [r0], -r8
    5964:	andeq	sp, r1, ip, lsr #14
    5968:	muleq	r0, r4, r6
    596c:	strdeq	r6, [r0], -r8
    5970:	andeq	r6, r0, r4, lsl #22
    5974:	andeq	r8, r0, r4, asr #12
    5978:	andeq	r6, r0, r0, lsl #22
    597c:	andeq	r8, r0, r8, lsr #12
    5980:	andeq	r6, r0, r8, asr r9
    5984:	andeq	r6, r0, sl, asr r9
    5988:	andeq	r8, r0, ip, asr #11
    598c:	andeq	r6, r0, r8, ror #18
    5990:	andeq	r6, r0, r2, ror #18
    5994:	andeq	r6, r0, r6, asr #18
    5998:	andeq	r6, r0, r8, asr r9
    599c:	andeq	r8, r0, sl, ror r5
    59a0:	andeq	r6, r0, r2, asr r9
    59a4:	andeq	r6, r0, sl, ror #18
    59a8:	andeq	r8, r0, r2, ror #6
    59ac:	andeq	r8, r0, ip, asr #6
    59b0:			; <UNDEFINED> instruction: 0x4614b570
    59b4:	stmdacs	r1, {r1, r7, ip, sp, pc}^
    59b8:	ldm	pc, {r0, r1, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    59bc:			; <UNDEFINED> instruction: 0x01b4f010
    59c0:	orrseq	r0, r2, r3, asr #2
    59c4:	strdeq	r0, [pc, #-2]	; 59ca <strspn@plt+0x37ce>
    59c8:	sbcseq	r0, r1, sp, lsl r1
    59cc:	subeq	r0, r2, r8, asr #1
    59d0:	subeq	r0, r2, r2, asr #32
    59d4:	subeq	r0, r2, r2, asr #32
    59d8:	subeq	r0, r2, r2, asr #32
    59dc:	smlawteq	lr, r6, r1, r0
    59e0:	rsceq	r0, r6, r3, lsl #3
    59e4:	smlatbeq	r9, r9, r1, r0
    59e8:	adceq	r0, sp, r8, asr r1
    59ec:	teqeq	sl, sp	; <illegal shifter operand>
    59f0:	subeq	r0, r2, r2, asr #32
    59f4:	subeq	r0, r2, r2, asr #32
    59f8:	subeq	r0, r2, r2, asr #32
    59fc:	orreq	r0, sp, r2, asr #32
    5a00:			; <UNDEFINED> instruction: 0x01af00ec
    5a04:	cmneq	r1, r2, lsl r1
    5a08:	ldrheq	r0, [r7, r7]!
    5a0c:	cmneq	r6, r3, lsr #2
    5a10:	orrseq	r0, ip, r0, ror #1
    5a14:	strdeq	r0, [r9, #-12]
    5a18:	umullseq	r0, r1, ip, r0
    5a1c:	subeq	r0, r2, r1, lsl #1
    5a20:	subeq	r0, r2, r2, asr #32
    5a24:	subeq	r0, r2, r2, asr #32
    5a28:	subeq	r0, r2, r2, asr #32
    5a2c:	subeq	r0, r2, r2, asr #32
    5a30:	subeq	r0, r2, r2, asr #32
    5a34:	subeq	r0, r2, r2, asr #32
    5a38:	subeq	r0, r2, r2, asr #32
    5a3c:	rsbseq	r0, r1, r9, lsl #1
    5a40:	stmdacs	pc, {r5, r6}	; <UNPREDICTABLE>
    5a44:	subshi	pc, r4, #64, 6
    5a48:	vceq.i8	d18, d0, d15
    5a4c:	stmdacs	pc!, {r2, r4, r6, r9, pc}	; <UNPREDICTABLE>
    5a50:	subshi	pc, r4, #64, 6
    5a54:	vceq.i8	d18, d0, d30
    5a58:	stmdacs	pc!, {r2, r4, r6, r9, pc}^	; <UNPREDICTABLE>
    5a5c:	subshi	pc, r4, #64, 6
    5a60:	strtpl	pc, [ip], #2271	; 0x8df
    5a64:	andls	r4, r1, sp, ror r4
    5a68:	mvnscc	pc, #79	; 0x4f
    5a6c:	orrcs	r2, r0, r1, lsl #4
    5a70:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    5a74:	bl	fef43a6c <strspn@plt+0xfef41870>
    5a78:	andlt	r4, r2, r0, lsr #12
    5a7c:	stmdbcs	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    5a80:	msrhi	SPSR_fc, r0
    5a84:	strvs	pc, [ip], #2271	; 0x8df
    5a88:	ldrbtmi	r4, [lr], #-1573	; 0xfffff9db
    5a8c:	strgt	ip, [pc, #-3599]	; 4c85 <strspn@plt+0x2a89>
    5a90:	strgt	ip, [pc, #-3599]	; 4c89 <strspn@plt+0x2a8d>
    5a94:	muleq	r3, r6, r8
    5a98:	bleq	143bb4 <strspn@plt+0x1419b8>
    5a9c:	strb	r8, [fp, r9, lsr #32]!
    5aa0:			; <UNDEFINED> instruction: 0xf0002900
    5aa4:			; <UNDEFINED> instruction: 0xf8df816a
    5aa8:	ldrbtmi	r6, [lr], #-1136	; 0xfffffb90
    5aac:	strtmi	ip, [r5], -pc, lsl #28
    5ab0:	cfsh32gt	mvfx12, mvfx15, #15
    5ab4:	ldm	r6, {r0, r1, r2, r3, r8, sl, lr, pc}
    5ab8:	stm	r5, {r0, r1, r2}
    5abc:	ldrb	r0, [fp, r7]
    5ac0:			; <UNDEFINED> instruction: 0xf0002900
    5ac4:			; <UNDEFINED> instruction: 0xf8df8150
    5ac8:			; <UNDEFINED> instruction: 0x46256454
    5acc:			; <UNDEFINED> instruction: 0xe7df447e
    5ad0:			; <UNDEFINED> instruction: 0xf0002900
    5ad4:			; <UNDEFINED> instruction: 0xf8df8159
    5ad8:	strtmi	r6, [r5], -r8, asr #8
    5adc:			; <UNDEFINED> instruction: 0xe7d7447e
    5ae0:			; <UNDEFINED> instruction: 0xf0002900
    5ae4:			; <UNDEFINED> instruction: 0xf8df81d6
    5ae8:			; <UNDEFINED> instruction: 0x4623243c
    5aec:	bgt	1d6cdc <strspn@plt+0x1d4ae0>
    5af0:	andsvc	ip, sl, r3, lsl #6
    5af4:	stmdbcs	r0, {r6, r7, r8, r9, sl, sp, lr, pc}
    5af8:	orrhi	pc, r6, r0
    5afc:	strtvs	pc, [r8], #-2271	; 0xfffff721
    5b00:	mcrgt	4, 0, r4, cr15, cr14, {3}
    5b04:	strgt	r4, [pc, #-1573]	; 54e7 <strspn@plt+0x32eb>
    5b08:	ldmdavs	r6!, {r0, r1, r2, r3, r9, sl, fp, lr, pc}
    5b0c:	cfldr32eq	mvfx12, [r3], #-60	; 0xffffffc4
    5b10:	blvs	c3bac <strspn@plt+0xc19b0>
    5b14:	str	r7, [pc, fp, lsr #32]!
    5b18:			; <UNDEFINED> instruction: 0xf0002900
    5b1c:			; <UNDEFINED> instruction: 0xf8df81c7
    5b20:	ldrbtmi	r3, [fp], #-1036	; 0xfffffbf4
    5b24:	stm	r4, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    5b28:	str	r0, [r5, pc]!
    5b2c:			; <UNDEFINED> instruction: 0xf0002900
    5b30:	mrcmi	1, 7, r8, cr15, cr4, {1}
    5b34:			; <UNDEFINED> instruction: 0x4625447e
    5b38:	strgt	ip, [pc, #-3599]	; 4d31 <strspn@plt+0x2b35>
    5b3c:	muleq	r3, r6, r8
    5b40:	bleq	143c5c <strspn@plt+0x141a60>
    5b44:			; <UNDEFINED> instruction: 0xf8250c0b
    5b48:	eorvc	r1, fp, r2, lsl #22
    5b4c:	stmdbcs	r0, {r2, r4, r7, r8, r9, sl, sp, lr, pc}
    5b50:	orrshi	pc, r0, r0
    5b54:	ldrbtmi	r4, [fp], #-3063	; 0xfffff409
    5b58:	stm	r4, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    5b5c:	str	r0, [fp, pc]
    5b60:			; <UNDEFINED> instruction: 0xf0002900
    5b64:	blmi	ffd26194 <strspn@plt+0xffd23f98>
    5b68:	blgt	3d6d5c <strspn@plt+0x3d4b60>
    5b6c:	strgt	r4, [r7, #-1573]	; 0xfffff9db
    5b70:			; <UNDEFINED> instruction: 0x46200c1a
    5b74:	blcc	c3c10 <strspn@plt+0xc1a14>
    5b78:	andlt	r7, r2, sl, lsr #32
    5b7c:	stmdbcs	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    5b80:	cmphi	sp, r0	; <UNPREDICTABLE>
    5b84:	ldrbtmi	r4, [lr], #-3821	; 0xfffff113
    5b88:	stmdbcs	r0, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    5b8c:	orrshi	pc, sp, r0
    5b90:	ldrbtmi	r4, [fp], #-3051	; 0xfffff415
    5b94:	stmdbcs	r0, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5b98:	mrshi	pc, CPSR	; <UNPREDICTABLE>
    5b9c:	ldrbtmi	r4, [fp], #-3049	; 0xfffff417
    5ba0:	stmdbcs	r0, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5ba4:	cmnhi	ip, r0	; <UNPREDICTABLE>
    5ba8:	ldrbtmi	r4, [fp], #-3047	; 0xfffff419
    5bac:	muleq	r3, r3, r8
    5bb0:	adchi	r6, r1, r0, lsr #32
    5bb4:	stmdbcs	r0, {r5, r6, r8, r9, sl, sp, lr, pc}
    5bb8:	teqhi	r0, r0	; <UNPREDICTABLE>
    5bbc:	strtmi	r4, [r5], -r3, ror #29
    5bc0:	mcrgt	4, 0, r4, cr15, cr14, {3}
    5bc4:	ldm	r6, {r0, r1, r2, r3, r8, sl, lr, pc}
    5bc8:	strgt	r0, [r7, #-15]
    5bcc:	ldrb	r8, [r3, -fp, lsr #32]
    5bd0:			; <UNDEFINED> instruction: 0xf0002900
    5bd4:	blmi	ff7a61a0 <strspn@plt+0xff7a3fa4>
    5bd8:	blgt	3d6dcc <strspn@plt+0x3d4bd0>
    5bdc:	andeq	lr, pc, r4, lsl #17
    5be0:	stmdbcs	r0, {r1, r3, r6, r8, r9, sl, sp, lr, pc}
    5be4:	sbcshi	pc, ip, r0
    5be8:			; <UNDEFINED> instruction: 0x46254eda
    5bec:	mcrgt	4, 0, r4, cr15, cr14, {3}
    5bf0:	strgt	r6, [pc, #-2102]	; 53c2 <strspn@plt+0x31c6>
    5bf4:	ldr	r7, [pc, -lr, lsr #32]!
    5bf8:			; <UNDEFINED> instruction: 0xf0002900
    5bfc:	blmi	ff5a5f24 <strspn@plt+0xff5a3d28>
    5c00:			; <UNDEFINED> instruction: 0xe7b2447b
    5c04:			; <UNDEFINED> instruction: 0xf0002900
    5c08:	atnmisp	f0, #10.0
    5c0c:	mcrgt	4, 0, r4, cr15, cr14, {3}
    5c10:	ldmdavs	r6!, {r0, r2, r5, r9, sl, lr}
    5c14:	eorvs	ip, lr, pc, lsl #10
    5c18:	stmdbcs	r0, {r1, r2, r3, r5, r8, r9, sl, sp, lr, pc}
    5c1c:	cmphi	lr, r0	; <UNPREDICTABLE>
    5c20:	ldrbtmi	r4, [fp], #-3023	; 0xfffff431
    5c24:	muleq	r3, r3, r8
    5c28:	eorvs	r0, r0, fp, lsl #24
    5c2c:			; <UNDEFINED> instruction: 0x71a380a1
    5c30:	stmdbcs	r0, {r1, r5, r8, r9, sl, sp, lr, pc}
    5c34:	sbcshi	pc, r6, r0
    5c38:	ldrbtmi	r4, [fp], #-3018	; 0xfffff436
    5c3c:	stm	r4, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    5c40:	ldr	r0, [r9, -pc]
    5c44:			; <UNDEFINED> instruction: 0xf0002900
    5c48:	blmi	ff1e60ec <strspn@plt+0xff1e3ef0>
    5c4c:			; <UNDEFINED> instruction: 0xe7e9447b
    5c50:			; <UNDEFINED> instruction: 0xf0002900
    5c54:	mcrmi	0, 6, r8, cr5, cr13, {6}
    5c58:	mcrgt	4, 0, r4, cr15, cr14, {3}
    5c5c:	strgt	r4, [pc, #-1573]	; 563f <strspn@plt+0x3443>
    5c60:	strgt	ip, [pc, #-3599]	; 4e59 <strspn@plt+0x2c5d>
    5c64:	muleq	r7, r6, r8
    5c68:	eorvc	ip, sl, r3, lsl #10
    5c6c:	stmdbcs	r0, {r2, r8, r9, sl, sp, lr, pc}
    5c70:	tsthi	pc, r0	; <UNPREDICTABLE>
    5c74:	ldrbtmi	r4, [fp], #-3006	; 0xfffff442
    5c78:	stm	r4, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    5c7c:	ldrbt	r0, [fp], pc
    5c80:			; <UNDEFINED> instruction: 0xf0002900
    5c84:	mrcmi	0, 5, r8, cr11, cr7, {4}
    5c88:	ldrbtmi	r4, [lr], #-1573	; 0xfffff9db
    5c8c:	strgt	ip, [pc, #-3599]	; 4e85 <strspn@plt+0x2c89>
    5c90:	muleq	r3, r6, r8
    5c94:	bleq	143db0 <strspn@plt+0x141bb4>
    5c98:	strbt	r7, [sp], r9, lsr #32
    5c9c:			; <UNDEFINED> instruction: 0xf0002900
    5ca0:	mrcmi	0, 5, r8, cr5, cr2, {7}
    5ca4:	ldrbtmi	r4, [lr], #-1573	; 0xfffff9db
    5ca8:	stmdbcs	r0, {r1, r2, r3, r5, r8, r9, sl, sp, lr, pc}
    5cac:	sbcshi	pc, r6, r0
    5cb0:			; <UNDEFINED> instruction: 0x46254eb2
    5cb4:	mcrgt	4, 0, r4, cr15, cr14, {3}
    5cb8:	ldm	r6, {r0, r1, r2, r3, r8, sl, lr, pc}
    5cbc:	stm	r5, {r0, r1, r2}
    5cc0:	ldrb	r0, [r9], r7
    5cc4:			; <UNDEFINED> instruction: 0xf0002900
    5cc8:	blmi	feb660e8 <strspn@plt+0xfeb63eec>
    5ccc:	ldm	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
    5cd0:	stm	r4, {r0, r1, r2}
    5cd4:	strb	r0, [pc], r7
    5cd8:	rsbsle	r2, fp, r0, lsl #18
    5cdc:	ldrbtmi	r4, [lr], #-3753	; 0xfffff157
    5ce0:	stmdbcs	r0, {r0, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    5ce4:	sbcshi	pc, pc, r0
    5ce8:	ldrbtmi	r4, [fp], #-2983	; 0xfffff459
    5cec:	muleq	r7, r3, r8
    5cf0:	andeq	lr, r7, r4, lsl #17
    5cf4:	stmdbcs	r0, {r6, r7, r9, sl, sp, lr, pc}
    5cf8:	addshi	pc, r3, r0
    5cfc:	strtmi	r4, [r5], -r3, lsr #29
    5d00:	mcrgt	4, 0, r4, cr15, cr14, {3}
    5d04:	cfsh32gt	mvfx12, mvfx15, #15
    5d08:	strgt	r6, [pc, #-2102]	; 54da <strspn@plt+0x32de>
    5d0c:	ldrt	r6, [r3], lr, lsr #32
    5d10:			; <UNDEFINED> instruction: 0xf0002900
    5d14:	blmi	fe7a606c <strspn@plt+0xfe7a3e70>
    5d18:			; <UNDEFINED> instruction: 0xe726447b
    5d1c:	rsble	r2, sp, r0, lsl #18
    5d20:	ldrbtmi	r4, [fp], #-2972	; 0xfffff464
    5d24:	blmi	fe73f9b0 <strspn@plt+0xfe73d7b4>
    5d28:			; <UNDEFINED> instruction: 0xe71e447b
    5d2c:			; <UNDEFINED> instruction: 0xf0002900
    5d30:	blmi	fe6a609c <strspn@plt+0xfe6a3ea0>
    5d34:			; <UNDEFINED> instruction: 0xe718447b
    5d38:			; <UNDEFINED> instruction: 0xf0002900
    5d3c:	blmi	fe625fa4 <strspn@plt+0xfe623da8>
    5d40:	blgt	3d6f34 <strspn@plt+0x3d4d38>
    5d44:	andeq	lr, pc, r4, lsl #17
    5d48:	blmi	fe5bf7a8 <strspn@plt+0xfe5bd5ac>
    5d4c:	blgt	3d6f40 <strspn@plt+0x3d4d44>
    5d50:	andeq	lr, pc, r4, lsl #17
    5d54:	mrcmi	6, 4, lr, cr4, cr0, {4}
    5d58:	ldrbtmi	r4, [lr], #-1573	; 0xfffff9db
    5d5c:	strgt	ip, [pc, #-3599]	; 4f55 <strspn@plt+0x2d59>
    5d60:	strgt	ip, [pc, #-3599]	; 4f59 <strspn@plt+0x2d5d>
    5d64:	cdpmi	7, 9, cr14, cr1, cr13, {1}
    5d68:			; <UNDEFINED> instruction: 0x4625447e
    5d6c:	strgt	ip, [pc, #-3599]	; 4f65 <strspn@plt+0x2d69>
    5d70:	ldmdavs	r6!, {r0, r1, r2, r3, r9, sl, fp, lr, pc}
    5d74:	eorhi	ip, lr, pc, lsl #10
    5d78:	stmibmi	sp, {r1, r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}
    5d7c:	strtmi	r2, [r0], -r4, asr #4
    5d80:			; <UNDEFINED> instruction: 0xf7fc4479
    5d84:	ldrbt	lr, [r7], -ip, asr #17
    5d88:	ldrbtmi	r4, [lr], #-3722	; 0xfffff176
    5d8c:	mcrmi	6, 4, lr, cr10, cr9, {5}
    5d90:	ldrbtmi	r4, [lr], #-1573	; 0xfffff9db
    5d94:	strgt	ip, [pc, #-3599]	; 4f8d <strspn@plt+0x2d91>
    5d98:	cdpmi	7, 8, cr14, cr8, cr8, {7}
    5d9c:	sxtah	r4, r0, lr, ror #8
    5da0:	strtmi	r4, [r5], -r7, lsl #29
    5da4:	mcrgt	4, 0, r4, cr15, cr14, {3}
    5da8:	ldm	r6, {r0, r1, r2, r3, r8, sl, lr, pc}
    5dac:	strgt	r0, [r7, #-15]
    5db0:	strbt	r7, [r1], -fp, lsr #32
    5db4:	ldrbtmi	r4, [lr], #-3715	; 0xfffff17d
    5db8:	mcrmi	7, 4, lr, cr3, cr7, {6}
    5dbc:	ldrbtmi	r4, [lr], #-1573	; 0xfffff9db
    5dc0:	strgt	ip, [pc, #-3599]	; 4fb9 <strspn@plt+0x2dbd>
    5dc4:	muleq	r7, r6, r8
    5dc8:	cfldr32eq	mvfx12, [r3], {3}
    5dcc:	blcs	c3e68 <strspn@plt+0xc1c6c>
    5dd0:	ldrb	r7, [r1], -fp, lsr #32
    5dd4:			; <UNDEFINED> instruction: 0x46254e7d
    5dd8:	mcrgt	4, 0, r4, cr15, cr14, {3}
    5ddc:	cfsh32gt	mvfx12, mvfx15, #15
    5de0:	strt	ip, [r9], pc, lsl #10
    5de4:	ldrbtmi	r4, [lr], #-3706	; 0xfffff186
    5de8:	strtmi	ip, [r5], -pc, lsl #28
    5dec:	cfsh32gt	mvfx12, mvfx15, #15
    5df0:	ldm	r6, {r0, r1, r2, r3, r8, sl, lr, pc}
    5df4:	stm	r5, {r0, r1}
    5df8:	ldrt	r0, [sp], -r3
    5dfc:			; <UNDEFINED> instruction: 0x46254e75
    5e00:	mcrgt	4, 0, r4, cr15, cr14, {3}
    5e04:	ldr	ip, [r7], pc, lsl #10
    5e08:			; <UNDEFINED> instruction: 0x46254e73
    5e0c:			; <UNDEFINED> instruction: 0xe7a7447e
    5e10:	ldrbtmi	r4, [lr], #-3698	; 0xfffff18e
    5e14:	strtmi	ip, [r5], -pc, lsl #28
    5e18:	ldrb	ip, [r2, -pc, lsl #10]!
    5e1c:	ldrbtmi	r4, [lr], #-3696	; 0xfffff190
    5e20:	mrcmi	7, 3, lr, cr0, cr8, {7}
    5e24:	ldrbtmi	r4, [lr], #-1573	; 0xfffff9db
    5e28:	strgt	ip, [pc, #-3599]	; 5021 <strspn@plt+0x2e25>
    5e2c:	strgt	ip, [pc, #-3599]	; 5025 <strspn@plt+0x2e29>
    5e30:	strgt	ip, [pc, #-3599]	; 5029 <strspn@plt+0x2e2d>
    5e34:	muleq	r7, r6, r8
    5e38:	eorhi	ip, sl, r3, lsl #10
    5e3c:	mcrmi	6, 3, lr, cr10, cr12, {0}
    5e40:			; <UNDEFINED> instruction: 0x4625447e
    5e44:	strgt	ip, [pc, #-3599]	; 503d <strspn@plt+0x2e41>
    5e48:	strgt	ip, [pc, #-3599]	; 5041 <strspn@plt+0x2e45>
    5e4c:	muleq	pc, r6, r8	; <UNPREDICTABLE>
    5e50:	cfldr32eq	mvfx12, [sl], {7}
    5e54:	blcc	c3ef0 <strspn@plt+0xc1cf4>
    5e58:	str	r7, [sp], -sl, lsr #32
    5e5c:	strtmi	r4, [r5], -r3, ror #28
    5e60:	mcrgt	4, 0, r4, cr15, cr14, {3}
    5e64:	strb	ip, [sp, pc, lsl #10]!
    5e68:	ldrbtmi	r4, [lr], #-3681	; 0xfffff19f
    5e6c:	mcrmi	6, 3, lr, cr1, cr14, {0}
    5e70:			; <UNDEFINED> instruction: 0xe7b9447e
    5e74:	ldrbtmi	r4, [lr], #-3680	; 0xfffff1a0
    5e78:	cdpmi	7, 6, cr14, cr0, cr12, {6}
    5e7c:	ldrbtmi	r4, [lr], #-1573	; 0xfffff9db
    5e80:	strgt	ip, [pc, #-3599]	; 5079 <strspn@plt+0x2e7d>
    5e84:	mrcmi	7, 2, lr, cr14, cr2, {3}
    5e88:	ldrbtmi	r4, [lr], #-1573	; 0xfffff9db
    5e8c:	strgt	ip, [pc, #-3599]	; 5085 <strspn@plt+0x2e89>
    5e90:	mrcmi	5, 2, lr, cr12, cr12, {7}
    5e94:			; <UNDEFINED> instruction: 0xe7d4447e
    5e98:			; <UNDEFINED> instruction: 0x46254e5b
    5e9c:			; <UNDEFINED> instruction: 0xe7c5447e
    5ea0:	ldrbtmi	r4, [lr], #-3674	; 0xfffff1a6
    5ea4:	mrcmi	6, 2, lr, cr10, cr9, {6}
    5ea8:			; <UNDEFINED> instruction: 0xe7ca447e
    5eac:	ldrbtmi	r4, [lr], #-3673	; 0xfffff1a7
    5eb0:	mrcmi	7, 2, lr, cr9, cr10, {4}
    5eb4:			; <UNDEFINED> instruction: 0xe797447e
    5eb8:	ldrbtmi	r4, [lr], #-3672	; 0xfffff1a8
    5ebc:	cdpmi	7, 5, cr14, cr8, cr10, {5}
    5ec0:	ldrbtmi	r4, [lr], #-1573	; 0xfffff9db
    5ec4:	strgt	ip, [pc, #-3599]	; 50bd <strspn@plt+0x2ec1>
    5ec8:	mrcmi	7, 2, lr, cr6, cr0, {2}
    5ecc:	ldrbtmi	r4, [lr], #-1573	; 0xfffff9db
    5ed0:	strgt	ip, [pc, #-3599]	; 50c9 <strspn@plt+0x2ecd>
    5ed4:	cdpmi	7, 5, cr14, cr4, cr10, {2}
    5ed8:			; <UNDEFINED> instruction: 0xe7b2447e
    5edc:			; <UNDEFINED> instruction: 0x46254e53
    5ee0:	smlsdx	lr, lr, r4, r4
    5ee4:			; <UNDEFINED> instruction: 0x46254e52
    5ee8:	mcrgt	4, 0, r4, cr15, cr14, {3}
    5eec:	strt	ip, [r3], -pc, lsl #10
    5ef0:	ldrbtmi	r4, [sp], #-3408	; 0xfffff2b0
    5ef4:	cfldr64mi	mvdx14, [r0, #-732]	; 0xfffffd24
    5ef8:	ldr	r4, [r4, #1149]!	; 0x47d
    5efc:	ldrbtmi	r4, [sp], #-3407	; 0xfffff2b1
    5f00:	cfstr64mi	mvdx14, [pc, #-708]	; 5c44 <strspn@plt+0x3a48>
    5f04:	str	r4, [lr, #1149]!	; 0x47d
    5f08:	ldrbtmi	r4, [sp], #-3406	; 0xfffff2b2
    5f0c:	svclt	0x0000e5ab
    5f10:	strdeq	r7, [r0], -ip
    5f14:	muleq	r0, r6, r1
    5f18:	andeq	r7, r0, r6, lsl #2
    5f1c:	andeq	r7, r0, ip, rrx
    5f20:	muleq	r0, r8, r0
    5f24:	andeq	r7, r0, r0, lsl r0
    5f28:	andeq	r6, r0, r8, lsr #31
    5f2c:	andeq	r6, r0, r2, asr fp
    5f30:	andeq	r6, r0, r8, lsl #26
    5f34:	andeq	r6, r0, lr, asr r9
    5f38:	andeq	r6, r0, r8, lsl #18
    5f3c:	andeq	r6, r0, r6, asr #27
    5f40:	ldrdeq	r6, [r0], -lr
    5f44:	andeq	r6, r0, sl, asr #23
    5f48:	andeq	r6, r0, r2, lsl #16
    5f4c:	andeq	r6, r0, r4, lsr lr
    5f50:	andeq	r6, r0, r0, lsr #20
    5f54:	andeq	r6, r0, r0, ror #23
    5f58:	andeq	r6, r0, ip, lsr #16
    5f5c:	andeq	r6, r0, r4, lsr #25
    5f60:	andeq	r6, r0, r6, ror #17
    5f64:	andeq	r6, r0, sl, lsr #21
    5f68:	strdeq	r6, [r0], -r0
    5f6c:	strdeq	r6, [r0], -r0
    5f70:	andeq	r6, r0, r6, asr #19
    5f74:	andeq	r6, r0, r6, ror fp
    5f78:	andeq	r6, r0, sl, lsr r7
    5f7c:	andeq	r6, r0, ip, lsr ip
    5f80:	andeq	r6, r0, r8, ror #16
    5f84:	andeq	r6, r0, lr, lsr sl
    5f88:	andeq	r6, r0, r6, lsl #13
    5f8c:	muleq	r0, r4, ip
    5f90:	muleq	r0, ip, r8
    5f94:	andeq	r6, r0, r2, ror sl
    5f98:	andeq	r6, r0, r4, lsl #12
    5f9c:	andeq	r6, r0, r4, asr #22
    5fa0:	andeq	r6, r0, ip, ror #18
    5fa4:	andeq	r6, r0, ip, lsr #15
    5fa8:	andeq	r6, r0, lr, ror #29
    5fac:	andeq	r6, r0, r8, ror #27
    5fb0:	andeq	r6, r0, ip, asr lr
    5fb4:	andeq	r6, r0, r2, lsl #28
    5fb8:	andeq	r6, r0, sl, lsr #13
    5fbc:			; <UNDEFINED> instruction: 0x00006ab8
    5fc0:	andeq	r6, r0, ip, lsr sl
    5fc4:	andeq	r6, r0, r2, ror #20
    5fc8:			; <UNDEFINED> instruction: 0x000069ba
    5fcc:	andeq	r6, r0, r8, asr r9
    5fd0:	andeq	r6, r0, lr, lsl #18
    5fd4:	andeq	r6, r0, r4, lsr #19
    5fd8:	andeq	r6, r0, r0, asr #25
    5fdc:	andeq	r6, r0, r2, ror #24
    5fe0:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    5fe4:	muleq	r0, r2, fp
    5fe8:	andeq	r6, r0, r4, lsr #22
    5fec:	andeq	r6, r0, ip, lsr #21
    5ff0:	andeq	r6, r0, sl, asr sl
    5ff4:	andeq	r6, r0, ip, asr #16
    5ff8:	andeq	r6, r0, lr, asr #12
    5ffc:	andeq	r6, r0, r2, lsl #12
    6000:	andeq	r6, r0, sl, ror #10
    6004:	andeq	r6, r0, r4, ror ip
    6008:	andeq	r6, r0, r8, lsr #9
    600c:	andeq	r6, r0, r2, lsl r5
    6010:	ldrdeq	r6, [r0], -r4
    6014:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    6018:	muleq	r0, r8, r7
    601c:	andeq	r6, r0, lr, asr #14
    6020:	andeq	r6, r0, r2, lsl #14
    6024:			; <UNDEFINED> instruction: 0x000066b2
    6028:	andeq	r6, r0, r8, ror #12
    602c:	andeq	r6, r0, r0, lsr r6
    6030:	andeq	r6, r0, r0, lsr #19
    6034:	muleq	r0, r6, sp
    6038:			; <UNDEFINED> instruction: 0x00006db8
    603c:	ldrdeq	r6, [r0], -lr
    6040:	andeq	r6, r0, r0, lsl lr
    6044:	andeq	r6, r0, r6, lsr lr
    6048:	ldrbmi	lr, [r0, sp, lsr #18]!
    604c:	ldrmi	fp, [r6], -r8, lsr #1
    6050:			; <UNDEFINED> instruction: 0x2604f8df
    6054:	ldrdls	pc, [r0], #141	; 0x8d
    6058:			; <UNDEFINED> instruction: 0xf8df4698
    605c:	ldrbtmi	r3, [sl], #-1536	; 0xfffffa00
    6060:	strmi	r4, [ip], -r5, lsl #12
    6064:	muleq	r8, r9, r8
    6068:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    606c:			; <UNDEFINED> instruction: 0xf04f9327
    6070:	stmdacs	r0, {r8, r9}
    6074:			; <UNDEFINED> instruction: 0xf8d9d13d
    6078:			; <UNDEFINED> instruction: 0xf1b8a01c
    607c:	andsle	r0, lr, r0, lsl #30
    6080:			; <UNDEFINED> instruction: 0xf2002e19
    6084:	ldm	pc, {r1, r4, r8, r9, sl, pc}^	; <UNPREDICTABLE>
    6088:	ldrbeq	pc, [r8], #22	; <UNPREDICTABLE>
    608c:	mvneq	r0, #116, 8	; 0x74000000
    6090:	ldrteq	r0, [sp], #-943	; 0xfffffc51
    6094:	adcseq	r0, pc, #-1140850688	; 0xbc000000
    6098:	cmneq	r1, #-536870903	; 0xe0000009
    609c:	orreq	r0, sl, #738197505	; 0x2c000001
    60a0:	eorseq	r0, r0, #-805306364	; 0xd0000004
    60a4:	mvneq	r0, sp, lsl r2
    60a8:			; <UNDEFINED> instruction: 0x01b201be
    60ac:	orreq	r0, r6, lr, ror #2
    60b0:			; <UNDEFINED> instruction: 0x01250144
    60b4:	rscseq	r0, r7, r6, lsl #2
    60b8:	rsbeq	r0, r6, r3, ror r0
    60bc:	stmdavc	fp, {r4, r6}
    60c0:			; <UNDEFINED> instruction: 0xf8df462a
    60c4:	mulcs	r1, ip, r5
    60c8:	streq	pc, [pc, -r3]
    60cc:	stcne	3, cr15, [r0], {195}	; 0xc3
    60d0:			; <UNDEFINED> instruction: 0xf8cd4479
    60d4:			; <UNDEFINED> instruction: 0xf851c004
    60d8:	vaddl.u8	<illegal reg q11.5>, d3, d23
    60dc:	tstls	r0, r0, asr #2
    60e0:	orrne	pc, r0, #201326595	; 0xc000003
    60e4:	ldrbne	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    60e8:	ldrbtmi	r9, [r9], #-1794	; 0xfffff8fe
    60ec:	svc	0x00eaf7fb
    60f0:	stmiavc	lr, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}^
    60f4:	stmvc	r9, {r1, r3, r5, r9, sl, lr}
    60f8:	stmdavc	r3!, {r0, sp}^
    60fc:	strne	lr, [r1], -sp, asr #19
    6100:	strbne	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    6104:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
    6108:			; <UNDEFINED> instruction: 0xf7fb7823
    610c:			; <UNDEFINED> instruction: 0xf8dfefdc
    6110:			; <UNDEFINED> instruction: 0xf8df255c
    6114:	ldrbtmi	r3, [sl], #-1352	; 0xfffffab8
    6118:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    611c:	subsmi	r9, sl, r7, lsr #22
    6120:	strbhi	pc, [r1], r0, asr #32	; <UNPREDICTABLE>
    6124:	pop	{r3, r5, ip, sp, pc}
    6128:	stmdavc	r6!, {r4, r5, r6, r7, r8, r9, sl, pc}^
    612c:	rsbseq	pc, pc, r6
    6130:	svceq	0x0000f1b8
    6134:	ldrthi	pc, [r8], #0	; <UNPREDICTABLE>
    6138:	tstcs	r1, r7, lsl #20
    613c:	ldc2	7, cr15, [r8], #-1020	; 0xfffffc04
    6140:			; <UNDEFINED> instruction: 0xf8df78a4
    6144:	strtmi	r1, [sl], -ip, lsr #10
    6148:	strls	r4, [r0], #-1145	; 0xfffffb87
    614c:	andcs	r4, r1, r3, lsl #12
    6150:	svc	0x00b8f7fb
    6154:	stmdavc	r3!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    6158:			; <UNDEFINED> instruction: 0xf8df462a
    615c:	andcs	r1, r1, r8, lsl r5
    6160:	strne	pc, [r0], #963	; 0x3c3
    6164:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    6168:			; <UNDEFINED> instruction: 0xf7fb09db
    616c:	strb	lr, [lr, ip, lsr #31]
    6170:			; <UNDEFINED> instruction: 0xf1ba7863
    6174:			; <UNDEFINED> instruction: 0xf0000f00
    6178:			; <UNDEFINED> instruction: 0xf0138551
    617c:			; <UNDEFINED> instruction: 0xd0110ff0
    6180:	smlalbtne	pc, r0, r3, r3	; <UNPREDICTABLE>
    6184:			; <UNDEFINED> instruction: 0xf8df9101
    6188:	vsri.64	<illegal reg q8.5>, q8, #61
    618c:	andcs	r1, r1, r0, lsl #4
    6190:	ldrbtmi	r9, [r9], #-514	; 0xfffffdfe
    6194:	addne	pc, r0, #201326595	; 0xc000003
    6198:	andls	r0, r0, #3588096	; 0x36c000
    619c:			; <UNDEFINED> instruction: 0xf7fb462a
    61a0:	stmdavc	r3!, {r1, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
    61a4:	andsle	r0, r1, r8, lsl r7
    61a8:	smlalbteq	pc, r0, r3, r3	; <UNPREDICTABLE>
    61ac:			; <UNDEFINED> instruction: 0xf8df9101
    61b0:			; <UNDEFINED> instruction: 0xf00314cc
    61b4:	andcs	r0, r1, r1, lsl #4
    61b8:	ldrbtmi	r9, [r9], #-514	; 0xfffffdfe
    61bc:	addeq	pc, r0, #201326595	; 0xc000003
    61c0:	biceq	pc, r0, #201326595	; 0xc000003
    61c4:	strtmi	r9, [sl], -r0, lsl #4
    61c8:	svc	0x007cf7fb
    61cc:			; <UNDEFINED> instruction: 0xf01378a3
    61d0:			; <UNDEFINED> instruction: 0xd0110ff0
    61d4:	smlalbtne	pc, r0, r3, r3	; <UNPREDICTABLE>
    61d8:			; <UNDEFINED> instruction: 0xf8df9101
    61dc:	vraddhn.i16	d17, <illegal reg q9.5>, q10
    61e0:	andcs	r1, r1, r0, lsl #4
    61e4:	ldrbtmi	r9, [r9], #-514	; 0xfffffdfe
    61e8:	addne	pc, r0, #201326595	; 0xc000003
    61ec:	andls	r0, r0, #3588096	; 0x36c000
    61f0:			; <UNDEFINED> instruction: 0xf7fb462a
    61f4:	stmiavc	r3!, {r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    61f8:	andsle	r0, r1, r9, lsl r7
    61fc:	smlalbteq	pc, r0, r3, r3	; <UNPREDICTABLE>
    6200:			; <UNDEFINED> instruction: 0xf8df9101
    6204:			; <UNDEFINED> instruction: 0xf0031480
    6208:	andcs	r0, r1, r1, lsl #4
    620c:	ldrbtmi	r9, [r9], #-514	; 0xfffffdfe
    6210:	addeq	pc, r0, #201326595	; 0xc000003
    6214:	biceq	pc, r0, #201326595	; 0xc000003
    6218:	strtmi	r9, [sl], -r0, lsl #4
    621c:	svc	0x0052f7fb
    6220:			; <UNDEFINED> instruction: 0xf01378e3
    6224:			; <UNDEFINED> instruction: 0xd0110ff0
    6228:	smlalbtne	pc, r0, r3, r3	; <UNPREDICTABLE>
    622c:			; <UNDEFINED> instruction: 0xf8df9101
    6230:	vmov.i32	<illegal reg q8.5>, #12058624	; 0x00b80000
    6234:	andcs	r1, r1, r0, lsl #4
    6238:	ldrbtmi	r9, [r9], #-514	; 0xfffffdfe
    623c:	addne	pc, r0, #201326595	; 0xc000003
    6240:	andls	r0, r0, #3588096	; 0x36c000
    6244:			; <UNDEFINED> instruction: 0xf7fb462a
    6248:	stmiavc	r3!, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}^
    624c:			; <UNDEFINED> instruction: 0xf43f071a
    6250:			; <UNDEFINED> instruction: 0xf003af5e
    6254:	vaddl.u8	q8, d3, d1
    6258:	stmib	sp, {r6, r8}^
    625c:	vaddl.u8	<illegal reg q8.5>, d3, d1
    6260:	smlabbls	r0, r0, r1, r0
    6264:	biceq	pc, r0, #201326595	; 0xc000003
    6268:	strtne	pc, [r0], #-2271	; 0xfffff721
    626c:	andcs	r4, r1, sl, lsr #12
    6270:			; <UNDEFINED> instruction: 0xf7fb4479
    6274:	strb	lr, [sl, -r8, lsr #30]
    6278:	strtmi	r7, [sl], -r3, ror #16
    627c:	andcs	r7, r1, r4, ror #17
    6280:	orrne	pc, r0, r3, asr #7
    6284:			; <UNDEFINED> instruction: 0xf8df9100
    6288:	ldmibeq	fp, {r3, sl, ip}^
    628c:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    6290:	svc	0x0018f7fb
    6294:	stmiavc	r2!, {r0, r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    6298:	stmdavc	r3!, {r0, r5, r6, r7, fp, ip, sp, lr}^
    629c:	andeq	pc, r1, r2
    62a0:	streq	pc, [r1], #-1
    62a4:	svceq	0x0000f1ba
    62a8:	movwmi	sp, #40967	; 0xa007
    62ac:	teqeq	pc, r3, lsr #32	; <UNPREDICTABLE>
    62b0:	andeq	pc, r1, #2
    62b4:			; <UNDEFINED> instruction: 0xf43f430a
    62b8:			; <UNDEFINED> instruction: 0xf3c3af2a
    62bc:	smlabbls	r0, r0, r1, r1
    62c0:	ldmibeq	fp, {r2, r4, r5, r6, r7, r8, fp, lr}^
    62c4:	strtmi	r9, [sl], -r1
    62c8:	strls	r4, [r2], #-1145	; 0xfffffb87
    62cc:			; <UNDEFINED> instruction: 0xf7fb2001
    62d0:			; <UNDEFINED> instruction: 0xe71ceefa
    62d4:	stmiavc	r1!, {r1, r5, r7, fp, ip, sp, lr}^
    62d8:			; <UNDEFINED> instruction: 0xf0027863
    62dc:			; <UNDEFINED> instruction: 0xf0010001
    62e0:			; <UNDEFINED> instruction: 0xf1ba0401
    62e4:	andle	r0, r7, r0, lsl #30
    62e8:			; <UNDEFINED> instruction: 0xf023430a
    62ec:			; <UNDEFINED> instruction: 0xf002013f
    62f0:	movwmi	r0, #41473	; 0xa201
    62f4:	svcge	0x000bf43f
    62f8:	orrne	pc, r0, r3, asr #7
    62fc:	stmibmi	r6!, {r8, ip, pc}^
    6300:	ldrdls	r0, [r1], -fp
    6304:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    6308:	andcs	r9, r1, r2, lsl #8
    630c:	mrc	7, 6, APSR_nzcv, cr10, cr11, {7}
    6310:	stmdavc	r3!, {r0, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    6314:	svceq	0x0000f1ba
    6318:			; <UNDEFINED> instruction: 0xf013d002
    631c:	andle	r0, pc, sl, asr #31
    6320:	biceq	pc, r0, r3, asr #7
    6324:	ldmibmi	sp, {r0, r8, ip, pc}^
    6328:	subeq	pc, r0, #201326595	; 0xc000003
    632c:	andls	r2, r2, #1
    6330:	vmvn.i32	q10, #12124160	; 0x00b90000
    6334:	ldmibeq	fp, {r7, r9, ip}^
    6338:	strtmi	r9, [sl], -r0, lsl #4
    633c:	mcr	7, 6, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    6340:	strtmi	r8, [sl], -r3, ror #16
    6344:	ldrdcs	r4, [r1], -r6
    6348:	blpl	ff0819cc <strspn@plt+0xff07f7d0>
    634c:	ldrbtmi	fp, [r9], #-2779	; 0xfffff525
    6350:	bcc	fe441b74 <strspn@plt+0xfe43f978>
    6354:	blvc	ffa01e3c <strspn@plt+0xff9ffc40>
    6358:	blvs	181d7c <strspn@plt+0x17fb80>
    635c:	blvs	41998 <strspn@plt+0x3f79c>
    6360:	mrc	7, 5, APSR_nzcv, cr0, cr11, {7}
    6364:	stmiavc	r2!, {r0, r1, r4, r6, r7, r9, sl, sp, lr, pc}^
    6368:			; <UNDEFINED> instruction: 0xf0027863
    636c:			; <UNDEFINED> instruction: 0xf1ba0201
    6370:	andle	r0, r4, r0, lsl #30
    6374:	teqeq	pc, r3, lsr #32	; <UNPREDICTABLE>
    6378:			; <UNDEFINED> instruction: 0xf43f4311
    637c:	vqrdmlah.s<illegal width 8>	q13, <illegal reg q9.5>, d0[2]
    6380:	smlabbls	r0, r0, r1, r1
    6384:	ldmibeq	fp, {r0, r1, r2, r6, r7, r8, fp, lr}^
    6388:	andcs	r9, r1, r1, lsl #4
    638c:			; <UNDEFINED> instruction: 0x462a4479
    6390:	mrc	7, 4, APSR_nzcv, cr8, cr11, {7}
    6394:	stmdavc	r3!, {r0, r1, r3, r4, r5, r7, r9, sl, sp, lr, pc}^
    6398:	svceq	0x0000f1ba
    639c:			; <UNDEFINED> instruction: 0xf013d002
    63a0:	andsle	r0, fp, pc, asr #31
    63a4:	smlalbteq	pc, r0, r3, r3	; <UNPREDICTABLE>
    63a8:	vaddw.u8	<illegal reg q12.5>, <illegal reg q1.5>, d3
    63ac:	smlabtls	r1, r0, r1, r0
    63b0:			; <UNDEFINED> instruction: 0xf3c349bd
    63b4:	andcs	r0, r1, r0, lsl #5
    63b8:	ldrbtmi	r9, [r9], #-514	; 0xfffffdfe
    63bc:	addne	pc, r0, #201326595	; 0xc000003
    63c0:	andls	r0, r0, #3588096	; 0x36c000
    63c4:			; <UNDEFINED> instruction: 0xf7fb462a
    63c8:	stmdavc	r3!, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    63cc:			; <UNDEFINED> instruction: 0x462a49b7
    63d0:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    63d4:	ldrbtmi	r2, [r9], #-1
    63d8:	mrc	7, 3, APSR_nzcv, cr4, cr11, {7}
    63dc:	strtmi	r8, [sl], -r3, ror #16
    63e0:			; <UNDEFINED> instruction: 0x200149b3
    63e4:	blpl	fe6c1a68 <strspn@plt+0xfe6bf86c>
    63e8:	ldrbtmi	fp, [r9], #-2779	; 0xfffff525
    63ec:			; <UNDEFINED> instruction: 0xf994e7b0
    63f0:	strtmi	r3, [sl], -r1
    63f4:	strcc	r4, [r2], #-2479	; 0xfffff651
    63f8:	strls	r2, [r0], #-1
    63fc:	svceq	0x00db4479
    6400:	mcr	7, 3, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    6404:	stmiavc	r2!, {r0, r1, r7, r9, sl, sp, lr, pc}
    6408:	stmiavc	r1!, {r0, r1, r5, r6, fp, ip, sp, lr}^
    640c:	andeq	pc, r1, #2
    6410:	svceq	0x0000f1ba
    6414:			; <UNDEFINED> instruction: 0xf023d007
    6418:			; <UNDEFINED> instruction: 0xf001003f
    641c:	tstmi	r0, #318767104	; 0x13000000
    6420:			; <UNDEFINED> instruction: 0xf43f4320
    6424:			; <UNDEFINED> instruction: 0xf001ae74
    6428:	vraddhn.i16	d16, <illegal reg q0.5>, <illegal reg q0.5>
    642c:	vmla.i<illegal width 8>	q8, <illegal reg q0.5>, d0[0]
    6430:	mrsls	r1, (UNDEF: 18)
    6434:	andls	r4, r1, #160, 18	; 0x280000
    6438:	andls	r4, r3, sl, lsr #12
    643c:	vmvn.i32	q10, #12124160	; 0x00b90000
    6440:	strls	r1, [r4], #-128	; 0xffffff80
    6444:	ldmibeq	fp, {ip, pc}^
    6448:			; <UNDEFINED> instruction: 0xf7fb2001
    644c:			; <UNDEFINED> instruction: 0xe65eee3c
    6450:			; <UNDEFINED> instruction: 0xf99478a2
    6454:			; <UNDEFINED> instruction: 0xf0020001
    6458:	ldmeq	r6, {r1, r8}
    645c:			; <UNDEFINED> instruction: 0xf1ba0fc3
    6460:			; <UNDEFINED> instruction: 0xf0000f00
    6464:	stmdacs	r0, {r2, r4, r5, sl, pc}
    6468:	strhi	pc, [r0], #640	; 0x280
    646c:	strtmi	r3, [sl], -r0, lsl #18
    6470:	andeq	pc, r1, pc, asr #32
    6474:	tstcs	r1, r8, lsl pc
    6478:	smlabtvs	r0, sp, r9, lr
    647c:	ldrbtmi	r4, [r9], #-2447	; 0xfffff671
    6480:	mcr	7, 1, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    6484:	stmiavc	r2!, {r0, r5, r6, r7, fp, ip, sp, lr}
    6488:			; <UNDEFINED> instruction: 0xf0120888
    648c:			; <UNDEFINED> instruction: 0xf0000301
    6490:	stmibmi	fp, {r0, r1, r2, r3, r4, r7, r8, r9, pc}
    6494:	andls	r2, r0, r1, lsl #6
    6498:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    649c:			; <UNDEFINED> instruction: 0xf7fb4618
    64a0:	stmiavc	r1!, {r1, r4, r9, sl, fp, sp, lr, pc}^
    64a4:	strmi	r0, [fp], -ip, lsl #15
    64a8:	mrcge	4, 1, APSR_nzcv, cr1, cr15, {1}
    64ac:	tsteq	r1, r3	; <UNPREDICTABLE>
    64b0:	stmibmi	r4, {r8, ip, pc}
    64b4:	movteq	pc, #963	; 0x3c3	; <UNPREDICTABLE>
    64b8:	andcs	r4, r1, sl, lsr #12
    64bc:			; <UNDEFINED> instruction: 0xf7fb4479
    64c0:	strt	lr, [r4], -r2, lsl #28
    64c4:			; <UNDEFINED> instruction: 0xf1ba7863
    64c8:	andle	r0, r3, r0, lsl #30
    64cc:	svceq	0x00c0f013
    64d0:	mrcge	4, 0, APSR_nzcv, cr13, cr15, {1}
    64d4:	orrne	pc, r0, r3, asr #7
    64d8:	ldmdbmi	fp!, {r8, ip, pc}^
    64dc:			; <UNDEFINED> instruction: 0x462a09db
    64e0:	ldrbtmi	r2, [r9], #-1
    64e4:	stcl	7, cr15, [lr, #1004]!	; 0x3ec
    64e8:	stmdavc	r3!, {r0, r4, r9, sl, sp, lr, pc}^
    64ec:	svceq	0x0000f1ba
    64f0:			; <UNDEFINED> instruction: 0xf013d003
    64f4:			; <UNDEFINED> instruction: 0xf43f0fc0
    64f8:	vmull.p8	q13, d3, d10
    64fc:	strtmi	r1, [sl], -r0, lsl #3
    6500:	streq	pc, [r3, #-3]
    6504:	strne	lr, [r0, #-2509]	; 0xfffff633
    6508:	ldmibeq	fp, {r4, r5, r6, r8, fp, lr}^
    650c:	andcs	r3, r1, r1, lsl #26
    6510:			; <UNDEFINED> instruction: 0xf7fb4479
    6514:	stccs	13, cr14, [r1, #-864]	; 0xfffffca0
    6518:	ldrthi	pc, [r0], #-576	; 0xfffffdc0	; <UNPREDICTABLE>
    651c:			; <UNDEFINED> instruction: 0xf7fb200a
    6520:	ldrb	lr, [r4, #3526]!	; 0xdc6
    6524:	strtmi	r7, [sl], -r3, ror #16
    6528:			; <UNDEFINED> instruction: 0xf0002b00
    652c:	blcs	fffe7578 <strspn@plt+0xfffe537c>
    6530:	ldrhi	pc, [r5], #-0
    6534:	andcs	r4, r1, r6, ror #18
    6538:			; <UNDEFINED> instruction: 0xf7fb4479
    653c:	stmiavc	r3!, {r2, r6, r7, r8, sl, fp, sp, lr, pc}
    6540:	svceq	0x0000f1ba
    6544:			; <UNDEFINED> instruction: 0xf013d003
    6548:			; <UNDEFINED> instruction: 0xf0000ff8
    654c:	vsubl.u8	q12, d19, d20
    6550:	smlabtls	r3, r0, r1, r0
    6554:	smlalbtne	pc, r0, r3, r3	; <UNPREDICTABLE>
    6558:	ldmdbmi	lr, {r0, r8, ip, pc}^
    655c:	andne	pc, r0, #201326595	; 0xc000003
    6560:	andls	r2, r2, #1
    6564:	vmvn.i32	q10, #12124160	; 0x00b90000
    6568:	ldmibeq	fp, {r7, r9, ip}^
    656c:	strtmi	r9, [sl], -r0, lsl #4
    6570:	stc	7, cr15, [r8, #1004]!	; 0x3ec
    6574:			; <UNDEFINED> instruction: 0xf1ba78a3
    6578:			; <UNDEFINED> instruction: 0xf0400f00
    657c:	stmiavc	r2!, {r2, r3, r7, r9, pc}^
    6580:	orrne	pc, r0, r2, asr #7
    6584:			; <UNDEFINED> instruction: 0xf0039103
    6588:	tstls	r1, r1, lsl #2
    658c:	vorr.i16	q10, #162	; 0x00a2
    6590:	ldmibeq	r2, {r6, ip}^
    6594:	andls	r9, r2, #4
    6598:	vmvn.i32	q10, #12124160	; 0x00b90000
    659c:	andcs	r0, r1, r0, asr #4
    65a0:	vsubl.u8	<illegal reg q12.5>, d3, d0
    65a4:	strtmi	r0, [sl], -r0, lsl #7
    65a8:	stc	7, cr15, [ip, #1004]	; 0x3ec
    65ac:	stmdbmi	fp, {r0, r1, r5, r6, r7, fp, ip, sp, lr}^
    65b0:			; <UNDEFINED> instruction: 0xf003462a
    65b4:	vaddl.u8	q8, d3, d1
    65b8:	andls	r0, r0, r0, asr #6
    65bc:	andcs	r4, r1, r9, ror r4
    65c0:	stc	7, cr15, [r0, #1004]	; 0x3ec
    65c4:	stmiavc	r2!, {r0, r1, r5, r7, r8, sl, sp, lr, pc}
    65c8:			; <UNDEFINED> instruction: 0xf9947863
    65cc:			; <UNDEFINED> instruction: 0xf0021003
    65d0:			; <UNDEFINED> instruction: 0xf1ba0201
    65d4:	andle	r0, r6, r0, lsl #30
    65d8:	andseq	pc, pc, r3, lsr #32
    65dc:	tstle	r2, r0, lsl r3
    65e0:			; <UNDEFINED> instruction: 0xf6bf2900
    65e4:	svceq	0x00c9ad94
    65e8:	smlabtcs	r2, sp, r9, lr
    65ec:	orrne	pc, r0, r3, asr #7
    65f0:	ldmdbmi	fp!, {r8, ip, pc}
    65f4:	subne	pc, r0, r3, asr #7
    65f8:	andls	r4, r1, sl, lsr #12
    65fc:	ldrbtmi	r0, [r9], #-2523	; 0xfffff625
    6600:			; <UNDEFINED> instruction: 0xf7fb2001
    6604:	str	lr, [r2, #3424]	; 0xd60
    6608:	stmiavc	r1!, {r0, r1, r5, r6, fp, ip, sp, lr}^
    660c:	svceq	0x0000f1ba
    6610:	eorhi	pc, r8, #0
    6614:	eorseq	pc, pc, #35	; 0x23
    6618:	eoreq	pc, pc, r1, lsr #32
    661c:			; <UNDEFINED> instruction: 0xf0404302
    6620:	streq	r8, [lr, -r1, lsr #4]
    6624:	cfldrdge	mvd15, [r3, #-252]!	; 0xffffff04
    6628:	andeq	pc, r1, r1
    662c:	movteq	pc, #961	; 0x3c1	; <UNPREDICTABLE>
    6630:	andcc	lr, r1, sp, asr #19
    6634:	addeq	pc, r0, r1, asr #7
    6638:	biceq	pc, r0, #67108867	; 0x4000003
    663c:	andls	r4, r0, r9, lsr #18
    6640:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    6644:			; <UNDEFINED> instruction: 0xf7fb2001
    6648:	strb	lr, [r0, #-3390]!	; 0xfffff2c2
    664c:	andhi	pc, r0, pc, lsr #7
    6650:	andeq	r0, r0, r0
    6654:	subsmi	r0, r9, r0
    6658:	andeq	ip, r1, r2, asr lr
    665c:	andeq	r0, r0, ip, lsr #2
    6660:	andeq	ip, r1, r8, lsr ip
    6664:	muleq	r0, lr, ip
    6668:	andeq	r6, r0, sl, rrx
    666c:	muleq	r1, sl, sp
    6670:	andeq	r7, r0, r0, ror #12
    6674:	strdeq	r7, [r0], -r6
    6678:	andeq	r7, r0, lr, ror #13
    667c:	andeq	r6, r0, r2, lsr ip
    6680:	andeq	r7, r0, sl, lsr #9
    6684:	ldrdeq	r7, [r0], -r2
    6688:	ldrdeq	r7, [r0], -sl
    668c:	strdeq	r7, [r0], -r0
    6690:	andeq	r7, r0, lr, asr #7
    6694:	andeq	r7, r0, r8, ror #6
    6698:	andeq	r7, r0, sl, lsr #6
    669c:			; <UNDEFINED> instruction: 0x000072b4
    66a0:	andeq	r7, r0, sl, asr #5
    66a4:	andeq	r7, r0, r4, asr #3
    66a8:			; <UNDEFINED> instruction: 0x000071ba
    66ac:	andeq	r7, r0, r2, ror #3
    66b0:	andeq	r7, r0, r2, ror #3
    66b4:	andeq	r7, r0, r0, lsr r1
    66b8:	andeq	r7, r0, r4, lsr #1
    66bc:	andeq	r7, r0, lr, lsl #10
    66c0:	ldrdeq	r6, [r0], -sl
    66c4:	strdeq	r6, [r0], -r4
    66c8:	andeq	r6, r0, sl, ror pc
    66cc:	strdeq	r6, [r0], -r8
    66d0:	andeq	r6, r0, r4, lsl #28
    66d4:	andeq	r6, r0, r0, lsl #28
    66d8:	andeq	r6, r0, ip, lsl #28
    66dc:	andeq	r6, r0, r4, lsr lr
    66e0:	andeq	r6, r0, lr, lsl #23
    66e4:	andeq	r6, r0, sl, lsl #22
    66e8:	stmdavc	r3!, {r1, r5, r6, r7, fp, ip, sp, lr}^
    66ec:	tsteq	r1, r2	; <UNPREDICTABLE>
    66f0:	svceq	0x0000f1ba
    66f4:			; <UNDEFINED> instruction: 0xf023d004
    66f8:	movwmi	r0, #32831	; 0x803f
    66fc:	cfstrsge	mvf15, [r7, #-252]	; 0xffffff04
    6700:	subeq	pc, r0, #134217731	; 0x8000003
    6704:	smlabtcs	r1, sp, r9, lr
    6708:	orrne	pc, r0, r3, asr #7
    670c:			; <UNDEFINED> instruction: 0xf8df9100
    6710:	ldmibeq	fp, {r2, r3, r6, r7, r8, r9, sl, ip}^
    6714:	andcs	r4, r1, sl, lsr #12
    6718:			; <UNDEFINED> instruction: 0xf7fb4479
    671c:	ldrbt	lr, [r6], #3284	; 0xcd4
    6720:	strtmi	r8, [sl], -r6, ror #16
    6724:	andcs	r7, r1, r3, ror #16
    6728:	sbfxne	pc, pc, #17, #21
    672c:			; <UNDEFINED> instruction: 0xf003ba76
    6730:	strls	r0, [r1, -r3, lsl #14]
    6734:	vrshr.u64	d27, d22, #61
    6738:	strls	r1, [r2], -r0, lsl #15
    673c:	ldmibeq	fp, {r0, r3, r4, r5, r6, sl, lr}^
    6740:			; <UNDEFINED> instruction: 0xf7fb9700
    6744:	stmdavc	r2!, {r6, r7, sl, fp, sp, lr, pc}^
    6748:			; <UNDEFINED> instruction: 0x4798f8df
    674c:			; <UNDEFINED> instruction: 0xf0024633
    6750:			; <UNDEFINED> instruction: 0xf8df0603
    6754:	ldrbtmi	r1, [ip], #-1940	; 0xfffff86c
    6758:	bl	118008 <strspn@plt+0x115e0c>
    675c:	ldrbtmi	r0, [r9], #-1158	; 0xfffffb7a
    6760:	cdpvs	0, 2, cr2, cr4, cr1, {0}
    6764:			; <UNDEFINED> instruction: 0xf7fb9400
    6768:	ldrb	lr, [r0], #3246	; 0xcae
    676c:	stmdavc	r3!, {r1, r5, r7, fp, ip, sp, lr}^
    6770:	andeq	pc, r1, #2
    6774:	svceq	0x0000f1ba
    6778:			; <UNDEFINED> instruction: 0xf023d004
    677c:	tstmi	r1, #-1073741809	; 0xc000000f
    6780:	cfstrdge	mvd15, [r5], {63}	; 0x3f
    6784:	orrne	pc, r0, r3, asr #7
    6788:			; <UNDEFINED> instruction: 0xf8df9100
    678c:	ldmibeq	fp, {r5, r6, r8, r9, sl, ip}^
    6790:	andcs	r9, r1, r1, lsl #4
    6794:			; <UNDEFINED> instruction: 0x462a4479
    6798:	ldc	7, cr15, [r4], {251}	; 0xfb
    679c:	stmdavc	r6!, {r0, r1, r2, r4, r5, r7, sl, sp, lr, pc}^
    67a0:			; <UNDEFINED> instruction: 0xf8df462a
    67a4:	andcs	r7, r1, ip, asr #14
    67a8:			; <UNDEFINED> instruction: 0x1748f8df
    67ac:	ldrbtmi	r0, [pc], #-2486	; 67b4 <strspn@plt+0x45b8>
    67b0:	bl	1d799c <strspn@plt+0x1d57a0>
    67b4:	ldrtmi	r0, [r3], -r6, lsl #15
    67b8:	smladxls	r0, pc, pc, r6	; <UNPREDICTABLE>
    67bc:	stc	7, cr15, [r2], {251}	; 0xfb
    67c0:			; <UNDEFINED> instruction: 0xf0002e01
    67c4:	mcrcc	2, 0, r8, cr2, cr12, {0}
    67c8:	vceq.f32	d2, d0, d1
    67cc:	stmiavc	r1!, {r1, r2, r3, r9, pc}
    67d0:	stmiavc	r6!, {r1, r3, r5, r9, sl, lr}^
    67d4:	stmdavc	r3!, {r0, sp}^
    67d8:	strne	lr, [r0], -sp, asr #19
    67dc:			; <UNDEFINED> instruction: 0x1718f8df
    67e0:			; <UNDEFINED> instruction: 0xf7fb4479
    67e4:	ldr	lr, [r2], #3184	; 0xc70
    67e8:	stmiavc	r0!, {r0, r1, r5, r6, fp, ip, sp, lr}^
    67ec:	svceq	0x0000f1ba
    67f0:			; <UNDEFINED> instruction: 0xf023d005
    67f4:			; <UNDEFINED> instruction: 0xf020023f
    67f8:	movwmi	r0, #41231	; 0xa10f
    67fc:	vmov.i32	d29, #132	; 0x00000084
    6800:	tstls	r3, r0, asr #2
    6804:	usatne	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    6808:	addne	pc, r0, #192, 6
    680c:	andls	r0, r2, #192, 18	; 0x300000
    6810:	vaddl.u8	<illegal reg q12.5>, d3, d1
    6814:	ldrbtmi	r1, [r9], #-640	; 0xfffffd80
    6818:	andls	r0, r0, #3588096	; 0x36c000
    681c:	strtmi	r2, [sl], -r1
    6820:	mrrc	7, 15, pc, r0, cr11	; <UNPREDICTABLE>
    6824:	stmdavc	r3!, {r5, r6, r7, fp, ip, sp, lr}^
    6828:	andseq	r7, r9, #10616832	; 0xa20000
    682c:	mvnvs	pc, r1, lsl #8
    6830:			; <UNDEFINED> instruction: 0x46ccf8df
    6834:			; <UNDEFINED> instruction: 0xf0004411
    6838:	movwcs	r0, #42503	; 0xa607
    683c:	ldrbtmi	r4, [ip], #-1578	; 0xfffff9d6
    6840:			; <UNDEFINED> instruction: 0xf501fb03
    6844:	streq	lr, [r6], #2820	; 0xb04
    6848:	ssatne	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    684c:	movwne	pc, #960	; 0x3c0	; <UNPREDICTABLE>
    6850:	andcs	r6, r1, r4, lsr #24
    6854:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    6858:			; <UNDEFINED> instruction: 0xf7fb5400
    685c:	ldrb	lr, [r6], #-3124	; 0xfffff3cc
    6860:	stmdavc	r3!, {r1, r5, r7, fp, ip, sp, lr}^
    6864:	svceq	0x0000f1ba
    6868:	subhi	pc, fp, #0
    686c:	teqeq	pc, r3, lsr #32	; <UNPREDICTABLE>
    6870:	andeq	pc, ip, r2
    6874:	andsle	r4, r1, r1, lsl #6
    6878:	orreq	pc, r0, r2, asr #7
    687c:	vaddw.u8	<illegal reg q12.5>, <illegal reg q1.5>, d2
    6880:	smlabbls	r0, r0, r1, r1
    6884:	pkhtbne	pc, r0, pc, asr #17	; <UNPREDICTABLE>
    6888:	sbceq	pc, r0, #134217731	; 0x8000003
    688c:	andls	r0, r1, #3588096	; 0x36c000
    6890:			; <UNDEFINED> instruction: 0x462a4479
    6894:			; <UNDEFINED> instruction: 0xf7fb2001
    6898:	stmiavc	r2!, {r1, r2, r4, sl, fp, sp, lr, pc}
    689c:			; <UNDEFINED> instruction: 0xf00278e1
    68a0:			; <UNDEFINED> instruction: 0xf0210202
    68a4:	tstmi	r3, #1006632960	; 0x3c000000
    68a8:	mrcne	0, 0, sp, cr3, cr6, {0}
    68ac:	andne	pc, r0, r1, asr #7
    68b0:	subne	pc, r0, #67108867	; 0x4000003
    68b4:	andcs	lr, r2, sp, asr #19
    68b8:	addne	pc, r0, #67108867	; 0x4000003
    68bc:	bicsne	lr, r1, pc, asr #20
    68c0:	andne	lr, r0, #3358720	; 0x334000
    68c4:	movwcs	fp, #7960	; 0x1f18
    68c8:			; <UNDEFINED> instruction: 0x1640f8df
    68cc:	andcs	r4, r1, sl, lsr #12
    68d0:			; <UNDEFINED> instruction: 0xf7fb4479
    68d4:	stmiavc	r1!, {r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    68d8:			; <UNDEFINED> instruction: 0xf43f070f
    68dc:			; <UNDEFINED> instruction: 0xf001ac18
    68e0:	vaddl.u8	q8, d1, d1
    68e4:	stmib	sp, {r6, r8, r9}^
    68e8:	vaddl.u8	<illegal reg q9.5>, d1, d1
    68ec:	vaddl.u8	q8, d17, d0
    68f0:			; <UNDEFINED> instruction: 0xf8df03c0
    68f4:	andls	r1, r0, ip, lsl r6
    68f8:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    68fc:			; <UNDEFINED> instruction: 0xf7fb2001
    6900:	str	lr, [r4], #-3042	; 0xfffff41e
    6904:	stmiavc	r2!, {r0, r1, r5, r6, fp, ip, sp, lr}^
    6908:	svceq	0x0000f1ba
    690c:			; <UNDEFINED> instruction: 0xf023d005
    6910:			; <UNDEFINED> instruction: 0xf002013f
    6914:	movwmi	r0, #4111	; 0x100f
    6918:	vmov.i32	d29, #173	; 0x000000ad
    691c:	smlabbls	r2, r0, r1, r0
    6920:	orrne	pc, r0, r3, asr #7
    6924:			; <UNDEFINED> instruction: 0xf8df9100
    6928:	vmls.f<illegal width 8>	<illegal reg q8.5>, q9, d0[7]
    692c:	ldmibeq	fp, {r6}^
    6930:	sbceq	pc, r0, #134217731	; 0x8000003
    6934:	andls	r4, r3, r9, ror r4
    6938:	andcs	r9, r1, r1, lsl #4
    693c:			; <UNDEFINED> instruction: 0xf7fb462a
    6940:	stmiavc	r3!, {r1, r6, r7, r8, r9, fp, sp, lr, pc}^
    6944:	ldrbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    6948:			; <UNDEFINED> instruction: 0xf003462a
    694c:	andcs	r0, r1, r1, lsl #6
    6950:			; <UNDEFINED> instruction: 0xf7fb4479
    6954:	stmiavc	r3!, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    6958:			; <UNDEFINED> instruction: 0xf0002b00
    695c:			; <UNDEFINED> instruction: 0xf8df80c5
    6960:	blcc	50c058 <strspn@plt+0x509e5c>
    6964:	andcs	r4, r1, sl, lsr #12
    6968:			; <UNDEFINED> instruction: 0xf7fb4479
    696c:			; <UNDEFINED> instruction: 0xf7ffebac
    6970:			; <UNDEFINED> instruction: 0xf8d9bbce
    6974:	stmdavc	r3!, {r2, r3, r6, sp}^
    6978:			; <UNDEFINED> instruction: 0xf0402a06
    697c:			; <UNDEFINED> instruction: 0xf1ba80be
    6980:			; <UNDEFINED> instruction: 0xf0000f00
    6984:			; <UNDEFINED> instruction: 0xf0138212
    6988:			; <UNDEFINED> instruction: 0xd0110ff0
    698c:	smlalbtne	pc, r0, r3, r3	; <UNPREDICTABLE>
    6990:			; <UNDEFINED> instruction: 0xf8df9101
    6994:	vabal.u8	<illegal reg q8.5>, d19, d12
    6998:	andcs	r1, r1, r0, lsl #4
    699c:	ldrbtmi	r9, [r9], #-514	; 0xfffffdfe
    69a0:	addne	pc, r0, #201326595	; 0xc000003
    69a4:	andls	r0, r0, #3588096	; 0x36c000
    69a8:			; <UNDEFINED> instruction: 0xf7fb462a
    69ac:	stmdavc	r3!, {r2, r3, r7, r8, r9, fp, sp, lr, pc}^
    69b0:	andsle	r0, r1, r9, lsl r7
    69b4:	smlalbteq	pc, r0, r3, r3	; <UNPREDICTABLE>
    69b8:			; <UNDEFINED> instruction: 0xf8df9101
    69bc:			; <UNDEFINED> instruction: 0xf0031568
    69c0:	andcs	r0, r1, r1, lsl #4
    69c4:	ldrbtmi	r9, [r9], #-514	; 0xfffffdfe
    69c8:	addeq	pc, r0, #201326595	; 0xc000003
    69cc:	biceq	pc, r0, #201326595	; 0xc000003
    69d0:	strtmi	r9, [sl], -r0, lsl #4
    69d4:	bl	1dc49c8 <strspn@plt+0x1dc27cc>
    69d8:	stmiavc	r3!, {r1, r5, r7, fp, ip, sp, lr}^
    69dc:	subeq	pc, r6, r2
    69e0:	tsteq	r8, r3	; <UNPREDICTABLE>
    69e4:	andsle	r4, r4, r8, lsl #6
    69e8:			; <UNDEFINED> instruction: 0xf3c23900
    69ec:			; <UNDEFINED> instruction: 0xf04f0340
    69f0:	movwls	r0, #4097	; 0x1001
    69f4:	tstcs	r1, r8, lsl pc
    69f8:	vaddw.u8	<illegal reg q12.5>, q1, d2
    69fc:	smlabbls	r0, r0, r1, r0
    6a00:	strne	pc, [r4, #-2271]!	; 0xfffff721
    6a04:	orrne	pc, r0, #134217731	; 0x8000003
    6a08:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    6a0c:	bl	16c4a00 <strspn@plt+0x16c2804>
    6a10:	ldrbeq	r7, [sl, -r3, ror #17]
    6a14:	blge	1f03b18 <strspn@plt+0x1f0191c>
    6a18:	andeq	pc, r1, r3
    6a1c:	smlalbteq	pc, r0, r3, r3	; <UNPREDICTABLE>
    6a20:	andne	lr, r0, sp, asr #19
    6a24:	orreq	pc, r0, #201326595	; 0xc000003
    6a28:	strne	pc, [r0, #-2271]	; 0xfffff721
    6a2c:	andcs	r4, r1, sl, lsr #12
    6a30:			; <UNDEFINED> instruction: 0xf7fb4479
    6a34:			; <UNDEFINED> instruction: 0xf7ffeb48
    6a38:			; <UNDEFINED> instruction: 0xf8d9bb6a
    6a3c:	blcs	12b84 <strspn@plt+0x10988>
    6a40:	blge	1983b44 <strspn@plt+0x1981948>
    6a44:	strtmi	r7, [sl], -r1, lsr #17
    6a48:	andcs	r7, r1, r6, ror #17
    6a4c:	stmib	sp, {r0, r1, r5, r6, fp, ip, sp, lr}^
    6a50:			; <UNDEFINED> instruction: 0xf8df1601
    6a54:	movwls	r1, #1244	; 0x4dc
    6a58:	stmdavc	r3!, {r0, r3, r4, r5, r6, sl, lr}
    6a5c:	bl	cc4a50 <strspn@plt+0xcc2854>
    6a60:	bllt	1584a64 <strspn@plt+0x1582868>
    6a64:	andne	pc, r0, r1, asr #7
    6a68:	addne	pc, r0, #67108867	; 0x4000003
    6a6c:	smlabtls	r1, r9, r9, r0
    6a70:	strbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    6a74:	andcs	r9, r1, r3
    6a78:	andls	r4, r2, #2030043136	; 0x79000000
    6a7c:	addne	pc, r0, #201326595	; 0xc000003
    6a80:	andls	r0, r0, #3588096	; 0x36c000
    6a84:			; <UNDEFINED> instruction: 0xf7fb462a
    6a88:	stmiavc	r1!, {r1, r2, r3, r4, r8, r9, fp, sp, lr, pc}^
    6a8c:	svceq	0x0000f1ba
    6a90:	cfstrdge	mvd15, [r7, #508]	; 0x1fc
    6a94:	stmiavc	r2!, {r3, r6, r7, r8, sl, sp, lr, pc}^
    6a98:	tsteq	r7, r3	; <UNPREDICTABLE>
    6a9c:	andseq	pc, ip, r2, lsr #32
    6aa0:			; <UNDEFINED> instruction: 0xf43f4301
    6aa4:	strb	sl, [fp, #-2868]!	; 0xfffff4cc
    6aa8:	strbmi	sl, [r1], -r7, lsl #20
    6aac:			; <UNDEFINED> instruction: 0xff80f7fe
    6ab0:	strne	pc, [r4], #2271	; 0x8df
    6ab4:			; <UNDEFINED> instruction: 0x462a09f3
    6ab8:	andls	r4, r0, r9, ror r4
    6abc:			; <UNDEFINED> instruction: 0xf7fb2001
    6ac0:	stmiavc	r1!, {r1, r8, r9, fp, sp, lr, pc}^
    6ac4:	strtmi	r7, [sl], -r3, lsr #17
    6ac8:	strbne	pc, [r0], #-961	; 0xfffffc3f	; <UNPREDICTABLE>
    6acc:	addne	pc, r0, r1, asr #7
    6ad0:	smlabtls	r0, r9, r9, r0
    6ad4:	strbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6ad8:	andcs	r9, r1, r1
    6adc:	strls	r4, [r2], #-1145	; 0xfffffb87
    6ae0:	b	ffc44ad4 <strspn@plt+0xffc428d8>
    6ae4:	bllt	504ae8 <strspn@plt+0x5028ec>
    6ae8:	ldrbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6aec:	andcs	r4, r1, sl, lsr #12
    6af0:			; <UNDEFINED> instruction: 0xf7fb4479
    6af4:			; <UNDEFINED> instruction: 0xf7ffeae8
    6af8:			; <UNDEFINED> instruction: 0xf8dfbb0a
    6afc:	strtmi	r1, [sl], -r8, asr #8
    6b00:	ldrbtmi	r2, [r9], #-1
    6b04:	b	ff7c4af8 <strspn@plt+0xff7c28fc>
    6b08:			; <UNDEFINED> instruction: 0xf1ba78a3
    6b0c:			; <UNDEFINED> instruction: 0xf0000f00
    6b10:			; <UNDEFINED> instruction: 0xf0138183
    6b14:	andle	r0, lr, r0, ror #31
    6b18:	smlalbtne	pc, r0, r3, r3	; <UNPREDICTABLE>
    6b1c:			; <UNDEFINED> instruction: 0xf8df9101
    6b20:	vraddhn.i16	d17, <illegal reg q1.5>, q12
    6b24:	andcs	r1, r1, r0, lsl #5
    6b28:	andls	r0, r0, #3588096	; 0x36c000
    6b2c:			; <UNDEFINED> instruction: 0x462a4479
    6b30:	b	ff244b24 <strspn@plt+0xff242928>
    6b34:			; <UNDEFINED> instruction: 0xf01378a3
    6b38:	andsle	r0, r2, ip, lsl pc
    6b3c:	orreq	pc, r0, r3, asr #7
    6b40:			; <UNDEFINED> instruction: 0xf8df9101
    6b44:	vraddhn.i16	d17, <illegal reg q1.5>, q4
    6b48:	andcs	r0, r1, r0, asr #4
    6b4c:	ldrbtmi	r9, [r9], #-514	; 0xfffffdfe
    6b50:	sbceq	pc, r0, #201326595	; 0xc000003
    6b54:	movwne	pc, #963	; 0x3c3	; <UNPREDICTABLE>
    6b58:	strtmi	r9, [sl], -r0, lsl #4
    6b5c:	b	fecc4b50 <strspn@plt+0xfecc2954>
    6b60:	stmiavc	r2!, {r0, r1, r5, r7, fp, ip, sp, lr}^
    6b64:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    6b68:	tsteq	pc, r2, lsr #32	; <UNPREDICTABLE>
    6b6c:	andle	r4, lr, r9, lsl r3
    6b70:	subne	pc, r0, r2, asr #7
    6b74:	orrne	pc, r0, r2, asr #7
    6b78:	andne	lr, r1, sp, asr #19
    6b7c:	ldrdls	r0, [r0, -r1]
    6b80:	ldmibmi	r3!, {r1, r3, r5, r9, sl, lr}^
    6b84:	ldrbtmi	r2, [r9], #-1
    6b88:	b	fe744b7c <strspn@plt+0xfe742980>
    6b8c:			; <UNDEFINED> instruction: 0xf01278e2
    6b90:	andsle	r0, r1, lr, lsl pc
    6b94:	smlalbteq	pc, r0, r2, r3	; <UNPREDICTABLE>
    6b98:	vaddw.u8	<illegal reg q12.5>, q1, d2
    6b9c:	smlabtls	r0, r0, r1, r0
    6ba0:	vmul.f<illegal width 8>	q10, q9, d0[7]
    6ba4:	andcs	r0, r1, r0, lsl #7
    6ba8:	ldrbtmi	r9, [r9], #-769	; 0xfffffcff
    6bac:	movwne	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    6bb0:			; <UNDEFINED> instruction: 0xf7fb462a
    6bb4:	stmiavc	r2!, {r3, r7, r9, fp, sp, lr, pc}^
    6bb8:	movweq	pc, #4114	; 0x1012	; <UNPREDICTABLE>
    6bbc:	bge	fea03cc0 <strspn@plt+0xfea01ac4>
    6bc0:	strtmi	r4, [sl], -r5, ror #19
    6bc4:	ldrbtmi	r2, [r9], #-1
    6bc8:	b	1f44bbc <strspn@plt+0x1f429c0>
    6bcc:	blt	fe804bd0 <strspn@plt+0xfe8029d4>
    6bd0:	andeq	lr, r0, #352256	; 0x56000
    6bd4:	cfstrdge	mvd15, [r6], #-252	; 0xffffff04
    6bd8:	strtmi	r4, [sl], -r0, ror #19
    6bdc:	andcs	r9, r1, r0
    6be0:			; <UNDEFINED> instruction: 0xf7fb4479
    6be4:	stmiavc	r1!, {r4, r5, r6, r9, fp, sp, lr, pc}^
    6be8:	stmdavc	r3!, {r2, r3, r4, r6, sl, sp, lr, pc}^
    6bec:	ldmibmi	ip, {r1, r3, r5, r9, sl, lr}^
    6bf0:	andmi	r2, r3, r1
    6bf4:			; <UNDEFINED> instruction: 0xf7fb4479
    6bf8:			; <UNDEFINED> instruction: 0xf7ffea66
    6bfc:	stmdahi	r3!, {r3, r7, r9, fp, ip, sp, pc}^
    6c00:	stmdavc	r4!, {r1, r3, r5, r9, sl, lr}^
    6c04:	ldmibmi	r7, {r4, r5, r9, sl, lr}^
    6c08:			; <UNDEFINED> instruction: 0xf004ba5b
    6c0c:	strls	r0, [r0], #-1031	; 0xfffffbf9
    6c10:	addslt	r4, fp, #2030043136	; 0x79000000
    6c14:	b	15c4c08 <strspn@plt+0x15c2a0c>
    6c18:	blt	1e84c1c <strspn@plt+0x1e82a20>
    6c1c:	smlalbtne	pc, r0, r3, r3	; <UNPREDICTABLE>
    6c20:	ldmibmi	r1, {r0, r8, ip, pc}^
    6c24:	andne	pc, r0, #201326595	; 0xc000003
    6c28:	andls	r2, r2, #1
    6c2c:	vmvn.i32	q10, #12124160	; 0x00b90000
    6c30:	ldmibeq	fp, {r7, r9, ip}^
    6c34:	strtmi	r9, [sl], -r0, lsl #4
    6c38:	b	1144c2c <strspn@plt+0x1142a30>
    6c3c:	stmibmi	fp, {r0, r1, r5, r6, fp, ip, sp, lr}^
    6c40:			; <UNDEFINED> instruction: 0xf003462a
    6c44:	andls	r0, r2, r1
    6c48:	vmvn.i32	q10, #12124160	; 0x00b90000
    6c4c:	andls	r0, r1, r0, asr #32
    6c50:	addeq	pc, r0, r3, asr #7
    6c54:	biceq	pc, r0, #201326595	; 0xc000003
    6c58:	andcs	r9, r1, r0
    6c5c:	b	cc4c50 <strspn@plt+0xcc2a54>
    6c60:	stmibmi	r3, {r0, r1, r5, r7, fp, ip, sp, lr}^
    6c64:	vrsubhn.i16	d20, <illegal reg q1.5>, q13
    6c68:	andls	r1, r2, r0
    6c6c:	vmvn.i32	q10, #12124160	; 0x00b90000
    6c70:	andls	r1, r1, r0, asr #32
    6c74:	addne	pc, r0, r3, asr #7
    6c78:	ldrdls	r0, [r0], -fp
    6c7c:			; <UNDEFINED> instruction: 0xf7fb2001
    6c80:	stmiavc	r3!, {r1, r5, r9, fp, sp, lr, pc}
    6c84:			; <UNDEFINED> instruction: 0x462a49bb
    6c88:	andeq	pc, r1, r3
    6c8c:	ldrbtmi	r9, [r9], #-2
    6c90:	subeq	pc, r0, r3, asr #7
    6c94:	vaddl.u8	<illegal reg q12.5>, d3, d1
    6c98:	vaddl.u8	q8, d19, d0
    6c9c:	andls	r0, r0, r0, asr #7
    6ca0:			; <UNDEFINED> instruction: 0xf7fb2001
    6ca4:	stmiavc	r3!, {r4, r9, fp, sp, lr, pc}^
    6ca8:			; <UNDEFINED> instruction: 0x462a49b3
    6cac:	andne	pc, r0, r3, asr #7
    6cb0:	ldrbtmi	r9, [r9], #-2
    6cb4:	subne	pc, r0, r3, asr #7
    6cb8:	vaddl.u8	<illegal reg q12.5>, d3, d1
    6cbc:	ldmibeq	fp, {r7, ip}^
    6cc0:	andcs	r9, r1, r0
    6cc4:	ldmib	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6cc8:			; <UNDEFINED> instruction: 0xf7ff78e3
    6ccc:	stmdbcc	r0, {r1, r6, r7, r9, fp, ip, sp, pc}
    6cd0:			; <UNDEFINED> instruction: 0xf04f462a
    6cd4:	svclt	0x00180001
    6cd8:	stmib	sp, {r0, r8, sp}^
    6cdc:	stmibmi	r7!, {r8, sp, lr}
    6ce0:			; <UNDEFINED> instruction: 0xf7fb4479
    6ce4:	stmiavc	r6!, {r4, r5, r6, r7, r8, fp, sp, lr, pc}^
    6ce8:	andcs	r7, r1, r3, lsr #17
    6cec:	strtmi	r4, [sl], -r4, lsr #19
    6cf0:	ldmeq	r6!, {r0, r1, lr}
    6cf4:			; <UNDEFINED> instruction: 0x96004479
    6cf8:	stmib	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6cfc:			; <UNDEFINED> instruction: 0xf7ff78e3
    6d00:			; <UNDEFINED> instruction: 0xf3c2bbd5
    6d04:	smlabbls	r2, r0, r1, r0
    6d08:	orrne	pc, r0, r3, asr #7
    6d0c:	ldmibmi	sp, {r8, ip, pc}
    6d10:	sbceq	pc, r0, #134217731	; 0x8000003
    6d14:	andls	r0, r1, #3588096	; 0x36c000
    6d18:			; <UNDEFINED> instruction: 0x462a4479
    6d1c:			; <UNDEFINED> instruction: 0xf7fb2001
    6d20:	stmiavc	r1!, {r1, r4, r6, r7, r8, fp, sp, lr, pc}^
    6d24:	strtmi	r7, [sl], -r3, lsr #17
    6d28:	andne	pc, r0, r1, asr #7
    6d2c:	vaddl.u8	<illegal reg q12.5>, d1, d3
    6d30:	andls	r1, r2, r0, asr #32
    6d34:	addne	pc, r0, r1, asr #7
    6d38:	stmib	sp, {r0, r3, r6, r7, r8, fp}^
    6d3c:	vaddl.u8	<illegal reg q8.5>, d3, d0
    6d40:	ldmibmi	r1, {r6, r8, r9}
    6d44:	ldrbtmi	r2, [r9], #-1
    6d48:	ldmib	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6d4c:	strb	r7, [r6, #2273]	; 0x8e1
    6d50:	andcs	r4, r1, lr, lsl #19
    6d54:			; <UNDEFINED> instruction: 0xf7fb4479
    6d58:			; <UNDEFINED> instruction: 0xf7ffe9b6
    6d5c:	stmibmi	ip, {r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}
    6d60:	ldrbtmi	r2, [r9], #-1
    6d64:	stmib	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6d68:	bllt	ffa84d6c <strspn@plt+0xffa82b70>
    6d6c:	andeq	lr, r1, r6, asr sl
    6d70:	blge	1f43f74 <strspn@plt+0x1f41d78>
    6d74:	stmeq	r8, {r0, r5, r6, r7, fp, ip, sp, lr}
    6d78:	bllt	fe204d7c <strspn@plt+0xfe202b80>
    6d7c:	andcs	r8, r1, r2, ror #16
    6d80:	blt	1499398 <strspn@plt+0x149719c>
    6d84:	addslt	r4, r2, #2030043136	; 0x79000000
    6d88:	ldmib	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6d8c:	bcs	2501c <strspn@plt+0x22e20>
    6d90:	blge	ff143e94 <strspn@plt+0xff141c98>
    6d94:	blcs	25128 <strspn@plt+0x22f2c>
    6d98:	blge	ff043f9c <strspn@plt+0xff041da0>
    6d9c:	andcs	r4, r1, lr, ror r9
    6da0:			; <UNDEFINED> instruction: 0xf7fb4479
    6da4:			; <UNDEFINED> instruction: 0xf7ffe990
    6da8:			; <UNDEFINED> instruction: 0xf3c3bbb9
    6dac:	tstls	r1, r0, asr #2
    6db0:	vbic.i16	q10, #186	; 0x00ba
    6db4:	andcs	r1, r1, r0, lsl #4
    6db8:	ldrbtmi	r9, [r9], #-514	; 0xfffffdfe
    6dbc:	addne	pc, r0, #201326595	; 0xc000003
    6dc0:	andls	r0, r0, #3588096	; 0x36c000
    6dc4:			; <UNDEFINED> instruction: 0xf7fb462a
    6dc8:	stmdavc	r3!, {r1, r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}^
    6dcc:			; <UNDEFINED> instruction: 0x462a4974
    6dd0:	andeq	pc, r1, r3
    6dd4:	ldrbtmi	r9, [r9], #-2
    6dd8:	subeq	pc, r0, r3, asr #7
    6ddc:	vaddl.u8	<illegal reg q12.5>, d3, d1
    6de0:	vaddl.u8	q8, d19, d0
    6de4:	andls	r0, r0, r0, asr #7
    6de8:			; <UNDEFINED> instruction: 0xf7fb2001
    6dec:	stmiavc	r3!, {r2, r3, r5, r6, r8, fp, sp, lr, pc}
    6df0:	strtmi	r7, [sl], -r6, ror #17
    6df4:	smlalbteq	pc, r0, r3, r3	; <UNPREDICTABLE>
    6df8:	vaddw.u8	<illegal reg q12.5>, <illegal reg q1.5>, d1
    6dfc:	smlabbls	r0, r0, r1, r0
    6e00:	vmul.f<illegal width 8>	q10, <illegal reg q1.5>, d0[6]
    6e04:	vsubw.u8	<illegal reg q8.5>, q11, d0
    6e08:	andcs	r0, r1, r0, asr #13
    6e0c:			; <UNDEFINED> instruction: 0x96024479
    6e10:	ldmdb	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6e14:	ldrb	r7, [pc, #2275]!	; 76ff <strspn@plt+0x5503>
    6e18:	vmul.f<illegal width 8>	q10, <illegal reg q1.5>, d3[4]
    6e1c:	strtmi	r1, [sl], -r0, asr #12
    6e20:	ldrbtmi	r9, [r9], #-1537	; 0xfffff9ff
    6e24:	strne	pc, [r0], r3, asr #7
    6e28:	ldmibeq	fp, {r0, sp}^
    6e2c:			; <UNDEFINED> instruction: 0xf7fb9600
    6e30:	stmiavc	r3!, {r1, r3, r6, r8, fp, sp, lr, pc}
    6e34:			; <UNDEFINED> instruction: 0x462a495d
    6e38:	subeq	pc, r0, r3, asr #7
    6e3c:	ldrbtmi	r9, [r9], #-2
    6e40:	addeq	pc, r0, r3, asr #7
    6e44:	vaddl.u8	<illegal reg q12.5>, d3, d1
    6e48:	vmla.i<illegal width 8>	q8, <illegal reg q9.5>, d0[0]
    6e4c:	andls	r1, r0, r0, lsl #6
    6e50:			; <UNDEFINED> instruction: 0xf7fb2001
    6e54:	stmiavc	r1!, {r3, r4, r5, r8, fp, sp, lr, pc}^
    6e58:	strtmi	r7, [sl], -r3, lsr #17
    6e5c:	subne	pc, r0, r1, asr #7
    6e60:	vaddl.u8	<illegal reg q12.5>, d1, d2
    6e64:	stmibeq	r9, {r7, ip}^
    6e68:			; <UNDEFINED> instruction: 0xf0039100
    6e6c:	ldmdbmi	r0, {r0, r8, r9}^
    6e70:	andcs	r9, r1, r1
    6e74:			; <UNDEFINED> instruction: 0xf7fb4479
    6e78:	stmiavc	r3!, {r1, r2, r5, r8, fp, sp, lr, pc}^
    6e7c:	strtmi	r4, [sl], -sp, asr #18
    6e80:	subeq	pc, r0, r3, asr #7
    6e84:	ldrbtmi	r9, [r9], #-2
    6e88:	addeq	pc, r0, r3, asr #7
    6e8c:	vaddl.u8	<illegal reg q12.5>, d3, d1
    6e90:	vmla.i<illegal width 8>	q8, <illegal reg q9.5>, d0[0]
    6e94:	andls	r1, r0, r0, lsl #6
    6e98:			; <UNDEFINED> instruction: 0xf7fb2001
    6e9c:	stmiavc	r3!, {r2, r4, r8, fp, sp, lr, pc}^
    6ea0:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    6ea4:			; <UNDEFINED> instruction: 0xf7fbe68c
    6ea8:	stmiavc	r0!, {r2, r3, r6, fp, sp, lr, pc}^
    6eac:	stmiavc	r2!, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, sp}
    6eb0:	stmdavc	r3!, {r0, r5, r6, fp, ip, sp, lr}
    6eb4:	andcs	lr, r1, sp, asr #19
    6eb8:			; <UNDEFINED> instruction: 0xf04f462a
    6ebc:	tstls	r0, r1
    6ec0:	ldmdbmi	sp!, {r0, r2, sl, fp, ip, lr, pc}
    6ec4:			; <UNDEFINED> instruction: 0xf7fb4479
    6ec8:			; <UNDEFINED> instruction: 0xf7ffe8fe
    6ecc:	ldmdbmi	fp!, {r5, r8, fp, ip, sp, pc}
    6ed0:			; <UNDEFINED> instruction: 0xf7fb4479
    6ed4:			; <UNDEFINED> instruction: 0xf7ffe8f8
    6ed8:	svclt	0x0000b91a
    6edc:	andeq	r6, r0, ip, asr #19
    6ee0:			; <UNDEFINED> instruction: 0x00006ab0
    6ee4:			; <UNDEFINED> instruction: 0x0001c5b2
    6ee8:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    6eec:	andeq	r6, r0, r8, lsr sl
    6ef0:	andeq	ip, r1, sl, asr r5
    6ef4:	andeq	r6, r0, ip, lsr #21
    6ef8:	muleq	r0, r4, sl
    6efc:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    6f00:	andeq	ip, r1, sl, asr #9
    6f04:	andeq	r6, r0, r0, ror #15
    6f08:	andeq	r7, r0, r0, ror r0
    6f0c:	andeq	r7, r0, r8, ror r0
    6f10:			; <UNDEFINED> instruction: 0x000066b2
    6f14:	andeq	r6, r0, r8, lsr #14
    6f18:	andeq	r6, r0, r0, asr r7
    6f1c:	andeq	r6, r0, ip, asr #14
    6f20:	andeq	r6, r0, r2, ror #29
    6f24:	andeq	r6, r0, r6, lsr #8
    6f28:	andeq	r6, r0, sl, lsr #8
    6f2c:	andeq	r6, r0, r0, asr #8
    6f30:	andeq	r6, r0, ip, ror #6
    6f34:	muleq	r0, r8, r6
    6f38:	strdeq	r6, [r0], -ip
    6f3c:	andeq	r6, r0, r8, ror #25
    6f40:	ldrdeq	r6, [r0], -r8
    6f44:	andeq	r6, r0, lr, lsr #7
    6f48:	muleq	r0, r0, sp
    6f4c:	andeq	r6, r0, r6, ror r3
    6f50:	andeq	r6, r0, sl, ror r3
    6f54:	andeq	r6, r0, r2, lsr #7
    6f58:	andeq	r6, r0, lr, asr #7
    6f5c:	muleq	r0, r4, r8
    6f60:	andeq	r6, r0, r8, lsr #13
    6f64:	andeq	r6, r0, r8, lsr #13
    6f68:	andeq	r6, r0, r4, asr ip
    6f6c:	andeq	r6, r0, r4, lsr #3
    6f70:	andeq	r6, r0, r4, lsr #20
    6f74:	andeq	r6, r0, r2, asr sl
    6f78:	andeq	r6, r0, r2, ror #20
    6f7c:	andeq	r6, r0, ip, lsr #25
    6f80:	andeq	r6, r0, r0, lsl #15
    6f84:	andeq	r6, r0, r8, ror #23
    6f88:	andeq	r6, r0, r2, lsl #24
    6f8c:	andeq	r6, r0, r8, lsl #11
    6f90:	andeq	r6, r0, r6, lsr #11
    6f94:			; <UNDEFINED> instruction: 0x000066b0
    6f98:			; <UNDEFINED> instruction: 0x000066b4
    6f9c:	andeq	r6, r0, r6, asr #21
    6fa0:	andeq	r6, r0, r6, lsl r0
    6fa4:	andeq	r6, r0, r8, lsr #32
    6fa8:	muleq	r0, sl, sl
    6fac:	andeq	r6, r0, r6, lsl #1
    6fb0:	andeq	r6, r0, ip, lsl #1
    6fb4:	andeq	r6, r0, r6, asr #1
    6fb8:	andeq	r6, r0, ip, lsr r9
    6fbc:	andeq	r6, r0, ip, ror #18
    6fc0:	svcmi	0x00f0e92d
    6fc4:	stc	6, cr4, [sp, #-576]!	; 0xfffffdc0
    6fc8:	strmi	r8, [sp], -r2, lsl #22
    6fcc:	bmi	fe95aa64 <strspn@plt+0xfe958868>
    6fd0:	addlt	r4, r7, lr, ror r4
    6fd4:			; <UNDEFINED> instruction: 0xf8d6447a
    6fd8:	movwls	r4, #12800	; 0x3200
    6fdc:	ldmpl	r3, {r1, r5, r7, r8, r9, fp, lr}^
    6fe0:	movwls	r6, #22555	; 0x581b
    6fe4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6fe8:			; <UNDEFINED> instruction: 0xf0002c00
    6fec:			; <UNDEFINED> instruction: 0xf8d680b4
    6ff0:	movwls	r3, #16904	; 0x4208
    6ff4:	ldmibcc	pc!, {r0, r1, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    6ff8:	stmdavs	r2!, {r2, r3, r4, r7, r8, r9, fp, lr}^
    6ffc:	ldrbtmi	r2, [fp], #-1536	; 0xfffffa00
    7000:	mulge	r1, r4, r8
    7004:	strtmi	r3, [r1], #792	; 0x318
    7008:			; <UNDEFINED> instruction: 0xf10aba12
    700c:	vmla.f32	s0, s16, s2
    7010:	blmi	fe5d5858 <strspn@plt+0xfe5d365c>
    7014:	ldrtmi	r3, [r7], -r8, lsl #8
    7018:	eorvs	r4, sl, fp, ror r4
    701c:	bcc	fe442844 <strspn@plt+0xfe440648>
    7020:	strcc	lr, [r1], -r3
    7024:	ldrbmi	r4, [r6, #-1068]	; 0xfffffbd4
    7028:	stclne	0, cr13, [r3], #232	; 0xe8
    702c:	cmnle	sl, #641728512	; 0x26400000
    7030:	stmiavc	r3!, {r0, r2, r5, r6, r7, fp, ip, sp, lr}
    7034:	cfstr32cs	mvfx3, [r7, #-16]!
    7038:	cfstrdle	mvd4, [ip, #-124]!	; 0xffffff84
    703c:	mvnsle	r2, r0, lsl #28
    7040:	ldrdcc	pc, [r0], -r8
    7044:			; <UNDEFINED> instruction: 0xf1084621
    7048:	strtmi	r0, [r3], ip, lsl #28
    704c:			; <UNDEFINED> instruction: 0xf8c83301
    7050:	stmdavc	r0!, {ip, sp}
    7054:	andseq	pc, r4, #8, 2
    7058:			; <UNDEFINED> instruction: 0xf1084623
    705c:	vmov.i32	d16, #36095	; 0x00008cff
    7060:			; <UNDEFINED> instruction: 0xf8c81002
    7064:	stmdavc	r0!, {r2}
    7068:	ldrbmi	r3, [r6, #-1537]	; 0xfffff9ff
    706c:	andeq	pc, r7, r0
    7070:	andeq	pc, r8, r8, asr #17
    7074:	svceq	0x0004f851
    7078:	stmia	lr!, {r0, r3, r6, fp, sp, lr}
    707c:			; <UNDEFINED> instruction: 0xf85b0003
    7080:			; <UNDEFINED> instruction: 0xf8db0f0c
    7084:	andgt	r1, r3, #4
    7088:	svceq	0x0014f853
    708c:	ldmvs	sl, {r0, r3, r4, r6, fp, sp, lr}
    7090:	stmia	ip!, {r0, r1, r3, r4, r6, r7, fp, sp, lr}
    7094:	bvs	18c70d8 <strspn@plt+0x18c4edc>
    7098:			; <UNDEFINED> instruction: 0xf8c8442c
    709c:	bicle	r3, r4, ip, lsr #32
    70a0:			; <UNDEFINED> instruction: 0xf0002f00
    70a4:	stclne	0, cr8, [r3], #596	; 0x254
    70a8:	teqle	ip, #641728512	; 0x26400000
    70ac:	strcc	r4, [r7], #-2929	; 0xfffff48f
    70b0:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    70b4:	strbmi	lr, [ip, #-8]
    70b8:			; <UNDEFINED> instruction: 0xf5b2d835
    70bc:			; <UNDEFINED> instruction: 0xf1036f80
    70c0:			; <UNDEFINED> instruction: 0xf1040304
    70c4:	rsbsle	r0, r4, r4, lsl #8
    70c8:	stcne	8, cr15, [r7], {20}
    70cc:	addsmi	r3, r7, #268435456	; 0x10000000
    70d0:			; <UNDEFINED> instruction: 0xf8147019
    70d4:	subsvc	r1, r9, r6, lsl #24
    70d8:	stcne	8, cr15, [r5], {20}
    70dc:			; <UNDEFINED> instruction: 0xf8147099
    70e0:	sbcsvc	r1, r9, r4, lsl #24
    70e4:	bls	fb888 <strspn@plt+0xf968c>
    70e8:			; <UNDEFINED> instruction: 0xb32b79d3
    70ec:	tstlt	lr, #22, 30	; 0x58
    70f0:	andcs	r9, r0, #3072	; 0xc00
    70f4:	ldmdavs	r4!, {r5, r6, fp, lr}
    70f8:	ldrbtmi	r6, [r8], #-3099	; 0xfffff3e5
    70fc:	and	r4, r2, sp, lsl r6
    7100:	addsmi	r3, r7, #268435456	; 0x10000000
    7104:			; <UNDEFINED> instruction: 0xf810d075
    7108:	addmi	r1, ip, #34	; 0x22
    710c:	stfcsd	f5, [r0, #-992]	; 0xfffffc20
    7110:	stccc	0, cr13, [r1, #-356]	; 0xfffffe9c
    7114:	mrc	7, 0, lr, cr8, cr4, {7}
    7118:			; <UNDEFINED> instruction: 0x462a1a10
    711c:	beq	fe442984 <strspn@plt+0xfe440788>
    7120:	svc	0x001cf7fa
    7124:	ldmdbmi	r5, {r0, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    7128:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    712c:	ldrbtmi	r4, [r9], #-2132	; 0xfffff7ac
    7130:	tstcc	r8, r8, ror r4
    7134:	svc	0x0012f7fa
    7138:	blmi	12d9a88 <strspn@plt+0x12d788c>
    713c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7140:	blls	1611b0 <strspn@plt+0x15efb4>
    7144:			; <UNDEFINED> instruction: 0xf040405a
    7148:	ldrtmi	r8, [r8], -r8, lsl #1
    714c:	ldc	0, cr11, [sp], #28
    7150:	pop	{r1, r8, r9, fp, pc}
    7154:			; <UNDEFINED> instruction: 0x46078ff0
    7158:			; <UNDEFINED> instruction: 0xf5069803
    715c:	strtmi	r7, [r3], -r1, lsl #4
    7160:	mcrrvs	6, 2, r4, r0, cr1
    7164:	stmda	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7168:			; <UNDEFINED> instruction: 0xf8c64602
    716c:	stmdacs	r0, {r9}
    7170:	blls	fb2e8 <strspn@plt+0xf90ec>
    7174:	tstcs	r1, r8, lsr r6
    7178:	movwls	sl, #3844	; 0xf04
    717c:	smlsdls	r1, fp, ip, r6
    7180:			; <UNDEFINED> instruction: 0xff54f7fd
    7184:	stmdacs	r0, {r1, r9, sl, lr}
    7188:	blls	13b68c <strspn@plt+0x139490>
    718c:	svclt	0x00c42b03
    7190:	andcc	pc, r8, #12976128	; 0xc60000
    7194:	andmi	pc, r0, #14024704	; 0xd60000
    7198:	svcge	0x002cf73f
    719c:			; <UNDEFINED> instruction: 0xf04f9003
    71a0:			; <UNDEFINED> instruction: 0xf8d637ff
    71a4:			; <UNDEFINED> instruction: 0xf7fa0204
    71a8:	bls	102c50 <strspn@plt+0x100a54>
    71ac:	andcs	pc, r4, #12976128	; 0xc60000
    71b0:	ldmdbmi	r5!, {r1, r6, r7, r8, r9, sl, sp, lr, pc}
    71b4:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    71b8:	ldrbtmi	r4, [r9], #-2100	; 0xfffff7cc
    71bc:	ldrbtmi	r3, [r8], #-280	; 0xfffffee8
    71c0:	mcr	7, 6, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    71c4:	addsmi	lr, r7, #184, 14	; 0x2e00000
    71c8:	blls	fe61c <strspn@plt+0xfc420>
    71cc:	sbfx	r6, sl, #6, #20
    71d0:	ldmibvc	fp, {r0, r1, r8, r9, fp, ip, pc}^
    71d4:	bmi	bb56c8 <strspn@plt+0xbb34cc>
    71d8:			; <UNDEFINED> instruction: 0xf8d2447a
    71dc:	movwcc	r3, #4620	; 0x120c
    71e0:	andcc	pc, ip, #12713984	; 0xc20000
    71e4:	blls	10108c <strspn@plt+0xfee90>
    71e8:	mcrcs	15, 0, r6, cr0, cr14, {0}
    71ec:	blls	fb5c0 <strspn@plt+0xf93c4>
    71f0:	ldmdavs	r2!, {r0, r1, r3, r4, sl, fp, sp, lr}^
    71f4:	stmdbmi	r7!, {r0, r1, r4, r5, r8, r9, ip, sp, pc}
    71f8:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    71fc:	ldrbtmi	r4, [r9], #-2086	; 0xfffff7da
    7200:	ldrbtmi	r3, [r8], #-280	; 0xfffffee8
    7204:	mcr	7, 5, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    7208:	blmi	941068 <strspn@plt+0x93ee6c>
    720c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    7210:	ldrbtmi	r4, [fp], #-2083	; 0xfffff7dd
    7214:	tsteq	r8, r3, lsl #2	; <UNPREDICTABLE>
    7218:			; <UNDEFINED> instruction: 0xf7fa4478
    721c:			; <UNDEFINED> instruction: 0xf8d6eea0
    7220:			; <UNDEFINED> instruction: 0xf7fa0204
    7224:			; <UNDEFINED> instruction: 0xf8c6ee6a
    7228:	str	r4, [r5, r4, lsl #4]
    722c:			; <UNDEFINED> instruction: 0xf04f9b03
    7230:	ldmdbmi	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}
    7234:	ldrbtmi	r4, [r9], #-2076	; 0xfffff7e4
    7238:	tstcc	r8, sl, asr ip
    723c:			; <UNDEFINED> instruction: 0xf7fa4478
    7240:	ldrb	lr, [r9, -lr, lsl #29]!
    7244:			; <UNDEFINED> instruction: 0xf04f4b19
    7248:	ldmdami	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}
    724c:			; <UNDEFINED> instruction: 0xf103447b
    7250:	ldrbtmi	r0, [r8], #-280	; 0xfffffee8
    7254:	mcr	7, 4, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    7258:			; <UNDEFINED> instruction: 0xf7fae76e
    725c:	svclt	0x0000ee72
    7260:	andeq	sp, r1, r8, asr #18
    7264:	ldrdeq	fp, [r1], -ip
    7268:	andeq	r0, r0, ip, lsr #2
    726c:	andeq	fp, r0, r6, asr r4
    7270:	andeq	r6, r0, r8, lsl #20
    7274:	andeq	sp, r1, sl, lsr #21
    7278:	andeq	sp, r1, r2, ror #20
    727c:	andeq	fp, r0, r6, lsr #6
    7280:	andeq	r6, r0, ip, ror r9
    7284:	andeq	fp, r1, r4, ror sp
    7288:	muleq	r0, sl, r2
    728c:	andeq	r6, r0, r6, lsl #17
    7290:	andeq	sp, r1, r0, asr #14
    7294:	andeq	fp, r0, r6, asr r2
    7298:	andeq	r6, r0, sl, asr r8
    729c:	andeq	fp, r0, r2, asr #4
    72a0:	andeq	r6, r0, r0, ror #15
    72a4:	andeq	fp, r0, lr, lsl r2
    72a8:	muleq	r0, r0, r7
    72ac:	andeq	fp, r0, r8, lsl #4
    72b0:	andeq	r6, r0, r2, lsr r8
    72b4:	ldrlt	r4, [r0, #-2848]!	; 0xfffff4e0
    72b8:	addlt	r4, r3, fp, ror r4
    72bc:			; <UNDEFINED> instruction: 0xf8d3460d
    72c0:	biclt	r4, r4, r8, lsr #5
    72c4:	msrvc	CPSR_fxc, #12582912	; 0xc00000
    72c8:	ldcle	0, cr14, [r4], {3}
    72cc:	stcmi	8, cr15, [r4], {83}	; 0x53
    72d0:			; <UNDEFINED> instruction: 0xf853b18c
    72d4:	movwcc	r2, #52236	; 0xcc0c
    72d8:	mvnsle	r4, r2, lsl #5
    72dc:			; <UNDEFINED> instruction: 0xf7fa4620
    72e0:	ldmdacs	pc!, {r1, r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    72e4:	mcrrne	8, 1, sp, r2, cr13
    72e8:	strtmi	r4, [r8], -r1, lsr #12
    72ec:	mrc	7, 0, APSR_nzcv, cr6, cr10, {7}
    72f0:	andlt	r4, r3, r8, lsr #12
    72f4:	ldmdacs	pc!, {r4, r5, r8, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    72f8:	ldcmi	12, cr13, [r0], {16}
    72fc:	andls	r4, r1, ip, ror r4
    7300:	mvnscc	pc, #79	; 0x4f
    7304:	teqcs	pc, r1, lsl #4
    7308:	strls	r4, [r0], #-1576	; 0xfffff9d8
    730c:	svc	0x0070f7fa
    7310:	strtmi	r2, [r8], -r0, lsl #6
    7314:	eorscc	pc, pc, r5, lsl #17
    7318:	ldclt	0, cr11, [r0, #-12]!
    731c:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
    7320:	strtmi	lr, [r1], -sp, ror #15
    7324:			; <UNDEFINED> instruction: 0x4628223f
    7328:	mcr	7, 6, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    732c:	strtmi	r2, [r8], -r0, lsl #6
    7330:	eorscc	pc, pc, r5, lsl #17
    7334:	ldclt	0, cr11, [r0, #-12]!
    7338:	andeq	fp, r1, ip, asr #26
    733c:	ldrdeq	r6, [r0], -r8
    7340:	andeq	r6, r0, r6, lsr #15
    7344:	svcmi	0x00f0e92d
    7348:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
    734c:	ldrmi	r8, [lr], -r4, lsl #22
    7350:	blcs	5456d4 <strspn@plt+0x5434d8>
    7354:			; <UNDEFINED> instruction: 0xf8df4604
    7358:			; <UNDEFINED> instruction: 0x460d3b14
    735c:	addslt	r4, fp, sl, ror r4
    7360:			; <UNDEFINED> instruction: 0xf8dd58d3
    7364:			; <UNDEFINED> instruction: 0xf8dd80a4
    7368:	ldmdavs	fp, {r5, r7, sp, pc}
    736c:			; <UNDEFINED> instruction: 0xf04f9319
    7370:			; <UNDEFINED> instruction: 0xf8980300
    7374:	stmdacs	r0, {r3}
    7378:	adcshi	pc, r8, r0, asr #32
    737c:			; <UNDEFINED> instruction: 0xf003780b
    7380:	ldrbeq	r0, [fp], pc
    7384:	stmdacs	r6, {r0, r3, r5, sl, ip, lr, pc}
    7388:	rscshi	pc, r9, r0
    738c:			; <UNDEFINED> instruction: 0xf000280b
    7390:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, pc}
    7394:	rschi	pc, pc, r0
    7398:	cmpcs	r0, r9, lsl #20
    739c:	mcr	7, 6, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    73a0:	bne	ff345724 <strspn@plt+0xff343528>
    73a4:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    73a8:	andcs	r4, r1, r3, lsl #12
    73ac:	mcr	7, 4, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    73b0:	ldrsbcc	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
    73b4:			; <UNDEFINED> instruction: 0xf0402b00
    73b8:			; <UNDEFINED> instruction: 0xf8df80d8
    73bc:			; <UNDEFINED> instruction: 0xf8df2ab8
    73c0:	ldrbtmi	r3, [sl], #-2732	; 0xfffff554
    73c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    73c8:	subsmi	r9, sl, r9, lsl fp
    73cc:	strbhi	pc, [sl, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
    73d0:	ldc	0, cr11, [sp], #108	; 0x6c
    73d4:	pop	{r2, r8, r9, fp, pc}
    73d8:	stmdacs	r6, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    73dc:	bichi	pc, r0, r0
    73e0:			; <UNDEFINED> instruction: 0xf000280b
    73e4:	stmdacs	r0, {r1, r2, r5, r7, pc}
    73e8:			; <UNDEFINED> instruction: 0xf04fd1d6
    73ec:	strcs	r0, [r2], -sp, lsl #16
    73f0:	bne	fe145774 <strspn@plt+0xfe143578>
    73f4:	andcs	r4, r1, r2, lsr #12
    73f8:			; <UNDEFINED> instruction: 0xf7fa4479
    73fc:	strbmi	lr, [r7, #-3684]	; 0xfffff19c
    7400:	bl	17eb74 <strspn@plt+0x17c978>
    7404:			; <UNDEFINED> instruction: 0xf8df0b06
    7408:			; <UNDEFINED> instruction: 0x46221a74
    740c:			; <UNDEFINED> instruction: 0xf89b2001
    7410:	ldrbtmi	r7, [r9], #-2
    7414:	bge	1a45798 <strspn@plt+0x1a4359c>
    7418:	stmdaeq	r5, {r1, r2, r8, ip, sp, lr, pc}
    741c:	stmdbeq	sp, {r0, r2, r8, ip, sp, lr, pc}
    7420:	ldrtmi	r4, [fp], -r8, lsr #9
    7424:			; <UNDEFINED> instruction: 0xf7fa44fa
    7428:			; <UNDEFINED> instruction: 0xf8dfee4e
    742c:			; <UNDEFINED> instruction: 0x46221a58
    7430:	ldrbtmi	r2, [r9], #-1
    7434:			; <UNDEFINED> instruction: 0xf7fa44b1
    7438:			; <UNDEFINED> instruction: 0xf818ee46
    743c:	ldrbmi	r2, [r1], -r1, lsl #30
    7440:			; <UNDEFINED> instruction: 0xf7fa2001
    7444:	strbmi	lr, [r1, #3648]	; 0xe40
    7448:	mcrcs	1, 0, sp, cr0, cr7, {7}
    744c:	eorshi	pc, r7, #64	; 0x40
    7450:			; <UNDEFINED> instruction: 0xf7fa200a
    7454:			; <UNDEFINED> instruction: 0xf106ee2c
    7458:	strmi	r0, [r5], #-14
    745c:	adcle	r2, ip, r0, lsl #30
    7460:	bge	9457e4 <strspn@plt+0x9435e8>
    7464:			; <UNDEFINED> instruction: 0xf8df350f
    7468:			; <UNDEFINED> instruction: 0xf04fba24
    746c:	ldrbtmi	r0, [sl], #2304	; 0x900
    7470:			; <UNDEFINED> instruction: 0xf81544fb
    7474:	strbmi	r6, [fp], -lr, lsl #24
    7478:	ldrbmi	r4, [r1], -r2, lsr #12
    747c:			; <UNDEFINED> instruction: 0xf8df2001
    7480:			; <UNDEFINED> instruction: 0x96018a10
    7484:	streq	pc, [r8], -r5, lsr #3
    7488:	stcgt	8, cr15, [pc], {21}
    748c:			; <UNDEFINED> instruction: 0xf8cd44f8
    7490:			; <UNDEFINED> instruction: 0xf7fac000
    7494:			; <UNDEFINED> instruction: 0xf815ee18
    7498:			; <UNDEFINED> instruction: 0xf8150c08
    749c:	strtmi	r3, [r2], -fp, lsl #24
    74a0:	andls	r4, r2, r9, asr r6
    74a4:			; <UNDEFINED> instruction: 0xf8152001
    74a8:			; <UNDEFINED> instruction: 0xf8cdcc09
    74ac:			; <UNDEFINED> instruction: 0xf815c004
    74b0:			; <UNDEFINED> instruction: 0xf8cdcc0a
    74b4:			; <UNDEFINED> instruction: 0xf7fac000
    74b8:			; <UNDEFINED> instruction: 0xf8dfee06
    74bc:			; <UNDEFINED> instruction: 0x462219d8
    74c0:	ldrbtmi	r2, [r9], #-1
    74c4:	ldcl	7, cr15, [lr, #1000]!	; 0x3e8
    74c8:	svccs	0x0001f816
    74cc:	andcs	r4, r1, r1, asr #12
    74d0:	ldcl	7, cr15, [r8, #1000]!	; 0x3e8
    74d4:	ldrhle	r4, [r7, #37]!	; 0x25
    74d8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    74dc:			; <UNDEFINED> instruction: 0xf7fa200a
    74e0:	strbmi	lr, [pc, #-3558]	; 6702 <strspn@plt+0x4506>
    74e4:	ldreq	pc, [r0, #-261]	; 0xfffffefb
    74e8:	strb	sp, [r6, -r3, asr #3]!
    74ec:	stmibhi	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    74f0:			; <UNDEFINED> instruction: 0xf8df1e4d
    74f4:	strcs	r9, [r0], -r8, lsr #19
    74f8:	ldrbtmi	r4, [r9], #1272	; 0x4f8
    74fc:	tstle	r9, r2, lsr r7
    7500:	tstlt	r6, sl, asr #12
    7504:	ldmibcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7508:			; <UNDEFINED> instruction: 0x4623447a
    750c:	andcs	r4, r1, r1, asr #12
    7510:	ldcl	7, cr15, [r8, #1000]	; 0x3e8
    7514:	stmibne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7518:			; <UNDEFINED> instruction: 0xf8153601
    751c:	andcs	r2, r1, r1, lsl #30
    7520:			; <UNDEFINED> instruction: 0xf7fa4479
    7524:	adcsmi	lr, r7, #208, 26	; 0x3400
    7528:	andcs	sp, sl, r8, ror #3
    752c:	ldc	7, cr15, [lr, #1000]!	; 0x3e8
    7530:			; <UNDEFINED> instruction: 0xf8dfe743
    7534:			; <UNDEFINED> instruction: 0x46221974
    7538:	ldrbtmi	r2, [r9], #-1
    753c:	stcl	7, cr15, [r2, #1000]	; 0x3e8
    7540:			; <UNDEFINED> instruction: 0xf77f2f05
    7544:	stmdbvc	lr!, {r1, r3, r4, r5, r8, r9, sl, fp, sp, pc}^
    7548:			; <UNDEFINED> instruction: 0x2e010976
    754c:	msrhi	CPSR_fs, r0
    7550:	ldmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7554:			; <UNDEFINED> instruction: 0x46224633
    7558:	ldrbtmi	r2, [r9], #-1
    755c:	ldc	7, cr15, [r2, #1000]!	; 0x3e8
    7560:	ldrsbcc	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
    7564:			; <UNDEFINED> instruction: 0xf43f2b00
    7568:	ldrtmi	sl, [r9], -r8, lsr #30
    756c:	andcs	r4, r0, #40, 12	; 0x2800000
    7570:	ldc	7, cr15, [lr, #-1000]	; 0xfffffc18
    7574:	strmi	lr, [r6], -r1, lsr #14
    7578:	stmdaeq	fp, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    757c:			; <UNDEFINED> instruction: 0xf04fe738
    7580:			; <UNDEFINED> instruction: 0xf8df0903
    7584:	strtmi	r1, [r2], -ip, lsr #18
    7588:	ldrbtmi	r2, [r9], #-1
    758c:	ldc	7, cr15, [sl, #1000]	; 0x3e8
    7590:			; <UNDEFINED> instruction: 0xf77f454f
    7594:	stmdavc	fp!, {r1, r4, r8, r9, sl, fp, sp, pc}
    7598:			; <UNDEFINED> instruction: 0x701cf8d8
    759c:	tsteq	r0, #19	; <UNPREDICTABLE>
    75a0:	rscshi	pc, r0, r0, asr #32
    75a4:	bleq	1036e8 <strspn@plt+0x1014ec>
    75a8:	movwls	r9, #17157	; 0x4305
    75ac:	ldrsbcc	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
    75b0:	andls	pc, fp, r5, lsl r8	; <UNPREDICTABLE>
    75b4:	blcs	58868 <strspn@plt+0x5666c>
    75b8:	ldmibne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    75bc:	rschi	pc, fp, r0, lsl #6
    75c0:	svceq	0x0000f1b9
    75c4:	orrshi	pc, r8, r0
    75c8:	svceq	0x0001f1b9
    75cc:	orrhi	pc, fp, r0, asr #32
    75d0:	vnmlscs.f64	d9, d8, d4
    75d4:			; <UNDEFINED> instruction: 0xf893442b
    75d8:			; <UNDEFINED> instruction: 0xf000b002
    75dc:			; <UNDEFINED> instruction: 0xf1a6832c
    75e0:	mcrcs	3, 0, r0, cr7, cr4, {0}
    75e4:	blcs	7724c <strspn@plt+0x75050>
    75e8:	rscshi	pc, r6, #0, 4
    75ec:	stmiane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    75f0:			; <UNDEFINED> instruction: 0x4648465b
    75f4:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    75f8:	stcl	7, cr15, [r4, #-1000]!	; 0xfffffc18
    75fc:	movwcc	r9, #27396	; 0x6b04
    7600:			; <UNDEFINED> instruction: 0xf1bb441d
    7604:			; <UNDEFINED> instruction: 0xf43f0f00
    7608:			; <UNDEFINED> instruction: 0xf8dfaed8
    760c:	strcc	r3, [fp, #-2220]	; 0xfffff754
    7610:	stmiacs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7614:	ldrbtmi	r2, [fp], #-1792	; 0xfffff900
    7618:	andslt	pc, r8, sp, asr #17
    761c:	smlsdxls	r4, sl, r4, r4
    7620:			; <UNDEFINED> instruction: 0xf8cd4699
    7624:			; <UNDEFINED> instruction: 0x4693801c
    7628:	strtmi	r9, [r2], -r4, lsl #22
    762c:	andcs	r4, r1, r9, asr #12
    7630:	stcl	7, cr15, [r8, #-1000]	; 0xfffffc18
    7634:	stccc	8, cr15, [fp], {21}
    7638:	ldrbmi	r4, [r9], -r2, lsr #12
    763c:			; <UNDEFINED> instruction: 0xf7fa2001
    7640:			; <UNDEFINED> instruction: 0xf8dfed42
    7644:			; <UNDEFINED> instruction: 0x4622187c
    7648:	ldrbtmi	r2, [r9], #-1
    764c:	ldc	7, cr15, [sl, #-1000]!	; 0xfffffc18
    7650:	stcne	8, cr15, [r9], {21}
    7654:			; <UNDEFINED> instruction: 0xf00029ff
    7658:			; <UNDEFINED> instruction: 0xf8da828f
    765c:	cdpcs	0, 0, cr6, cr0, cr8, {0}
    7660:	adchi	pc, sl, #0
    7664:	blcs	2e280 <strspn@plt+0x2c084>
    7668:	rsbshi	pc, sp, #0
    766c:	ldrbeq	r9, [sl, r5, lsl #22]
    7670:	addshi	pc, r9, #64, 2
    7674:	ldrdcc	pc, [ip], -sl
    7678:	ble	2580e4 <strspn@plt+0x255ee8>
    767c:	movteq	lr, #6913	; 0x1b01
    7680:	strne	lr, [r3], -r6, lsl #22
    7684:			; <UNDEFINED> instruction: 0xb11b69b3
    7688:	bcs	665f58 <strspn@plt+0x663d5c>
    768c:	movshi	pc, #0
    7690:			; <UNDEFINED> instruction: 0xf8df460a
    7694:	andcs	r1, r1, r0, lsr r8
    7698:			; <UNDEFINED> instruction: 0xf7fa4479
    769c:			; <UNDEFINED> instruction: 0xf815ed14
    76a0:			; <UNDEFINED> instruction: 0xf1b88c08
    76a4:	ldrshtle	r0, [r7], -pc
    76a8:	ldmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    76ac:	ldrbtmi	r2, [r9], #-1
    76b0:	stc	7, cr15, [r8, #-1000]	; 0xfffffc18
    76b4:	ldrdvs	pc, [r8], -sl
    76b8:			; <UNDEFINED> instruction: 0xf0002e00
    76bc:	blls	168168 <strspn@plt+0x165f6c>
    76c0:			; <UNDEFINED> instruction: 0xf0002b00
    76c4:	blls	1680cc <strspn@plt+0x165ed0>
    76c8:			; <UNDEFINED> instruction: 0xf14007db
    76cc:			; <UNDEFINED> instruction: 0xf8da825c
    76d0:	ldrmi	r2, [r0, #12]
    76d4:	rsbhi	pc, r0, #128, 4
    76d8:	movteq	lr, #35592	; 0x8b08
    76dc:	strne	lr, [r3], -r6, lsl #22
    76e0:	stmdbge	r9, {r0, r1, r4, r5, r6, r8, fp, sp, lr}
    76e4:	blcs	25fac <strspn@plt+0x23db0>
    76e8:	addshi	pc, r9, #0
    76ec:	stc2l	7, cr15, [r2, #1020]!	; 0x3fc
    76f0:	ldmdahi	sl, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^
    76f4:	addslt	fp, r2, #335872	; 0x52000
    76f8:	bcs	18f04 <strspn@plt+0x16d08>
    76fc:	rsbshi	pc, pc, #0
    7700:	movwcc	r9, #16386	; 0x4002
    7704:	andcs	r6, r1, r7, ror r8
    7708:			; <UNDEFINED> instruction: 0x17c0f8df
    770c:	ldrbtmi	r9, [r9], #-1793	; 0xfffff8ff
    7710:			; <UNDEFINED> instruction: 0x96006836
    7714:	ldcl	7, cr15, [r6], {250}	; 0xfa
    7718:			; <UNDEFINED> instruction: 0xf8df200a
    771c:			; <UNDEFINED> instruction: 0xf7fa67b4
    7720:			; <UNDEFINED> instruction: 0xf8dfecc6
    7724:			; <UNDEFINED> instruction: 0x462217b0
    7728:	ldrbtmi	r2, [r9], #-1
    772c:			; <UNDEFINED> instruction: 0xf7fa447e
    7730:	svcls	0x0004ecca
    7734:	stmdaeq	r8, {r0, r2, r5, r7, r8, ip, sp, lr, pc}
    7738:	svccs	0x0001f818
    773c:	andcs	r4, r1, r1, lsr r6
    7740:	stcl	7, cr15, [r0], {250}	; 0xfa
    7744:	mvnsle	r4, r8, lsr #11
    7748:	ldrtmi	r2, [lr], -sl
    774c:	strls	r3, [r4], -r1, lsl #12
    7750:	stc	7, cr15, [ip], #1000	; 0x3e8
    7754:	strcc	r9, [ip, #-2822]	; 0xfffff4fa
    7758:			; <UNDEFINED> instruction: 0xf47f42b3
    775c:	strt	sl, [ip], -r5, ror #30
    7760:	stmdbeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7764:			; <UNDEFINED> instruction: 0xf8dfe70d
    7768:			; <UNDEFINED> instruction: 0x46221770
    776c:	ldrbtmi	r2, [r9], #-1
    7770:	stc	7, cr15, [r8], #1000	; 0x3e8
    7774:			; <UNDEFINED> instruction: 0x1764f8df
    7778:	andcs	r4, r1, r2, lsr #12
    777c:			; <UNDEFINED> instruction: 0xf7fa4479
    7780:	ldr	lr, [sl], -r2, lsr #25
    7784:	andcs	r7, r2, #11206656	; 0xab0000
    7788:	bleq	1838cc <strspn@plt+0x1816d0>
    778c:			; <UNDEFINED> instruction: 0xf0039204
    7790:	movwls	r0, #21251	; 0x5303
    7794:			; <UNDEFINED> instruction: 0xf8dfe70a
    7798:	strbmi	r1, [fp], -r8, asr #14
    779c:	andcs	r4, r1, r2, lsr #12
    77a0:			; <UNDEFINED> instruction: 0xf7fa4479
    77a4:			; <UNDEFINED> instruction: 0xe70bec90
    77a8:			; <UNDEFINED> instruction: 0x1738f8df
    77ac:	ldrtmi	r4, [r0], -r2, lsr #12
    77b0:			; <UNDEFINED> instruction: 0xf7fa4479
    77b4:	stmdbvc	pc!, {r3, r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    77b8:	strtmi	r7, [r2], -fp, ror #18
    77bc:			; <UNDEFINED> instruction: 0x1728f8df
    77c0:			; <UNDEFINED> instruction: 0xf0034630
    77c4:	movwls	r0, #769	; 0x301
    77c8:			; <UNDEFINED> instruction: 0x463b4479
    77cc:			; <UNDEFINED> instruction: 0xf7fa9704
    77d0:			; <UNDEFINED> instruction: 0xf8dfec7a
    77d4:			; <UNDEFINED> instruction: 0x46301718
    77d8:	ldrbtmi	r7, [r9], #-2538	; 0xfffff616
    77dc:	ldcl	7, cr15, [r2], #-1000	; 0xfffffc18
    77e0:			; <UNDEFINED> instruction: 0xf64f896b
    77e4:	addsmi	r7, r3, #-268435441	; 0xf000000f
    77e8:	mvnshi	pc, r0
    77ec:			; <UNDEFINED> instruction: 0x2700f8df
    77f0:			; <UNDEFINED> instruction: 0xf8df447a
    77f4:	andcs	r1, r1, r0, lsl #14
    77f8:	strtmi	r9, [r2], -r0, lsl #4
    77fc:			; <UNDEFINED> instruction: 0xf1054479
    7800:			; <UNDEFINED> instruction: 0xf7fa0648
    7804:			; <UNDEFINED> instruction: 0xf8dfec60
    7808:			; <UNDEFINED> instruction: 0xf10516f0
    780c:	strtmi	r0, [r2], -ip, lsl #6
    7810:	andcs	r4, r1, r9, ror r4
    7814:	mrrc	7, 15, pc, r6, cr10	; <UNPREDICTABLE>
    7818:	usatne	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    781c:	msreq	CPSR_, #1073741825	; 0x40000001
    7820:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    7824:			; <UNDEFINED> instruction: 0xf7fa2001
    7828:	blls	142968 <strspn@plt+0x14076c>
    782c:			; <UNDEFINED> instruction: 0xf43f2b00
    7830:			; <UNDEFINED> instruction: 0xf8dfadc4
    7834:	strcs	fp, [r0, -ip, asr #13]
    7838:			; <UNDEFINED> instruction: 0xa6c8f8df
    783c:	ldrbtmi	r4, [fp], #1697	; 0x6a1
    7840:			; <UNDEFINED> instruction: 0x463b44fa
    7844:	ldrbmi	r4, [r9], -sl, asr #12
    7848:			; <UNDEFINED> instruction: 0xf7fa2001
    784c:	ldmdavc	r5!, {r2, r3, r4, r5, sl, fp, sp, lr, pc}
    7850:	ldrbmi	r4, [r1], -sl, asr #12
    7854:	streq	pc, [r1], #-5
    7858:	subeq	pc, r0, r5, asr #7
    785c:	orreq	pc, r0, #335544323	; 0x14000003
    7860:	strls	r9, [r1], #-0
    7864:			; <UNDEFINED> instruction: 0xf0052001
    7868:			; <UNDEFINED> instruction: 0xf0050804
    786c:			; <UNDEFINED> instruction: 0xf7fa0502
    7870:	stmiblt	r4, {r1, r3, r5, sl, fp, sp, lr, pc}^
    7874:			; <UNDEFINED> instruction: 0xf1b8b945
    7878:			; <UNDEFINED> instruction: 0xd1290f00
    787c:	strcc	r9, [r1, -r4, lsl #22]
    7880:	adcsmi	r3, fp, #8, 12	; 0x800000
    7884:	ldr	sp, [r8, #477]	; 0x1dd
    7888:			; <UNDEFINED> instruction: 0x464a7971
    788c:	andcs	r7, r1, r3, lsr r9
    7890:	streq	pc, [r7], #-1
    7894:	stmiaeq	r9, {r0, sl, ip, pc}^
    7898:			; <UNDEFINED> instruction: 0xf8df9100
    789c:	ldrbtmi	r1, [r9], #-1644	; 0xfffff994
    78a0:	ldc	7, cr15, [r0], {250}	; 0xfa
    78a4:			; <UNDEFINED> instruction: 0xf8dfe7e7
    78a8:	strbmi	r1, [sl], -r4, ror #12
    78ac:			; <UNDEFINED> instruction: 0x3001f8b6
    78b0:	ldrbtmi	r2, [r9], #-1
    78b4:	stc	7, cr15, [r6], {250}	; 0xfa
    78b8:	sbcsle	r2, ip, r0, lsl #26
    78bc:			; <UNDEFINED> instruction: 0xf8dfe7e4
    78c0:	andcs	r1, r1, r0, asr r6
    78c4:	mulcs	r5, fp, r8
    78c8:			; <UNDEFINED> instruction: 0xf7fa4479
    78cc:	ldr	lr, [pc, #3068]!	; 84d0 <strspn@plt+0x62d4>
    78d0:			; <UNDEFINED> instruction: 0x464a88f3
    78d4:			; <UNDEFINED> instruction: 0x163cf8df
    78d8:	vaddl.u8	q9, d3, d1
    78dc:	ldrbtmi	r0, [r9], #-780	; 0xfffffcf4
    78e0:	bl	ffc458d0 <strspn@plt+0xffc436d4>
    78e4:			; <UNDEFINED> instruction: 0xf8dfe7ca
    78e8:			; <UNDEFINED> instruction: 0x464b1630
    78ec:	andcs	r4, r1, r2, lsr #12
    78f0:			; <UNDEFINED> instruction: 0xf7fa4479
    78f4:	strb	lr, [r0, #-3048]!	; 0xfffff418
    78f8:	strtmi	r9, [r2], -r4, lsl #22
    78fc:			; <UNDEFINED> instruction: 0x161cf8df
    7900:	stmiane	lr!, {r0, sp}^
    7904:	mulcc	r0, fp, r8
    7908:			; <UNDEFINED> instruction: 0xf8964479
    790c:			; <UNDEFINED> instruction: 0xf0039002
    7910:	movwls	r0, #769	; 0x301
    7914:			; <UNDEFINED> instruction: 0xf7fa464b
    7918:	blls	142878 <strspn@plt+0x14067c>
    791c:			; <UNDEFINED> instruction: 0xf0402b00
    7920:	andcs	r8, sl, r7, ror #2
    7924:	bl	ff0c5914 <strspn@plt+0xff0c3718>
    7928:	movwcc	r9, #11012	; 0x2b04
    792c:			; <UNDEFINED> instruction: 0xf1b9005b
    7930:			; <UNDEFINED> instruction: 0xf43f0f00
    7934:	movwcc	sl, #52546	; 0xcd42
    7938:	strblt	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    793c:			; <UNDEFINED> instruction: 0xf887fab7
    7940:			; <UNDEFINED> instruction: 0xf8df441d
    7944:	ldrbtmi	r3, [fp], #1504	; 0x5e0
    7948:	ldmdane	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    794c:	ldrbtmi	r2, [fp], #-1536	; 0xfffffa00
    7950:	andsls	pc, r4, sp, asr #17
    7954:	sub	r9, r6, r4, lsl #6
    7958:	svceq	0x000ef012
    795c:			; <UNDEFINED> instruction: 0xf815d15d
    7960:			; <UNDEFINED> instruction: 0xf0122c09
    7964:	eorle	r0, r5, pc, lsl #31
    7968:			; <UNDEFINED> instruction: 0xf1000610
    796c:			; <UNDEFINED> instruction: 0xf8df80ba
    7970:	ldrbtmi	r3, [fp], #-1464	; 0xfffffa48
    7974:	ldrbtle	r0, [r9], #-1809	; 0xfffff8ef
    7978:	ldrne	pc, [r0, #2271]!	; 0x8df
    797c:			; <UNDEFINED> instruction: 0x07504479
    7980:			; <UNDEFINED> instruction: 0xf8dfd470
    7984:	ldrbtmi	r0, [r8], #-1452	; 0xfffffa54
    7988:	svceq	0x0002f012
    798c:			; <UNDEFINED> instruction: 0xf8dfd166
    7990:	ldrbtmi	ip, [ip], #1444	; 0x5a4
    7994:	ldrble	r0, [sp], #-2002	; 0xfffff82e
    7998:	ldrcs	pc, [ip, #2271]	; 0x8df
    799c:	tstls	r0, sl, ror r4
    79a0:	ldrne	pc, [r8, #2271]	; 0x8df
    79a4:	andgt	lr, r2, #3358720	; 0x334000
    79a8:	andls	r4, r1, r2, lsr #12
    79ac:	andcs	r4, r1, r9, ror r4
    79b0:	bl	fe2459a0 <strspn@plt+0xfe2437a4>
    79b4:	andeq	pc, r8, r5, lsr #3
    79b8:			; <UNDEFINED> instruction: 0xf7fa2108
    79bc:			; <UNDEFINED> instruction: 0xf080ebfc
    79c0:	blx	17c79cc <strspn@plt+0x17c57d0>
    79c4:	b	16463cc <strspn@plt+0x16441d0>
    79c8:	cmple	pc, sl, lsl #6
    79cc:	strtmi	r2, [r8], -r8, lsl #2
    79d0:	bl	ffc459c0 <strspn@plt+0xffc437c4>
    79d4:			; <UNDEFINED> instruction: 0xf0002800
    79d8:	blls	167c00 <strspn@plt+0x165a04>
    79dc:	ldrcc	r3, [ip, #-1537]	; 0xfffff9ff
    79e0:			; <UNDEFINED> instruction: 0xf43f42b3
    79e4:	ldrtmi	sl, [r3], -sl, ror #25
    79e8:	ldrbmi	r4, [r9], -r2, lsr #12
    79ec:			; <UNDEFINED> instruction: 0xf7fa2001
    79f0:			; <UNDEFINED> instruction: 0xf815eb6a
    79f4:			; <UNDEFINED> instruction: 0xf8df3c0c
    79f8:	strtmi	r1, [r2], -r8, asr #10
    79fc:	stcne	3, cr15, [r2], {195}	; 0xc3
    7a00:	ldrbtmi	r9, [r9], #-2820	; 0xfffff4fc
    7a04:	bl	cfa10 <strspn@plt+0xcd814>
    7a08:			; <UNDEFINED> instruction: 0xf8d3038c
    7a0c:			; <UNDEFINED> instruction: 0xf7fa3080
    7a10:			; <UNDEFINED> instruction: 0xf815eb5a
    7a14:	svccs	0x00002c0a
    7a18:			; <UNDEFINED> instruction: 0x0710d19e
    7a1c:			; <UNDEFINED> instruction: 0xf8dfd432
    7a20:	ldrbtmi	r3, [fp], #-1316	; 0xfffffadc
    7a24:	strtle	r0, [r9], #-1873	; 0xfffff8af
    7a28:	ldrne	pc, [ip, #-2271]	; 0xfffff721
    7a2c:			; <UNDEFINED> instruction: 0x07924479
    7a30:			; <UNDEFINED> instruction: 0xf8dfd420
    7a34:	ldrbtmi	r2, [sl], #-1304	; 0xfffffae8
    7a38:	andne	lr, r0, #3358720	; 0x334000
    7a3c:			; <UNDEFINED> instruction: 0xf8df2001
    7a40:			; <UNDEFINED> instruction: 0x46221510
    7a44:			; <UNDEFINED> instruction: 0xf7fa4479
    7a48:	svccs	0x0000eb3e
    7a4c:			; <UNDEFINED> instruction: 0xf815d187
    7a50:	str	r2, [r9, r9, lsl #24]
    7a54:	ldrbtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    7a58:			; <UNDEFINED> instruction: 0xe7a0447a
    7a5c:	ldrbtgt	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    7a60:			; <UNDEFINED> instruction: 0xe79744fc
    7a64:	ldrbteq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    7a68:			; <UNDEFINED> instruction: 0xe78d4478
    7a6c:	ldrbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    7a70:			; <UNDEFINED> instruction: 0xe7844479
    7a74:	strbtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    7a78:			; <UNDEFINED> instruction: 0xe7dd447a
    7a7c:	strbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    7a80:			; <UNDEFINED> instruction: 0xe7d44479
    7a84:	strbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    7a88:			; <UNDEFINED> instruction: 0xe7cb447b
    7a8c:	strbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    7a90:	andcs	r4, r1, r2, lsr #12
    7a94:			; <UNDEFINED> instruction: 0xf7fa4479
    7a98:			; <UNDEFINED> instruction: 0xf1baeb16
    7a9c:	cmple	r1, r0, lsl #30
    7aa0:			; <UNDEFINED> instruction: 0xf7fa2030
    7aa4:	tstcs	r8, r4, lsl #22
    7aa8:			; <UNDEFINED> instruction: 0xf7fa4628
    7aac:			; <UNDEFINED> instruction: 0xf080eb84
    7ab0:	blx	17c7abc <strspn@plt+0x17c58c0>
    7ab4:			; <UNDEFINED> instruction: 0xf8dffa80
    7ab8:			; <UNDEFINED> instruction: 0x462214bc
    7abc:	ldrbtmi	r2, [r9], #-1
    7ac0:	bl	45ab0 <strspn@plt+0x438b4>
    7ac4:	svceq	0x0000f1ba
    7ac8:	eorscs	sp, r0, r6, lsl r1
    7acc:	b	ffbc5abc <strspn@plt+0xffbc38c0>
    7ad0:	strtne	pc, [r4], #2271	; 0x8df
    7ad4:	bvc	ad9364 <strspn@plt+0xad7168>
    7ad8:	ldrbtmi	r2, [r9], #-1
    7adc:	b	ffcc5acc <strspn@plt+0xffcc38d0>
    7ae0:			; <UNDEFINED> instruction: 0xf8dfe77b
    7ae4:	ldrbtmi	r3, [fp], #-1176	; 0xfffffb68
    7ae8:			; <UNDEFINED> instruction: 0xf8dfe744
    7aec:			; <UNDEFINED> instruction: 0x46221494
    7af0:	ldrbtmi	r2, [r9], #-1
    7af4:	b	ff9c5ae4 <strspn@plt+0xff9c38e8>
    7af8:	strne	pc, [r8], #2271	; 0x8df
    7afc:	beq	203f18 <strspn@plt+0x201d1c>
    7b00:	ldmibcc	pc!, {r0, r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    7b04:	ldrbtmi	r9, [r9], #-1542	; 0xfffff9fa
    7b08:	ldrbmi	r4, [r5], -lr, lsr #12
    7b0c:			; <UNDEFINED> instruction: 0xf819468a
    7b10:	ldrbmi	r2, [r1], -r1, lsl #30
    7b14:			; <UNDEFINED> instruction: 0xf7fa2001
    7b18:	strmi	lr, [r9, #2774]!	; 0xad6
    7b1c:			; <UNDEFINED> instruction: 0x4635d1f7
    7b20:	ldrb	r9, [r5, r6, lsl #28]
    7b24:	strbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7b28:	bcc	3f44 <strspn@plt+0x1d48>
    7b2c:	stmdbeq	r9, {r0, r2, r5, r7, r8, ip, sp, lr, pc}
    7b30:	ldrbtmi	r9, [r9], #-1542	; 0xfffff9fa
    7b34:	ldrbmi	r4, [r5], -lr, lsr #12
    7b38:			; <UNDEFINED> instruction: 0xf819468a
    7b3c:	ldrbmi	r2, [r1], -r1, lsl #30
    7b40:			; <UNDEFINED> instruction: 0xf7fa2001
    7b44:	strmi	lr, [r9, #2752]!	; 0xac0
    7b48:			; <UNDEFINED> instruction: 0x4635d1f7
    7b4c:	strtmi	r2, [r8], -r8, lsl #2
    7b50:			; <UNDEFINED> instruction: 0xf7fa9e06
    7b54:			; <UNDEFINED> instruction: 0xf080eb30
    7b58:	blx	17c7b64 <strspn@plt+0x17c5968>
    7b5c:	b	1646564 <strspn@plt+0x1644368>
    7b60:	adcsle	r0, r5, sl, lsl #6
    7b64:	andcs	lr, r3, #43778048	; 0x29c0000
    7b68:			; <UNDEFINED> instruction: 0xf7fc4650
    7b6c:			; <UNDEFINED> instruction: 0x4606ff3d
    7b70:			; <UNDEFINED> instruction: 0xf43f2e00
    7b74:	str	sl, [r5, #3469]	; 0xd8d
    7b78:	ldrne	pc, [r0], #-2271	; 0xfffff721
    7b7c:	ldrbtmi	r2, [r9], #-1
    7b80:	b	fe845b70 <strspn@plt+0xfe843974>
    7b84:	andcs	lr, r1, #583008256	; 0x22c00000
    7b88:	ldrbmi	r4, [r0], -r1, asr #12
    7b8c:			; <UNDEFINED> instruction: 0xff2cf7fc
    7b90:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
    7b94:	cfstrsge	mvf15, [r4, #508]!	; 0x1fc
    7b98:			; <UNDEFINED> instruction: 0x464249fd
    7b9c:	ldrbtmi	r2, [r9], #-1
    7ba0:	b	fe445b90 <strspn@plt+0xfe443994>
    7ba4:	andcs	lr, r1, #184, 10	; 0x2e000000
    7ba8:			; <UNDEFINED> instruction: 0xf7fc4650
    7bac:			; <UNDEFINED> instruction: 0x4606ff1d
    7bb0:			; <UNDEFINED> instruction: 0xf43f2e00
    7bb4:	strb	sl, [r5, #-3437]!	; 0xfffff293
    7bb8:	ldmibmi	r6!, {r1, r3, r9, sl, lr}^
    7bbc:	ldrbtmi	r2, [r9], #-1
    7bc0:	b	fe045bb0 <strspn@plt+0xfe0439b4>
    7bc4:	andcs	lr, r2, #448790528	; 0x1ac00000
    7bc8:	ldrbmi	r4, [r0], -r1, asr #12
    7bcc:			; <UNDEFINED> instruction: 0xff0cf7fc
    7bd0:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
    7bd4:	str	sp, [r3, #224]	; 0xe0
    7bd8:	ldrtmi	r4, [r3], -pc, ror #19
    7bdc:	strbmi	r4, [r8], -r2, lsr #12
    7be0:			; <UNDEFINED> instruction: 0xf7fa4479
    7be4:			; <UNDEFINED> instruction: 0xf7ffea70
    7be8:	bmi	ffb36b90 <strspn@plt+0xffb34994>
    7bec:			; <UNDEFINED> instruction: 0xe600447a
    7bf0:	andcs	r4, r1, fp, ror #19
    7bf4:	ldrbtmi	r7, [r9], #-2418	; 0xfffff68e
    7bf8:	b	1945be8 <strspn@plt+0x19439ec>
    7bfc:	ldmdavs	r3!, {r0, r4, r7, r9, sl, sp, lr, pc}^
    7c00:	ldmdavs	r2!, {r0, sp}
    7c04:	stmibmi	r7!, {r8, ip, pc}^
    7c08:			; <UNDEFINED> instruction: 0xf7fa4479
    7c0c:	str	lr, [r3, #2652]	; 0xa5c
    7c10:	strbmi	r4, [r2], -r5, ror #19
    7c14:	ldrbtmi	r2, [r9], #-1
    7c18:	b	1545c08 <strspn@plt+0x1543a0c>
    7c1c:			; <UNDEFINED> instruction: 0xf7ffe57c
    7c20:	ldmdavs	r3!, {r0, r3, r6, r8, r9, fp, ip, sp, lr, pc}^
    7c24:			; <UNDEFINED> instruction: 0x46016832
    7c28:	stmibmi	r0!, {r8, ip, pc}^
    7c2c:	ldrbtmi	r2, [r9], #-1
    7c30:	b	1245c20 <strspn@plt+0x1243a24>
    7c34:	ldmibmi	lr, {r4, r5, r6, r8, sl, sp, lr, pc}^
    7c38:			; <UNDEFINED> instruction: 0x4622465b
    7c3c:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    7c40:			; <UNDEFINED> instruction: 0xf7fa4fdc
    7c44:	ldmibmi	ip, {r6, r9, fp, sp, lr, pc}^
    7c48:	strtmi	r4, [r2], -r8, asr #12
    7c4c:			; <UNDEFINED> instruction: 0xf1054479
    7c50:			; <UNDEFINED> instruction: 0xf7fa060d
    7c54:	blls	14253c <strspn@plt+0x140340>
    7c58:			; <UNDEFINED> instruction: 0xf103447f
    7c5c:	ldrmi	r0, [lr], #-2309	; 0xfffff6fb
    7c60:			; <UNDEFINED> instruction: 0xf81944a9
    7c64:	ldrtmi	r2, [r9], -r1, lsl #30
    7c68:			; <UNDEFINED> instruction: 0xf7fa2001
    7c6c:	strbmi	lr, [lr, #-2604]	; 0xfffff5d4
    7c70:	ldmibmi	r2, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    7c74:	andcs	r4, r1, r2, lsr #12
    7c78:			; <UNDEFINED> instruction: 0xf7fa4479
    7c7c:			; <UNDEFINED> instruction: 0xf1bbea24
    7c80:			; <UNDEFINED> instruction: 0xf43f0f00
    7c84:	blls	132af4 <strspn@plt+0x1308f8>
    7c88:	bmi	4434b0 <strspn@plt+0x4412b4>
    7c8c:	strcs	r4, [r0], -ip, asr #21
    7c90:			; <UNDEFINED> instruction: 0xf8df3310
    7c94:	ldrmi	r9, [sp], #-816	; 0xfffffcd0
    7c98:	ldrbtmi	r4, [sl], #-3019	; 0xfffff435
    7c9c:	andshi	pc, r8, sp, asr #17
    7ca0:			; <UNDEFINED> instruction: 0xf8dd447b
    7ca4:	ldrbtmi	r8, [r9], #20
    7ca8:	bcs	4434d4 <strspn@plt+0x4412d8>
    7cac:	bcc	fe4434d4 <strspn@plt+0xfe4412d8>
    7cb0:	andslt	pc, r0, sp, asr #17
    7cb4:			; <UNDEFINED> instruction: 0xf018e056
    7cb8:	rsbsle	r0, r2, r1, lsl #30
    7cbc:	ldrdcc	pc, [ip], -sl
    7cc0:	ble	25872c <strspn@plt+0x256530>
    7cc4:	movteq	lr, #6913	; 0x1b01
    7cc8:	strne	lr, [r3, -r7, lsl #22]
    7ccc:			; <UNDEFINED> instruction: 0xb11b69bb
    7cd0:	bcs	6665c0 <strspn@plt+0x6643c4>
    7cd4:	adcshi	pc, r7, r0
    7cd8:	andcs	r4, r1, sl, lsl #12
    7cdc:	bne	fe443544 <strspn@plt+0xfe441348>
    7ce0:	ldmib	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ce4:	stclt	8, cr15, [r1], {21}
    7ce8:	svceq	0x00fff1bb
    7cec:	ldmibmi	r7!, {r0, r4, r5, ip, lr, pc}
    7cf0:	ldrbtmi	r2, [r9], #-1
    7cf4:	stmib	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7cf8:	ldrdvc	pc, [r8], -sl
    7cfc:			; <UNDEFINED> instruction: 0xf0002f00
    7d00:			; <UNDEFINED> instruction: 0xf1b88086
    7d04:	rsble	r0, sl, r0, lsl #30
    7d08:	svceq	0x0001f018
    7d0c:			; <UNDEFINED> instruction: 0xf8dad058
    7d10:	ldrmi	r2, [r3, #12]
    7d14:	bl	2fe68c <strspn@plt+0x2fc490>
    7d18:	bl	1c8a4c <strspn@plt+0x1c6850>
    7d1c:	ldmdbvs	fp!, {r0, r1, r8, r9, sl, ip}^
    7d20:	bvc	e3214c <strspn@plt+0xe2ff50>
    7d24:			; <UNDEFINED> instruction: 0xf0002b00
    7d28:			; <UNDEFINED> instruction: 0xf7ff8082
    7d2c:	ldmdbvs	fp!, {r0, r1, r6, r7, r9, fp, ip, sp, lr, pc}^
    7d30:	blt	14a9ea0 <strspn@plt+0x14a7ca4>
    7d34:			; <UNDEFINED> instruction: 0x4601b292
    7d38:	rsble	r2, pc, r0, lsl #20
    7d3c:	movwcc	r9, #16386	; 0x4002
    7d40:	andcs	r6, r1, ip, ror r8
    7d44:	strls	r4, [r1], #-2466	; 0xfffff65e
    7d48:	ldmdavs	pc!, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    7d4c:			; <UNDEFINED> instruction: 0xf7fa9700
    7d50:			; <UNDEFINED> instruction: 0x200ae9ba
    7d54:			; <UNDEFINED> instruction: 0xf7fa3601
    7d58:	blls	142408 <strspn@plt+0x14020c>
    7d5c:	adcsmi	r3, r3, #8388608	; 0x800000
    7d60:	blge	b04e64 <strspn@plt+0xb02c68>
    7d64:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx9
    7d68:			; <UNDEFINED> instruction: 0x46332a10
    7d6c:			; <UNDEFINED> instruction: 0xf7fa2001
    7d70:			; <UNDEFINED> instruction: 0xf815e9aa
    7d74:	ldmibcs	pc!, {r1, sl, fp, ip}^	; <UNPREDICTABLE>
    7d78:			; <UNDEFINED> instruction: 0xf8dad00d
    7d7c:	biclt	r7, r7, r8
    7d80:	svceq	0x0000f1b8
    7d84:	andcs	sp, r3, #-1073741787	; 0xc0000025
    7d88:			; <UNDEFINED> instruction: 0xf7fc4650
    7d8c:	strmi	pc, [r7], -sp, lsr #28
    7d90:	adcle	r2, r1, r0, lsl #30
    7d94:	stmibmi	pc, {r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    7d98:	ldrbtmi	r2, [r9], #-1
    7d9c:	ldmib	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7da0:	andcs	lr, r1, #160, 14	; 0x2800000
    7da4:			; <UNDEFINED> instruction: 0xf7fc4650
    7da8:			; <UNDEFINED> instruction: 0x4607fe1f
    7dac:	addsle	r2, r3, r0, lsl #30
    7db0:	strmi	lr, [sl], -ip, lsl #15
    7db4:	cdp	0, 1, cr2, cr9, cr1, {0}
    7db8:			; <UNDEFINED> instruction: 0xf7fa1a10
    7dbc:	ldr	lr, [r1, r4, lsl #19]
    7dc0:	ldrbmi	r2, [r9], -r1, lsl #4
    7dc4:			; <UNDEFINED> instruction: 0xf7fc4650
    7dc8:	strmi	pc, [r7], -pc, lsl #28
    7dcc:			; <UNDEFINED> instruction: 0xd1a62f00
    7dd0:	ldrbmi	r4, [sl], -r1, lsl #19
    7dd4:	ldrbtmi	r2, [r9], #-1
    7dd8:	ldmdb	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ddc:	andcs	lr, r2, #48496640	; 0x2e40000
    7de0:			; <UNDEFINED> instruction: 0x46504659
    7de4:	mcr2	7, 0, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    7de8:	svccs	0x00004607
    7dec:			; <UNDEFINED> instruction: 0xe796d0f0
    7df0:	ldmdami	sl!, {r0, r1, r2, r8, fp, ip, pc}^
    7df4:	ldrbtmi	r9, [r8], #-256	; 0xffffff00
    7df8:	movwcs	r4, #5657	; 0x1619
    7dfc:			; <UNDEFINED> instruction: 0xf924f7fe
    7e00:	ldmdavs	r2!, {r0, r1, r2, r4, r5, r6, r8, fp, lr}^
    7e04:	ldrbtmi	r2, [r9], #-1
    7e08:	ldmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e0c:	ldmdbmi	r5!, {r0, r1, r2, r6, sl, sp, lr, pc}^
    7e10:	andcs	r4, r1, sl, asr r6
    7e14:			; <UNDEFINED> instruction: 0xf7fa4479
    7e18:			; <UNDEFINED> instruction: 0xe79ae956
    7e1c:	andcs	r6, r1, fp, ror r8
    7e20:	tstls	r0, sl, lsr r8
    7e24:	ldrbtmi	r4, [r9], #-2416	; 0xfffff690
    7e28:	stmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e2c:			; <UNDEFINED> instruction: 0xf7ffe791
    7e30:	ldmdavs	fp!, {r0, r6, r9, fp, ip, sp, lr, pc}^
    7e34:			; <UNDEFINED> instruction: 0x4601683a
    7e38:	stmdbmi	ip!, {r8, ip, pc}^
    7e3c:	ldrbtmi	r2, [r9], #-1
    7e40:	stmdb	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e44:	stmdbls	r6, {r0, r2, r7, r8, r9, sl, sp, lr, pc}
    7e48:	tstls	r0, r9, ror #16
    7e4c:			; <UNDEFINED> instruction: 0x46194478
    7e50:			; <UNDEFINED> instruction: 0xf7fe2301
    7e54:	stmdbmi	r7!, {r0, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}^
    7e58:	andcs	r6, r1, sl, ror r8
    7e5c:			; <UNDEFINED> instruction: 0xf7fa4479
    7e60:			; <UNDEFINED> instruction: 0xe73fe932
    7e64:	stmda	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e68:	andeq	fp, r1, r4, asr fp
    7e6c:	andeq	r0, r0, ip, lsr #2
    7e70:	strdeq	r6, [r0], -r2
    7e74:	andeq	fp, r1, lr, ror #21
    7e78:	andeq	r6, r0, r8, lsr r7
    7e7c:	andeq	r6, r0, sl, lsr r7
    7e80:	andeq	r6, r0, r0, asr r7
    7e84:	andeq	r6, r0, r2, lsr r7
    7e88:	andeq	r6, r0, sl, lsr #14
    7e8c:	andeq	r6, r0, r0, ror r7
    7e90:	andeq	r6, r0, r8, ror #13
    7e94:	andeq	r6, r0, lr, asr r7
    7e98:	muleq	r0, r4, r6
    7e9c:	andeq	r6, r0, lr, lsr #28
    7ea0:	andeq	r8, r0, r4, lsl #15
    7ea4:	andeq	r6, r0, r8, lsl #12
    7ea8:	andeq	r6, r0, r6, lsl #23
    7eac:	strdeq	r6, [r0], -r2
    7eb0:	andeq	r6, r0, sl, lsr #13
    7eb4:	andeq	r6, r0, lr, asr r7
    7eb8:	andeq	r6, r0, sl, ror r6
    7ebc:	andeq	r6, r0, r0, asr #16
    7ec0:	andeq	r6, r0, r6, lsr #16
    7ec4:	andeq	r6, r0, r4, lsr r7
    7ec8:	andeq	r6, r0, r2, asr r7
    7ecc:	andeq	r6, r0, r2, lsl r7
    7ed0:	andeq	r6, r0, r8, asr #8
    7ed4:	andeq	r6, r0, lr, asr #14
    7ed8:	andeq	r6, r0, r2, asr r9
    7edc:	andeq	r6, r0, r0, ror #18
    7ee0:			; <UNDEFINED> instruction: 0x000064b0
    7ee4:	andeq	r6, r0, r8, lsr r7
    7ee8:	andeq	r6, r0, ip, lsr r7
    7eec:	andeq	r6, r0, r6, asr r7
    7ef0:	andeq	r6, r0, r8, lsr fp
    7ef4:	andeq	r6, r0, ip, lsl #15
    7ef8:	muleq	r0, r4, r7
    7efc:	muleq	r0, sl, r7
    7f00:	muleq	r0, r6, r7
    7f04:	andeq	r6, r0, r8, lsr #15
    7f08:	muleq	r0, r6, r7
    7f0c:	andeq	r6, r0, r6, ror #14
    7f10:			; <UNDEFINED> instruction: 0x000062b4
    7f14:	muleq	r0, sl, r7
    7f18:	ldrdeq	r6, [r0], -r0
    7f1c:	andeq	r6, r0, r0, ror #6
    7f20:	andeq	r6, r0, sl, asr #6
    7f24:			; <UNDEFINED> instruction: 0x0001b3ba
    7f28:			; <UNDEFINED> instruction: 0x000069b6
    7f2c:	andeq	r6, r0, ip, lsr #19
    7f30:	andeq	r6, r0, r2, lsr #19
    7f34:	muleq	r0, r6, r9
    7f38:	andeq	r6, r0, ip, lsl #19
    7f3c:	andeq	r6, r0, r4, lsr r3
    7f40:	andeq	r6, r0, r2, lsr #5
    7f44:	andeq	r6, r0, r6, lsl #18
    7f48:	strdeq	r6, [r0], -ip
    7f4c:	strdeq	r6, [r0], -r2
    7f50:	andeq	r6, r0, ip, ror r2
    7f54:	strheq	r6, [r0], -r0
    7f58:	andeq	r6, r0, ip, lsl #1
    7f5c:	andeq	r6, r0, ip, ror r0
    7f60:	andeq	r6, r0, ip, rrx
    7f64:	andeq	r6, r0, r4, ror r0
    7f68:	andeq	r6, r0, r4, rrx
    7f6c:	andeq	r6, r0, r4, asr r0
    7f70:	andeq	r6, r0, ip, ror #4
    7f74:	andeq	r6, r0, r2, ror #4
    7f78:	andeq	r6, r0, lr, asr r2
    7f7c:	andeq	r6, r0, lr
    7f80:	andeq	r6, r0, lr, lsr #4
    7f84:	andeq	r6, r0, lr, rrx
    7f88:	andeq	r6, r0, r2, asr #32
    7f8c:	andeq	r6, r0, lr, lsr r2
    7f90:	andeq	r6, r0, r6, ror #4
    7f94:	andeq	r6, r0, lr, lsr #4
    7f98:	andeq	r6, r0, ip, lsr #5
    7f9c:	andeq	r5, r0, ip, lsr #30
    7fa0:	andeq	r5, r0, r6, lsl #31
    7fa4:	andeq	r6, r0, r0, lsr r2
    7fa8:	andeq	r6, r0, r6, lsr r2
    7fac:	andeq	r6, r0, sl, lsl #4
    7fb0:	andeq	r6, r0, r6, lsl r1
    7fb4:	andeq	r5, r0, ip, lsl pc
    7fb8:	andeq	r6, r0, r0, lsr #2
    7fbc:	andeq	r6, r0, r8, lsl #2
    7fc0:	andeq	r6, r0, r2, asr r1
    7fc4:	andeq	r6, r0, sl, lsl #2
    7fc8:	andeq	r6, r0, ip, lsr #2
    7fcc:	andeq	r6, r0, lr, lsl #2
    7fd0:	ldrdeq	r6, [r0], -r8
    7fd4:	andeq	r6, r0, r2, lsr #32
    7fd8:	andeq	r6, r0, lr, lsr #32
    7fdc:	andeq	r6, r0, r2, lsr r5
    7fe0:	ldrdeq	r5, [r0], -lr
    7fe4:	andeq	r6, r0, r8, lsr r0
    7fe8:	andeq	r6, r0, r2, lsl r0
    7fec:	strdeq	r5, [r0], -sl
    7ff0:	ldrdeq	r6, [r0], -ip
    7ff4:	andeq	r5, r0, r8, lsl #31
    7ff8:	svcmi	0x00f0e92d
    7ffc:	stc	6, cr4, [sp, #-76]!	; 0xffffffb4
    8000:	ldrmi	r8, [sp], -r2, lsl #22
    8004:	stcvc	8, cr15, [r8], #892	; 0x37c
    8008:	strmi	r4, [fp], r6, lsl #12
    800c:	ldrbtmi	r2, [pc], #-560	; 8014 <strspn@plt+0x5e18>
    8010:	adcslt	r2, r7, r0, lsl #2
    8014:	movwls	sl, #31769	; 0x7c19
    8018:	ldccc	8, cr15, [r8], {223}	; 0xdf
    801c:	ldmpl	fp!, {r5, r9, sl, lr}^
    8020:	teqls	r5, #1769472	; 0x1b0000
    8024:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8028:	ldmda	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    802c:	ldmdbge	r3, {r1, r5, r9, sl, lr}
    8030:			; <UNDEFINED> instruction: 0x4630465b
    8034:			; <UNDEFINED> instruction: 0xffc4f7fe
    8038:	andls	r1, r6, #2, 28
    803c:	smlalbthi	pc, r7, r0, r2	; <UNPREDICTABLE>
    8040:	ldclne	8, cr15, [r4], #-892	; 0xfffffc84
    8044:	andcs	r9, r0, #1342177281	; 0x50000001
    8048:	andsls	r4, r7, #2030043136	; 0x79000000
    804c:	andsls	r9, r6, #20, 2
    8050:	tstlt	sp, r8, lsl r2
    8054:	blcs	2ecc0 <strspn@plt+0x2cac4>
    8058:	cmphi	r9, r0, asr #32	; <UNPREDICTABLE>
    805c:	mrrcmi	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
    8060:			; <UNDEFINED> instruction: 0xf8db2102
    8064:	ldrtmi	r5, [r0], -r4, asr #32
    8068:			; <UNDEFINED> instruction: 0xf8cd447c
    806c:			; <UNDEFINED> instruction: 0xf504b000
    8070:	ldmib	r4, {r1, r2, r8, r9, sl, ip, sp, lr}^
    8074:	strls	r3, [r1, -r4, lsl #5]
    8078:	svclt	0x00a842ab
    807c:			; <UNDEFINED> instruction: 0xf7fc462b
    8080:	ldrdls	pc, [r6], -r5
    8084:			; <UNDEFINED> instruction: 0xf0402800
    8088:			; <UNDEFINED> instruction: 0xf8d48122
    808c:	blcs	1d48f4 <strspn@plt+0x1d26f8>
    8090:	strbhi	pc, [sl, -r0, asr #6]	; <UNPREDICTABLE>
    8094:	andspl	pc, r4, #212, 16	; 0xd40000
    8098:	stmdavs	fp!, {r0, r1, r4, r9, fp, ip, pc}^
    809c:	addsmi	fp, sl, #110592	; 0x1b000
    80a0:	strhi	pc, [r3, -r0, asr #32]!
    80a4:	andscc	pc, ip, #212, 16	; 0xd40000
    80a8:	andvc	pc, r9, r4, lsl #10
    80ac:	ldrdvc	pc, [r4], #-139	; 0xffffff75
    80b0:			; <UNDEFINED> instruction: 0xf8d42107
    80b4:	strcc	r2, [r8, #-544]	; 0xfffffde0
    80b8:			; <UNDEFINED> instruction: 0x900142bb
    80bc:	andlt	pc, r0, sp, asr #17
    80c0:	svclt	0x00a84630
    80c4:			; <UNDEFINED> instruction: 0xf7fc463b
    80c8:	stmdacs	r0, {r0, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    80cc:	tsthi	r0, r0	; <UNPREDICTABLE>
    80d0:			; <UNDEFINED> instruction: 0xf8db9a06
    80d4:			; <UNDEFINED> instruction: 0xf8c43050
    80d8:	sfmls	f2, 4, [r6], {36}	; 0x24
    80dc:			; <UNDEFINED> instruction: 0xf0402b00
    80e0:	blls	1e96bc <strspn@plt+0x1e74c0>
    80e4:			; <UNDEFINED> instruction: 0xf8dbb943
    80e8:	blcs	294220 <strspn@plt+0x292024>
    80ec:			; <UNDEFINED> instruction: 0xf8dbd004
    80f0:	blcs	14158 <strspn@plt+0x11f5c>
    80f4:	orrshi	pc, r5, #192, 4
    80f8:	blvc	ff14647c <strspn@plt+0xff144280>
    80fc:			; <UNDEFINED> instruction: 0xf8db210a
    8100:	ldrtmi	ip, [r0], -r4, asr #32
    8104:			; <UNDEFINED> instruction: 0xf8cd447f
    8108:			; <UNDEFINED> instruction: 0xf507b000
    810c:			; <UNDEFINED> instruction: 0xf8d77e0c
    8110:			; <UNDEFINED> instruction: 0xf8cd222c
    8114:			; <UNDEFINED> instruction: 0xf8d7e004
    8118:	strbmi	r3, [r3, #-552]!	; 0xfffffdd8
    811c:	strbtmi	fp, [r3], -r8, lsr #31
    8120:			; <UNDEFINED> instruction: 0xff84f7fc
    8124:			; <UNDEFINED> instruction: 0xf0402800
    8128:			; <UNDEFINED> instruction: 0xf8d783b2
    812c:	stmdacs	r7, {r4, r5, r9}
    8130:	strhi	pc, [ip, -r0, asr #6]!
    8134:	eorcs	pc, ip, #14090240	; 0xd70000
    8138:	ldmdavs	r3, {r0, r1, r4, r8, fp, ip, pc}^
    813c:	addsmi	fp, r9, #110592	; 0x1b000
    8140:	ldrbhi	pc, [r3], r0, asr #32	; <UNPREDICTABLE>
    8144:	mulcc	r5, fp, r8
    8148:	ldmdane	r1, {r0, r6, r9, sl, fp, ip}^
    814c:	beq	24455c <strspn@plt+0x242360>
    8150:	svclt	0x00d4280b
    8154:			; <UNDEFINED> instruction: 0xf0032300
    8158:	tstls	pc, r1, lsl #6
    815c:			; <UNDEFINED> instruction: 0xf0402b00
    8160:			; <UNDEFINED> instruction: 0xf8db859c
    8164:	blcs	5420c <strspn@plt+0x52010>
    8168:	msrhi	SPSR_fxc, #0, 6
    816c:	blcs	2ed90 <strspn@plt+0x2cb94>
    8170:	ldrhi	pc, [r6], #0
    8174:	blcc	13464f8 <strspn@plt+0x13442fc>
    8178:	strmi	r2, [sl], -r0, lsl #2
    817c:			; <UNDEFINED> instruction: 0xf8c3447b
    8180:	ldmdbls	r5, {r2, r3, r4, r5, r9, ip}
    8184:	blcc	1046508 <strspn@plt+0x104430c>
    8188:	stmdacs	r0, {r3, r9, sl, lr}
    818c:	tstls	fp, fp, ror r4
    8190:	ldmdbls	r4, {r1, r2, r4, r8, r9, ip, pc}
    8194:	ldrhi	pc, [r1, -r0, asr #6]!
    8198:	blvs	c4651c <strspn@plt+0xc44320>
    819c:			; <UNDEFINED> instruction: 0xf8df1d0f
    81a0:			; <UNDEFINED> instruction: 0xf04f0b30
    81a4:			; <UNDEFINED> instruction: 0xf8df0e00
    81a8:	ldrbtmi	r1, [lr], #-2860	; 0xfffff4d4
    81ac:			; <UNDEFINED> instruction: 0xf5064478
    81b0:	ldrbtmi	r4, [r9], #-1730	; 0xfffff93e
    81b4:			; <UNDEFINED> instruction: 0xf5003650
    81b8:			; <UNDEFINED> instruction: 0xf50140c2
    81bc:	ldrtmi	r4, [r8], r2, asr #3
    81c0:			; <UNDEFINED> instruction: 0x960c9710
    81c4:			; <UNDEFINED> instruction: 0xf8cd4677
    81c8:			; <UNDEFINED> instruction: 0xf04fa024
    81cc:			; <UNDEFINED> instruction: 0xf8cd36ff
    81d0:	ldrbtmi	fp, [r2], r8, lsr #32
    81d4:	ldrshcc	r4, [r0], #-99	; 0xffffff9d
    81d8:	andls	r3, sp, r0, asr r1
    81dc:	stmib	r3, {r1, r2, r3, r8, ip, pc}^
    81e0:			; <UNDEFINED> instruction: 0xf8187600
    81e4:	sbcsvs	ip, lr, r4, lsl #24
    81e8:	svceq	0x001ff1bc
    81ec:	andgt	pc, r8, r3, lsl #17
    81f0:	smlabbcs	r0, r4, pc, fp	; <UNPREDICTABLE>
    81f4:	stmdale	r6, {r0, r2, r8, ip, pc}
    81f8:	bne	ff74657c <strspn@plt+0xff744380>
    81fc:	strbtmi	r4, [r1], #-1145	; 0xfffffb87
    8200:	mlasne	r0, r1, r8, pc	; <UNPREDICTABLE>
    8204:	tstvs	lr, r5, lsl #2
    8208:	stc	8, cr15, [r2], {24}
    820c:	strcc	r6, [r4, #-413]	; 0xfffffe63
    8210:			; <UNDEFINED> instruction: 0xf883615c
    8214:			; <UNDEFINED> instruction: 0xb124e009
    8218:	blt	126a3a4 <strspn@plt+0x12681a8>
    821c:	smlabbcc	r4, r9, r2, fp
    8220:	tstcs	r0, ip, lsl #8
    8224:	stmib	r3, {r1, r3, r4, r6, r7, r8, sp, lr}^
    8228:	tstlt	r2, r8, lsl #12
    822c:			; <UNDEFINED> instruction: 0xf8183204
    8230:	teqcc	r0, #768	; 0x300
    8234:	svceq	0x0000f1b9
    8238:	addhi	pc, r2, r0
    823c:	addmi	r9, fp, #12, 18	; 0x30000
    8240:	addhi	pc, r8, r0, lsl #1
    8244:	andcs	r9, r0, r8, lsl r9
    8248:	tstls	r8, r1, lsl #2
    824c:	ldrbmi	lr, [r9], -r2, lsr #32
    8250:	bleq	84684 <strspn@plt+0x82488>
    8254:	strcc	r6, [r4, #-413]	; 0xfffffe63
    8258:			; <UNDEFINED> instruction: 0xf8836119
    825c:			; <UNDEFINED> instruction: 0xf883c008
    8260:	cmpvs	ip, r9
    8264:	stmdahi	r1!, {r2, r5, r8, ip, sp, pc}^
    8268:	addlt	fp, r9, #299008	; 0x49000
    826c:	strmi	r3, [ip], #-260	; 0xfffffefc
    8270:	subsvs	r6, lr, #-2147483594	; 0x80000036
    8274:	andcc	fp, r4, #-2147483648	; 0x80000000
    8278:	teqcc	r0, #8, 18	; 0x20000
    827c:	andcc	r4, r1, r1, lsl #8
    8280:	tstls	r8, r8, asr #10
    8284:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    8288:	ldcne	8, cr15, [r0], {67}	; 0x43
    828c:	stmdbls	sp, {r3, r4, r6, ip, lr, pc}
    8290:	subsle	r4, pc, #-1342177272	; 0xb0000008
    8294:	sbcsvs	r4, r9, r1, asr r6
    8298:			; <UNDEFINED> instruction: 0xf10a9905
    829c:	andsvs	r0, pc, r1, lsl #20
    82a0:	stmdbcs	r0, {r3, r4, r6, sp, lr}
    82a4:			; <UNDEFINED> instruction: 0xf04fd1d3
    82a8:			; <UNDEFINED> instruction: 0xe7d331ff
    82ac:	svceq	0x0000f1b9
    82b0:	stmibvc	fp!, {r0, r2, r3, r8, ip, lr, pc}^
    82b4:			; <UNDEFINED> instruction: 0xf0402b00
    82b8:	cdpvs	4, 10, cr8, cr10, cr12, {6}
    82bc:			; <UNDEFINED> instruction: 0xf0002a00
    82c0:			; <UNDEFINED> instruction: 0xf8df85a8
    82c4:	andcs	r1, r1, r8, lsl sl
    82c8:			; <UNDEFINED> instruction: 0xf7f94479
    82cc:			; <UNDEFINED> instruction: 0xf8dfeefc
    82d0:			; <UNDEFINED> instruction: 0xf8df2a10
    82d4:	ldrbtmi	r3, [sl], #-2528	; 0xfffff620
    82d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    82dc:	subsmi	r9, sl, r5, lsr fp
    82e0:	strbthi	pc, [r6], -r0, asr #32	; <UNPREDICTABLE>
    82e4:	eorslt	r9, r7, r6, lsl #16
    82e8:	blhi	c35e4 <strspn@plt+0xc13e8>
    82ec:	svchi	0x00f0e8bd
    82f0:	eorcc	pc, r4, #212, 16	; 0xd40000
    82f4:	vqrdmulh.s<illegal width 8>	d18, d0, d7
    82f8:			; <UNDEFINED> instruction: 0xf8d48640
    82fc:	bls	4d8b84 <strspn@plt+0x4d6988>
    8300:	blt	6e2494 <strspn@plt+0x6e0298>
    8304:			; <UNDEFINED> instruction: 0xf040429a
    8308:	strcc	r8, [r8], #-1520	; 0xfffffa10
    830c:			; <UNDEFINED> instruction: 0xf8dfe6e9
    8310:	ldrdcs	r1, [r1], -r4
    8314:	ldmibvc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8318:	strbteq	pc, [pc], #-269	; 8320 <strspn@plt+0x6124>	; <UNPREDICTABLE>
    831c:			; <UNDEFINED> instruction: 0xf10d4479
    8320:			; <UNDEFINED> instruction: 0xf7f90577
    8324:	ldrbtmi	lr, [pc], #-3792	; 832c <strspn@plt+0x6130>
    8328:	svccs	0x0001f814
    832c:	andcs	r4, r1, r9, lsr r6
    8330:	mcr	7, 6, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    8334:	mvnsle	r4, r5, lsr #5
    8338:			; <UNDEFINED> instruction: 0xf7f9200a
    833c:			; <UNDEFINED> instruction: 0xe68deeb8
    8340:	addmi	r9, fp, #229376	; 0x38000
    8344:	stmdbls	fp, {r1, r2, r9, ip, lr, pc}
    8348:			; <UNDEFINED> instruction: 0xf1083701
    834c:	addmi	r0, pc, #4, 16	; 0x40000
    8350:	svcge	0x0045f47f
    8354:	ldmibmi	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8358:	adccs	pc, fp, #77594624	; 0x4a00000
    835c:	adccs	pc, sl, #211812352	; 0xca00000
    8360:	blge	282adc <strspn@plt+0x2808e0>
    8364:	blne	6d955c <strspn@plt+0x6d7360>
    8368:	blx	8c7de <strspn@plt+0x8a5e2>
    836c:	tstls	r7, #201326592	; 0xc000000	; <UNPREDICTABLE>
    8370:	svceq	0x0000f1ba
    8374:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
    8378:	ldrsbcc	pc, [r0], #-139	; 0xffffff75	; <UNPREDICTABLE>
    837c:	eorge	pc, r0, sp, asr #17
    8380:	vqrdmulh.s<illegal width 8>	d2, d0, d3
    8384:			; <UNDEFINED> instruction: 0xf8df816b
    8388:	andcs	r3, r1, #104, 18	; 0x1a0000
    838c:			; <UNDEFINED> instruction: 0xf883447b
    8390:	blls	1d0c98 <strspn@plt+0x1cea9c>
    8394:	addsle	r2, sl, r0, lsl #22
    8398:	mulvs	ip, fp, r8
    839c:			; <UNDEFINED> instruction: 0xf8dbb136
    83a0:			; <UNDEFINED> instruction: 0xf1a6604c
    83a4:	blx	fed89bd4 <strspn@plt+0xfed879d8>
    83a8:	ldmdbeq	r6!, {r1, r2, r7, r9, sl, ip, sp, lr, pc}^
    83ac:	ldrdeq	pc, [r8], #-139	; 0xffffff75	; <UNPREDICTABLE>
    83b0:	tstlt	r0, r0, lsl #13
    83b4:	mcr	7, 2, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    83b8:			; <UNDEFINED> instruction: 0xf8df4680
    83bc:			; <UNDEFINED> instruction: 0x465d3938
    83c0:			; <UNDEFINED> instruction: 0xf04f9c16
    83c4:	ldrbtmi	r0, [fp], #-2304	; 0xfffff700
    83c8:	stmdbge	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    83cc:	strbmi	pc, [r3, r4, lsl #10]	; <UNPREDICTABLE>
    83d0:	mcr	6, 0, r4, cr8, cr3, {5}
    83d4:			; <UNDEFINED> instruction: 0xf8df3a10
    83d8:	ldrtcc	r3, [r0], #-2340	; 0xfffff6dc
    83dc:	ldrbtmi	r3, [fp], #-1840	; 0xfffff8d0
    83e0:	movwls	r4, #34042	; 0x84fa
    83e4:	blvs	1a8045c <strspn@plt+0x1a7e260>
    83e8:	ldccs	8, cr15, [r0], #-336	; 0xfffffeb0
    83ec:			; <UNDEFINED> instruction: 0xd1134291
    83f0:	stceq	8, cr15, [ip], #-336	; 0xfffffeb0
    83f4:	addmi	r6, r8, #173056	; 0x2a400
    83f8:	blvs	ffbbc468 <strspn@plt+0xffbba26c>
    83fc:	andcs	fp, r1, #204, 30	; 0x330
    8400:	adcsmi	r2, r0, #0, 4
    8404:	andcs	fp, r0, #204, 30	; 0x330
    8408:	andeq	pc, r1, #2
    840c:	svclt	0x00ac42b1
    8410:			; <UNDEFINED> instruction: 0xf0022200
    8414:	ldmdblt	sl, {r0, r9}^
    8418:	adcmi	r3, r7, #48, 8	; 0x30000000
    841c:	svcge	0x0046f43f
    8420:	ldccc	8, cr15, [r8], {84}	; 0x54
    8424:			; <UNDEFINED> instruction: 0xf43f2b00
    8428:	stmibvc	sl!, {r0, r6, r8, r9, sl, fp, sp, pc}^
    842c:	bicsle	r2, sl, r0, lsl #20
    8430:	svceq	0x0000f1bb
    8434:			; <UNDEFINED> instruction: 0xf854d003
    8438:	bcs	13480 <strspn@plt+0x11284>
    843c:	cdpvs	0, 10, cr13, cr8, cr12, {7}
    8440:	ldcvs	8, cr15, [ip], {84}	; 0x54
    8444:	rsbsle	r2, r4, r0, lsl #16
    8448:	rscle	r2, r5, r0, lsl #28
    844c:	blt	14aa61c <strspn@plt+0x14a8420>
    8450:	bcs	34ea0 <strspn@plt+0x32ca4>
    8454:	addshi	pc, r4, r0
    8458:	pkhbtmi	r1, r4, r1, lsl #26
    845c:	and	r4, r2, r1, lsr r4
    8460:			; <UNDEFINED> instruction: 0xf0003a01
    8464:			; <UNDEFINED> instruction: 0xf811808d
    8468:	stmdacs	r0, {r0, r8, sl, fp}
    846c:	ldrmi	sp, [r0, #248]	; 0xf8
    8470:	movwls	r4, #22112	; 0x5660
    8474:	ldfned	f5, [r1, #-832]!	; 0xfffffcc0
    8478:			; <UNDEFINED> instruction: 0xf7f94642
    847c:	blls	183f24 <strspn@plt+0x181d28>
    8480:	bicle	r2, r9, r0, lsl #16
    8484:	bcs	62c34 <strspn@plt+0x60a38>
    8488:	ldmdavc	fp, {r2, r8, sl, fp, ip, lr, pc}
    848c:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
    8490:	cmnle	sl, r1, lsl #22
    8494:			; <UNDEFINED> instruction: 0xf814a925
    8498:			; <UNDEFINED> instruction: 0xf7fe0c28
    849c:	strmi	pc, [r1], -fp, lsl #30
    84a0:			; <UNDEFINED> instruction: 0xf8548872
    84a4:	blt	148b56c <strspn@plt+0x1489370>
    84a8:	stcgt	8, cr15, [ip], #-336	; 0xfffffeb0
    84ac:	bcs	34efc <strspn@plt+0x32d00>
    84b0:	movwhi	pc, #45056	; 0xb000	; <UNPREDICTABLE>
    84b4:	ldfned	f1, [r3, #-8]!
    84b8:	stmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    84bc:			; <UNDEFINED> instruction: 0x0c00e9cd
    84c0:	ldrbtmi	r2, [r9], #-1
    84c4:	ldcl	7, cr15, [lr, #996]!	; 0x3e4
    84c8:	beq	443d30 <strspn@plt+0x441b34>
    84cc:	stc	7, cr15, [r8, #996]	; 0x3e4
    84d0:	stccs	8, cr15, [r8], #-80	; 0xffffffb0
    84d4:	ldcne	8, cr15, [r8], {84}	; 0x54
    84d8:	ldrbmi	r2, [r0], -r0, lsl #6
    84dc:			; <UNDEFINED> instruction: 0xf7fd9500
    84e0:			; <UNDEFINED> instruction: 0xf854fdb3
    84e4:	orrlt	r3, r3, r0, lsl ip
    84e8:	ldmdaeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    84ec:	ldrbtmi	sl, [r8], #-3604	; 0xfffff1ec
    84f0:	ldcl	7, cr15, [r6, #-996]!	; 0xfffffc1c
    84f4:	ldcne	8, cr15, [r0], {84}	; 0x54
    84f8:	stccc	8, cr15, [r8], #-80	; 0xffffffb0
    84fc:	stmdavc	sl, {r4, r6, r9, sl, lr}^
    8500:	andcc	r9, r2, #4194304	; 0x400000
    8504:			; <UNDEFINED> instruction: 0xf7fe9600
    8508:			; <UNDEFINED> instruction: 0xf854ff1d
    850c:	bcs	13564 <strspn@plt+0x11368>
    8510:	bvc	bbc604 <strspn@plt+0xbba408>
    8514:	cmpeq	r0, r5, lsl #2	; <UNPREDICTABLE>
    8518:	ubfxeq	pc, pc, #17, #13
    851c:	stccc	8, cr15, [r8], #-80	; 0xffffffb0
    8520:	tstls	r1, r8, ror r4
    8524:	stmdbls	r8, {r9, sl, ip, pc}
    8528:			; <UNDEFINED> instruction: 0x901cf8dd
    852c:			; <UNDEFINED> instruction: 0xf8f6f7fd
    8530:	stmibvs	fp!, {r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    8534:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    8538:			; <UNDEFINED> instruction: 0xf854832f
    853c:	addsmi	r2, r3, #12, 24	; 0xc00
    8540:	svcge	0x006af47f
    8544:	blcs	62cf8 <strspn@plt+0x60afc>
    8548:			; <UNDEFINED> instruction: 0xf854dd06
    854c:	ldmdavc	fp, {r3, r4, sl, fp, ip, sp}
    8550:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
    8554:	tstle	r8, r1, lsl #22
    8558:			; <UNDEFINED> instruction: 0xf814a925
    855c:			; <UNDEFINED> instruction: 0xf7fe0c28
    8560:	strmi	pc, [r1], -r9, lsr #29
    8564:	orrsle	r2, fp, r0, lsl #28
    8568:	stccc	8, cr15, [ip], #-336	; 0xfffffeb0
    856c:			; <UNDEFINED> instruction: 0xf8542001
    8570:	tstls	r0, r0, lsr ip
    8574:			; <UNDEFINED> instruction: 0x1794f8df
    8578:			; <UNDEFINED> instruction: 0xf7f94479
    857c:	str	lr, [r3, r4, lsr #27]!
    8580:	svceq	0x0000f1b8
    8584:	svcge	0x007ef43f
    8588:			; <UNDEFINED> instruction: 0xf8dde746
    858c:	smlald	r9, r3, ip, r0
    8590:	ldrdcc	pc, [r4], -fp	; <UNPREDICTABLE>
    8594:	ldrtmi	r2, [lr], -r0, lsl #14
    8598:	strls	r9, [r5, -r8, lsl #14]
    859c:			; <UNDEFINED> instruction: 0xf8df930e
    85a0:	svcls	0x00103770
    85a4:	movwls	r4, #54395	; 0xd47b
    85a8:			; <UNDEFINED> instruction: 0x3768f8df
    85ac:	tstls	r1, #2063597568	; 0x7b000000
    85b0:			; <UNDEFINED> instruction: 0x3764f8df
    85b4:	movwls	r4, #50299	; 0xc47b
    85b8:	stccc	8, cr15, [r4], {23}
    85bc:	stcne	8, cr15, [r3], {23}
    85c0:	ldmdale	r2!, {r0, r1, r2, r3, r4, r8, r9, fp, sp}
    85c4:	ldrmi	r9, [r3], #-2573	; 0xfffff5f3
    85c8:	mlascc	r0, r3, r8, pc	; <UNPREDICTABLE>
    85cc:	cmnlt	r3, #603979776	; 0x24000000
    85d0:			; <UNDEFINED> instruction: 0xf0002900
    85d4:	bls	3e8d7c <strspn@plt+0x3e6b80>
    85d8:	movweq	pc, #4362	; 0x110a	; <UNPREDICTABLE>
    85dc:			; <UNDEFINED> instruction: 0xf0c0429a
    85e0:	movwcs	r8, #412	; 0x19c
    85e4:	strvs	lr, [sl, -sp, asr #19]
    85e8:			; <UNDEFINED> instruction: 0x46574698
    85ec:			; <UNDEFINED> instruction: 0x06d9783b
    85f0:	cmphi	r8, r0, lsl #2	; <UNPREDICTABLE>
    85f4:	cmnlt	r3, r3, lsr #19
    85f8:	stmdavs	r3!, {r3, r9, sl, fp, ip, pc}^
    85fc:	andle	r3, r3, r1, lsl #6
    8600:	blcs	22e94 <strspn@plt+0x20c98>
    8604:	strhi	pc, [r1], #-0
    8608:	ldrtcc	r6, [r0], #-3235	; 0xfffff35d
    860c:	mvnsle	r2, r0, lsl #22
    8610:			; <UNDEFINED> instruction: 0xf8df9608
    8614:			; <UNDEFINED> instruction: 0xf8df1708
    8618:	ldrbtmi	r0, [r9], #-1800	; 0xfffff8f8
    861c:	cmpcc	r0, r8, ror r4
    8620:	ldc	7, cr15, [ip], {249}	; 0xf9
    8624:	ldrsbcc	pc, [r0], #-139	; 0xffffff75	; <UNPREDICTABLE>
    8628:	smlatbcc	r1, sl, r6, lr
    862c:	and	r2, r4, r0, lsl #6
    8630:	ldrtcc	r3, [r0], #-769	; 0xfffffcff
    8634:			; <UNDEFINED> instruction: 0xf000428b
    8638:	stmibvs	r2!, {r1, r2, r4, r5, r7, r8, pc}
    863c:	mvnsle	r2, r0, lsl #20
    8640:	usatne	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    8644:	usateq	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    8648:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    864c:			; <UNDEFINED> instruction: 0xf7f93150
    8650:			; <UNDEFINED> instruction: 0xf8dbec86
    8654:	blcs	d479c <strspn@plt+0xd25a0>
    8658:	mrcge	7, 4, APSR_nzcv, cr5, cr15, {3}
    865c:			; <UNDEFINED> instruction: 0x06ccf8df
    8660:			; <UNDEFINED> instruction: 0xf8db2600
    8664:	ldrtmi	r5, [r0], r4, lsr #32
    8668:			; <UNDEFINED> instruction: 0x96094478
    866c:	ldcl	7, cr15, [r6], #-996	; 0xfffffc1c
    8670:	ssateq	pc, #29, pc, asr #17	; <UNPREDICTABLE>
    8674:	ldrbtmi	r9, [r8], #-1541	; 0xfffff9fb
    8678:	ssatge	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    867c:	stcl	7, cr15, [lr], #-996	; 0xfffffc1c
    8680:	ssateq	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    8684:	ldrbtmi	r4, [r8], #-1274	; 0xfffffb06
    8688:	stcl	7, cr15, [r8], #-996	; 0xfffffc1c
    868c:	ssatcc	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    8690:			; <UNDEFINED> instruction: 0x9c161bad
    8694:	mcrge	4, 1, r4, cr5, cr11, {3}
    8698:	ldrteq	pc, [r0], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    869c:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    86a0:	bcc	fe443ec8 <strspn@plt+0xfe441ccc>
    86a4:			; <UNDEFINED> instruction: 0x3698f8df
    86a8:	mcr	4, 0, r4, cr8, cr11, {3}
    86ac:	adc	r3, r0, r0, lsl sl
    86b0:	ldrtmi	r2, [r2], -r0, asr #6
    86b4:	strbmi	r4, [r0], -r9, lsr #12
    86b8:			; <UNDEFINED> instruction: 0xffb4f7fc
    86bc:	pkhtbvc	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    86c0:			; <UNDEFINED> instruction: 0x4601447f
    86c4:	beq	443f2c <strspn@plt+0x441d30>
    86c8:	mcrr	7, 15, pc, r8, cr9	; <UNPREDICTABLE>
    86cc:	ldrtmi	r2, [r2], -r0, asr #6
    86d0:			; <UNDEFINED> instruction: 0xf8544629
    86d4:			; <UNDEFINED> instruction: 0xf7fc0c24
    86d8:	strmi	pc, [r1], -r5, lsr #31
    86dc:			; <UNDEFINED> instruction: 0xf7f94638
    86e0:	movtcs	lr, #3134	; 0xc3e
    86e4:			; <UNDEFINED> instruction: 0x46294632
    86e8:	stceq	8, cr15, [r0], #-336	; 0xfffffeb0
    86ec:			; <UNDEFINED> instruction: 0xff9af7fc
    86f0:	ldrtmi	r4, [r8], -r1, lsl #12
    86f4:	ldc	7, cr15, [r2], #-996	; 0xfffffc1c
    86f8:	ldrtmi	r2, [r2], -r0, asr #6
    86fc:			; <UNDEFINED> instruction: 0xf8544629
    8700:			; <UNDEFINED> instruction: 0xf7fc0c0c
    8704:	strmi	pc, [r1], -pc, lsl #31
    8708:			; <UNDEFINED> instruction: 0x063cf8df
    870c:			; <UNDEFINED> instruction: 0xf7f94478
    8710:			; <UNDEFINED> instruction: 0xf8dbec26
    8714:	blcs	947bc <strspn@plt+0x925c0>
    8718:	mrshi	pc, SPSR_hyp	; <UNPREDICTABLE>
    871c:	ldceq	8, cr15, [r8], {84}	; 0x54
    8720:			; <UNDEFINED> instruction: 0xf8dfb180
    8724:	strtmi	r7, [r9], -r8, lsr #12
    8728:	ldrtmi	r2, [r2], -r0, asr #6
    872c:			; <UNDEFINED> instruction: 0xf8d7447f
    8730:	blne	ff024f88 <strspn@plt+0xff022d8c>
    8734:			; <UNDEFINED> instruction: 0xff76f7fc
    8738:			; <UNDEFINED> instruction: 0xf8df4601
    873c:	ldrbtmi	r0, [r8], #-1556	; 0xfffff9ec
    8740:	stc	7, cr15, [ip], {249}	; 0xf9
    8744:	ldceq	8, cr15, [ip], {84}	; 0x54
    8748:			; <UNDEFINED> instruction: 0xf8dfb180
    874c:	strtmi	r7, [r9], -r8, lsl #12
    8750:	ldrtmi	r2, [r2], -r0, asr #6
    8754:			; <UNDEFINED> instruction: 0xf8d7447f
    8758:	blne	ff024fe0 <strspn@plt+0xff022de4>
    875c:			; <UNDEFINED> instruction: 0xff62f7fc
    8760:			; <UNDEFINED> instruction: 0xf8df4601
    8764:	ldrbtmi	r0, [r8], #-1524	; 0xfffffa0c
    8768:	bl	ffe46754 <strspn@plt+0xffe44558>
    876c:	ldceq	8, cr15, [r0], {84}	; 0x54
    8770:			; <UNDEFINED> instruction: 0xf8dfb1f8
    8774:	movtcs	r7, #1512	; 0x5e8
    8778:			; <UNDEFINED> instruction: 0x46294632
    877c:			; <UNDEFINED> instruction: 0xf8d7447f
    8780:	blne	ff025038 <strspn@plt+0xff022e3c>
    8784:			; <UNDEFINED> instruction: 0xff4ef7fc
    8788:			; <UNDEFINED> instruction: 0xf8df4601
    878c:	ldrbtmi	r0, [r8], #-1492	; 0xfffffa2c
    8790:	bl	ff94677c <strspn@plt+0xff944580>
    8794:	ldccc	8, cr15, [r0], {84}	; 0x54
    8798:			; <UNDEFINED> instruction: 0x06d2781a
    879c:	ldmvc	fp, {r0, r3, r8, sl, ip, lr, pc}
    87a0:	ldreq	r9, [fp, r5, lsl #20]
    87a4:	andeq	pc, r1, #-2147483648	; 0x80000000
    87a8:	svclt	0x001e9205
    87ac:	movwcc	r9, #6921	; 0x1b09
    87b0:			; <UNDEFINED> instruction: 0xf8549309
    87b4:	orrlt	r0, r0, r4, lsl ip
    87b8:	strvc	pc, [r8, #2271]!	; 0x8df
    87bc:	movtcs	r4, #1577	; 0x629
    87c0:	ldrbtmi	r4, [pc], #-1586	; 87c8 <strspn@plt+0x65cc>
    87c4:	eorsvc	pc, r8, #14090240	; 0xd70000
    87c8:			; <UNDEFINED> instruction: 0xf7fc1bc0
    87cc:	strmi	pc, [r1], -fp, lsr #30
    87d0:	ldreq	pc, [r4, #2271]	; 0x8df
    87d4:			; <UNDEFINED> instruction: 0xf7f94478
    87d8:			; <UNDEFINED> instruction: 0xf8dfebc2
    87dc:			; <UNDEFINED> instruction: 0xf1080590
    87e0:	ldrtcc	r0, [r0], #-2049	; 0xfffff7ff
    87e4:			; <UNDEFINED> instruction: 0xf7f94478
    87e8:			; <UNDEFINED> instruction: 0xf5b8ebba
    87ec:			; <UNDEFINED> instruction: 0xf0007f02
    87f0:			; <UNDEFINED> instruction: 0xf85480fe
    87f4:	blcs	1785c <strspn@plt+0x15660>
    87f8:	rscshi	pc, r9, r0
    87fc:	stcne	8, cr15, [r8], #-80	; 0xffffffb0
    8800:			; <UNDEFINED> instruction: 0xf8544650
    8804:			; <UNDEFINED> instruction: 0xf8543c2c
    8808:			; <UNDEFINED> instruction: 0xf7f92c30
    880c:			; <UNDEFINED> instruction: 0xf814eba8
    8810:	stmdbcs	r0, {r0, r1, r2, r5, sl, fp, ip}
    8814:	svcge	0x004cf43f
    8818:	beq	fe444080 <strspn@plt+0xfe441e84>
    881c:	bl	fe7c6808 <strspn@plt+0xfe7c460c>
    8820:			; <UNDEFINED> instruction: 0xf50be746
    8824:	tstcs	r8, pc, asr #32
    8828:	stcl	7, cr15, [r4], {249}	; 0xf9
    882c:			; <UNDEFINED> instruction: 0xf43f2800
    8830:			; <UNDEFINED> instruction: 0xf8dbac63
    8834:	blcs	548dc <strspn@plt+0x526e0>
    8838:	ldrmi	r9, [sl], r7, lsl #22
    883c:	vcgt.u8	d25, d0, d15
    8840:			; <UNDEFINED> instruction: 0xf8df812f
    8844:	ldrtmi	r7, [r0], -ip, lsr #10
    8848:	ldrdvs	pc, [r4], #-139	; 0xffffff75
    884c:	ldrbtmi	r2, [pc], #-261	; 8854 <strspn@plt+0x6658>
    8850:	andlt	pc, r0, sp, asr #17
    8854:	cfstr32vc	mvfx15, [pc], {7}
    8858:	addcc	lr, sp, #3522560	; 0x35c000
    885c:	andgt	pc, r4, sp, asr #17
    8860:	svclt	0x00a842b3
    8864:			; <UNDEFINED> instruction: 0xf7fc4633
    8868:	stmdacs	r0, {r0, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    886c:	tsthi	lr, r0, asr #32	; <UNPREDICTABLE>
    8870:	eorscc	pc, ip, #14090240	; 0xd70000
    8874:	vqrdmulh.s<illegal width 8>	d18, d0, d7
    8878:			; <UNDEFINED> instruction: 0xf8d78392
    887c:	ldmdbls	r3, {r3, r4, r5, r9, sp}
    8880:	blt	6e29d4 <strspn@plt+0x6e07d8>
    8884:			; <UNDEFINED> instruction: 0xf0404299
    8888:	andcc	r8, r8, #48, 6	; 0xc0000000
    888c:			; <UNDEFINED> instruction: 0xf8dbe479
    8890:	andcs	r3, r0, #80	; 0x50
    8894:	eorscs	pc, r0, #13041664	; 0xc70000
    8898:			; <UNDEFINED> instruction: 0xf0402b00
    889c:			; <UNDEFINED> instruction: 0x469a819e
    88a0:	ldrb	r9, [lr], #-783	; 0xfffffcf1
    88a4:	ldmvc	sp!, {r0, r1, r3, r4, r5, r7, fp, ip, sp, lr}^
    88a8:	movweq	pc, #12307	; 0x3013	; <UNPREDICTABLE>
    88ac:	ldrsbge	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    88b0:	tsthi	r4, r0, asr #32	; <UNPREDICTABLE>
    88b4:	mulcc	r6, fp, r8
    88b8:			; <UNDEFINED> instruction: 0xf0002b00
    88bc:	bls	628f28 <strspn@plt+0x626d2c>
    88c0:	subeq	lr, r5, r5, lsl #22
    88c4:	bl	299374 <strspn@plt+0x297178>
    88c8:	vpmax.u8	d17, d0, d0
    88cc:			; <UNDEFINED> instruction: 0xf8da8319
    88d0:	blcs	14938 <strspn@plt+0x1273c>
    88d4:	tsthi	r4, #0	; <UNPREDICTABLE>
    88d8:			; <UNDEFINED> instruction: 0x46394650
    88dc:	mrc2	7, 3, pc, cr12, cr12, {7}
    88e0:	ldrdeq	pc, [r0], -sl	; <UNPREDICTABLE>
    88e4:			; <UNDEFINED> instruction: 0xf0002800
    88e8:			; <UNDEFINED> instruction: 0xf89b8180
    88ec:	bllt	10d4938 <strspn@plt+0x10d273c>
    88f0:	ldrsbcc	pc, [r0], #-139	; 0xffffff75	; <UNPREDICTABLE>
    88f4:	bls	2f75a8 <strspn@plt+0x2f53ac>
    88f8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    88fc:	stmdbls	r5, {r0, r1, r3, r4, r5, r6, fp, ip, sp, lr}
    8900:	stccs	8, cr15, [r3], {18}
    8904:	tstcc	r1, r2, lsl #6
    8908:	ldrmi	r4, [r0, #1055]	; 0x41f
    890c:	ble	116cd28 <strspn@plt+0x116ab2c>
    8910:			; <UNDEFINED> instruction: 0x1c7b9a0f
    8914:			; <UNDEFINED> instruction: 0xf4bf429a
    8918:			; <UNDEFINED> instruction: 0xf8dbae69
    891c:	stmdblt	r3!, {r4, r6, ip, sp}
    8920:	mulscc	r1, fp, r8
    8924:			; <UNDEFINED> instruction: 0xf43f2b00
    8928:			; <UNDEFINED> instruction: 0xf8dfad2e
    892c:			; <UNDEFINED> instruction: 0xf8df1448
    8930:	ldrbtmi	r0, [r9], #-1096	; 0xfffffbb8
    8934:	cmpcc	r0, r8, ror r4
    8938:	bl	446924 <strspn@plt+0x444728>
    893c:	ldrsbcc	pc, [r0], #-139	; 0xffffff75	; <UNPREDICTABLE>
    8940:			; <UNDEFINED> instruction: 0xf8dfe51e
    8944:	bge	971a2c <strspn@plt+0x96f830>
    8948:	ldrbtmi	r9, [sl], #2830	; 0xb0e
    894c:			; <UNDEFINED> instruction: 0xf1b39210
    8950:			; <UNDEFINED> instruction: 0xf04f0900
    8954:			; <UNDEFINED> instruction: 0xf8da0314
    8958:	svclt	0x0018622c
    895c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8960:	blne	fe01a28c <strspn@plt+0xfe018090>
    8964:	mrc2	7, 2, pc, cr14, cr12, {7}
    8968:			; <UNDEFINED> instruction: 0xf8df4601
    896c:	ldrbtmi	r0, [r8], #-1044	; 0xfffffbec
    8970:	b	ffd4695c <strspn@plt+0xffd44760>
    8974:	eoreq	pc, ip, #14286848	; 0xda0000
    8978:			; <UNDEFINED> instruction: 0x46499a10
    897c:	tstcs	r4, #56, 20	; 0x38000
    8980:	mrc2	7, 2, pc, cr0, cr12, {7}
    8984:	ldmdavc	sl!, {r0, r2, r8, r9, fp, ip, pc}^
    8988:	movwls	r9, #5376	; 0x1500
    898c:	blls	29519c <strspn@plt+0x292fa0>
    8990:	ldmmi	ip!, {r0, r9, sl, lr}^
    8994:			; <UNDEFINED> instruction: 0xf7f94478
    8998:	str	lr, [ip, r2, ror #21]!
    899c:	ssatmi	r9, #27, r5, lsl #22
    89a0:			; <UNDEFINED> instruction: 0x670ae9dd
    89a4:	blls	2ed5d8 <strspn@plt+0x2eb3dc>
    89a8:	strcc	r3, [r4, -r1, lsl #12]
    89ac:			; <UNDEFINED> instruction: 0xf6ff429e
    89b0:			; <UNDEFINED> instruction: 0xf8dbae03
    89b4:	strbt	r3, [r3], #80	; 0x50
    89b8:			; <UNDEFINED> instruction: 0xf1a448f3
    89bc:	ldrbtmi	r0, [r8], #-1800	; 0xfffff8f8
    89c0:	b	ff3469ac <strspn@plt+0xff3447b0>
    89c4:	ldrtmi	r2, [r8], -r8, lsl #2
    89c8:	bl	ffd469b4 <strspn@plt+0xffd447b8>
    89cc:	stmiami	pc!, {r5, r8, ip, sp, pc}^	; <UNPREDICTABLE>
    89d0:			; <UNDEFINED> instruction: 0xf7f94478
    89d4:	strt	lr, [r1], r4, asr #21
    89d8:			; <UNDEFINED> instruction: 0x93b4f8df
    89dc:			; <UNDEFINED> instruction: 0xf81744f9
    89e0:	strbmi	r1, [r8], -r1, lsl #22
    89e4:	b	feec69d0 <strspn@plt+0xfeec47d4>
    89e8:	mvnsle	r4, r7, lsr #5
    89ec:	stclmi	6, cr14, [r9], #600	; 0x258
    89f0:	movtcs	r4, #1586	; 0x632
    89f4:	ldrbtmi	r4, [ip], #-1577	; 0xfffff9d7
    89f8:	andseq	pc, r8, #212, 16	; 0xd40000
    89fc:	mrc2	7, 0, pc, cr2, cr12, {7}
    8a00:	stmiami	r5!, {r0, r9, sl, lr}^
    8a04:			; <UNDEFINED> instruction: 0xf7f94478
    8a08:	ldrtmi	lr, [r2], -sl, lsr #21
    8a0c:	strtmi	r2, [r9], -r0, asr #6
    8a10:	eoreq	pc, r4, #212, 16	; 0xd40000
    8a14:	mcr2	7, 0, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    8a18:	stmiami	r0!, {r0, r9, sl, lr}^
    8a1c:			; <UNDEFINED> instruction: 0xf7f94478
    8a20:			; <UNDEFINED> instruction: 0x4632ea9e
    8a24:	strtmi	r2, [r9], -r0, asr #6
    8a28:	eorseq	pc, r0, #212, 16	; 0xd40000
    8a2c:	ldc2l	7, cr15, [sl, #1008]!	; 0x3f0
    8a30:	ldmmi	fp, {r0, r9, sl, lr}^
    8a34:			; <UNDEFINED> instruction: 0xf7f94478
    8a38:			; <UNDEFINED> instruction: 0x4632ea92
    8a3c:	strtmi	r2, [r9], -r0, asr #6
    8a40:	eorseq	pc, ip, #212, 16	; 0xd40000
    8a44:	stc2l	7, cr15, [lr, #1008]!	; 0x3f0
    8a48:	ldmmi	r6, {r0, r9, sl, lr}^
    8a4c:			; <UNDEFINED> instruction: 0xf7f94478
    8a50:	ldrtmi	lr, [r2], -r6, lsl #21
    8a54:	strtmi	r2, [r9], -r0, asr #6
    8a58:			; <UNDEFINED> instruction: 0xf7fc4640
    8a5c:	strmi	pc, [r1], -r3, ror #27
    8a60:	ldrbtmi	r4, [r8], #-2257	; 0xfffff72f
    8a64:	b	1ec6a50 <strspn@plt+0x1ec4854>
    8a68:	movtcs	r4, #1586	; 0x632
    8a6c:	stmdals	r5, {r0, r3, r5, r9, sl, lr}
    8a70:	ldc2l	7, cr15, [r8, #1008]	; 0x3f0
    8a74:	stmiami	sp, {r0, r9, sl, lr}^
    8a78:			; <UNDEFINED> instruction: 0xf7f94478
    8a7c:			; <UNDEFINED> instruction: 0x4632ea70
    8a80:	movtcs	r4, #1577	; 0x629
    8a84:			; <UNDEFINED> instruction: 0xf7fc9809
    8a88:	strmi	pc, [r1], -sp, asr #27
    8a8c:	ldrbtmi	r4, [r8], #-2248	; 0xfffff738
    8a90:	b	1946a7c <strspn@plt+0x1944880>
    8a94:	stmdbls	r8, {r0, r1, r2, r6, r7, fp, lr}
    8a98:			; <UNDEFINED> instruction: 0xf7f94478
    8a9c:	ldrbt	lr, [r2], #-2656	; 0xfffff5a0
    8aa0:	ldrdcc	pc, [ip], #-139	; 0xffffff75
    8aa4:			; <UNDEFINED> instruction: 0xf47f2b05
    8aa8:	strb	sl, [sl], r5, ror #22
    8aac:	ldrsbcs	pc, [r0], #-139	; 0xffffff75	; <UNPREDICTABLE>
    8ab0:			; <UNDEFINED> instruction: 0xf8c72600
    8ab4:	bcs	213ac <strspn@plt+0x1f1b0>
    8ab8:	blge	1905bbc <strspn@plt+0x19039c0>
    8abc:	ldrbtmi	r4, [r8], #-2238	; 0xfffff742
    8ac0:	b	1346aac <strspn@plt+0x13448b0>
    8ac4:			; <UNDEFINED> instruction: 0xf7ff4632
    8ac8:	tstls	r0, ip, asr fp
    8acc:	ldmibmi	fp!, {r1, r9, sl, lr}
    8ad0:	andcs	r4, r1, r3, ror #12
    8ad4:			; <UNDEFINED> instruction: 0xf7f94479
    8ad8:	ldrbt	lr, [r5], #2806	; 0xaf6
    8adc:			; <UNDEFINED> instruction: 0xf43f2b01
    8ae0:			; <UNDEFINED> instruction: 0xf8daaeee
    8ae4:	blcs	14b4c <strspn@plt+0x12950>
    8ae8:	andshi	pc, ip, #0
    8aec:	and	r9, r6, r8, lsl #28
    8af0:	ldrdcc	pc, [r8], #-138	; 0xffffff76
    8af4:	beq	c44f24 <strspn@plt+0xc42d28>
    8af8:			; <UNDEFINED> instruction: 0xf0002b00
    8afc:			; <UNDEFINED> instruction: 0xf8da8177
    8b00:	adcmi	r3, fp, #12
    8b04:			; <UNDEFINED> instruction: 0xf89ad1f4
    8b08:	strls	r2, [r8], -r8
    8b0c:	vpmin.s8	d2, d0, d15
    8b10:	blls	468d5c <strspn@plt+0x466b60>
    8b14:			; <UNDEFINED> instruction: 0xf8934413
    8b18:	blcs	14be0 <strspn@plt+0x129e4>
    8b1c:	addhi	pc, sl, r0
    8b20:			; <UNDEFINED> instruction: 0x46394650
    8b24:	ldc2l	7, cr15, [r8, #-1008]	; 0xfffffc10
    8b28:	ldrdeq	pc, [r0], -sl	; <UNPREDICTABLE>
    8b2c:	subsle	r2, ip, r0, lsl #16
    8b30:	mulscc	r1, fp, r8
    8b34:			; <UNDEFINED> instruction: 0xf8dbb923
    8b38:	blcs	14c80 <strspn@plt+0x12a84>
    8b3c:	mrcge	4, 6, APSR_nzcv, cr11, cr15, {1}
    8b40:	rsbsge	pc, ip, #14614528	; 0xdf0000
    8b44:	blls	3b33e0 <strspn@plt+0x3b11e4>
    8b48:	andsls	r4, r0, #-100663296	; 0xfa000000
    8b4c:	stmdbeq	r0, {r0, r1, r4, r5, r7, r8, ip, sp, lr, pc}
    8b50:	tsteq	r4, #79	; 0x4f	; <UNPREDICTABLE>
    8b54:	eorvs	pc, ip, #14286848	; 0xda0000
    8b58:			; <UNDEFINED> instruction: 0xf04fbf18
    8b5c:	strbmi	r0, [r9], -r1, lsl #18
    8b60:			; <UNDEFINED> instruction: 0xf7fc1b80
    8b64:			; <UNDEFINED> instruction: 0x4601fd5f
    8b68:	ldrbtmi	r4, [r8], #-2198	; 0xfffff76a
    8b6c:	ldmib	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8b70:	eoreq	pc, ip, #14286848	; 0xda0000
    8b74:			; <UNDEFINED> instruction: 0x46499a10
    8b78:	tstcs	r4, #56, 20	; 0x38000
    8b7c:	ldc2l	7, cr15, [r2, #-1008]	; 0xfffffc10
    8b80:	ldmdavc	sl!, {r0, r2, r8, r9, fp, ip, pc}^
    8b84:	movwls	r9, #5376	; 0x1500
    8b88:	blls	295398 <strspn@plt+0x29319c>
    8b8c:	stmmi	lr, {r0, r9, sl, lr}
    8b90:			; <UNDEFINED> instruction: 0xf7f94478
    8b94:	strt	lr, [lr], r4, ror #19
    8b98:	movtvc	pc, #62725	; 0xf505	; <UNPREDICTABLE>
    8b9c:	movwls	r2, #20744	; 0x5108
    8ba0:			; <UNDEFINED> instruction: 0xf7f94618
    8ba4:	blls	1837cc <strspn@plt+0x1815d0>
    8ba8:			; <UNDEFINED> instruction: 0xf47f2800
    8bac:			; <UNDEFINED> instruction: 0xf1a4accb
    8bb0:			; <UNDEFINED> instruction: 0xf5050208
    8bb4:			; <UNDEFINED> instruction: 0x46187151
    8bb8:	blgt	86c00 <strspn@plt+0x84a04>
    8bbc:	blcc	86c0c <strspn@plt+0x84a10>
    8bc0:			; <UNDEFINED> instruction: 0xf47f459c
    8bc4:	addmi	sl, r8, #10496	; 0x2900
    8bc8:	ldrt	sp, [fp], #502	; 0x1f6
    8bcc:			; <UNDEFINED> instruction: 0x4614487f
    8bd0:			; <UNDEFINED> instruction: 0xf7f94478
    8bd4:			; <UNDEFINED> instruction: 0xf7ffe9c4
    8bd8:	ldmdami	sp!, {r2, r7, r9, fp, ip, sp, pc}^
    8bdc:	andls	r4, pc, #153092096	; 0x9200000
    8be0:			; <UNDEFINED> instruction: 0xf7f94478
    8be4:			; <UNDEFINED> instruction: 0xf7ffe9bc
    8be8:			; <UNDEFINED> instruction: 0xf8cababc
    8bec:	str	r7, [r2], r0, lsr #32
    8bf0:			; <UNDEFINED> instruction: 0x2018f8da
    8bf4:	cmnlt	r2, r8, lsl #28
    8bf8:	mcrcs	6, 0, r4, cr0, cr1, {6}
    8bfc:			; <UNDEFINED> instruction: 0xf8d9d03c
    8c00:	adcmi	r3, fp, #16
    8c04:			; <UNDEFINED> instruction: 0xf8d9d03c
    8c08:			; <UNDEFINED> instruction: 0xf1093048
    8c0c:	blcs	b0d4 <strspn@plt+0x8ed8>
    8c10:			; <UNDEFINED> instruction: 0x9608d1f3
    8c14:	bls	21a4c8 <strspn@plt+0x2182cc>
    8c18:	stmdbmi	lr!, {r1, r3, r9, sl, fp, ip, pc}^
    8c1c:	ldrbtmi	r4, [r9], #-2158	; 0xfffff792
    8c20:	cmpcc	r0, r0, lsl #4
    8c24:			; <UNDEFINED> instruction: 0x46324478
    8c28:	ldmib	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8c2c:	ldrsbcc	pc, [r0], #-139	; 0xffffff75	; <UNPREDICTABLE>
    8c30:	bllt	fe9c6c34 <strspn@plt+0xfe9c4a38>
    8c34:	strtmi	r9, [fp], -sl, lsl #28
    8c38:	stmdami	r9!, {r3, r5, r6, r8, fp, lr}^
    8c3c:	andls	r4, r0, #2030043136	; 0x79000000
    8c40:	ldrbtmi	r3, [r8], #-336	; 0xfffffeb0
    8c44:			; <UNDEFINED> instruction: 0xf7f94632
    8c48:			; <UNDEFINED> instruction: 0xf8dbe98a
    8c4c:			; <UNDEFINED> instruction: 0xf7ff3050
    8c50:	stmdbmi	r4!, {r0, r1, r2, r4, r7, r8, r9, fp, ip, sp, pc}^
    8c54:	blvs	fead0c60 <strspn@plt+0xfeacea64>
    8c58:	ldrbtmi	r6, [r9], #-2922	; 0xfffff496
    8c5c:	b	cc6c48 <strspn@plt+0xcc4a4c>
    8c60:	andcc	lr, lr, #3489792	; 0x354000
    8c64:	vqsub.u8	d20, d16, d10
    8c68:	ldmdbmi	pc, {r0, r1, r3, r4, r5, r8, pc}^	; <UNPREDICTABLE>
    8c6c:	ldrbtmi	r2, [r9], #-1
    8c70:	b	a46c5c <strspn@plt+0xa44a60>
    8c74:	bllt	b06c78 <strspn@plt+0xb04a7c>
    8c78:	ldrdcc	pc, [ip], -r9
    8c7c:	bicle	r4, r2, fp, lsr #5
    8c80:	mulcc	r8, r9, r8
    8c84:	stmdale	r6, {r0, r1, r2, r3, r4, r8, r9, fp, sp}
    8c88:	strmi	r9, [fp], #-2316	; 0xfffff6f4
    8c8c:	mlascc	r0, r3, r8, pc	; <UNPREDICTABLE>
    8c90:			; <UNDEFINED> instruction: 0xf0402b00
    8c94:	cdpls	0, 0, cr8, cr9, cr8, {6}
    8c98:	bvc	502b54 <strspn@plt+0x500958>
    8c9c:			; <UNDEFINED> instruction: 0xf57f06d8
    8ca0:	bvc	ff4f3628 <strspn@plt+0xff4f142c>
    8ca4:	svclt	0x00082b01
    8ca8:	andcc	pc, r6, fp, lsl #17
    8cac:	blt	1686cb0 <strspn@plt+0x1684ab4>
    8cb0:	andeq	sl, r1, r2, lsr #29
    8cb4:	andeq	r0, r0, ip, lsr #2
    8cb8:	andeq	ip, r1, r4, lsl fp
    8cbc:			; <UNDEFINED> instruction: 0x0001c8b0
    8cc0:	andeq	ip, r1, r4, lsl r8
    8cc4:	muleq	r1, ip, r7
    8cc8:	ldrdeq	sp, [r1], -r0
    8ccc:			; <UNDEFINED> instruction: 0x0001d9b2
    8cd0:			; <UNDEFINED> instruction: 0x0001d9b0
    8cd4:	andeq	sp, r1, sl, lsr #19
    8cd8:	andeq	sl, r0, r8, asr r2
    8cdc:			; <UNDEFINED> instruction: 0x000063bc
    8ce0:	ldrdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    8ce4:	strdeq	r5, [r0], -r0
    8ce8:	andeq	r5, r0, lr, asr #16
    8cec:	strdeq	sp, [r1], -r8
    8cf0:	andeq	ip, r1, ip, lsl #11
    8cf4:	andeq	r6, r0, sl, asr #4
    8cf8:	strdeq	r6, [r0], -r0
    8cfc:	strdeq	r6, [r0], -r2
    8d00:	andeq	r6, r0, r2, lsl r1
    8d04:	andeq	r6, r0, r6, lsr r1
    8d08:	andeq	r6, r0, r4, lsr #2
    8d0c:	andeq	r6, r0, ip, ror r0
    8d10:			; <UNDEFINED> instruction: 0x00009eb0
    8d14:	andeq	r9, r0, r8, lsr #29
    8d18:	andeq	r9, r0, r0, lsr #29
    8d1c:	andeq	r9, r0, sl, lsr lr
    8d20:	andeq	r6, r0, r8, asr #2
    8d24:	andeq	r9, r0, ip, lsl #28
    8d28:	ldrdeq	r5, [r0], -r2
    8d2c:	ldrdeq	r5, [r0], -r8
    8d30:	andeq	r5, r0, r6, lsl #28
    8d34:	andeq	r5, r0, r4, ror #28
    8d38:	andeq	r5, r0, lr, lsr #28
    8d3c:	andeq	r5, r0, r4, ror #28
    8d40:	andeq	r5, r0, ip, asr lr
    8d44:	andeq	r5, r0, ip, asr lr
    8d48:	andeq	r5, r0, r4, lsl lr
    8d4c:	andeq	ip, r1, ip, ror #3
    8d50:	strdeq	r5, [r0], -r2
    8d54:	andeq	ip, r1, r4, asr #3
    8d58:	ldrdeq	r5, [r0], -r2
    8d5c:	muleq	r1, ip, r1
    8d60:			; <UNDEFINED> instruction: 0x00005db2
    8d64:	andeq	ip, r1, r6, asr r1
    8d68:	andeq	r5, r0, r4, ror sp
    8d6c:	andeq	r7, r0, r8, lsr #9
    8d70:	andeq	ip, r1, sl, asr #1
    8d74:	andeq	r9, r0, r2, lsr #22
    8d78:	andeq	r5, r0, r0, ror #18
    8d7c:	andeq	fp, r1, lr, asr #31
    8d80:	andeq	r5, r0, r2, lsl #19
    8d84:	muleq	r0, r8, r9
    8d88:	andeq	r5, r0, sl, ror #22
    8d8c:	andeq	r7, r0, r4, lsr r3
    8d90:	muleq	r0, r8, r1
    8d94:	andeq	fp, r1, r2, lsr #30
    8d98:	andeq	r5, r0, ip, asr #22
    8d9c:	andeq	r5, r0, r4, asr #22
    8da0:	andeq	r5, r0, r8, lsr fp
    8da4:	andeq	r5, r0, r0, lsr fp
    8da8:	andeq	r5, r0, r6, lsr #22
    8dac:	andeq	r5, r0, ip, lsr #22
    8db0:	andeq	r5, r0, r6, lsr #22
    8db4:	andeq	r5, r0, ip, lsr #22
    8db8:			; <UNDEFINED> instruction: 0x000057b2
    8dbc:	andeq	r5, r0, r0, lsr #22
    8dc0:	ldrdeq	fp, [r1], -r0
    8dc4:	andeq	r5, r0, sl, lsr r8
    8dc8:	muleq	r0, ip, r7
    8dcc:	strdeq	r5, [r0], -r0
    8dd0:	andeq	r5, r0, ip, lsr r6
    8dd4:	andeq	r9, r0, r6, lsr r8
    8dd8:	ldrdeq	r5, [r0], -r8
    8ddc:	andeq	r9, r0, r8, lsl r8
    8de0:	muleq	r0, lr, r7
    8de4:	strdeq	r5, [r0], -lr
    8de8:	andeq	r5, r0, lr, lsl #20
    8dec:	cfmadd32ls	mvax0, mvfx9, mvfx10, mvfx8
    8df0:	strtmi	r4, [fp], -r5, lsl #19
    8df4:	ldrtmi	r4, [r2], -r5, lsl #17
    8df8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8dfc:			; <UNDEFINED> instruction: 0xf7f93150
    8e00:			; <UNDEFINED> instruction: 0xf8dbe8ae
    8e04:			; <UNDEFINED> instruction: 0xf7ff3050
    8e08:	eorvs	fp, r7, #765952	; 0xbb000
    8e0c:			; <UNDEFINED> instruction: 0x96083430
    8e10:	stmibvs	sl!, {r0, r4, r5, r6, r8, sl, sp, lr, pc}
    8e14:	blle	125361c <strspn@plt+0x1251420>
    8e18:	andcs	r4, r1, sp, ror r9
    8e1c:			; <UNDEFINED> instruction: 0xf7f94479
    8e20:			; <UNDEFINED> instruction: 0xf7ffe952
    8e24:			; <UNDEFINED> instruction: 0x4648ba54
    8e28:			; <UNDEFINED> instruction: 0x96084639
    8e2c:	blx	ff546e26 <strspn@plt+0xff544c2a>
    8e30:	ldrdeq	pc, [r0], -r9	; <UNPREDICTABLE>
    8e34:	rsbsle	r2, r2, r0, lsl #16
    8e38:	ldmdavc	fp!, {r0, r2, r5, r8, fp, ip, sp, pc}
    8e3c:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
    8e40:	rsbsle	r2, sl, r6, lsl #22
    8e44:	mulscc	r1, fp, r8
    8e48:			; <UNDEFINED> instruction: 0xf8dbb923
    8e4c:	blcs	14f94 <strspn@plt+0x12d98>
    8e50:	cfldrdge	mvd15, [r1, #-252]	; 0xffffff04
    8e54:			; <UNDEFINED> instruction: 0xa1bcf8df
    8e58:	blls	3b36f4 <strspn@plt+0x3b14f8>
    8e5c:	andsls	r4, r0, #-100663296	; 0xfa000000
    8e60:	stmdbeq	r0, {r0, r1, r4, r5, r7, r8, ip, sp, lr, pc}
    8e64:	tsteq	r4, #79	; 0x4f	; <UNPREDICTABLE>
    8e68:	eorvs	pc, ip, #14286848	; 0xda0000
    8e6c:			; <UNDEFINED> instruction: 0xf04fbf18
    8e70:	strbmi	r0, [r9], -r1, lsl #18
    8e74:			; <UNDEFINED> instruction: 0xf7fc1b80
    8e78:			; <UNDEFINED> instruction: 0x4601fbd5
    8e7c:	ldrbtmi	r4, [r8], #-2150	; 0xfffff79a
    8e80:	stmda	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8e84:	eoreq	pc, ip, #14286848	; 0xda0000
    8e88:			; <UNDEFINED> instruction: 0x46499a10
    8e8c:	tstcs	r4, #56, 20	; 0x38000
    8e90:	blx	ff246e8a <strspn@plt+0xff244c8e>
    8e94:	ldmdavc	sl!, {r0, r2, r8, r9, fp, ip, pc}^
    8e98:	movwls	r9, #5376	; 0x1500
    8e9c:	blls	2956ac <strspn@plt+0x2934b0>
    8ea0:	ldmdami	lr, {r0, r9, sl, lr}^
    8ea4:			; <UNDEFINED> instruction: 0xf7f94478
    8ea8:	str	lr, [r4, #-2138]!	; 0xfffff7a6
    8eac:	strbvc	pc, [pc], #-1285	; 8eb4 <strspn@plt+0x6cb8>	; <UNPREDICTABLE>
    8eb0:	strtmi	r2, [r0], -r8, lsl #2
    8eb4:	ldmdb	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8eb8:			; <UNDEFINED> instruction: 0xf47f2800
    8ebc:	ldmdbmi	r8, {r3, r9, fp, sp, pc}^
    8ec0:	cdpmi	0, 5, cr2, cr8, cr1, {0}
    8ec4:	blvc	14862e0 <strspn@plt+0x14840e4>
    8ec8:			; <UNDEFINED> instruction: 0xf7f94479
    8ecc:	ldrbtmi	lr, [lr], #-2300	; 0xfffff704
    8ed0:	blcs	86f28 <strspn@plt+0x84d2c>
    8ed4:	andcs	r4, r1, r1, lsr r6
    8ed8:	ldm	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8edc:	mvnsle	r4, r3, lsr #11
    8ee0:			; <UNDEFINED> instruction: 0xf7f9200a
    8ee4:			; <UNDEFINED> instruction: 0xf7ffe8e4
    8ee8:	stmdbmi	pc, {r1, r4, r5, r6, r7, r8, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    8eec:	mvnscc	pc, #79	; 0x4f
    8ef0:	ldrbtmi	r4, [r9], #-2126	; 0xfffff7b2
    8ef4:	ldrbtmi	r9, [r8], #-774	; 0xfffffcfa
    8ef8:	ldmda	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8efc:	stmiblt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8f00:	strtmi	r9, [fp], -sl, lsl #28
    8f04:	stmdami	fp, {r1, r3, r6, r8, fp, lr}^
    8f08:	andls	r4, r0, #2030043136	; 0x79000000
    8f0c:	ldrbtmi	r3, [r8], #-336	; 0xfffffeb0
    8f10:			; <UNDEFINED> instruction: 0xf7f94632
    8f14:			; <UNDEFINED> instruction: 0xf8dbe824
    8f18:			; <UNDEFINED> instruction: 0xf7ff3050
    8f1c:			; <UNDEFINED> instruction: 0xf8c9ba31
    8f20:	strbt	r7, [r8], #32
    8f24:	strb	r9, [r3, -sl, lsl #28]!
    8f28:			; <UNDEFINED> instruction: 0xf04f4843
    8f2c:	movwls	r3, #25599	; 0x63ff
    8f30:			; <UNDEFINED> instruction: 0xf7f94478
    8f34:			; <UNDEFINED> instruction: 0xf7ffe814
    8f38:	ldmdbvc	fp!, {r1, r3, r6, r7, r8, fp, ip, sp, pc}^
    8f3c:	blcs	4b5b0 <strspn@plt+0x493b4>
    8f40:	blls	5bd548 <strspn@plt+0x5bb34c>
    8f44:	bcs	235b4 <strspn@plt+0x213b8>
    8f48:	ldmdbmi	ip!, {r0, r2, r4, r5, ip, lr, pc}
    8f4c:	ldrbtmi	r9, [r9], #-3592	; 0xfffff1f8
    8f50:	ldcvs	0, cr14, [sl], {2}
    8f54:	cmnlt	sl, #48, 6	; 0xc0000000
    8f58:	andcc	r6, r1, #5898240	; 0x5a0000
    8f5c:	bvc	6bd348 <strspn@plt+0x6bb14c>
    8f60:	ldmle	r6!, {r0, r1, r2, r3, r4, r9, fp, sp}^
    8f64:			; <UNDEFINED> instruction: 0xf892440a
    8f68:	bcs	11030 <strspn@plt+0xee34>
    8f6c:	bvs	6bd338 <strspn@plt+0x6bb13c>
    8f70:	mvnle	r2, r0, lsl #20
    8f74:	andsvs	r9, pc, #8, 12	; 0x800000
    8f78:	ldmdami	r1!, {r0, r2, r3, r4, r5, r7, sl, sp, lr, pc}
    8f7c:	mvnscc	pc, #79	; 0x4f
    8f80:	ldrbtmi	r9, [r8], #-774	; 0xfffffcfa
    8f84:	svc	0x00eaf7f8
    8f88:	stmiblt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8f8c:			; <UNDEFINED> instruction: 0xf04f482d
    8f90:	movwls	r3, #25599	; 0x63ff
    8f94:			; <UNDEFINED> instruction: 0xf7f84478
    8f98:			; <UNDEFINED> instruction: 0xf7ffefe2
    8f9c:	stmdami	sl!, {r3, r4, r7, r8, fp, ip, sp, pc}
    8fa0:	mvnscc	pc, #79	; 0x4f
    8fa4:	ldrbtmi	r9, [r8], #-774	; 0xfffffcfa
    8fa8:	svc	0x00d8f7f8
    8fac:	stmiblt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    8fb0:	svc	0x00c6f7f8
    8fb4:			; <UNDEFINED> instruction: 0xf89b9608
    8fb8:	stmdblt	r3!, {r0, r4, ip, sp}
    8fbc:	ldrsbcc	pc, [r0], #-139	; 0xffffff75	; <UNPREDICTABLE>
    8fc0:			; <UNDEFINED> instruction: 0xf43f2b00
    8fc4:	stmdami	r1!, {r3, r4, r7, sl, fp, sp, pc}
    8fc8:	stmdbls	lr, {r0, r2, r5, r9, fp, sp, pc}
    8fcc:	ldrbtmi	r2, [r8], #-788	; 0xfffffcec
    8fd0:			; <UNDEFINED> instruction: 0xf8d03900
    8fd4:	svclt	0x0018022c
    8fd8:	bne	e113e4 <strspn@plt+0xe0f1e8>
    8fdc:	blx	8c6fd6 <strspn@plt+0x8c4dda>
    8fe0:	ldmdavc	sl!, {r0, r2, r8, r9, fp, ip, pc}^
    8fe4:	andcc	r9, r2, #67108864	; 0x4000000
    8fe8:	movwls	r2, #768	; 0x300
    8fec:	strmi	r9, [r1], -sl, lsl #22
    8ff0:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    8ff4:	svc	0x00b2f7f8
    8ff8:	andcs	lr, r0, #2097152000	; 0x7d000000
    8ffc:	ldrsbcc	pc, [r0], #-139	; 0xffffff75	; <UNPREDICTABLE>
    9000:	andls	r9, r8, #1879048193	; 0x70000001
    9004:	ldmiblt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9008:	andeq	r9, r0, ip, asr r6
    900c:	andeq	r5, r0, lr, lsr r9
    9010:	muleq	r0, r0, r8
    9014:			; <UNDEFINED> instruction: 0x0001babc
    9018:	andeq	r5, r0, r6, lsr #10
    901c:	andeq	r5, r0, r8, lsl #9
    9020:	andeq	r5, r0, r0, lsl r8
    9024:	andeq	r4, r0, r6, lsr #25
    9028:	andeq	r5, r0, r2, ror r2
    902c:	andeq	r4, r0, lr, lsr pc
    9030:	andeq	r9, r0, ip, asr #10
    9034:	andeq	r5, r0, sl, lsr #7
    9038:	andeq	r5, r0, ip, lsl #4
    903c:	andeq	r9, r0, r6, lsl #10
    9040:	andeq	r5, r0, r6, lsl r2
    9044:	andeq	r5, r0, r8, asr r2
    9048:	andeq	r5, r0, r6, lsr #5
    904c:	andeq	fp, r1, sl, asr #18
    9050:	andeq	r5, r0, r2, ror r3
    9054:	svcmi	0x00f0e92d
    9058:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    905c:	ldrmi	r8, [lr], -r4, lsl #22
    9060:	stclgt	8, cr15, [r8, #892]	; 0x37c
    9064:			; <UNDEFINED> instruction: 0xf8df4614
    9068:	strmi	r1, [r1], r8, asr #27
    906c:	stclcc	8, cr15, [r4, #892]	; 0x37c
    9070:	ldrbtmi	r4, [r9], #-1276	; 0xfffffb04
    9074:	lfmmi	f7, 3, [ip, #692]!	; 0x2b4
    9078:	ldrdcs	pc, [r4], -ip
    907c:	stmiapl	fp, {r1, r2, r3, r8, r9, sl, fp, sp, pc}^
    9080:	ldrlt	pc, [r0, #-2269]!	; 0xfffff723
    9084:			; <UNDEFINED> instruction: 0xf8cd681b
    9088:			; <UNDEFINED> instruction: 0xf04f34f4
    908c:	movwcs	r0, #768	; 0x300
    9090:	movwcc	lr, #2503	; 0x9c7
    9094:	movwcc	lr, #10695	; 0x29c7
    9098:	bcs	2158c <strspn@plt+0x1f390>
    909c:			; <UNDEFINED> instruction: 0xf10cd07e
    90a0:	and	r0, r4, r8, lsl #6
    90a4:	ldmdavs	sl, {r1, r3, r4, r5, r6, r8, r9, fp, ip, lr, pc}^
    90a8:	bcs	15cd0 <strspn@plt+0x13ad4>
    90ac:			; <UNDEFINED> instruction: 0xf853d076
    90b0:	addmi	r1, sp, #8, 24	; 0x800
    90b4:			; <UNDEFINED> instruction: 0xf8dfd1f6
    90b8:			; <UNDEFINED> instruction: 0xf10dcd80
    90bc:	cmncs	r8, #124, 20	; 0x7c000
    90c0:	ldrbtmi	r9, [ip], #513	; 0x201
    90c4:			; <UNDEFINED> instruction: 0x46194650
    90c8:			; <UNDEFINED> instruction: 0xf8cd2201
    90cc:			; <UNDEFINED> instruction: 0xf7f9c000
    90d0:			; <UNDEFINED> instruction: 0xf8dbe890
    90d4:			; <UNDEFINED> instruction: 0xf1b8802c
    90d8:	cmple	r6, r0, lsl #30
    90dc:	ldrdne	pc, [r4], -fp	; <UNPREDICTABLE>
    90e0:	stmdbcs	r2, {r0, r3, r4, r5, r8, r9, ip, sp, pc}
    90e4:	stmdbcs	r3, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, lr, pc}
    90e8:	stmdbcs	r4, {r1, r3, ip, lr, pc}
    90ec:	addhi	pc, r6, r0
    90f0:	stclne	8, cr15, [r8, #-892]	; 0xfffffc84
    90f4:	ldrbmi	r4, [r2], -fp, lsr #12
    90f8:	ldrbtmi	r2, [r9], #-1
    90fc:	svc	0x00e2f7f8
    9100:			; <UNDEFINED> instruction: 0x46204631
    9104:	rscscc	pc, pc, #79	; 0x4f
    9108:	svc	0x0052f7f8
    910c:	ldccs	8, cr15, [r0, #-892]!	; 0xfffffc84
    9110:	stccc	8, cr15, [r0, #-892]!	; 0xfffffc84
    9114:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9118:			; <UNDEFINED> instruction: 0xf8dd681a
    911c:	ldrshmi	r3, [sl], #-68	; 0xffffffbc
    9120:	adchi	pc, r7, #65	; 0x41
    9124:	vmax.s8	q2, <illegal reg q6.5>, q0
    9128:	ldc	13, cr4, [sp], #1008	; 0x3f0
    912c:	pop	{r2, r8, r9, fp, pc}
    9130:	blge	4ed0f8 <strspn@plt+0x4eaefc>
    9134:			; <UNDEFINED> instruction: 0x46182230
    9138:	bcc	444960 <strspn@plt+0x442764>
    913c:	svc	0x00b0f7f8
    9140:	vadd.f32	d2, d1, d15
    9144:	ldm	pc, {r2, r5, r7, r9, pc}^	; <UNPREDICTABLE>
    9148:	adcseq	pc, r3, r5, lsl r0	; <UNPREDICTABLE>
    914c:			; <UNDEFINED> instruction: 0x03aa0272
    9150:	strdeq	r0, [r1, -r0]
    9154:	cmpeq	ip, #1677721600	; 0x64000000
    9158:	strhteq	r0, [r6], #12
    915c:	eorseq	r0, ip, #-268435454	; 0xf0000002
    9160:	cmpeq	sl, r0, lsl r1
    9164:			; <UNDEFINED> instruction: 0x01b801ae
    9168:			; <UNDEFINED> instruction: 0xf1b80061
    916c:	eorle	r0, r9, r1, lsl #30
    9170:			; <UNDEFINED> instruction: 0xf7f82001
    9174:	stmdacs	r0, {r1, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    9178:	vmovcs.32	d0[0], sp
    917c:			; <UNDEFINED> instruction: 0xf106bfc2
    9180:			; <UNDEFINED> instruction: 0xf10436ff
    9184:	stmibne	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}
    9188:			; <UNDEFINED> instruction: 0xf815dd05
    918c:			; <UNDEFINED> instruction: 0xf7f80f01
    9190:	adcmi	lr, ip, #568	; 0x238
    9194:			; <UNDEFINED> instruction: 0xf04fd1f9
    9198:	ldr	r0, [r7, r0, lsl #16]!
    919c:	beq	1f455d8 <strspn@plt+0x1f433dc>
    91a0:	stccs	8, cr15, [r0], #892	; 0x37c
    91a4:	strls	r2, [r1, #-888]	; 0xfffffc88
    91a8:			; <UNDEFINED> instruction: 0x4650447a
    91ac:	ldrmi	r9, [r9], -r0, lsl #4
    91b0:			; <UNDEFINED> instruction: 0xf7f92201
    91b4:	usada8	ip, lr, r8, lr
    91b8:	stceq	8, cr15, [ip], {223}	; 0xdf
    91bc:			; <UNDEFINED> instruction: 0xf7f84478
    91c0:	ldrb	lr, [sl, r0, ror #29]
    91c4:	stcne	15, cr1, [r0, #-196]!	; 0xffffff3c
    91c8:	rscscc	pc, pc, #79	; 0x4f
    91cc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    91d0:	mcr	7, 7, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
    91d4:			; <UNDEFINED> instruction: 0xf8dfe79a
    91d8:			; <UNDEFINED> instruction: 0x46521c74
    91dc:	ldrbtmi	r2, [r9], #-1
    91e0:	svc	0x0070f7f8
    91e4:	ldrdcs	pc, [r4], -fp	; <UNPREDICTABLE>
    91e8:			; <UNDEFINED> instruction: 0x46204631
    91ec:	andeq	pc, r2, #-2147483608	; 0x80000028
    91f0:			; <UNDEFINED> instruction: 0xf282fab2
    91f4:			; <UNDEFINED> instruction: 0xf7f80952
    91f8:			; <UNDEFINED> instruction: 0xe787eedc
    91fc:	mrrcne	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
    9200:	andcs	r4, r1, r2, asr r6
    9204:			; <UNDEFINED> instruction: 0xf7f84479
    9208:			; <UNDEFINED> instruction: 0xe779ef5e
    920c:	mcrreq	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
    9210:			; <UNDEFINED> instruction: 0xf7f84478
    9214:	cdpcs	14, 0, cr14, cr3, cr6, {7}
    9218:	orrshi	pc, r6, #64, 6
    921c:	ldcne	8, cr15, [r8], #-892	; 0xfffffc84
    9220:	stmdavc	r2!, {r0, sp}^
    9224:	ldrbtmi	r3, [r9], #-3585	; 0xfffff1ff
    9228:	ldcge	8, cr15, [r0], #-892	; 0xfffffc84
    922c:	stmdbeq	r0, {r1, r8, r9, fp, sp, lr, pc}
    9230:	svc	0x0048f7f8
    9234:	andcs	r6, r1, r2, ror #16
    9238:	stcne	8, cr15, [r4], #-892	; 0xfffffc84
    923c:	blt	49a2dc <strspn@plt+0x4980e0>
    9240:	stchi	8, cr15, [r0], #-892	; 0xfffffc84
    9244:			; <UNDEFINED> instruction: 0xf8df4479
    9248:			; <UNDEFINED> instruction: 0xf7f87c20
    924c:	ldrbtmi	lr, [sl], #3900	; 0xf3c
    9250:	ldrbtmi	r3, [r8], #1071	; 0x42f
    9254:	strcs	r4, [r0, #-1151]	; 0xfffffb81
    9258:			; <UNDEFINED> instruction: 0xf0c042a6
    925c:			; <UNDEFINED> instruction: 0xf8148375
    9260:	ldrbmi	r2, [r1], -r6, lsr #24
    9264:	strmi	r2, [r5], #-1
    9268:	svc	0x002cf7f8
    926c:	stccs	8, cr15, [r5], #-80	; 0xffffffb0
    9270:	andcs	r4, r1, r1, asr #12
    9274:	svc	0x0026f7f8
    9278:	stccs	8, cr15, [r4], #-80	; 0xffffffb0
    927c:	andcs	r4, r1, r9, lsr r6
    9280:	svc	0x0020f7f8
    9284:	blne	ff947608 <strspn@plt+0xff94540c>
    9288:	eoreq	pc, r1, #164, 2	; 0x29
    928c:	ldrbtmi	r2, [r9], #-1
    9290:	svc	0x0018f7f8
    9294:	blne	ff647618 <strspn@plt+0xff64541c>
    9298:	tsteq	pc, #164, 2	; 0x29	; <UNPREDICTABLE>
    929c:	ldrbtmi	r2, [r9], #-544	; 0xfffffde0
    92a0:			; <UNDEFINED> instruction: 0xf7f82001
    92a4:	strbmi	lr, [sp, #-3856]	; 0xfffff0f0
    92a8:	strteq	pc, [r8], #-260	; 0xfffffefc
    92ac:			; <UNDEFINED> instruction: 0xe772d1d4
    92b0:	bleq	ff047634 <strspn@plt+0xff045438>
    92b4:			; <UNDEFINED> instruction: 0x46214632
    92b8:	ldrbtmi	r4, [r8], #-1704	; 0xfffff958
    92bc:			; <UNDEFINED> instruction: 0xf872f7fc
    92c0:	stcge	7, cr14, [sp, #-144]	; 0xffffff70
    92c4:	bcs	444b2c <strspn@plt+0x442930>
    92c8:	ldrbmi	r4, [fp], -r8, asr #12
    92cc:			; <UNDEFINED> instruction: 0xf7fd4629
    92d0:			; <UNDEFINED> instruction: 0xf1b0fe77
    92d4:			; <UNDEFINED> instruction: 0xf6ff0800
    92d8:			; <UNDEFINED> instruction: 0xf8dfaf19
    92dc:	ldrbtmi	r3, [fp], #-2972	; 0xfffff464
    92e0:	andeq	pc, ip, #13828096	; 0xd30000
    92e4:			; <UNDEFINED> instruction: 0xf0002801
    92e8:			; <UNDEFINED> instruction: 0xf8df83ed
    92ec:			; <UNDEFINED> instruction: 0xf8df0b90
    92f0:	ldrbtmi	r3, [r8], #-2960	; 0xfffff470
    92f4:	andhi	pc, r4, r7, asr #17
    92f8:			; <UNDEFINED> instruction: 0xf8d5447b
    92fc:	eorsvs	r8, fp, r0
    9300:	mcr	7, 3, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
    9304:	vcge.f32	d2, d0, d7
    9308:			; <UNDEFINED> instruction: 0xf8df83ca
    930c:	ldrbtmi	r0, [r8], #-2936	; 0xfffff488
    9310:	mcr	7, 1, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    9314:			; <UNDEFINED> instruction: 0xf8dfe73f
    9318:	andcs	r1, r1, r0, ror fp
    931c:			; <UNDEFINED> instruction: 0xf04f7862
    9320:	ldrbtmi	r0, [r9], #-2048	; 0xfffff800
    9324:	mcr	7, 6, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
    9328:			; <UNDEFINED> instruction: 0xf8dfe6f0
    932c:	ldrbtmi	r0, [r8], #-2912	; 0xfffff4a0
    9330:	mrc	7, 2, APSR_nzcv, cr6, cr8, {7}
    9334:	vcge.f32	d18, d0, d4
    9338:			; <UNDEFINED> instruction: 0xf8df8310
    933c:	vstmdbne	r3!, {d1-<overflow reg d42>}
    9340:	andcs	r1, r1, r2, lsr pc
    9344:			; <UNDEFINED> instruction: 0xf7f84479
    9348:			; <UNDEFINED> instruction: 0xe724eebe
    934c:	bleq	11476d0 <strspn@plt+0x11454d4>
    9350:			; <UNDEFINED> instruction: 0xf7f84478
    9354:	cdpcs	14, 0, cr14, cr4, cr6, {2}
    9358:	rscshi	pc, pc, #64, 6
    935c:	svcne	0x00312200
    9360:	ldrmi	r1, [r0], r0, lsr #26
    9364:	mcr	7, 1, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    9368:			; <UNDEFINED> instruction: 0xf8dfe6d0
    936c:	ldrbtmi	r0, [r8], #-2860	; 0xfffff4d4
    9370:	mrc	7, 1, APSR_nzcv, cr6, cr8, {7}
    9374:	vcge.f32	d18, d0, d3
    9378:			; <UNDEFINED> instruction: 0xf8df8308
    937c:	andcs	r1, r1, r0, lsr #22
    9380:	cdpcc	8, 0, cr7, cr1, cr2, {3}
    9384:			; <UNDEFINED> instruction: 0xf8df4479
    9388:	bl	afff0 <strspn@plt+0xaddf4>
    938c:			; <UNDEFINED> instruction: 0xf7f80800
    9390:	stmdavs	r2!, {r1, r3, r4, r7, r9, sl, fp, sp, lr, pc}^
    9394:			; <UNDEFINED> instruction: 0xf8df2001
    9398:	stmibne	r7!, {r2, r3, r8, r9, fp, ip}
    939c:			; <UNDEFINED> instruction: 0xf8dfba12
    93a0:	ldrbtmi	sl, [r9], #-2824	; 0xfffff4f8
    93a4:			; <UNDEFINED> instruction: 0xf7f844f9
    93a8:			; <UNDEFINED> instruction: 0xf8dfee8e
    93ac:	strcc	r3, [r8], #-2816	; 0xfffff500
    93b0:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
    93b4:	cfsh32	mvfx2, mvfx8, #0
    93b8:	and	r3, sl, r0, lsl sl
    93bc:	ldrbmi	r1, [sl], -r3, lsr #26
    93c0:	andcs	r4, r1, r1, asr r6
    93c4:	mrc	7, 3, APSR_nzcv, cr14, cr8, {7}
    93c8:	ldrtmi	r3, [r4], #-1281	; 0xfffffaff
    93cc:			; <UNDEFINED> instruction: 0xf43f4545
    93d0:	stclne	14, cr10, [r3], #904	; 0x388
    93d4:			; <UNDEFINED> instruction: 0xf0c0429f
    93d8:	stmdahi	r3!, {r3, r4, r6, r7, r9, pc}^
    93dc:	stmdavc	r2!, {r0, r3, r6, r9, sl, lr}^
    93e0:	blt	16d13ec <strspn@plt+0x16cf1f0>
    93e4:	blx	fe107c6a <strspn@plt+0xfe105a6e>
    93e8:	mcr	7, 3, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    93ec:	streq	pc, [r4], -fp, lsl #2
    93f0:	mvnle	r2, r4, lsl #28
    93f4:	beq	444c5c <strspn@plt+0x442a60>
    93f8:	ldcl	7, cr15, [r2, #992]!	; 0x3e0
    93fc:			; <UNDEFINED> instruction: 0xf8dfe7e4
    9400:	ldrbtmi	r0, [r8], #-2736	; 0xfffff550
    9404:	stcl	7, cr15, [ip, #992]!	; 0x3e0
    9408:	vcge.f32	d18, d0, d3
    940c:			; <UNDEFINED> instruction: 0xf8df829d
    9410:	andcs	r1, r1, r4, lsr #21
    9414:	cdpne	8, 7, cr7, cr5, cr2, {3}
    9418:			; <UNDEFINED> instruction: 0xf8df4479
    941c:	bl	b3e94 <strspn@plt+0xb1c98>
    9420:			; <UNDEFINED> instruction: 0xf7f80900
    9424:	stmdavs	r2!, {r4, r6, r9, sl, fp, sp, lr, pc}^
    9428:			; <UNDEFINED> instruction: 0xf8df2001
    942c:	strtmi	r1, [r5], #-2704	; 0xfffff570
    9430:			; <UNDEFINED> instruction: 0xf8dfba12
    9434:	ldrbtmi	fp, [r9], #-2700	; 0xfffff574
    9438:			; <UNDEFINED> instruction: 0xf7f844fa
    943c:			; <UNDEFINED> instruction: 0xf8dfee44
    9440:	strcc	r3, [r8], #-2692	; 0xfffff57c
    9444:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
    9448:	cfmadd32	mvax0, mvfx2, mvfx8, mvfx0
    944c:	ands	r3, r4, r0, lsl sl
    9450:	msreq	CPSR_s, r7, lsr #3
    9454:			; <UNDEFINED> instruction: 0xf44faf3d
    9458:			; <UNDEFINED> instruction: 0xf1046380
    945c:	stmib	sp, {r3, r5}^
    9460:	ldrbmi	r3, [sl], -r0, lsl #14
    9464:			; <UNDEFINED> instruction: 0xf7f82300
    9468:	ldrtmi	lr, [r8], -r2, lsl #29
    946c:	ldc	7, cr15, [r8, #992]!	; 0x3e0
    9470:	strbmi	r3, [r4], #-1537	; 0xfffff9ff
    9474:			; <UNDEFINED> instruction: 0xf43f454e
    9478:	stclne	14, cr10, [r3], #568	; 0x238
    947c:			; <UNDEFINED> instruction: 0xf0c0429d
    9480:	stmdahi	r7!, {r0, r1, r5, r6, r9, pc}^
    9484:	stmdavc	r2!, {r0, r4, r6, r9, sl, lr}^
    9488:	blt	1fd1494 <strspn@plt+0x1fcf298>
    948c:	mrc	7, 0, APSR_nzcv, cr10, cr8, {7}
    9490:			; <UNDEFINED> instruction: 0xf107b2bf
    9494:			; <UNDEFINED> instruction: 0xf1b80804
    9498:	bicsle	r0, r9, r4, lsl #30
    949c:	beq	444d04 <strspn@plt+0x442b08>
    94a0:	ldc	7, cr15, [lr, #992]	; 0x3e0
    94a4:			; <UNDEFINED> instruction: 0xf8dfe7e4
    94a8:	ldrtmi	r0, [r2], -r0, lsr #20
    94ac:			; <UNDEFINED> instruction: 0xf04f4621
    94b0:	ldrbtmi	r0, [r8], #-2048	; 0xfffff800
    94b4:			; <UNDEFINED> instruction: 0xff76f7fb
    94b8:			; <UNDEFINED> instruction: 0xf8dfe628
    94bc:	ldrbtmi	r0, [r8], #-2576	; 0xfffff5f0
    94c0:	stc	7, cr15, [lr, #992]	; 0x3e0
    94c4:	vcge.f32	d18, d0, d3
    94c8:			; <UNDEFINED> instruction: 0xf8df8257
    94cc:	andcs	r1, r1, r4, lsl #20
    94d0:	cdpcc	8, 0, cr7, cr1, cr2, {3}
    94d4:			; <UNDEFINED> instruction: 0xf8df4479
    94d8:	bl	afcd0 <strspn@plt+0xadad4>
    94dc:			; <UNDEFINED> instruction: 0xf7f80800
    94e0:	stmdavs	r2!, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    94e4:			; <UNDEFINED> instruction: 0xf8df2001
    94e8:	strtmi	r1, [r6], #-2544	; 0xfffff610
    94ec:			; <UNDEFINED> instruction: 0xf8dfba12
    94f0:	ldrbtmi	sl, [r9], #-2540	; 0xfffff614
    94f4:	stmibvc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    94f8:	stcl	7, cr15, [r4, #992]!	; 0x3e0
    94fc:	strcc	r4, [r8], #-1273	; 0xfffffb07
    9500:	ldrbtmi	r4, [pc], #-1274	; 9508 <strspn@plt+0x730c>
    9504:	cfstr64ne	mvdx2, [r3]
    9508:			; <UNDEFINED> instruction: 0xf0c0429e
    950c:	stmdavc	r2!, {r0, r2, r4, r5, r9, pc}^
    9510:	andcs	r4, r1, r9, lsr r6
    9514:	svclt	0x000c2a00
    9518:	ldrbmi	r4, [r3], -fp, asr #12
    951c:	ldcl	7, cr15, [r2, #992]	; 0x3e0
    9520:	stmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9524:	ldrbtmi	r7, [r9], #-2211	; 0xfffff75d
    9528:	mvncs	pc, #13697024	; 0xd10000
    952c:			; <UNDEFINED> instruction: 0xf0002a00
    9530:			; <UNDEFINED> instruction: 0xf5018202
    9534:	and	r7, r4, fp, ror r1
    9538:	tstcc	r8, sl, asr #16
    953c:			; <UNDEFINED> instruction: 0xf0002a00
    9540:			; <UNDEFINED> instruction: 0xf85181fa
    9544:	addmi	r0, r3, #8, 24	; 0x800
    9548:	ldmdavc	r1, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    954c:			; <UNDEFINED> instruction: 0xf0002900
    9550:			; <UNDEFINED> instruction: 0xf8df81f2
    9554:	mulcs	r1, r4, r9
    9558:			; <UNDEFINED> instruction: 0xf7f84479
    955c:			; <UNDEFINED> instruction: 0xf8dfedb4
    9560:	stmiavc	r2!, {r2, r3, r7, r8, fp, ip}^
    9564:	ldrbtmi	r2, [r9], #-1
    9568:	stc	7, cr15, [ip, #992]!	; 0x3e0
    956c:	andcs	r6, r1, r2, ror #16
    9570:	ldmdbne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9574:	blt	49a590 <strspn@plt+0x498394>
    9578:	ldrbtmi	r3, [r9], #-1040	; 0xfffffbf0
    957c:	stc	7, cr15, [r2, #992]!	; 0x3e0
    9580:	ldmdbne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9584:	stccs	8, cr15, [r5], {20}
    9588:	ldrbtmi	r2, [r9], #-1
    958c:	ldc	7, cr15, [sl, #992]	; 0x3e0
    9590:	stccs	8, cr15, [r4], {84}	; 0x54
    9594:	stmdbne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9598:	blt	4915a4 <strspn@plt+0x48f3a8>
    959c:			; <UNDEFINED> instruction: 0xf7f84479
    95a0:	strbmi	lr, [r5, #-3474]	; 0xfffff26e
    95a4:	ldrb	sp, [r6, #431]!	; 0x1af
    95a8:	andcs	r7, r1, r3, ror #16
    95ac:	stmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    95b0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    95b4:	andeq	lr, r0, #12288	; 0x3000
    95b8:	sbcmi	r4, r3, r9, ror r4
    95bc:	stc	7, cr15, [r2, #992]	; 0x3e0
    95c0:	cfstr32ge	mvfx14, [sp, #-656]	; 0xfffffd70
    95c4:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx8
    95c8:			; <UNDEFINED> instruction: 0x465b2a10
    95cc:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx9
    95d0:			; <UNDEFINED> instruction: 0xf7fd9a10
    95d4:			; <UNDEFINED> instruction: 0xf1b0fcf5
    95d8:			; <UNDEFINED> instruction: 0xf6ff0800
    95dc:			; <UNDEFINED> instruction: 0xf8d9ad97
    95e0:	blcs	155e8 <strspn@plt+0x133ec>
    95e4:	eorhi	pc, r2, #64	; 0x40
    95e8:	ldmdbeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    95ec:	ldmdbls	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    95f0:			; <UNDEFINED> instruction: 0xf8c74478
    95f4:	ldrbtmi	r8, [r9], #4
    95f8:	ldrdhi	pc, [r0], -r5
    95fc:	andls	pc, r0, r7, asr #17
    9600:	stcl	7, cr15, [lr], #992	; 0x3e0
    9604:	vcge.f32	d18, d0, d3
    9608:	stmdavs	r5!, {r1, r3, r9, pc}^
    960c:			; <UNDEFINED> instruction: 0xf8df2001
    9610:	blt	b4f9f8 <strspn@plt+0xb4d7fc>
    9614:			; <UNDEFINED> instruction: 0x462a4479
    9618:	ldcl	7, cr15, [r4, #-992]	; 0xfffffc20
    961c:			; <UNDEFINED> instruction: 0xf00045a8
    9620:			; <UNDEFINED> instruction: 0xf8df82f7
    9624:	ldrbtmi	r0, [r8], #-2280	; 0xfffff718
    9628:	ldc	7, cr15, [r8], {248}	; 0xf8
    962c:			; <UNDEFINED> instruction: 0xf8dfe5b3
    9630:	ldrbtmi	r0, [r8], #-2272	; 0xfffff720
    9634:	ldcl	7, cr15, [r4], {248}	; 0xf8
    9638:	vcge.f32	d18, d0, d3
    963c:	stmdavc	r5!, {r0, r1, r2, r4, r7, r8, pc}^
    9640:			; <UNDEFINED> instruction: 0xf8df2001
    9644:	mcrcc	8, 0, r3, cr1, cr0, {6}
    9648:	stmiane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    964c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9650:	movwls	r4, #25723	; 0x647b
    9654:	stmiacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9658:			; <UNDEFINED> instruction: 0x462a4479
    965c:	beq	1c4274 <strspn@plt+0x1c2078>
    9660:	movwls	r4, #29819	; 0x747b
    9664:	stc	7, cr15, [lr, #-992]!	; 0xfffffc20
    9668:			; <UNDEFINED> instruction: 0xf8df6862
    966c:			; <UNDEFINED> instruction: 0x200118b4
    9670:	stmdane	fp!, {r1, r4, r9, fp, ip, sp, pc}
    9674:	movwls	r4, #21625	; 0x5479
    9678:	stc	7, cr15, [r4, #-992]!	; 0xfffffc20
    967c:	stmiaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9680:	strbmi	r3, [r1], r8, lsl #8
    9684:			; <UNDEFINED> instruction: 0xf7f84478
    9688:			; <UNDEFINED> instruction: 0xf8dfecac
    968c:			; <UNDEFINED> instruction: 0xf8cd389c
    9690:	ldrbtmi	sl, [fp], #-16
    9694:	bcc	444ebc <strspn@plt+0x442cc0>
    9698:			; <UNDEFINED> instruction: 0xf8dfe00c
    969c:			; <UNDEFINED> instruction: 0x46310890
    96a0:			; <UNDEFINED> instruction: 0xf7f84478
    96a4:	blls	18481c <strspn@plt+0x182620>
    96a8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    96ac:	ldrmi	r4, [r8, #1076]	; 0x434
    96b0:	eorhi	pc, r8, #0
    96b4:	vstmiane	r5!, {d25-d26}
    96b8:			; <UNDEFINED> instruction: 0xf0c042ab
    96bc:	stmdavc	r2!, {r0, r1, r2, r4, r6, r8, pc}^
    96c0:	ldmib	sp, {r0, sp}^
    96c4:	bcs	172e4 <strspn@plt+0x150e8>
    96c8:	bne	444f30 <strspn@plt+0x442d34>
    96cc:	svclt	0x000878a6
    96d0:			; <UNDEFINED> instruction: 0xf894463b
    96d4:			; <UNDEFINED> instruction: 0xf7f8b003
    96d8:	stmdavc	r2!, {r1, r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    96dc:	ldmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    96e0:			; <UNDEFINED> instruction: 0xf0022001
    96e4:	vsubw.u8	q8, q1, d7
    96e8:	ldrbtmi	r1, [r9], #-514	; 0xfffffdfe
    96ec:			; <UNDEFINED> instruction: 0xf7f844b1
    96f0:			; <UNDEFINED> instruction: 0xf8dfecea
    96f4:	stmiavc	r2!, {r6, fp, ip}
    96f8:	streq	pc, [r4], -fp, lsl #2
    96fc:	andcs	r4, r1, r9, ror r4
    9700:	stcl	7, cr15, [r0], #992	; 0x3e0
    9704:	stclle	14, cr2, [r8, #156]	; 0x9c
    9708:	stmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    970c:			; <UNDEFINED> instruction: 0xf8df2001
    9710:			; <UNDEFINED> instruction: 0xf104a82c
    9714:	ldrbtmi	r0, [r9], #-1803	; 0xfffff8f5
    9718:	ldcl	7, cr15, [r4], {248}	; 0xf8
    971c:			; <UNDEFINED> instruction: 0xf81544fa
    9720:	ldrbmi	r2, [r1], -r1, lsl #30
    9724:			; <UNDEFINED> instruction: 0xf7f82001
    9728:	adcmi	lr, pc, #52736	; 0xce00
    972c:			; <UNDEFINED> instruction: 0xf8dfd1f7
    9730:			; <UNDEFINED> instruction: 0xf1041810
    9734:			; <UNDEFINED> instruction: 0xf1040224
    9738:	andls	r0, r0, #20, 6	; 0x50000000
    973c:			; <UNDEFINED> instruction: 0xf1044479
    9740:	andcs	r0, r1, ip, lsl #4
    9744:	ldc	7, cr15, [lr], #992	; 0x3e0
    9748:	adcle	r2, ip, r8, lsr #28
    974c:	ubfxeq	pc, pc, #17, #21
    9750:	ldrbtmi	sl, [r8], #-3389	; 0xfffff2c3
    9754:	mcrr	7, 15, pc, r4, cr8	; <UNPREDICTABLE>
    9758:	addvs	pc, r0, #1325400064	; 0x4f000000
    975c:			; <UNDEFINED> instruction: 0xf1ab9200
    9760:			; <UNDEFINED> instruction: 0xf8df0124
    9764:			; <UNDEFINED> instruction: 0xf10427e4
    9768:	movwcs	r0, #40	; 0x28
    976c:	ldrbtmi	r9, [sl], #-1281	; 0xfffffaff
    9770:	ldcl	7, cr15, [ip], #992	; 0x3e0
    9774:			; <UNDEFINED> instruction: 0xf7f84628
    9778:			; <UNDEFINED> instruction: 0xe794ec34
    977c:	cdp	13, 1, cr10, cr8, cr13, {0}
    9780:			; <UNDEFINED> instruction: 0x46482a10
    9784:			; <UNDEFINED> instruction: 0x4629465b
    9788:	ldc2	7, cr15, [sl], {253}	; 0xfd
    978c:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    9790:	ldcge	6, cr15, [ip], #1020	; 0x3fc
    9794:	sbfxcc	pc, pc, #17, #21
    9798:			; <UNDEFINED> instruction: 0xf8d3447b
    979c:	stmdacs	r1, {r2, r3, r9}
    97a0:	cmphi	lr, r0	; <UNPREDICTABLE>
    97a4:	sbfxeq	pc, pc, #17, #9
    97a8:	sbfxls	pc, pc, #17, #9
    97ac:			; <UNDEFINED> instruction: 0xf8c74478
    97b0:	ldrbtmi	r8, [r9], #4
    97b4:	ldrdhi	pc, [r0], -r5
    97b8:	andls	pc, r0, r7, asr #17
    97bc:	ldc	7, cr15, [r0], {248}	; 0xf8
    97c0:	vcge.f32	d18, d0, d3
    97c4:	stmdavc	r2!, {r0, r3, r4, r5, r6, r7, pc}^
    97c8:			; <UNDEFINED> instruction: 0xf8df2001
    97cc:	vabdl.u8	<illegal reg q8.5>, d18, d12
    97d0:	ldrbtmi	r1, [r9], #-512	; 0xfffffe00
    97d4:	ldcl	7, cr15, [r6], #-992	; 0xfffffc20
    97d8:	vcge.f32	d18, d0, d7
    97dc:	stmdavs	r5!, {r0, r2, r3, r5, r6, r7, pc}^
    97e0:			; <UNDEFINED> instruction: 0xf8df2001
    97e4:	blt	b4f5cc <strspn@plt+0xb4d3d0>
    97e8:			; <UNDEFINED> instruction: 0x462a4479
    97ec:	stcl	7, cr15, [sl], #-992	; 0xfffffc20
    97f0:			; <UNDEFINED> instruction: 0xf00045a8
    97f4:			; <UNDEFINED> instruction: 0xf8df84d7
    97f8:	ldrbtmi	r0, [r8], #-1896	; 0xfffff898
    97fc:	bl	febc77e4 <strspn@plt+0xfebc55e8>
    9800:	cfstrsge	mvf14, [sp, #-804]	; 0xfffffcdc
    9804:	bcs	44506c <strspn@plt+0x442e70>
    9808:	ldrbmi	r4, [fp], -r8, asr #12
    980c:			; <UNDEFINED> instruction: 0xf7fd4629
    9810:			; <UNDEFINED> instruction: 0xf1b0fbd7
    9814:			; <UNDEFINED> instruction: 0xf6ff0800
    9818:			; <UNDEFINED> instruction: 0xf8dfac79
    981c:	ldrbtmi	r3, [fp], #-1864	; 0xfffff8b8
    9820:	andeq	pc, ip, #13828096	; 0xd30000
    9824:			; <UNDEFINED> instruction: 0xf0002801
    9828:			; <UNDEFINED> instruction: 0xf8df81d4
    982c:			; <UNDEFINED> instruction: 0xf8df073c
    9830:	ldrbtmi	r9, [r8], #-1852	; 0xfffff8c4
    9834:	andhi	pc, r4, r7, asr #17
    9838:			; <UNDEFINED> instruction: 0xf8d544f9
    983c:			; <UNDEFINED> instruction: 0xf8c78000
    9840:			; <UNDEFINED> instruction: 0xf7f89000
    9844:	vmlscs.f64	d14, d19, d14
    9848:	rschi	pc, r2, r0, asr #6
    984c:	andcs	r7, r1, r2, ror #16
    9850:			; <UNDEFINED> instruction: 0x171cf8df
    9854:	movweq	lr, #2562	; 0xa02
    9858:	ldrbtmi	r9, [r9], #-770	; 0xfffffcfe
    985c:	movteq	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    9860:	vsubw.u8	<illegal reg q12.5>, q1, d1
    9864:	movwls	r0, #896	; 0x380
    9868:	biceq	pc, r0, #134217731	; 0x8000003
    986c:	andne	pc, r0, #134217731	; 0x8000003
    9870:	stc	7, cr15, [r8], #-992	; 0xfffffc20
    9874:	vcge.f32	d18, d0, d7
    9878:	stmdavs	r5!, {r0, r1, r3, r6, r7, pc}^
    987c:			; <UNDEFINED> instruction: 0xf8df2001
    9880:	blt	b4f458 <strspn@plt+0xb4d25c>
    9884:			; <UNDEFINED> instruction: 0x462a4479
    9888:	ldc	7, cr15, [ip], {248}	; 0xf8
    988c:			; <UNDEFINED> instruction: 0xf00045a8
    9890:			; <UNDEFINED> instruction: 0xf8df85df
    9894:	ldrbtmi	r0, [r8], #-1764	; 0xfffff91c
    9898:	bl	1847880 <strspn@plt+0x1845684>
    989c:	cfstrsge	mvf14, [sp, #-492]	; 0xfffffe14
    98a0:	bcs	445108 <strspn@plt+0x442f0c>
    98a4:	ldrbmi	r4, [fp], -r8, asr #12
    98a8:			; <UNDEFINED> instruction: 0xf7fd4629
    98ac:			; <UNDEFINED> instruction: 0xf1b0fb89
    98b0:			; <UNDEFINED> instruction: 0xf6ff0800
    98b4:			; <UNDEFINED> instruction: 0xf8dfac2b
    98b8:	ldrbtmi	r3, [fp], #-1732	; 0xfffff93c
    98bc:	andeq	pc, ip, #13828096	; 0xd30000
    98c0:			; <UNDEFINED> instruction: 0xf0002801
    98c4:			; <UNDEFINED> instruction: 0xf8df8167
    98c8:			; <UNDEFINED> instruction: 0xf8df06b8
    98cc:	ldrbtmi	r9, [r8], #-1720	; 0xfffff948
    98d0:	andhi	pc, r4, r7, asr #17
    98d4:			; <UNDEFINED> instruction: 0xf8d544f9
    98d8:			; <UNDEFINED> instruction: 0xf8c78000
    98dc:			; <UNDEFINED> instruction: 0xf7f89000
    98e0:	vmlacs.f64	d14, d19, d0
    98e4:	stmdavc	r2!, {r1, r2, r3, r4, r5, r6, r8, sl, fp, ip, lr, pc}^
    98e8:			; <UNDEFINED> instruction: 0xf8df2001
    98ec:	b	8f364 <strspn@plt+0x8d168>
    98f0:	movwls	r0, #8960	; 0x2300
    98f4:	vmvn.i32	q10, #11075584	; 0x00a90000
    98f8:	movwls	r0, #4928	; 0x1340
    98fc:	orreq	pc, r0, #134217731	; 0x8000003
    9900:	vsubw.u8	<illegal reg q12.5>, q1, d0
    9904:			; <UNDEFINED> instruction: 0xf3c203c0
    9908:			; <UNDEFINED> instruction: 0xf7f81200
    990c:			; <UNDEFINED> instruction: 0x2e07ebdc
    9910:	stmdavs	r5!, {r3, r5, r6, r8, sl, fp, ip, lr, pc}^
    9914:			; <UNDEFINED> instruction: 0xf8df2001
    9918:	blt	b4f2f0 <strspn@plt+0xb4d0f4>
    991c:			; <UNDEFINED> instruction: 0x462a4479
    9920:	bl	ff447908 <strspn@plt+0xff44570c>
    9924:			; <UNDEFINED> instruction: 0xf00045a8
    9928:			; <UNDEFINED> instruction: 0xf8df83b0
    992c:	ldrbtmi	r0, [r8], #-1636	; 0xfffff99c
    9930:	bl	547918 <strspn@plt+0x54571c>
    9934:			; <UNDEFINED> instruction: 0xf8dfe42f
    9938:			; <UNDEFINED> instruction: 0x461a165c
    993c:	stmiavc	r3!, {r0, sp}^
    9940:			; <UNDEFINED> instruction: 0xf7f84479
    9944:	ldr	lr, [r1], -r0, asr #23
    9948:			; <UNDEFINED> instruction: 0x064cf8df
    994c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9950:			; <UNDEFINED> instruction: 0xf7f84478
    9954:			; <UNDEFINED> instruction: 0xf7ffeb04
    9958:			; <UNDEFINED> instruction: 0xf8dfbbd9
    995c:			; <UNDEFINED> instruction: 0xf04f0640
    9960:	ldrbtmi	r0, [r8], #-2048	; 0xfffff800
    9964:	bl	f4794c <strspn@plt+0xf45750>
    9968:	bllt	ff44796c <strspn@plt+0xff445770>
    996c:			; <UNDEFINED> instruction: 0x0630f8df
    9970:			; <UNDEFINED> instruction: 0xf7f84478
    9974:	str	lr, [lr], #-2804	; 0xfffff50c
    9978:			; <UNDEFINED> instruction: 0x0628f8df
    997c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9980:			; <UNDEFINED> instruction: 0xf7f84478
    9984:			; <UNDEFINED> instruction: 0xf7ffeaec
    9988:			; <UNDEFINED> instruction: 0xf8dfbbc1
    998c:			; <UNDEFINED> instruction: 0xf04f061c
    9990:	ldrbtmi	r0, [r8], #-2048	; 0xfffff800
    9994:	b	ff8c797c <strspn@plt+0xff8c5780>
    9998:	bllt	fee4799c <strspn@plt+0xfee457a0>
    999c:			; <UNDEFINED> instruction: 0xf8d99a05
    99a0:	andcc	r3, r1, #4
    99a4:	addsmi	r9, sl, #1342177280	; 0x50000000
    99a8:	ldrhi	pc, [r6], -r0, lsl #5
    99ac:	vstmiane	fp!, {s19-s24}
    99b0:	addsmi	r3, sl, #4, 12	; 0x400000
    99b4:	ldrhi	pc, [pc], #-128	; 99bc <strspn@plt+0x77c0>
    99b8:	ldrbeq	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    99bc:			; <UNDEFINED> instruction: 0xf7f84478
    99c0:			; <UNDEFINED> instruction: 0xf7ffeace
    99c4:	bls	13896c <strspn@plt+0x136770>
    99c8:	ldrdcc	pc, [r4], -fp
    99cc:	andls	r3, r4, #268435456	; 0x10000000
    99d0:	vrshr.s64	d4, d10, #64
    99d4:	bls	16b250 <strspn@plt+0x169054>
    99d8:			; <UNDEFINED> instruction: 0xf1081ceb
    99dc:	addsmi	r0, sl, #4, 16	; 0x40000
    99e0:	cmnhi	sp, #128	; 0x80	; <UNPREDICTABLE>
    99e4:	strbeq	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    99e8:			; <UNDEFINED> instruction: 0xf7f84478
    99ec:			; <UNDEFINED> instruction: 0xf7ffeab8
    99f0:	bls	138940 <strspn@plt+0x136744>
    99f4:	ldrdcc	pc, [r4], -fp
    99f8:	andls	r3, r4, #268435456	; 0x10000000
    99fc:	vrshr.s64	d4, d10, #64
    9a00:	bls	16b0cc <strspn@plt+0x168ed0>
    9a04:			; <UNDEFINED> instruction: 0xf1081ceb
    9a08:	addsmi	r0, sl, #4, 16	; 0x40000
    9a0c:	strbhi	pc, [r7, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    9a10:	streq	pc, [r0, #2271]!	; 0x8df
    9a14:			; <UNDEFINED> instruction: 0xf7f84478
    9a18:			; <UNDEFINED> instruction: 0xf7ffeaa2
    9a1c:			; <UNDEFINED> instruction: 0xf8dfbbbc
    9a20:	ldrbtmi	r0, [r8], #-1432	; 0xfffffa68
    9a24:	b	fe6c7a0c <strspn@plt+0xfe6c5810>
    9a28:	bllt	fed87a2c <strspn@plt+0xfed85830>
    9a2c:	strne	pc, [ip, #2271]	; 0x8df
    9a30:			; <UNDEFINED> instruction: 0xf10d2001
    9a34:			; <UNDEFINED> instruction: 0xf10d0a57
    9a38:	ldrbtmi	r0, [r9], #-2399	; 0xfffff6a1
    9a3c:	bl	10c7a24 <strspn@plt+0x10c5828>
    9a40:	ldrbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    9a44:	movwls	r4, #17531	; 0x447b
    9a48:	svccs	0x0001f81a
    9a4c:	stmdbls	r4, {r0, sp}
    9a50:	bl	e47a38 <strspn@plt+0xe4583c>
    9a54:	mvnsle	r4, sl, asr #11
    9a58:			; <UNDEFINED> instruction: 0xf7f8200a
    9a5c:	strb	lr, [r3, #2856]	; 0xb28
    9a60:	bcc	4452c8 <strspn@plt+0x4430cc>
    9a64:	blcs	23ad8 <strspn@plt+0x218dc>
    9a68:	mrcge	4, 4, APSR_nzcv, cr12, cr15, {1}
    9a6c:	ldrbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    9a70:	ldmdbeq	r7, {r0, r2, r3, r8, ip, sp, lr, pc}^
    9a74:	beq	1805eb0 <strspn@plt+0x1803cb4>
    9a78:			; <UNDEFINED> instruction: 0xf7f84479
    9a7c:			; <UNDEFINED> instruction: 0xf8dfeb24
    9a80:	ldrbtmi	r1, [r9], #-1352	; 0xfffffab8
    9a84:	svccs	0x0001f819
    9a88:	tstls	r4, r1
    9a8c:	bl	6c7a74 <strspn@plt+0x6c5878>
    9a90:	stmdbls	r4, {r1, r3, r6, r7, r8, sl, lr}
    9a94:	strdcs	sp, [sl], -r6
    9a98:	bl	247a80 <strspn@plt+0x245884>
    9a9c:	stmdavs	r5!, {r1, r7, r9, sl, sp, lr, pc}^
    9aa0:			; <UNDEFINED> instruction: 0xf8df2001
    9aa4:	blt	b4ef4c <strspn@plt+0xb4cd50>
    9aa8:			; <UNDEFINED> instruction: 0x462a4479
    9aac:	bl	2c7a94 <strspn@plt+0x2c5898>
    9ab0:			; <UNDEFINED> instruction: 0xf00045a8
    9ab4:			; <UNDEFINED> instruction: 0xf8df8416
    9ab8:	ldrbtmi	r0, [r8], #-1304	; 0xfffffae8
    9abc:	b	13c7aa4 <strspn@plt+0x13c58a8>
    9ac0:	bllt	1a87ac4 <strspn@plt+0x1a858c8>
    9ac4:	bcc	44532c <strspn@plt+0x443130>
    9ac8:	blcs	23b3c <strspn@plt+0x21940>
    9acc:	cfstrsge	mvf15, [sp], {63}	; 0x3f
    9ad0:	strne	pc, [r0, #-2271]	; 0xfffff721
    9ad4:	ldmdbeq	r7, {r0, r2, r3, r8, ip, sp, lr, pc}^
    9ad8:	beq	1805f14 <strspn@plt+0x1803d18>
    9adc:			; <UNDEFINED> instruction: 0xf7f84479
    9ae0:			; <UNDEFINED> instruction: 0xf8dfeaf2
    9ae4:	ldrbtmi	r1, [r9], #-1268	; 0xfffffb0c
    9ae8:	svccs	0x0001f819
    9aec:	tstls	r4, r1
    9af0:	b	ffa47ad8 <strspn@plt+0xffa458dc>
    9af4:	stmdbls	r4, {r1, r3, r6, r7, r8, sl, lr}
    9af8:	strdcs	sp, [sl], -r6
    9afc:	b	ff5c7ae4 <strspn@plt+0xff5c58e8>
    9b00:	bllt	ffd07b04 <strspn@plt+0xffd05908>
    9b04:	ldrbeq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    9b08:	streq	lr, [r9], r4, lsl #22
    9b0c:			; <UNDEFINED> instruction: 0xa010f8dd
    9b10:			; <UNDEFINED> instruction: 0xf7f84478
    9b14:			; <UNDEFINED> instruction: 0xf1b9ea66
    9b18:			; <UNDEFINED> instruction: 0xf43f0f00
    9b1c:	vstmiane	r3!, {d26-<overflow reg d55>}
    9b20:			; <UNDEFINED> instruction: 0xf4ff459a
    9b24:			; <UNDEFINED> instruction: 0xf8dfaf23
    9b28:	strcc	r8, [r4], #-1208	; 0xfffffb48
    9b2c:	ldrtvc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    9b30:	bleq	ffd45f6c <strspn@plt+0xffd43d70>
    9b34:	strcs	r4, [r0, #-1272]	; 0xfffffb08
    9b38:	and	r4, r4, pc, ror r4
    9b3c:	strcc	r1, [r4], #-3299	; 0xfffff31d
    9b40:			; <UNDEFINED> instruction: 0xf4ff459a
    9b44:	uadd16mi	sl, r9, r3
    9b48:	stceq	8, cr15, [r4], {20}
    9b4c:	blx	fecc7b4a <strspn@plt+0xfecc594e>
    9b50:	stccc	8, cr15, [r2], {20}
    9b54:	strmi	r4, [r2], -r1, asr #12
    9b58:			; <UNDEFINED> instruction: 0xf7f82001
    9b5c:			; <UNDEFINED> instruction: 0xf814eab4
    9b60:	ldrtmi	r2, [r9], -r3, lsl #24
    9b64:			; <UNDEFINED> instruction: 0xf7f82001
    9b68:			; <UNDEFINED> instruction: 0xf814eaae
    9b6c:	cmnlt	r2, r1, lsl #24
    9b70:			; <UNDEFINED> instruction: 0xf4ff45b2
    9b74:			; <UNDEFINED> instruction: 0xf8dfaefb
    9b78:			; <UNDEFINED> instruction: 0x46331470
    9b7c:	ldrbtmi	r2, [r9], #-1
    9b80:	b	fe847b68 <strspn@plt+0xfe84596c>
    9b84:	stccc	8, cr15, [r1], {20}
    9b88:	strcc	r4, [r1, #-1054]	; 0xfffffbe2
    9b8c:	bicsle	r4, r5, r9, lsr #11
    9b90:	bllt	87b94 <strspn@plt+0x85998>
    9b94:	bcc	4453fc <strspn@plt+0x443200>
    9b98:	blcs	23c0c <strspn@plt+0x21a10>
    9b9c:	mrcge	4, 4, APSR_nzcv, cr3, cr15, {1}
    9ba0:	strbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9ba4:	ldmdbeq	r7, {r0, r2, r3, r8, ip, sp, lr, pc}^
    9ba8:	beq	1805fe4 <strspn@plt+0x1803de8>
    9bac:			; <UNDEFINED> instruction: 0xf7f84479
    9bb0:			; <UNDEFINED> instruction: 0xf8dfea8a
    9bb4:	ldrbtmi	r1, [r9], #-1084	; 0xfffffbc4
    9bb8:	svccs	0x0001f819
    9bbc:	tstls	r4, r1
    9bc0:	b	fe047ba8 <strspn@plt+0xfe0459ac>
    9bc4:	stmdbls	r4, {r1, r3, r6, r7, r8, sl, lr}
    9bc8:	strdcs	sp, [sl], -r6
    9bcc:	b	1bc7bb4 <strspn@plt+0x1bc59b8>
    9bd0:	mrc	6, 0, lr, cr8, cr9, {3}
    9bd4:	ldmdavs	fp, {r4, r9, fp, ip, sp}
    9bd8:			; <UNDEFINED> instruction: 0xf43f2b00
    9bdc:			; <UNDEFINED> instruction: 0xf8dfae26
    9be0:			; <UNDEFINED> instruction: 0xf10d1414
    9be4:			; <UNDEFINED> instruction: 0xf10d0957
    9be8:	ldrbtmi	r0, [r9], #-2655	; 0xfffff5a1
    9bec:	b	1ac7bd4 <strspn@plt+0x1ac59d8>
    9bf0:	strne	pc, [r4], #-2271	; 0xfffff721
    9bf4:			; <UNDEFINED> instruction: 0xf8194479
    9bf8:	andcs	r2, r1, r1, lsl #30
    9bfc:			; <UNDEFINED> instruction: 0xf7f89104
    9c00:	strbmi	lr, [sl, #2658]	; 0xa62
    9c04:	mvnsle	r9, r4, lsl #18
    9c08:			; <UNDEFINED> instruction: 0xf7f8200a
    9c0c:			; <UNDEFINED> instruction: 0xe60cea50
    9c10:			; <UNDEFINED> instruction: 0xf10448fa
    9c14:	ldrbtmi	r0, [r8], #-2056	; 0xfffff7f8
    9c18:	stmib	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9c1c:			; <UNDEFINED> instruction: 0xf89b687b
    9c20:	blcs	11c40 <strspn@plt+0xfa44>
    9c24:			; <UNDEFINED> instruction: 0xf77f9207
    9c28:	blmi	ffd74708 <strspn@plt+0xffd7250c>
    9c2c:	strls	r3, [r5, -r1, lsl #28]
    9c30:	movwls	r4, #33915	; 0x847b
    9c34:	ldrbtmi	r4, [fp], #-3059	; 0xfffff40d
    9c38:	bcc	445460 <strspn@plt+0x443264>
    9c3c:	movwls	r1, #39331	; 0x99a3
    9c40:	blmi	ffc53448 <strspn@plt+0xffc5124c>
    9c44:	ldrbtmi	r4, [fp], #-1714	; 0xfffff94e
    9c48:	bcc	fe445470 <strspn@plt+0xfe443274>
    9c4c:	movweq	pc, #16649	; 0x4109	; <UNPREDICTABLE>
    9c50:	ldrtmi	r9, [r1], r4, lsl #6
    9c54:	ldrbtmi	r4, [fp], #-3053	; 0xfffff413
    9c58:	bcc	445484 <strspn@plt+0x443288>
    9c5c:	blls	241d84 <strspn@plt+0x23fb88>
    9c60:			; <UNDEFINED> instruction: 0xf893443b
    9c64:	blcs	15d2c <strspn@plt+0x13b30>
    9c68:	bls	27dd94 <strspn@plt+0x27bb98>
    9c6c:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
    9c70:			; <UNDEFINED> instruction: 0xf4ff429a
    9c74:			; <UNDEFINED> instruction: 0xf898aed4
    9c78:	strbeq	r1, [fp], r0
    9c7c:			; <UNDEFINED> instruction: 0xf898d541
    9c80:			; <UNDEFINED> instruction: 0xf1b93003
    9c84:	tstle	fp, r0, lsl #30
    9c88:	mulcs	r5, fp, r8
    9c8c:	blcs	6fcb0 <strspn@plt+0x6dab4>
    9c90:	andcs	fp, r0, #20, 30	; 0x50
    9c94:	andeq	pc, r1, #2
    9c98:	svclt	0x00182a00
    9c9c:	andls	r4, r7, r0, lsl r6
    9ca0:	mulcs	r2, r8, r8
    9ca4:			; <UNDEFINED> instruction: 0xf0129807
    9ca8:			; <UNDEFINED> instruction: 0xf0000203
    9cac:	svclt	0x00180001
    9cb0:	bcs	51cb8 <strspn@plt+0x4fabc>
    9cb4:			; <UNDEFINED> instruction: 0xf040bf08
    9cb8:	stmdacs	r0, {r0}
    9cbc:	bichi	pc, r9, r0
    9cc0:	andeq	lr, sl, #9216	; 0x2400
    9cc4:	blle	9a718 <strspn@plt+0x9851c>
    9cc8:	addsmi	r4, r3, #838860800	; 0x32000000
    9ccc:			; <UNDEFINED> instruction: 0xf8dbdd19
    9cd0:	ldrtmi	r0, [r2], #80	; 0x50
    9cd4:	stmdacs	r2, {r0, r9, sp}
    9cd8:	bichi	pc, ip, r0, lsl #6
    9cdc:			; <UNDEFINED> instruction: 0xf1099b05
    9ce0:	bls	10c0ec <strspn@plt+0x109ef0>
    9ce4:	andcc	r6, r4, #5963776	; 0x5b0000
    9ce8:	ldrmi	r9, [r9, #516]	; 0x204
    9cec:	bge	15077f0 <strspn@plt+0x15055f4>
    9cf0:			; <UNDEFINED> instruction: 0xf8139b04
    9cf4:			; <UNDEFINED> instruction: 0xf8137c04
    9cf8:	svccs	0x001f6c03
    9cfc:	ldrtmi	sp, [r2], #2479	; 0x9af
    9d00:			; <UNDEFINED> instruction: 0xf04fe7ec
    9d04:			; <UNDEFINED> instruction: 0x461c33ff
    9d08:	mulcc	r7, fp, r8
    9d0c:			; <UNDEFINED> instruction: 0xf0002b00
    9d10:			; <UNDEFINED> instruction: 0xf8db818e
    9d14:	strbmi	r3, [fp, #-52]	; 0xffffffcc
    9d18:	orrhi	pc, r0, r0
    9d1c:	movwls	r2, #25344	; 0x6300
    9d20:	rsbsle	r2, r8, r0, lsl #28
    9d24:	bls	2c4460 <strspn@plt+0x2c2264>
    9d28:	strtmi	r2, [r2], r0, lsl #10
    9d2c:			; <UNDEFINED> instruction: 0xf898e02f
    9d30:			; <UNDEFINED> instruction: 0xf1ba3002
    9d34:			; <UNDEFINED> instruction: 0xf0033fff
    9d38:	rsble	r0, r5, r3, lsl #6
    9d3c:	stmdbcs	r0, {r1, r4, r6, r9, sl, lr}
    9d40:	stmdbls	r7, {r1, r2, r4, r5, r8, ip, lr, pc}
    9d44:	svclt	0x000c2b00
    9d48:			; <UNDEFINED> instruction: 0xf0012100
    9d4c:	stmdbcs	r0, {r0, r8}
    9d50:	stmibmi	pc!, {r0, r1, r4, r6, r8, ip, lr, pc}	; <UNPREDICTABLE>
    9d54:	tstls	r0, r9, ror r4
    9d58:	stmibmi	lr!, {r0, sp}
    9d5c:			; <UNDEFINED> instruction: 0xf7f84479
    9d60:			; <UNDEFINED> instruction: 0xf019e9b2
    9d64:	andle	r0, r3, r0, lsl #31
    9d68:	mulcc	r8, fp, r8
    9d6c:	subsle	r2, r7, r0, lsl #22
    9d70:	ldrtmi	r9, [fp], -r5, lsl #20
    9d74:	beq	4455dc <strspn@plt+0x4433e0>
    9d78:			; <UNDEFINED> instruction: 0xf8cd4641
    9d7c:	andls	fp, r0, #4
    9d80:			; <UNDEFINED> instruction: 0xf7fd4622
    9d84:	strcc	pc, [r1, #-2783]	; 0xfffff521
    9d88:	adcmi	r4, lr, #160, 8	; 0xa0000000
    9d8c:			; <UNDEFINED> instruction: 0xf898d041
    9d90:			; <UNDEFINED> instruction: 0xf8989000
    9d94:			; <UNDEFINED> instruction: 0xf0194001
    9d98:			; <UNDEFINED> instruction: 0xf89b0010
    9d9c:			; <UNDEFINED> instruction: 0xf1041007
    9da0:	bicle	r0, r4, r2, lsl #8
    9da4:	svccc	0x00fff1ba
    9da8:	ldrbmi	sp, [r2], -sl, lsr #32
    9dac:			; <UNDEFINED> instruction: 0x4603b1f9
    9db0:	stmdbcs	r0, {r1, r2, r8, fp, ip, pc}
    9db4:			; <UNDEFINED> instruction: 0xf8dbd0e7
    9db8:			; <UNDEFINED> instruction: 0xf1b11038
    9dbc:	strdle	r3, [r2], #255	; 0xff	; <UNPREDICTABLE>
    9dc0:	andsle	r4, r2, r9, lsr #5
    9dc4:	ldrsbt	pc, [ip], -fp	; <UNPREDICTABLE>
    9dc8:	svclt	0x00ac45ae
    9dcc:	stceq	0, cr15, [r1], {79}	; 0x4f
    9dd0:	stceq	0, cr15, [r0], {79}	; 0x4f
    9dd4:	svclt	0x00a842a9
    9dd8:	stceq	0, cr15, [r0], {79}	; 0x4f
    9ddc:	svclt	0x00ac4571
    9de0:			; <UNDEFINED> instruction: 0xf00c2100
    9de4:	stmdbcs	r0, {r0, r8}
    9de8:	stmdacs	r0, {r0, r2, r3, r6, r7, ip, lr, pc}
    9dec:	mnf<illegal precision>p	f5, #1.0
    9df0:	andcs	r1, r1, r0, lsl sl
    9df4:	stmdb	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9df8:	stmibmi	r7, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    9dfc:			; <UNDEFINED> instruction: 0xe7aa4479
    9e00:	stmdbcs	r0, {r1, r3, r5, r9, sl, lr}
    9e04:	ubfx	sp, r3, #3, #19
    9e08:	mulcs	r3, r8, r8
    9e0c:	addsle	r2, r8, r0, lsl #18
    9e10:	ldmib	sp, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    9e14:	blls	130644 <strspn@plt+0x12e448>
    9e18:	stccc	8, cr15, [r3], {19}
    9e1c:			; <UNDEFINED> instruction: 0xe75d449a
    9e20:	beq	fe445688 <strspn@plt+0xfe44348c>
    9e24:	ldm	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9e28:	svclt	0x0000e7ad
    9e2c:	muleq	r1, r4, pc	; <UNPREDICTABLE>
    9e30:	andeq	r9, r1, lr, lsr lr
    9e34:	andeq	r0, r0, ip, lsr #2
    9e38:	andeq	r1, r0, lr, lsr #21
    9e3c:	andeq	r5, r0, lr, asr #13
    9e40:	muleq	r1, ip, sp
    9e44:	ldrdeq	r1, [r0], -r4
    9e48:	strdeq	r5, [r0], -r0
    9e4c:	strdeq	r5, [r0], -sl
    9e50:			; <UNDEFINED> instruction: 0x000055bc
    9e54:	andeq	r6, r0, r0, asr #1
    9e58:	andeq	r5, r0, sl, lsl #12
    9e5c:	strdeq	r5, [r0], -sl
    9e60:	andeq	r5, r0, r8, lsl r6
    9e64:	andeq	r6, r0, lr, lsr #1
    9e68:	andeq	r6, r0, r8, asr #1
    9e6c:	strheq	r6, [r0], -r6	; <UNPREDICTABLE>
    9e70:	andeq	r6, r0, sl, asr #1
    9e74:	andeq	r5, r0, sl, lsr r5
    9e78:	andeq	fp, r1, sl, lsr r6
    9e7c:	andeq	r5, r0, r6, lsl sl
    9e80:	andeq	fp, r1, r4, ror #16
    9e84:	andeq	r5, r0, r2, ror #21
    9e88:	strdeq	r5, [r0], -r6
    9e8c:	andeq	r5, r0, r2, asr #17
    9e90:	andeq	r5, r0, r4, ror #17
    9e94:	andeq	r5, r0, ip, ror #17
    9e98:			; <UNDEFINED> instruction: 0x00005cb2
    9e9c:	andeq	r5, r0, ip, lsr #9
    9ea0:	andeq	r5, r0, r4, lsr #25
    9ea4:			; <UNDEFINED> instruction: 0x000054ba
    9ea8:			; <UNDEFINED> instruction: 0x00005cb8
    9eac:	andeq	r5, r0, r2, asr #25
    9eb0:	andeq	r5, r0, r6, lsr #25
    9eb4:	andeq	r5, r0, r8, lsl r4
    9eb8:	andeq	r5, r0, r0, lsl ip
    9ebc:	andeq	r5, r0, r6, lsr #8
    9ec0:	andeq	r5, r0, ip, lsl #11
    9ec4:	andeq	r5, r0, lr, lsr #24
    9ec8:	andeq	r5, r0, sl, asr #24
    9ecc:	andeq	r5, r0, lr, asr ip
    9ed0:	andeq	r5, r0, ip, asr r3
    9ed4:	muleq	r0, r4, r2
    9ed8:	andeq	r5, r0, sl, ror #6
    9edc:	andeq	r4, r0, r8, lsr #28
    9ee0:	andeq	r5, r0, r6, asr #24
    9ee4:	ldrdeq	r9, [r1], -lr
    9ee8:	andeq	r5, r0, r4, lsl ip
    9eec:	andeq	r5, r0, r2, lsr ip
    9ef0:	muleq	r0, r2, ip
    9ef4:			; <UNDEFINED> instruction: 0x00005cb2
    9ef8:	ldrdeq	r5, [r0], -r4
    9efc:	muleq	r0, r8, r8
    9f00:	andeq	r5, r0, r0, lsr #17
    9f04:	andeq	fp, r1, r6, ror #10
    9f08:	andeq	r5, r0, r8, asr #4
    9f0c:	andeq	r4, r0, lr, lsr fp
    9f10:	ldrdeq	r5, [r0], -lr
    9f14:	ldrdeq	r4, [r0], -r8
    9f18:	ldrdeq	r5, [r0], -r8
    9f1c:	andeq	r5, r0, r0, lsr r1
    9f20:	andeq	r5, r0, r8, ror #3
    9f24:	strdeq	r5, [r0], -r4
    9f28:	andeq	r5, r0, r2, lsl #4
    9f2c:	andeq	r5, r0, r8, lsl #5
    9f30:	andeq	r5, r0, lr, asr #3
    9f34:	strdeq	r5, [r0], -ip
    9f38:	andeq	r5, r0, r2, lsr r2
    9f3c:	andeq	r4, r0, r8, asr r4
    9f40:	andeq	r5, r0, r8, lsr r2
    9f44:	andeq	r5, r0, lr, asr r2
    9f48:	andeq	r5, r0, lr, asr r2
    9f4c:	andeq	fp, r1, r0, lsl #3
    9f50:	andeq	r5, r0, r8, asr #9
    9f54:	andeq	fp, r1, sl, lsr #7
    9f58:	andeq	r5, r0, r2, asr #9
    9f5c:	andeq	r5, r0, r4, ror r0
    9f60:	andeq	r4, r0, sl, ror #18
    9f64:	strdeq	fp, [r1], -sl
    9f68:	andeq	r5, r0, sl, ror r3
    9f6c:	andeq	fp, r1, r4, lsr #6
    9f70:	andeq	r5, r0, sl, ror #4
    9f74:	ldrdeq	r4, [r0], -r8
    9f78:	andeq	r4, r0, lr, asr #17
    9f7c:	andeq	fp, r1, lr, asr r0
    9f80:	ldrdeq	r5, [r0], -r2
    9f84:	andeq	fp, r1, r8, lsl #5
    9f88:	ldrdeq	r5, [r0], -r0
    9f8c:	andeq	r4, r0, r0, asr #30
    9f90:	andeq	r4, r0, r6, lsr r8
    9f94:	andeq	r5, r0, ip, lsl #17
    9f98:	andeq	r5, r0, r0, lsl #15
    9f9c:	andeq	r5, r0, lr, asr #5
    9fa0:	strdeq	r5, [r0], -r8
    9fa4:	andeq	r5, r0, r8, lsr #18
    9fa8:	andeq	r5, r0, lr, ror #13
    9fac:	andeq	r5, r0, r4, lsr #6
    9fb0:	andeq	r5, r0, r0, lsr #3
    9fb4:			; <UNDEFINED> instruction: 0x000051b8
    9fb8:	ldrdeq	r5, [r0], -r2
    9fbc:	ldrdeq	r4, [r0], -r2
    9fc0:	andeq	r4, r0, r0, lsr r1
    9fc4:	muleq	r0, r4, r6
    9fc8:	strdeq	r4, [r0], -r2
    9fcc:			; <UNDEFINED> instruction: 0x00004db4
    9fd0:	andeq	r4, r0, sl, lsr #13
    9fd4:	andeq	r4, r0, r0, lsr r6
    9fd8:	andeq	r4, r0, lr, lsl #1
    9fdc:	andeq	r4, r0, r8, asr #29
    9fe0:	andeq	r4, r0, ip, asr #29
    9fe4:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    9fe8:	ldrdeq	r4, [r0], -r6
    9fec:	andeq	r4, r0, r0, ror #10
    9ff0:			; <UNDEFINED> instruction: 0x00003fbe
    9ff4:	andeq	r4, r0, r2, lsr #10
    9ff8:	andeq	r3, r0, r0, lsl #31
    9ffc:	andeq	r5, r0, r6, lsr #5
    a000:	andeq	r8, r0, r4, lsr #16
    a004:	muleq	r0, r6, sp
    a008:	andeq	r5, r0, sl, ror r3
    a00c:	andeq	r5, r0, sl, asr #6
    a010:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    a014:	andeq	r5, r0, ip, lsl r2
    a018:	andeq	r4, r0, r0, lsr #19
    a01c:	ldrsbtcc	pc, [r8], -fp	; <UNPREDICTABLE>
    a020:			; <UNDEFINED> instruction: 0xf04f3301
    a024:	svclt	0x00180301
    a028:			; <UNDEFINED> instruction: 0xf47f9306
    a02c:	ldmdbge	sp!, {r0, r3, r4, r5, r6, r9, sl, fp, sp, pc}
    a030:	movwls	r4, #26168	; 0x6638
    a034:			; <UNDEFINED> instruction: 0xf93ef7fd
    a038:			; <UNDEFINED> instruction: 0xf8df9b04
    a03c:			; <UNDEFINED> instruction: 0xf8131670
    a040:	ldrbtmi	r3, [r9], #-3074	; 0xfffff3fe
    a044:	andls	pc, r0, sp, asr #17
    a048:	andcs	r4, r1, r2, lsl #12
    a04c:	ldmda	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a050:	ldrbmi	lr, [r3, #-1638]	; 0xfffff99a
    a054:	bl	1c0c6c <strspn@plt+0x1bea70>
    a058:	addmi	r0, r3, #10
    a05c:	mrcge	7, 2, APSR_nzcv, cr1, cr15, {3}
    a060:	ldrsbeq	pc, [r0], #-139	; 0xffffff75	; <UNPREDICTABLE>
    a064:			; <UNDEFINED> instruction: 0xf001b923
    a068:	stmdbcs	r6, {r0, r1, r2, r3, r8}
    a06c:	rscshi	pc, r6, #0
    a070:			; <UNDEFINED> instruction: 0xe63044b2
    a074:			; <UNDEFINED> instruction: 0x0638f8df
    a078:	andls	r4, r0, #59768832	; 0x3900000
    a07c:	stmib	sp, {r1, r3, r6, r9, sl, lr}^
    a080:	ldrbtmi	sl, [r8], #-1537	; 0xfffff9ff
    a084:	svc	0x006af7f7
    a088:			; <UNDEFINED> instruction: 0xf8dfe628
    a08c:			; <UNDEFINED> instruction: 0xf1040628
    a090:	ldrbtmi	r0, [r8], #-1288	; 0xfffffaf8
    a094:	svc	0x00a4f7f7
    a098:	blcs	2428c <strspn@plt+0x22090>
    a09c:	sbcshi	pc, r5, #64, 6
    a0a0:			; <UNDEFINED> instruction: 0xf1043e01
    a0a4:	stmibne	r2!, {r0, r1, r3, r8, r9}
    a0a8:	addsmi	r9, sl, #1342177280	; 0x50000000
    a0ac:	cfldrsge	mvf15, [sl], {255}	; 0xff
    a0b0:			; <UNDEFINED> instruction: 0x3604f8df
    a0b4:	streq	pc, [r4], -r9, lsl #2
    a0b8:			; <UNDEFINED> instruction: 0xa600f8df
    a0bc:	ldrbtmi	r2, [fp], #-0
    a0c0:	ldrbls	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    a0c4:			; <UNDEFINED> instruction: 0x46b044fa
    a0c8:	bcc	4458f0 <strspn@plt+0x4436f4>
    a0cc:	ldrbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    a0d0:			; <UNDEFINED> instruction: 0x465e44f9
    a0d4:	sxtahmi	r4, fp, fp, ror #8
    a0d8:	cdp	0, 0, cr9, cr8, cr4, {0}
    a0dc:	ldmibvc	r7!, {r4, r7, r9, fp, ip, sp}^
    a0e0:	cmple	r4, r0, lsl #30
    a0e4:			; <UNDEFINED> instruction: 0xf818a93d
    a0e8:			; <UNDEFINED> instruction: 0xf7fd0c04
    a0ec:	stmdbls	r4, {r0, r1, r5, r6, r7, fp, ip, sp, lr, pc}
    a0f0:	stccc	8, cr15, [r2], {24}
    a0f4:	mnfe	f1, f0
    a0f8:			; <UNDEFINED> instruction: 0x46021a10
    a0fc:			; <UNDEFINED> instruction: 0xf7f72001
    a100:	cdp	15, 1, cr14, cr8, cr2, {7}
    a104:			; <UNDEFINED> instruction: 0xf7f70a90
    a108:			; <UNDEFINED> instruction: 0xf8dfef6c
    a10c:			; <UNDEFINED> instruction: 0xf81805bc
    a110:	movwcs	r2, #3076	; 0xc04
    a114:			; <UNDEFINED> instruction: 0x46294478
    a118:			; <UNDEFINED> instruction: 0xf7fb9600
    a11c:	mulcs	r1, r5, pc	; <UNPREDICTABLE>
    a120:	stccs	8, cr15, [r3], {24}
    a124:	bcs	1753c <strspn@plt+0x15340>
    a128:	cfstrdge	mvd15, [sp], {63}	; 0x3f
    a12c:	ands	r2, sl, r0, lsl #8
    a130:	blvs	fecf67d4 <strspn@plt+0xfecf45d8>
    a134:	svccc	0x00fff1b3
    a138:	adcmi	sp, r3, #16
    a13c:			; <UNDEFINED> instruction: 0xf8d6d016
    a140:	strmi	ip, [r4, #60]!	; 0x3c
    a144:	smlatbcs	r1, ip, pc, fp	; <UNPREDICTABLE>
    a148:	adcmi	r2, r3, #0, 2
    a14c:	smlatbcs	r0, r8, pc, fp	; <UNPREDICTABLE>
    a150:	svclt	0x00ac4563
    a154:			; <UNDEFINED> instruction: 0xf0012300
    a158:	ldmdblt	fp!, {r0, r8, r9}
    a15c:	strcc	r3, [r4, #-1025]	; 0xfffffbff
    a160:			; <UNDEFINED> instruction: 0xf6bf4294
    a164:	ldmibvc	r3!, {r4, r5, sl, fp, sp, pc}^
    a168:	mvnle	r2, r0, lsl #22
    a16c:	ldrbmi	r4, [r1], -r2, lsr #12
    a170:			; <UNDEFINED> instruction: 0xf7f72001
    a174:			; <UNDEFINED> instruction: 0xf818efa8
    a178:	strbmi	r2, [r8], -r4, lsl #24
    a17c:	strtmi	r2, [r9], -r0, lsl #6
    a180:			; <UNDEFINED> instruction: 0xf7fb9600
    a184:			; <UNDEFINED> instruction: 0xf818ff61
    a188:	andcs	r2, r1, r3, lsl #24
    a18c:	blvs	1d0412c <strspn@plt+0x1d01f30>
    a190:	addsmi	r9, r3, #4, 20	; 0x4000
    a194:	smladcs	r0, r8, pc, fp	; <UNPREDICTABLE>
    a198:	blvs	fecfe8a8 <strspn@plt+0xfecfc6ac>
    a19c:	movwcc	r2, #5889	; 0x1701
    a1a0:			; <UNDEFINED> instruction: 0xe79fd1be
    a1a4:	streq	pc, [r4, #-2271]!	; 0xfffff721
    a1a8:	streq	pc, [r8, #-260]	; 0xfffffefc
    a1ac:			; <UNDEFINED> instruction: 0xf7f74478
    a1b0:	ldmdavs	fp!, {r3, r4, r8, r9, sl, fp, sp, lr, pc}^
    a1b4:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    a1b8:	cdpcc	2, 0, cr8, cr1, cr14, {0}
    a1bc:	movweq	pc, #45316	; 0xb104	; <UNPREDICTABLE>
    a1c0:	andls	r1, r6, #2654208	; 0x288000
    a1c4:			; <UNDEFINED> instruction: 0xf4ff429a
    a1c8:			; <UNDEFINED> instruction: 0xf8dfabf7
    a1cc:			; <UNDEFINED> instruction: 0xf1093504
    a1d0:			; <UNDEFINED> instruction: 0xf8df0604
    a1d4:	ldrtmi	sl, [r9], r0, lsl #10
    a1d8:	tstcs	r0, fp, ror r4
    a1dc:	strdls	r4, [r5, -sl]
    a1e0:	bcc	445a08 <strspn@plt+0x44380c>
    a1e4:	ldrbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    a1e8:	mcr	4, 0, r4, cr8, cr11, {3}
    a1ec:			; <UNDEFINED> instruction: 0xf8df3a90
    a1f0:	ldrbtmi	r3, [fp], #-1260	; 0xfffffb14
    a1f4:			; <UNDEFINED> instruction: 0xf89b9304
    a1f8:	svccs	0x00007007
    a1fc:	ldmdbge	sp!, {r2, r5, r6, r8, ip, lr, pc}
    a200:	stceq	8, cr15, [r4], {22}
    a204:			; <UNDEFINED> instruction: 0xf856f7fd
    a208:			; <UNDEFINED> instruction: 0xf8169905
    a20c:	tstls	r0, r2, lsl #24
    a210:	bne	445a78 <strspn@plt+0x44387c>
    a214:	andcs	r4, r1, r2, lsl #12
    a218:	svc	0x0054f7f7
    a21c:	muleq	r8, fp, r8
    a220:	stccc	8, cr15, [r4], {22}
    a224:	cmpeq	r0, fp, lsl #2	; <UNPREDICTABLE>
    a228:	tstls	r1, sl, lsr #12
    a22c:			; <UNDEFINED> instruction: 0xf8df9000
    a230:	cfcmpd	r0, mvd8, mvd0
    a234:	ldrbtmi	r1, [r8], #-2704	; 0xfffff570
    a238:	blx	1c4822c <strspn@plt+0x1c46030>
    a23c:			; <UNDEFINED> instruction: 0xf8162101
    a240:	strcc	r2, [r4, #-3075]	; 0xfffff3fd
    a244:			; <UNDEFINED> instruction: 0xf43f2a00
    a248:			; <UNDEFINED> instruction: 0xf10daba9
    a24c:	strcs	r0, [r0], #-2292	; 0xfffff70c
    a250:			; <UNDEFINED> instruction: 0xb1b7e01c
    a254:	ldrsbteq	pc, [r8], -fp	; <UNPREDICTABLE>
    a258:	svccc	0x00fff1b0
    a25c:	adcmi	sp, r0, #17
    a260:			; <UNDEFINED> instruction: 0xf8dbd018
    a264:	svclt	0x00b4c03c
    a268:	movwcs	r2, #769	; 0x301
    a26c:	svclt	0x00b445a4
    a270:			; <UNDEFINED> instruction: 0xf0032300
    a274:	strbmi	r0, [r0, #-769]!	; 0xfffffcff
    a278:	movwcs	fp, #4012	; 0xfac
    a27c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    a280:	strcc	fp, [r1], #-2371	; 0xfffff6bd
    a284:	addsmi	r3, r4, #4, 10	; 0x1000000
    a288:	blge	fe247d8c <strspn@plt+0xfe245b90>
    a28c:	mulcc	r7, fp, r8
    a290:	bicsle	r2, lr, r0, lsl #22
    a294:	movtcs	r9, #2564	; 0xa04
    a298:			; <UNDEFINED> instruction: 0x46404619
    a29c:	andls	r9, r0, #16777216	; 0x1000000
    a2a0:			; <UNDEFINED> instruction: 0xf7f72201
    a2a4:			; <UNDEFINED> instruction: 0xf89befa6
    a2a8:			; <UNDEFINED> instruction: 0xf8160008
    a2ac:			; <UNDEFINED> instruction: 0xf10b3c04
    a2b0:			; <UNDEFINED> instruction: 0x462a0150
    a2b4:	andls	r9, r0, r1, lsl #2
    a2b8:			; <UNDEFINED> instruction: 0x46404651
    a2bc:	blx	bc82b0 <strspn@plt+0xbc60b4>
    a2c0:	stccs	8, cr15, [r3], {22}
    a2c4:	ldrb	r2, [ip, r1, lsl #2]
    a2c8:	ldrsbtcc	pc, [r4], -fp	; <UNPREDICTABLE>
    a2cc:	addsmi	r9, r3, #20480	; 0x5000
    a2d0:	smladcs	r0, r8, pc, fp	; <UNPREDICTABLE>
    a2d4:			; <UNDEFINED> instruction: 0xf8dbd1b3
    a2d8:	smladxcs	r1, r8, r0, r3
    a2dc:			; <UNDEFINED> instruction: 0xd1ae3301
    a2e0:			; <UNDEFINED> instruction: 0xf8dfe78d
    a2e4:			; <UNDEFINED> instruction: 0xf1040400
    a2e8:	ldrbtmi	r0, [r8], #-1288	; 0xfffffaf8
    a2ec:	mrc	7, 3, APSR_nzcv, cr8, cr7, {7}
    a2f0:	andcc	lr, r0, #3522560	; 0x35c000
    a2f4:	vpmax.u8	d18, d0, d0
    a2f8:	mcrcc	1, 0, r8, cr1, cr2, {2}
    a2fc:	andeq	pc, fp, #4, 2
    a300:	smlatbls	r5, r1, r9, r1
    a304:			; <UNDEFINED> instruction: 0xf4ff4291
    a308:	ldcne	8, cr10, [lr, #-0]
    a30c:			; <UNDEFINED> instruction: 0xf8df4bf6
    a310:	ldrdcs	r9, [r0], -ip
    a314:	sxtahmi	r4, r0, fp, ror #8
    a318:	strdls	r4, [r4], -r9
    a31c:	bcc	445b44 <strspn@plt+0x443948>
    a320:	ldrbtmi	r4, [fp], #-3059	; 0xfffff40d
    a324:	bcc	fe445b4c <strspn@plt+0xfe443950>
    a328:	ldrbtmi	r4, [fp], #-3058	; 0xfffff40e
    a32c:	bcc	445b58 <strspn@plt+0x44395c>
    a330:			; <UNDEFINED> instruction: 0xa002f8b5
    a334:	mulvs	r7, fp, r8
    a338:	blx	fe6c8da8 <strspn@plt+0xfe6c6bac>
    a33c:	blx	fe2c8bc0 <strspn@plt+0xfe2c69c4>
    a340:	streq	pc, [r4], #-266	; 0xfffffef6
    a344:	cmnle	r0, r0, lsl #28
    a348:			; <UNDEFINED> instruction: 0xf818a93d
    a34c:			; <UNDEFINED> instruction: 0xf7fc0c04
    a350:	stmdbls	r4, {r0, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    a354:	stccc	8, cr15, [r2], {24}
    a358:	mnfe	f1, f0
    a35c:			; <UNDEFINED> instruction: 0x46021a10
    a360:			; <UNDEFINED> instruction: 0xf7f72001
    a364:	stccs	14, cr14, [r4], {176}	; 0xb0
    a368:	stmibmi	r3!, {r2, r3, r5, r6, ip, lr, pc}^
    a36c:	ldrbmi	r1, [r2], -fp, lsr #26
    a370:	ldrbtmi	r2, [r9], #-1
    a374:	mcr	7, 5, pc, cr6, cr7, {7}	; <UNPREDICTABLE>
    a378:			; <UNDEFINED> instruction: 0xf8182001
    a37c:	strtmi	r2, [r5], #-3075	; 0xfffff3fd
    a380:	suble	r2, r3, r0, lsl #20
    a384:			; <UNDEFINED> instruction: 0xf04f9706
    a388:	vnmls.f32	s0, s18, s0
    a38c:	ands	r7, lr, r0, lsl sl
    a390:			; <UNDEFINED> instruction: 0xf8dbb1c6
    a394:			; <UNDEFINED> instruction: 0xf1b11038
    a398:			; <UNDEFINED> instruction: 0xd0133fff
    a39c:	andsle	r4, lr, r1, asr r5
    a3a0:	ldrsbt	pc, [ip], -fp	; <UNPREDICTABLE>
    a3a4:	svclt	0x00ac45d6
    a3a8:	stceq	0, cr15, [r1], {79}	; 0x4f
    a3ac:	stceq	0, cr15, [r0], {79}	; 0x4f
    a3b0:	svclt	0x00a84551
    a3b4:	stceq	0, cr15, [r0], {79}	; 0x4f
    a3b8:	svclt	0x00ac4571
    a3bc:			; <UNDEFINED> instruction: 0xf00c2100
    a3c0:	stmdblt	r1!, {r0, r8}^
    a3c4:	beq	867f4 <strspn@plt+0x845f8>
    a3c8:	ldrmi	r4, [r2, #1061]	; 0x425
    a3cc:	stmdahi	fp!, {r0, r2, r3, r4, r9, fp, ip, lr, pc}^
    a3d0:	mulne	r7, fp, r8
    a3d4:	addslt	fp, fp, #372736	; 0x5b000
    a3d8:	stmdbcs	r0, {r2, r3, r4, r8, sl, fp, ip}
    a3dc:	stfcsd	f5, [r4], {216}	; 0xd8
    a3e0:	stcne	0, cr13, [r9, #-40]!	; 0xffffffd8
    a3e4:	tstls	r0, r2, asr r6
    a3e8:	strbmi	r2, [r9], -r1
    a3ec:	mcr	7, 3, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
    a3f0:	stccs	8, cr15, [r3], {24}
    a3f4:	strb	r2, [r5, r1]!
    a3f8:			; <UNDEFINED> instruction: 0x46394652
    a3fc:			; <UNDEFINED> instruction: 0xf7f72001
    a400:			; <UNDEFINED> instruction: 0xf818ee62
    a404:	andcs	r2, r1, r3, lsl #24
    a408:	svcls	0x0006e7dc
    a40c:	ldmdavs	fp!, {r2, r9, fp, ip, pc}^
    a410:	andls	r3, r4, #268435456	; 0x10000000
    a414:	vrshr.s64	d4, d10, #64
    a418:	bls	16a72c <strspn@plt+0x168530>
    a41c:			; <UNDEFINED> instruction: 0xf1081ceb
    a420:	addsmi	r0, sl, #4, 16	; 0x40000
    a424:			; <UNDEFINED> instruction: 0xf7fed284
    a428:			; <UNDEFINED> instruction: 0xf8dbbf70
    a42c:	bls	116504 <strspn@plt+0x114308>
    a430:	svclt	0x00184293
    a434:	lslle	r2, r0, #12
    a438:	ldrsbtcc	pc, [r8], -fp	; <UNPREDICTABLE>
    a43c:	movwcc	r2, #5633	; 0x1601
    a440:			; <UNDEFINED> instruction: 0xe781d19b
    a444:	beq	fe445cac <strspn@plt+0xfe443ab0>
    a448:	stcl	7, cr15, [sl, #988]	; 0x3dc
    a44c:	ldr	r2, [r4, r1]
    a450:			; <UNDEFINED> instruction: 0xf10448aa
    a454:	ldrbtmi	r0, [r8], #-1288	; 0xfffffaf8
    a458:	stcl	7, cr15, [r2, #988]	; 0x3dc
    a45c:	blcs	24650 <strspn@plt+0x22454>
    a460:	rscshi	pc, sl, r0, asr #6
    a464:			; <UNDEFINED> instruction: 0xf1043e01
    a468:	stmibne	r2!, {r0, r1, r3, r8, r9}
    a46c:	addsmi	r9, sl, #1342177280	; 0x50000000
    a470:	bge	ff3c7874 <strspn@plt+0xff3c5678>
    a474:			; <UNDEFINED> instruction: 0xf1094ba2
    a478:			; <UNDEFINED> instruction: 0xf8df0604
    a47c:	smlabbcs	r0, r8, r2, sl
    a480:			; <UNDEFINED> instruction: 0xf8df447b
    a484:	ldrbtmi	r9, [sl], #644	; 0x284
    a488:	mcr	6, 0, r4, cr8, cr0, {5}
    a48c:	blmi	fe7d8cd4 <strspn@plt+0xfe7d6ad8>
    a490:			; <UNDEFINED> instruction: 0x465e44f9
    a494:	sxtahmi	r4, fp, fp, ror #8
    a498:	mvfe	f1, f4
    a49c:	ldmibvc	r7!, {r4, r7, r9, fp, ip, sp}^
    a4a0:	cmple	r4, r0, lsl #30
    a4a4:			; <UNDEFINED> instruction: 0xf818a93d
    a4a8:			; <UNDEFINED> instruction: 0xf7fc0c04
    a4ac:	stmdbls	r4, {r0, r1, r8, r9, sl, fp, ip, sp, lr, pc}
    a4b0:	stccc	8, cr15, [r2], {24}
    a4b4:	mnfe	f1, f0
    a4b8:			; <UNDEFINED> instruction: 0x46021a10
    a4bc:			; <UNDEFINED> instruction: 0xf7f72001
    a4c0:	cdp	14, 1, cr14, cr8, cr2, {0}
    a4c4:			; <UNDEFINED> instruction: 0xf7f70a90
    a4c8:	ldmmi	r1, {r2, r3, r7, r8, sl, fp, sp, lr, pc}
    a4cc:	stccs	8, cr15, [r4], {24}
    a4d0:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    a4d4:	strls	r2, [r0], -r0, lsl #6
    a4d8:	ldc2	7, cr15, [r6, #1004]!	; 0x3ec
    a4dc:			; <UNDEFINED> instruction: 0xf8182101
    a4e0:	strcc	r2, [r4, #-3075]	; 0xfffff3fd
    a4e4:			; <UNDEFINED> instruction: 0xf43f2a00
    a4e8:	strcs	sl, [r0], #-2692	; 0xfffff57c
    a4ec:			; <UNDEFINED> instruction: 0xb1afe01b
    a4f0:			; <UNDEFINED> instruction: 0xf1b06bb0
    a4f4:			; <UNDEFINED> instruction: 0xd0113fff
    a4f8:	andsle	r4, r7, r0, lsr #5
    a4fc:	ldrsbtgt	pc, [ip], -r6	; <UNPREDICTABLE>
    a500:	movwcs	fp, #8116	; 0x1fb4
    a504:	strmi	r2, [r4, #768]!	; 0x300
    a508:	movwcs	fp, #4020	; 0xfb4
    a50c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    a510:	svclt	0x00ac4560
    a514:			; <UNDEFINED> instruction: 0xf0032300
    a518:	ldmdblt	fp!, {r0, r8, r9}
    a51c:	strcc	r3, [r4, #-1025]	; 0xfffffbff
    a520:			; <UNDEFINED> instruction: 0xf6bf4294
    a524:	ldmibvc	r3!, {r1, r2, r5, r6, r9, fp, sp, pc}^
    a528:	mvnle	r2, r0, lsl #22
    a52c:	ldrbmi	r4, [r1], -r2, lsr #12
    a530:			; <UNDEFINED> instruction: 0xf7f72001
    a534:			; <UNDEFINED> instruction: 0xf818edc8
    a538:	strtmi	r2, [r9], -r4, lsl #24
    a53c:	strbmi	r2, [r8], -r0, lsl #6
    a540:			; <UNDEFINED> instruction: 0xf7fb9600
    a544:			; <UNDEFINED> instruction: 0xf818fd81
    a548:	tstcs	r1, r3, lsl #24
    a54c:	blvs	1d044ec <strspn@plt+0x1d022f0>
    a550:	addsmi	r9, r3, #4, 20	; 0x4000
    a554:	smladcs	r0, r8, pc, fp	; <UNPREDICTABLE>
    a558:	blvs	fecfec64 <strspn@plt+0xfecfca68>
    a55c:	movwcc	r2, #5889	; 0x1701
    a560:			; <UNDEFINED> instruction: 0xe79fd1bd
    a564:			; <UNDEFINED> instruction: 0xf89b46b3
    a568:	blcs	5658c <strspn@plt+0x54390>
    a56c:	mrcge	4, 0, APSR_nzcv, cr3, cr14, {3}
    a570:			; <UNDEFINED> instruction: 0xf47e2900
    a574:	stmdbmi	r7!, {r4, r9, sl, fp, sp, pc}^
    a578:			; <UNDEFINED> instruction: 0xf8db2001
    a57c:			; <UNDEFINED> instruction: 0xf8db3038
    a580:	ldrbtmi	r2, [r9], #-52	; 0xffffffcc
    a584:	ldc	7, cr15, [lr, #988]	; 0x3dc
    a588:	andcc	lr, lr, #3588096	; 0x36c000
    a58c:	lfmle	f4, 2, [lr, #-616]	; 0xfffffd98
    a590:	andcs	r4, r1, r1, ror #18
    a594:			; <UNDEFINED> instruction: 0xf7f74479
    a598:			; <UNDEFINED> instruction: 0xf7feed96
    a59c:	strdcs	fp, [r0], -ip
    a5a0:	mulcc	r7, fp, r8
    a5a4:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    a5a8:			; <UNDEFINED> instruction: 0xf47e4303
    a5ac:	ldmdbmi	fp, {r2, r4, r5, r6, r7, r8, sl, fp, sp, pc}^
    a5b0:			; <UNDEFINED> instruction: 0xf8db2001
    a5b4:			; <UNDEFINED> instruction: 0xf8db3038
    a5b8:	ldrbtmi	r2, [r9], #-52	; 0xffffffcc
    a5bc:	stc	7, cr15, [r2, #988]	; 0x3dc
    a5c0:	andcc	lr, lr, #3588096	; 0x36c000
    a5c4:	sfmle	f4, 2, [r2, #-616]	; 0xfffffd98
    a5c8:	andcs	r4, r1, r5, asr r9
    a5cc:			; <UNDEFINED> instruction: 0xf7f74479
    a5d0:			; <UNDEFINED> instruction: 0xf7feed7a
    a5d4:	smlattcs	r0, r0, sp, fp
    a5d8:	mulcc	r7, fp, r8
    a5dc:			; <UNDEFINED> instruction: 0xf47e2b01
    a5e0:	stmdbcs	r0, {r1, r3, r4, r6, r7, r8, sl, fp, sp, pc}
    a5e4:	cfldrdge	mvd15, [r7, #504]	; 0x1f8
    a5e8:	andcs	r4, r1, lr, asr #18
    a5ec:	ldrsbtcc	pc, [r8], -fp	; <UNPREDICTABLE>
    a5f0:	ldrsbtcs	pc, [r4], -fp	; <UNPREDICTABLE>
    a5f4:			; <UNDEFINED> instruction: 0xf7f74479
    a5f8:	ldmib	fp, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}^
    a5fc:	addsmi	r3, sl, #-536870912	; 0xe0000000
    a600:	stmdbmi	r9, {r0, r2, r5, r8, sl, fp, ip, lr, pc}^
    a604:	ldrbtmi	r2, [r9], #-1
    a608:	ldcl	7, cr15, [ip, #-988]	; 0xfffffc24
    a60c:	stcllt	7, cr15, [r3, #1016]	; 0x3f8
    a610:			; <UNDEFINED> instruction: 0xf89b46b3
    a614:	blcs	56638 <strspn@plt+0x5443c>
    a618:	cfldrsge	mvf15, [sp, #504]!	; 0x1f8
    a61c:			; <UNDEFINED> instruction: 0xf47e2800
    a620:	stmdbmi	r2, {r1, r3, r4, r5, r7, r8, sl, fp, sp, pc}^
    a624:			; <UNDEFINED> instruction: 0xf8db2001
    a628:			; <UNDEFINED> instruction: 0xf8db3038
    a62c:	ldrbtmi	r2, [r9], #-52	; 0xffffffcc
    a630:	stcl	7, cr15, [r8, #-988]	; 0xfffffc24
    a634:	andcc	lr, lr, #3588096	; 0x36c000
    a638:	sfmle	f4, 4, [r8, #-616]	; 0xfffffd98
    a63c:	andcs	r4, r1, ip, lsr r9
    a640:			; <UNDEFINED> instruction: 0xf7f74479
    a644:			; <UNDEFINED> instruction: 0xf7feed40
    a648:	andcs	fp, r0, r6, lsr #27
    a64c:	andcs	lr, sl, r1, ror #15
    a650:	stc	7, cr15, [ip, #-988]!	; 0xfffffc24
    a654:	ldclt	7, cr15, [pc, #1016]	; aa54 <strspn@plt+0x8858>
    a658:	str	r2, [r4, r0, lsl #2]
    a65c:	mulne	r5, r8, r8
    a660:	stmdbcs	r1, {r0, r3, r7, r8, fp}
    a664:	cfstrsge	mvf15, [r4, #-508]	; 0xfffffe04
    a668:	stcle	8, cr2, [r4], {2}
    a66c:			; <UNDEFINED> instruction: 0xf7ff4654
    a670:			; <UNDEFINED> instruction: 0xf7f7bb4b
    a674:	stmdbmi	pc!, {r1, r2, r5, r6, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    a678:	stmdami	pc!, {r1, r3, r4, r9, sl, lr}	; <UNPREDICTABLE>
    a67c:	ldrbtmi	r4, [r9], #-1619	; 0xfffff9ad
    a680:	cmncc	r0, r4, asr r6
    a684:			; <UNDEFINED> instruction: 0xf7f74478
    a688:			; <UNDEFINED> instruction: 0xf7ffec6a
    a68c:	stmdbmi	fp!, {r0, r2, r3, r4, r5, r8, r9, fp, ip, sp, pc}
    a690:			; <UNDEFINED> instruction: 0xf04f4652
    a694:	andcs	r0, r1, r0, lsl #16
    a698:			; <UNDEFINED> instruction: 0xf7f74479
    a69c:			; <UNDEFINED> instruction: 0x4631ed14
    a6a0:	strbmi	r4, [r2], -r0, lsr #12
    a6a4:	stc	7, cr15, [r4], {247}	; 0xf7
    a6a8:	ldclt	7, cr15, [r0, #-1016]!	; 0xfffffc08
    a6ac:	ldrdeq	r4, [r0], -r6
    a6b0:	andeq	r4, r0, sl, lsl #29
    a6b4:	andeq	r4, r0, sl, ror #20
    a6b8:	andeq	r4, r0, sl, asr sl
    a6bc:	andeq	r4, r0, r4, lsr #21
    a6c0:	strdeq	r4, [r0], -ip
    a6c4:	andeq	r4, r0, r8, ror sl
    a6c8:			; <UNDEFINED> instruction: 0x000048b8
    a6cc:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    a6d0:	andeq	r4, r0, r0, asr #18
    a6d4:	strdeq	r4, [r0], -r0
    a6d8:	andeq	r4, r0, r4, ror #15
    a6dc:	andeq	r4, r0, r6, ror r9
    a6e0:	andeq	r4, r0, lr, lsl #21
    a6e4:	andeq	r4, r0, r6, asr #20
    a6e8:	andeq	r4, r0, r4, lsl #16
    a6ec:	andeq	r4, r0, ip, lsl #21
    a6f0:	andeq	r4, r0, lr, asr sl
    a6f4:	muleq	r0, lr, sl
    a6f8:	andeq	r4, r0, lr, ror #19
    a6fc:	andeq	r4, r0, r6, lsr #13
    a700:	muleq	r0, r8, r6
    a704:	andeq	r4, r0, r2, ror #13
    a708:	andeq	r4, r0, ip, lsr r5
    a70c:			; <UNDEFINED> instruction: 0x000046b8
    a710:	strdeq	r4, [r0], -sl
    a714:	ldrdeq	r4, [r0], -r6
    a718:	andeq	r4, r0, r8, ror #1
    a71c:	muleq	r0, lr, r0
    a720:	strheq	r4, [r0], -r0
    a724:	andeq	r4, r0, r4, rrx
    a728:	andeq	r4, r0, r6, ror r0
    a72c:	andeq	r4, r0, sl, lsr #32
    a730:	andeq	r4, r0, ip, lsr r0
    a734:	ldrdeq	r7, [r0], -r6
    a738:	andeq	r4, r0, r4, ror #16
    a73c:	andeq	r4, r0, r4, ror #25
    a740:	mvnsmi	lr, #737280	; 0xb4000
    a744:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    a748:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    a74c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    a750:	bl	feac8734 <strspn@plt+0xfeac6538>
    a754:	blne	1d9b950 <strspn@plt+0x1d99754>
    a758:	strhle	r1, [sl], -r6
    a75c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    a760:	svccc	0x0004f855
    a764:	strbmi	r3, [sl], -r1, lsl #8
    a768:	ldrtmi	r4, [r8], -r1, asr #12
    a76c:	adcmi	r4, r6, #152, 14	; 0x2600000
    a770:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    a774:	svclt	0x000083f8
    a778:			; <UNDEFINED> instruction: 0x000185b6
    a77c:	andeq	r8, r1, ip, lsr #11
    a780:	svclt	0x00004770

Disassembly of section .fini:

0000a784 <.fini>:
    a784:	push	{r3, lr}
    a788:	pop	{r3, pc}
