<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/sam34/chip/sam_chipid.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_eced7ed22824575f91183b3f6b869c90.html">sam34</a></li><li class="navelem"><a class="el" href="dir_bb484e36f8ed59c30e09a1b8bda50f4e.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">sam_chipid.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/sam34/chip/sam_chipid.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * CHIPID Register Definitions for the SAM3U, SAM4S, and SAM4L</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Copyright (C) 2009, 2013 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_SAM34_CHIP_SAM_CHIPID_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_SAM34_CHIP_SAM_CHIPID_H</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;chip.h&quot;</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;chip/sam_memorymap.h&quot;</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/* CHIPID register offsets **************************************************************/</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define SAM_CHIPID_CIDR                 0x00 </span><span class="comment">/* Chip ID Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_CHIPID_EXID                 0x04 </span><span class="comment">/* Chip ID Extension Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* CHIPID register addresses ************************************************************/</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define SAM_CHIPID_CIDR                 (SAM_CHIPID_BASE+SAM_CHIPID_CIDR)</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_CHIPID_EXID                 (SAM_CHIPID_BASE+SAM_CHIPID_EXID)</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* CHIPID register bit definitions ******************************************************/</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define CHIPID_CIDR_VERSION_SHIFT       (0)      </span><span class="comment">/* Bits 0-4:  Version of the Device */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHIPID_CIDR_VERSION_MASK        (0x1f &lt;&lt; CHIPID_CIDR_VERSION_SHIFT)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHIPID_CIDR_EPROC_SHIFT         (5)      </span><span class="comment">/* Bits 5-7:  Embedded Processor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHIPID_CIDR_EPROC_MASK          (7 &lt;&lt; CHIPID_CIDR_EPROC_SHIFT)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_EPROC_ARM946ES    (1 &lt;&lt; CHIPID_CIDR_EPROC_SHIFT) </span><span class="comment">/* ARM946E-S */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_EPROC_ARM7TDMI    (2 &lt;&lt; CHIPID_CIDR_EPROC_SHIFT) </span><span class="comment">/* ARM7TDMI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_EPROC_CORTEXM3    (3 &lt;&lt; CHIPID_CIDR_EPROC_SHIFT) </span><span class="comment">/* Cortex-M3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_EPROC_ARM920T     (4 &lt;&lt; CHIPID_CIDR_EPROC_SHIFT) </span><span class="comment">/* ARM920T */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_EPROC_ARM926EJS   (5 &lt;&lt; CHIPID_CIDR_EPROC_SHIFT) </span><span class="comment">/* ARM926EJ-S */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_EPROC_CORTEXA5    (6 &lt;&lt; CHIPID_CIDR_EPROC_SHIFT) </span><span class="comment">/* Cortex-A5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_EPROC_CORTEXM4    (7 &lt;&lt; CHIPID_CIDR_EPROC_SHIFT) </span><span class="comment">/* Cortex-M4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHIPID_CIDR_NVPSIZ_SHIFT        (8)      </span><span class="comment">/* Bits 8-11:  Nonvolatile Program Memory Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHIPID_CIDR_NVPSIZ_MASK         (15 &lt;&lt; CHIPID_CIDR_NVPSIZ_SHIFT)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_NVPSIZ_NONE       (0  &lt;&lt; CHIPID_CIDR_NVPSIZ_SHIFT) </span><span class="comment">/* None */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_NVPSIZ_8KB        (1  &lt;&lt; CHIPID_CIDR_NVPSIZ_SHIFT) </span><span class="comment">/* 8K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_NVPSIZ_16KB       (2  &lt;&lt; CHIPID_CIDR_NVPSIZ_SHIFT) </span><span class="comment">/* 16K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_NVPSIZ_32KB       (3  &lt;&lt; CHIPID_CIDR_NVPSIZ_SHIFT) </span><span class="comment">/* 32K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_NVPSIZ_64KB       (5  &lt;&lt; CHIPID_CIDR_NVPSIZ_SHIFT) </span><span class="comment">/* 64K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_NVPSIZ_128KB      (7  &lt;&lt; CHIPID_CIDR_NVPSIZ_SHIFT) </span><span class="comment">/* 128K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_NVPSIZ_256KB      (9  &lt;&lt; CHIPID_CIDR_NVPSIZ_SHIFT) </span><span class="comment">/* 256K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_NVPSIZ_512KB      (10 &lt;&lt; CHIPID_CIDR_NVPSIZ_SHIFT) </span><span class="comment">/* 512K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_NVPSIZ_1MB        (12 &lt;&lt; CHIPID_CIDR_NVPSIZ_SHIFT) </span><span class="comment">/* 1024K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_NVPSIZ_2MB        (14 &lt;&lt; CHIPID_CIDR_NVPSIZ_SHIFT) </span><span class="comment">/* 2048K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHIPID_CIDR_NVPSIZ2_SHIFT       (12)      </span><span class="comment">/* Bits 12-15:  Nonvolatile Program Memory Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHIPID_CIDR_NVPSIZ2_MASK        (15 &lt;&lt; CHIPID_CIDR_NVPSIZ_SHIFT)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_NVPSIZ2_NONE      (0  &lt;&lt; CHIPID_CIDR_NVPSIZ_SHIFT) </span><span class="comment">/* None */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_NVPSIZ2_8KB       (1  &lt;&lt; CHIPID_CIDR_NVPSIZ_SHIFT) </span><span class="comment">/* 8K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_NVPSIZ2_16KB      (2  &lt;&lt; CHIPID_CIDR_NVPSIZ_SHIFT) </span><span class="comment">/* 16K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_NVPSIZ2_32KB      (3  &lt;&lt; CHIPID_CIDR_NVPSIZ_SHIFT) </span><span class="comment">/* 32K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_NVPSIZ2_64KB      (5  &lt;&lt; CHIPID_CIDR_NVPSIZ_SHIFT) </span><span class="comment">/* 64K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_NVPSIZ2_128KB     (7  &lt;&lt; CHIPID_CIDR_NVPSIZ_SHIFT) </span><span class="comment">/* 128K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_NVPSIZ2_256KB     (9  &lt;&lt; CHIPID_CIDR_NVPSIZ_SHIFT) </span><span class="comment">/* 256K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_NVPSIZ2_512KB     (10 &lt;&lt; CHIPID_CIDR_NVPSIZ_SHIFT) </span><span class="comment">/* 512K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_NVPSIZ2_1MB       (12 &lt;&lt; CHIPID_CIDR_NVPSIZ_SHIFT) </span><span class="comment">/* 1024K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_NVPSIZ2_2MB       (14 &lt;&lt; CHIPID_CIDR_NVPSIZ_SHIFT) </span><span class="comment">/* 2048K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHIPID_CIDR_SRAMSIZ_SHIFT       (16)      </span><span class="comment">/* Bits 16-19:  Internal SRAM Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHIPID_CIDR_SRAMSIZ_MASK        (15 &lt;&lt; CHIPID_CIDR_SRAMSIZ_SHIFT)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_SRAMSIZ_48KB      (0  &lt;&lt; CHIPID_CIDR_SRAMSIZ_SHIFT) </span><span class="comment">/* 48K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_SRAMSIZ_1KB       (1  &lt;&lt; CHIPID_CIDR_SRAMSIZ_SHIFT) </span><span class="comment">/* 1K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_SRAMSIZ_192KB     (1  &lt;&lt; CHIPID_CIDR_SRAMSIZ_SHIFT) </span><span class="comment">/* 192K bytes (SAM4S) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_SRAMSIZ_2KB       (2  &lt;&lt; CHIPID_CIDR_SRAMSIZ_SHIFT) </span><span class="comment">/* 2K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_SRAMSIZ_6KB       (3  &lt;&lt; CHIPID_CIDR_SRAMSIZ_SHIFT) </span><span class="comment">/* 6K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_SRAMSIZ_112KB     (4  &lt;&lt; CHIPID_CIDR_SRAMSIZ_SHIFT) </span><span class="comment">/* 112K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_SRAMSIZ_24KB      (4  &lt;&lt; CHIPID_CIDR_SRAMSIZ_SHIFT) </span><span class="comment">/* 24K bytes (SAM4S, SAM4L) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_SRAMSIZ_4KB       (5  &lt;&lt; CHIPID_CIDR_SRAMSIZ_SHIFT) </span><span class="comment">/* 4K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_SRAMSIZ_80KB      (6  &lt;&lt; CHIPID_CIDR_SRAMSIZ_SHIFT) </span><span class="comment">/* 80K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_SRAMSIZ_160KB     (7  &lt;&lt; CHIPID_CIDR_SRAMSIZ_SHIFT) </span><span class="comment">/* 160K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_SRAMSIZ_8KB       (8  &lt;&lt; CHIPID_CIDR_SRAMSIZ_SHIFT) </span><span class="comment">/* 8K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_SRAMSIZ_16KB      (9  &lt;&lt; CHIPID_CIDR_SRAMSIZ_SHIFT) </span><span class="comment">/* 16K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_SRAMSIZ_32KB      (10 &lt;&lt; CHIPID_CIDR_SRAMSIZ_SHIFT) </span><span class="comment">/* 32K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_SRAMSIZ_64KB      (11 &lt;&lt; CHIPID_CIDR_SRAMSIZ_SHIFT) </span><span class="comment">/* 64K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_SRAMSIZ_128KB     (12 &lt;&lt; CHIPID_CIDR_SRAMSIZ_SHIFT) </span><span class="comment">/* 128K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_SRAMSIZ_256KB     (13 &lt;&lt; CHIPID_CIDR_SRAMSIZ_SHIFT) </span><span class="comment">/* 256K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_SRAMSIZ_96KB      (14 &lt;&lt; CHIPID_CIDR_SRAMSIZ_SHIFT) </span><span class="comment">/* 96K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_SRAMSIZ_512KB     (15 &lt;&lt; CHIPID_CIDR_SRAMSIZ_SHIFT) </span><span class="comment">/* 512K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHIPID_CIDR_ARCH_SHIFT          (20)      </span><span class="comment">/* Bits 20-27:  Architecture Identifier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHIPID_CIDR_ARCH_MASK           (0xff &lt;&lt; CHIPID_CIDR_ARCH_SHIFT)</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_AT91SAM9XX   (0x19 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* AT91SAM9xx Series */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_AT91SAM9XEXX (0x29 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* AT91SAM9XExx Series */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_AT91X34      (0x34 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* AT91x34 Series */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_CAP7         (0x37 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* CAP7 Series */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_CAP9         (0x39 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* CAP9 Series */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_CAP11        (0x3b &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* CAP11 Series */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_AT91X40      (0x40 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* AT91x40 Series */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_AT91X42      (0x42 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* AT91x42 Series */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_AT91X55      (0x55 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* AT91x55 Series */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_AT91SAM7AXX  (0x60 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* AT91SAM7Axx Series */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_AT91SAM7AQXX (0x61 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* AT91SAM7AQxx Series */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_AT91X63      (0x63 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* AT91x63 Series */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_AT91SAM7SXX  (0x70 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* AT91SAM7Sxx Series */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_AT91SAM7XCXX (0x71 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* AT91SAM7XCxx Series */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_AT91SAM7SEXX (0x72 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* AT91SAM7SExx Series */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_AT91SAM7LXX  (0x73 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* AT91SAM7Lxx Series */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_AT91SAM7XXX  (0x75 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* AT91SAM7Xxx Series */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_AT91SAM7SLXX (0x76 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* AT91SAM7SLxx Series */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_SAM3UXC      (0x80 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* SAM3UxC Series (100-pin version) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_SAM3UXE      (0x81 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* SAM3UxE Series (144-pin version) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_SAM3AXC      (0x83 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* SAM3AxC Series (100-pin version) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_SAM3XXC      (0x84 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* SAM3XxC Series (100-pin version) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_SAM3XXE      (0x85 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* SAM3XxE Series (144-pin version) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_SAM3XXG      (0x86 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* SAM3XxG Series (208/217-pin version) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_SAM3SXA      (0x88 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* SAM3SxA Series (48-pin version) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_SAM4SXA      (0x88 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* SAM4SxA Series (48-pin version) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_SAM3SXB      (0x89 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* SAM3SxB Series (64-pin version) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_SAM4SXB      (0x89 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* SAM34xB Series (64-pin version) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_SAM3SXC      (0x8a &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* SAM3SxC Series (100-pin version) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_SAM4SXC      (0x8a &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* SAM4SxC Series (100-pin version) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_AT91X92      (0x92 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* AT91x92 Series */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_SAM3NXA      (0x93 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* SAM3NxA Series (48-pin version) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_SAM3NXB      (0x94 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* SAM3NxB Series (64-pin version) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_SAM3NXC      (0x95 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* SAM3NxC Series (100-pin version) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_SAM3DXB      (0x99 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* SAM3SDxB SAM3SDxB Series (64-pin version) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_SAM3SDXC     (0x9a &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* SAM3SDxC Series (100-pin version) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_SAM5A        (0xa5 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* SAM5A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_SAM4LA       (0xb0 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* SAM4LxA Series */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_SAM4LB       (0xb1 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* SAM4LxB Series */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_SAM4LC       (0xb2 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* SAM4LxC Series */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_ARCH_AT75CXX      (0xf0 &lt;&lt; CHIPID_CIDR_ARCH_SHIFT) </span><span class="comment">/* AT75Cxx Series */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHIPID_CIDR_NVPTYP_SHIFT        (28)      </span><span class="comment">/* Bits 28-30:  Nonvolatile Program Memory Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHIPID_CIDR_NVPTYP_MASK         (7 &lt;&lt; CHIPID_CIDR_NVPTYP_SHIFT)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_NVPTYP_ROM        (0 &lt;&lt; CHIPID_CIDR_NVPTYP_SHIFT) </span><span class="comment">/* ROM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_NVPTYP_FLASH      (1 &lt;&lt; CHIPID_CIDR_NVPTYP_SHIFT) </span><span class="comment">/* ROMless or on-chip Flash */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_NVPTYP_SRAM       (4 &lt;&lt; CHIPID_CIDR_NVPTYP_SHIFT) </span><span class="comment">/* SRAM emulating ROM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_NVPTYP_EFLASH     (2 &lt;&lt; CHIPID_CIDR_NVPTYP_SHIFT) </span><span class="comment">/* Embedded Flash Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_CIDR_NVPTYP_REFLASH    (3 &lt;&lt; CHIPID_CIDR_NVPTYP_SHIFT) </span><span class="comment">/* ROM and Embedded Flash Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CHIPID_CIDR_EXT                 (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Extension Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/* Chip ID Extension Register (32-bit value for SAM3U and SAM4S) */</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#ifdef CONFIG_ARCH_CHIP_SAM4L</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_EXID_AES               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  AES Option */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_EXID_USB               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  USB Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_EXID_USBFULL           (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  USB Option */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_EXID_LCD               (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  LCD Option */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_EXID_PACKAGE_SHIFT     (24)      </span><span class="comment">/* Bits 24-26: Package Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CHIPID_EXID_PACKAGE_MASK      (7 &lt;&lt; CHIPID_EXID_PACKAGE_SHIFT)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define CHIPID_EXID_PACKAGE_24PIN   (0 &lt;&lt; CHIPID_EXID_PACKAGE_SHIFT) </span><span class="comment">/* 24-pin package */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define CHIPID_EXID_PACKAGE_32PIN   (1 &lt;&lt; CHIPID_EXID_PACKAGE_SHIFT) </span><span class="comment">/* 32-pin package */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define CHIPID_EXID_PACKAGE_48PIN   (2 &lt;&lt; CHIPID_EXID_PACKAGE_SHIFT) </span><span class="comment">/* 48-pin package */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define CHIPID_EXID_PACKAGE_64PIN   (3 &lt;&lt; CHIPID_EXID_PACKAGE_SHIFT) </span><span class="comment">/* 64-pin package */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define CHIPID_EXID_PACKAGE_100PIN  (4 &lt;&lt; CHIPID_EXID_PACKAGE_SHIFT) </span><span class="comment">/* 100-pin package */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define CHIPID_EXID_PACKAGE_144PIN  (5 &lt;&lt; CHIPID_EXID_PACKAGE_SHIFT) </span><span class="comment">/* 144-pin package */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> * Public Types</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"> * Public Data</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"> * Public Functions</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_SAM34_CHIP_SAM_CHIPID_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
