{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 510 -defaultsOSRD
preplace port emio -pg 1 -y 490 -defaultsOSRD
preplace port TMDS -pg 1 -y 820 -defaultsOSRD
preplace port ad7606_first_data -pg 1 -y 1450 -defaultsOSRD
preplace port hdmi_ddc -pg 1 -y 550 -defaultsOSRD
preplace port ad7606_busy -pg 1 -y 1430 -defaultsOSRD
preplace port hdmi_oen -pg 1 -y 840 -defaultsOSRD
preplace port ad7606_convstab -pg 1 -y 1310 -defaultsOSRD
preplace port ad7606_rd -pg 1 -y 1270 -defaultsOSRD
preplace port clk_1 -pg 1 -y 1370 -defaultsOSRD
preplace port ad7606_cs -pg 1 -y 1250 -defaultsOSRD
preplace port ad7606_reset -pg 1 -y 1290 -defaultsOSRD
preplace port ad9708_clk_0 -pg 1 -y 1070 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 530 -defaultsOSRD
preplace portBus out_put_0 -pg 1 -y 1050 -defaultsOSRD
preplace portBus ad7606_data -pg 1 -y 1410 -defaultsOSRD
preplace portBus ad7606_os -pg 1 -y 1230 -defaultsOSRD
preplace portBus key_0 -pg 1 -y 1390 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 5 -y 620 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 1 -y 890 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 4 -y 310 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 4 -y 110 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 4 -y 580 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 5 -y 190 -defaultsOSRD
preplace inst ad7606_sample_0 -pg 1 -lvl 6 -y 1260 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 5 -y 350 -defaultsOSRD
preplace inst rst_ps7_0_142M -pg 1 -lvl 2 -y 1080 -defaultsOSRD
preplace inst axis_register_slice_0 -pg 1 -lvl 3 -y 890 -defaultsOSRD
preplace inst rgb2dvi_0 -pg 1 -lvl 6 -y 830 -defaultsOSRD
preplace inst axi_dynclk_0 -pg 1 -lvl 4 -y 830 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -y 550 -defaultsOSRD
preplace inst DDS_0 -pg 1 -lvl 6 -y 1060 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 2 -y 670 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -y 630 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -y 580 -defaultsOSRD
preplace inst rst_clk_adc -pg 1 -lvl 5 -y 1290 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 6 1 NJ
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 1 950
preplace netloc DDS_0_ad9708_clk 1 6 1 NJ
preplace netloc processing_system7_0_FCLK_CLK3 1 0 7 20 800 NJ 800 NJ 800 940J 730 1390J 760 1770J 740 2350
preplace netloc clk_1_1 1 0 6 NJ 1370 NJ 1370 NJ 1370 NJ 1370 1420J 1390 1800J
preplace netloc processing_system7_0_FCLK_CLK4 1 0 7 30 770 NJ 770 NJ 770 990J 440 NJ 440 1840J 730 2330
preplace netloc ad7606_first_data_0_1 1 0 6 NJ 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 1860J
preplace netloc axi_dynclk_0_PXL_CLK_O 1 3 3 1020 720 1410 770 1800
preplace netloc axi_vdma_0_M_AXI_MM2S 1 4 1 1380
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 5 1 1820
preplace netloc processing_system7_0_M_AXI_GP0 1 2 5 620 330 990J 430 NJ 430 NJ 430 2350
preplace netloc axi_dynclk_0_LOCKED_O 1 4 2 NJ 850 1770
preplace netloc ad7606_sample_0_ad7606_convstab 1 6 1 NJ
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 2 4 640 790 1010 1180 NJ 1180 1770J
preplace netloc axi_smc_M00_AXI 1 5 1 1860
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 4 1 1390
preplace netloc rst_ps7_0_142M_peripheral_aresetn 1 2 4 630 990 NJ 990 1420 1160 1780J
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 6 280 980 NJ 980 NJ 980 1390 980 NJ 980 2320
preplace netloc v_tc_0_irq 1 4 1 1400
preplace netloc processing_system7_0_IIC_0 1 6 1 NJ
preplace netloc axi_dma_0_M_AXI_SG 1 4 1 1430
preplace netloc DDS_0_out_put 1 6 1 NJ
preplace netloc axi_dynclk_0_PXL_CLK_5X_O 1 4 2 NJ 830 1780
preplace netloc rgb2dvi_0_TMDS 1 6 1 NJ
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 970
preplace netloc ad7606_sample_0_ad7606_os 1 6 1 NJ
preplace netloc axi_dma_0_s2mm_introut 1 4 1 1410
preplace netloc xlconcat_0_dout 1 5 1 1850
preplace netloc processing_system7_0_FIXED_IO 1 6 1 NJ
preplace netloc ad7606_sample_0_M00_AXIS 1 2 5 640 970 NJ 970 NJ 970 NJ 970 2330
preplace netloc ad7606_sample_0_ad7606_reset 1 6 1 NJ
preplace netloc axi_vdma_0_mm2s_introut 1 4 1 1380
preplace netloc axi_dma_0_M_AXI_S2MM 1 4 1 1420
preplace netloc ad7606_data_0_1 1 0 6 NJ 1410 NJ 1410 NJ 1410 NJ 1410 NJ 1410 1840J
preplace netloc processing_system7_0_GPIO_0 1 6 1 NJ
preplace netloc ps7_0_axi_periph_M04_AXI 1 3 3 950 1170 NJ 1170 NJ
preplace netloc ps7_0_axi_periph_M05_AXI 1 3 1 940
preplace netloc rgb2dvi_0_oen 1 6 1 NJ
preplace netloc ad7606_sample_0_ad7606_cs 1 6 1 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 1 5 280 570 630 780 1000 740 1380J 780 1830
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 N
preplace netloc v_tc_0_vtiming_out 1 4 1 N
preplace netloc ad7606_sample_0_ad7606_rd 1 6 1 NJ
preplace netloc ad7606_busy_0_1 1 0 6 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ 1430 1850J
preplace netloc processing_system7_0_FCLK_CLK1 1 1 5 270 890 620 810 980 420 1430 480 1790
preplace netloc axis_register_slice_0_M_AXIS 1 3 1 960
preplace netloc key_0_1 1 0 6 NJ 1390 NJ 1390 NJ 1390 NJ 1390 1390J 1400 1820J
preplace netloc rst_clk_adc_peripheral_aresetn 1 5 1 1810
preplace netloc processing_system7_0_FCLK_CLK2 1 4 3 1420 1190 1860 990 2340
preplace netloc rst_ps7_0_100M_interconnect_aresetn 1 2 1 620
levelinfo -pg 1 0 150 450 790 1200 1600 2090 2370 -top 0 -bot 1470
",
}
{
   da_axi4_cnt: "16",
   da_board_cnt: "1",
   da_clkrst_cnt: "4",
   da_ps7_cnt: "4",
}
