// Seed: 1580703618
module module_0 (
    output wor id_0,
    output tri0 id_1,
    output wire id_2,
    input tri0 id_3,
    input supply1 id_4,
    output wor id_5
    , id_10,
    input supply1 id_6,
    input wand id_7,
    input wire id_8
);
  assign id_10 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    output tri id_3,
    output wor id_4,
    input tri1 id_5
    , id_24,
    input tri id_6,
    output wand id_7,
    output wand id_8,
    output supply1 id_9,
    output supply0 id_10,
    output wor id_11,
    input wire id_12,
    output wand id_13,
    output tri id_14,
    input uwire id_15,
    input uwire id_16,
    input wor id_17,
    input supply1 id_18,
    output wand id_19
    , id_25,
    input wire id_20,
    input wand id_21,
    output tri id_22
);
  wire id_26;
  module_0(
      id_2, id_10, id_4, id_5, id_5, id_2, id_20, id_16, id_17
  );
endmodule
