and r0, r1, r0
mov r2, r1, lsl 8
ror r3, r2, r0
rsb r2, r3, r2, lsl 1
