Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Nov 14 18:20:57 2023
| Host         : Acer running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ModuleTop_timing_summary_routed.rpt -pb ModuleTop_timing_summary_routed.pb -rpx ModuleTop_timing_summary_routed.rpx -warn_on_violation
| Design       : ModuleTop
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.778        0.000                      0                14809        0.018        0.000                      0                14809        2.750        0.000                       0                  5560  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.778        0.000                      0                14809        0.018        0.000                      0                14809        2.750        0.000                       0                  5560  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 0.456ns (7.332%)  route 5.763ns (92.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 10.647 - 8.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.835     3.129    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X44Y116        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=400, routed)         5.763     9.348    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/areset
    SLICE_X38Y70         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.468    10.647    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X38Y70         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][3]/C
                         clock pessimism              0.129    10.776    
                         clock uncertainty           -0.125    10.651    
    SLICE_X38Y70         FDRE (Setup_fdre_C_R)       -0.524    10.127    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][3]
  -------------------------------------------------------------------
                         required time                         10.127    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 0.456ns (7.332%)  route 5.763ns (92.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 10.647 - 8.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.835     3.129    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X44Y116        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=400, routed)         5.763     9.348    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/areset
    SLICE_X39Y70         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.468    10.647    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X39Y70         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][0]/C
                         clock pessimism              0.129    10.776    
                         clock uncertainty           -0.125    10.651    
    SLICE_X39Y70         FDRE (Setup_fdre_C_R)       -0.429    10.222    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][0]
  -------------------------------------------------------------------
                         required time                         10.222    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 0.456ns (7.332%)  route 5.763ns (92.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 10.647 - 8.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.835     3.129    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X44Y116        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=400, routed)         5.763     9.348    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/areset
    SLICE_X39Y70         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.468    10.647    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X39Y70         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][4]/C
                         clock pessimism              0.129    10.776    
                         clock uncertainty           -0.125    10.651    
    SLICE_X39Y70         FDRE (Setup_fdre_C_R)       -0.429    10.222    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][4]
  -------------------------------------------------------------------
                         required time                         10.222    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.205ns  (logic 0.456ns (7.349%)  route 5.749ns (92.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 10.647 - 8.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.835     3.129    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X44Y116        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=400, routed)         5.749     9.334    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/areset
    SLICE_X37Y70         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.468    10.647    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X37Y70         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][5]/C
                         clock pessimism              0.129    10.776    
                         clock uncertainty           -0.125    10.651    
    SLICE_X37Y70         FDRE (Setup_fdre_C_R)       -0.429    10.222    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][5]
  -------------------------------------------------------------------
                         required time                         10.222    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.205ns  (logic 0.456ns (7.349%)  route 5.749ns (92.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 10.647 - 8.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.835     3.129    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X44Y116        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=400, routed)         5.749     9.334    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/areset
    SLICE_X37Y70         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.468    10.647    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X37Y70         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][6]/C
                         clock pessimism              0.129    10.776    
                         clock uncertainty           -0.125    10.651    
    SLICE_X37Y70         FDRE (Setup_fdre_C_R)       -0.429    10.222    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][6]
  -------------------------------------------------------------------
                         required time                         10.222    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.205ns  (logic 0.456ns (7.349%)  route 5.749ns (92.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 10.647 - 8.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.835     3.129    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X44Y116        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=400, routed)         5.749     9.334    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/areset
    SLICE_X37Y70         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.468    10.647    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X37Y70         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][7]/C
                         clock pessimism              0.129    10.776    
                         clock uncertainty           -0.125    10.651    
    SLICE_X37Y70         FDRE (Setup_fdre_C_R)       -0.429    10.222    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][7]
  -------------------------------------------------------------------
                         required time                         10.222    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 0.456ns (7.511%)  route 5.615ns (92.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 10.646 - 8.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.835     3.129    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X44Y116        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=400, routed)         5.615     9.200    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/areset
    SLICE_X38Y71         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.467    10.646    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X38Y71         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][1]/C
                         clock pessimism              0.129    10.775    
                         clock uncertainty           -0.125    10.650    
    SLICE_X38Y71         FDRE (Setup_fdre_C_R)       -0.524    10.126    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][1]
  -------------------------------------------------------------------
                         required time                         10.126    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 0.456ns (7.511%)  route 5.615ns (92.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 10.646 - 8.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.835     3.129    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X44Y116        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=400, routed)         5.615     9.200    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/areset
    SLICE_X38Y71         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.467    10.646    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X38Y71         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][2]/C
                         clock pessimism              0.129    10.775    
                         clock uncertainty           -0.125    10.650    
    SLICE_X38Y71         FDRE (Setup_fdre_C_R)       -0.524    10.126    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_beat_cnt_reg[2][2]
  -------------------------------------------------------------------
                         required time                         10.126    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].rlast_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 0.456ns (7.511%)  route 5.615ns (92.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 10.646 - 8.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.835     3.129    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X44Y116        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=400, routed)         5.615     9.200    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/areset
    SLICE_X38Y71         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].rlast_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.467    10.646    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X38Y71         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].rlast_i_reg[2]/C
                         clock pessimism              0.129    10.775    
                         clock uncertainty           -0.125    10.650    
    SLICE_X38Y71         FDRE (Setup_fdre_C_R)       -0.524    10.126    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].rlast_i_reg[2]
  -------------------------------------------------------------------
                         required time                         10.126    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_word_cnt_reg[2][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.064ns  (logic 0.456ns (7.520%)  route 5.608ns (92.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 10.646 - 8.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.835     3.129    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X44Y116        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=400, routed)         5.608     9.193    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/areset
    SLICE_X36Y71         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_word_cnt_reg[2][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.467    10.646    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X36Y71         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_word_cnt_reg[2][6]/C
                         clock pessimism              0.129    10.775    
                         clock uncertainty           -0.125    10.650    
    SLICE_X36Y71         FDRE (Setup_fdre_C_R)       -0.524    10.126    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_word_cnt_reg[2][6]
  -------------------------------------------------------------------
                         required time                         10.126    
                         arrival time                          -9.193    
  -------------------------------------------------------------------
                         slack                                  0.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1071]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.895%)  route 0.219ns (63.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.546     0.882    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X47Y78         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1071]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1071]/Q
                         net (fo=1, routed)           0.219     1.229    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIB1
    SLICE_X50Y79         RAMD32                                       r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.809     1.175    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X50Y79         RAMD32                                       r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB_D1/CLK
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y79         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.071     1.211    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i_reg[1050]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.129%)  route 0.162ns (55.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.556     0.892    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/aclk
    SLICE_X48Y99         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i_reg[1050]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i_reg[1050]/Q
                         net (fo=1, routed)           0.162     1.182    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/gpio_core_1/s_axi_wdata[25]
    SLICE_X50Y99         FDSE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.821     1.187    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y99         FDSE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[6]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y99         FDSE (Hold_fdse_C_D)         0.011     1.163    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[2049]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[2049]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.223ns (47.010%)  route 0.251ns (52.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.559     0.895    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X35Y99         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[2049]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[2049]/Q
                         net (fo=1, routed)           0.251     1.274    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg_n_0_[2049]
    SLICE_X35Y100        LUT3 (Prop_lut3_I0_O)        0.095     1.369 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i[2049]_i_1/O
                         net (fo=1, routed)           0.000     1.369    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i[2049]_i_1_n_0
    SLICE_X35Y100        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[2049]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.912     1.278    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X35Y100        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[2049]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.107     1.350    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[2049]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i_reg[1049]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.154%)  route 0.210ns (59.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.556     0.892    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/aclk
    SLICE_X48Y99         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i_reg[1049]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i_reg[1049]/Q
                         net (fo=1, routed)           0.210     1.243    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/gpio_core_1/s_axi_wdata[24]
    SLICE_X50Y97         FDSE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.821     1.187    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y97         FDSE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[7]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y97         FDSE (Hold_fdse_C_D)         0.064     1.216    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1071]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.826%)  route 0.222ns (61.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.555     0.891    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y93         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/Q
                         net (fo=2, routed)           0.222     1.254    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1090]_0[14]
    SLICE_X51Y90         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1071]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.819     1.185    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/aclk
    SLICE_X51Y90         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1071]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.072     1.222    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1071]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.212ns (52.250%)  route 0.194ns (47.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.547     0.883    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y83         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[37]/Q
                         net (fo=1, routed)           0.194     1.240    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_mux_payld/s_sc_payld[66]
    SLICE_X48Y82         LUT3 (Prop_lut3_I0_O)        0.048     1.288 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_mux_payld/gen_pipe[1].pipe[1][37]_i_1/O
                         net (fo=1, routed)           0.000     1.288    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/pipe[0][25]
    SLICE_X48Y82         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.816     1.182    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X48Y82         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][37]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X48Y82         FDRE (Hold_fdre_C_D)         0.107     1.254    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][37]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1074]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1074]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.661%)  route 0.319ns (69.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.577     0.913    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X28Y98         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1074]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1074]/Q
                         net (fo=3, routed)           0.319     1.372    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[32]
    SLICE_X30Y102        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1074]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.931     1.297    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X30Y102        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1074]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y102        FDRE (Hold_fdre_C_D)         0.076     1.338    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1074]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1074]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1074]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.980%)  route 0.291ns (61.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.577     0.913    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X28Y98         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1074]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1074]/Q
                         net (fo=3, routed)           0.291     1.345    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[32]
    SLICE_X31Y102        LUT3 (Prop_lut3_I1_O)        0.045     1.390 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1074]_i_1/O
                         net (fo=1, routed)           0.000     1.390    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1074]_i_1_n_0
    SLICE_X31Y102        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1074]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.931     1.297    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X31Y102        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1074]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y102        FDRE (Hold_fdre_C_D)         0.092     1.354    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1074]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_wdata_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer_reg[1050]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.441%)  route 0.123ns (46.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.639     0.975    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aclk
    SLICE_X47Y100        FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_wdata_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_wdata_i_reg[25]/Q
                         net (fo=2, routed)           0.123     1.239    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/D[25]
    SLICE_X49Y99         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer_reg[1050]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.825     1.191    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/aclk
    SLICE_X49Y99         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer_reg[1050]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.047     1.203    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer_reg[1050]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.570     0.906    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X55Y82         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/Q
                         net (fo=1, routed)           0.056     1.102    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X54Y82         RAMD32                                       r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.837     1.203    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X54Y82         RAMD32                                       r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X54Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.066    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y15    ringbuffer_inst/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y14    ringbuffer_inst/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y15    ringbuffer_inst/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y14    ringbuffer_inst/ram_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y72    wr_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y72    wr_data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y72    wr_data_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y72    wr_data_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y76    wr_data_reg[13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y95    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y95    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y95    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y95    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y95    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y95    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y95    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y95    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y95    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y95    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y95    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y95    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y95    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y95    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y95    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y95    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y95    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y95    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y95    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y95    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.417ns  (logic 1.530ns (34.646%)  route 2.886ns (65.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  switch3_IBUF_inst/O
                         net (fo=1, routed)           2.886     4.417    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X63Y95         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.540     2.719    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X63Y95         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.588ns  (logic 0.124ns (4.792%)  route 2.464ns (95.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.464     2.464    zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X56Y75         LUT1 (Prop_lut1_I0_O)        0.124     2.588 r  zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.588    zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X56Y75         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.520     2.699    zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X56Y75         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.096ns  (logic 0.045ns (4.106%)  route 1.051ns (95.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.051     1.051    zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X56Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.096 r  zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.096    zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X56Y75         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.831     1.197    zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X56Y75         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.612ns  (logic 0.297ns (18.456%)  route 1.314ns (81.544%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  switch3_IBUF_inst/O
                         net (fo=1, routed)           1.314     1.612    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X63Y95         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.848     1.214    zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X63Y95         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.967ns  (logic 0.609ns (10.207%)  route 5.358ns (89.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.677     2.971    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y73         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          4.606     8.033    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y81         LUT1 (Prop_lut1_I0_O)        0.153     8.186 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.752     8.938    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X59Y81         FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.527     2.706    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y81         FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.967ns  (logic 0.609ns (10.207%)  route 5.358ns (89.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.677     2.971    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y73         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          4.606     8.033    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y81         LUT1 (Prop_lut1_I0_O)        0.153     8.186 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.752     8.938    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X59Y81         FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.527     2.706    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y81         FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.967ns  (logic 0.609ns (10.207%)  route 5.358ns (89.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.677     2.971    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y73         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          4.606     8.033    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y81         LUT1 (Prop_lut1_I0_O)        0.153     8.186 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.752     8.938    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X59Y81         FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.527     2.706    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y81         FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.808ns  (logic 0.580ns (9.986%)  route 5.228ns (90.014%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.677     2.971    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y73         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          4.606     8.033    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.157 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     8.779    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X59Y78         FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.525     2.704    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y78         FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.808ns  (logic 0.580ns (9.986%)  route 5.228ns (90.014%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.677     2.971    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y73         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          4.606     8.033    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.157 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     8.779    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X59Y78         FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.525     2.704    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y78         FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.808ns  (logic 0.580ns (9.986%)  route 5.228ns (90.014%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.677     2.971    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y73         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          4.606     8.033    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.157 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     8.779    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X59Y78         FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.525     2.704    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y78         FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.736ns  (logic 0.580ns (10.111%)  route 5.156ns (89.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.677     2.971    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y73         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          4.580     8.007    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X66Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.131 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.576     8.707    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X66Y85         FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.536     2.715    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X66Y85         FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.736ns  (logic 0.580ns (10.111%)  route 5.156ns (89.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.677     2.971    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y73         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          4.580     8.007    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X66Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.131 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.576     8.707    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X66Y85         FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.536     2.715    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X66Y85         FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.736ns  (logic 0.580ns (10.111%)  route 5.156ns (89.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.677     2.971    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y73         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          4.580     8.007    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X66Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.131 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.576     8.707    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X66Y85         FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.536     2.715    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X66Y85         FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.673ns  (logic 0.609ns (10.736%)  route 5.064ns (89.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.677     2.971    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y73         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          4.580     8.007    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X66Y85         LUT1 (Prop_lut1_I0_O)        0.153     8.160 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.484     8.644    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X63Y85         FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.535     2.714    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X63Y85         FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.108%)  route 0.841ns (81.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.561     0.897    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y73         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          0.669     1.706    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X33Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.751 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.173     1.924    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X33Y95         FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.825     1.191    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X33Y95         FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.108%)  route 0.841ns (81.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.561     0.897    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y73         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          0.669     1.706    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X33Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.751 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.173     1.924    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X33Y95         FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.825     1.191    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X33Y95         FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.108%)  route 0.841ns (81.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.561     0.897    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y73         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          0.669     1.706    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X33Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.751 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.173     1.924    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X33Y95         FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.825     1.191    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X33Y95         FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.209ns (15.343%)  route 1.153ns (84.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.567     0.903    zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X62Y76         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.153     2.220    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X27Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.265 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.265    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X27Y70         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.832     1.198    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X27Y70         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.528ns  (logic 0.186ns (12.173%)  route 1.342ns (87.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.561     0.897    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y73         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          1.226     2.264    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y116        LUT1 (Prop_lut1_I0_O)        0.045     2.309 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.116     2.425    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X43Y117        FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.902     1.268    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y117        FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.528ns  (logic 0.186ns (12.173%)  route 1.342ns (87.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.561     0.897    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y73         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          1.226     2.264    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y116        LUT1 (Prop_lut1_I0_O)        0.045     2.309 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.116     2.425    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X43Y117        FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.902     1.268    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y117        FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.528ns  (logic 0.186ns (12.173%)  route 1.342ns (87.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.561     0.897    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y73         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          1.226     2.264    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X43Y116        LUT1 (Prop_lut1_I0_O)        0.045     2.309 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.116     2.425    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X43Y117        FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.902     1.268    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y117        FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.186ns (12.062%)  route 1.356ns (87.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.561     0.897    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y73         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          1.119     2.157    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y109        LUT1 (Prop_lut1_I0_O)        0.045     2.202 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.237     2.439    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y109        FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.909     1.275    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y109        FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.186ns (12.062%)  route 1.356ns (87.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.561     0.897    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y73         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          1.119     2.157    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y109        LUT1 (Prop_lut1_I0_O)        0.045     2.202 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.237     2.439    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y109        FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.909     1.275    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y109        FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.186ns (12.062%)  route 1.356ns (87.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.561     0.897    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X27Y73         FDRE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          1.119     2.157    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y109        LUT1 (Prop_lut1_I0_O)        0.045     2.202 f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.237     2.439    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y109        FDCE                                         f  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.909     1.275    zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y109        FDCE                                         r  zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_MS_SLV
                            (input port)
  Destination:            wr_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.481ns  (logic 1.626ns (21.731%)  route 5.855ns (78.269%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  i_MS_SLV (IN)
                         net (fo=0)                   0.000     0.000    i_MS_SLV
    J15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  i_MS_SLV_IBUF_inst/O
                         net (fo=3, routed)           4.562     6.063    UART_RX_INST/i_MS_SLV_IBUF
    SLICE_X33Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.187 r  UART_RX_INST/wr_en_i_1/O
                         net (fo=1, routed)           1.293     7.481    UART_RX_INST_n_0
    SLICE_X29Y71         FDRE                                         r  wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.513     2.692    clk
    SLICE_X29Y71         FDRE                                         r  wr_en_reg/C

Slack:                    inf
  Source:                 i_MS_SLV
                            (input port)
  Destination:            wr_data_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.026ns  (logic 1.654ns (23.535%)  route 5.373ns (76.465%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_MS_SLV (IN)
                         net (fo=0)                   0.000     0.000    i_MS_SLV
    J15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  i_MS_SLV_IBUF_inst/O
                         net (fo=3, routed)           4.562     6.063    UART_RX_INST/i_MS_SLV_IBUF
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.152     6.215 r  UART_RX_INST/wr_data[31]_i_1/O
                         net (fo=16, routed)          0.811     7.026    UART_RX_INST_n_17
    SLICE_X33Y71         FDRE                                         r  wr_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.467     2.646    clk
    SLICE_X33Y71         FDRE                                         r  wr_data_reg[18]/C

Slack:                    inf
  Source:                 i_MS_SLV
                            (input port)
  Destination:            wr_data_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.026ns  (logic 1.654ns (23.535%)  route 5.373ns (76.465%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_MS_SLV (IN)
                         net (fo=0)                   0.000     0.000    i_MS_SLV
    J15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  i_MS_SLV_IBUF_inst/O
                         net (fo=3, routed)           4.562     6.063    UART_RX_INST/i_MS_SLV_IBUF
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.152     6.215 r  UART_RX_INST/wr_data[31]_i_1/O
                         net (fo=16, routed)          0.811     7.026    UART_RX_INST_n_17
    SLICE_X33Y71         FDRE                                         r  wr_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.467     2.646    clk
    SLICE_X33Y71         FDRE                                         r  wr_data_reg[19]/C

Slack:                    inf
  Source:                 i_MS_SLV
                            (input port)
  Destination:            wr_data_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.026ns  (logic 1.654ns (23.535%)  route 5.373ns (76.465%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_MS_SLV (IN)
                         net (fo=0)                   0.000     0.000    i_MS_SLV
    J15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  i_MS_SLV_IBUF_inst/O
                         net (fo=3, routed)           4.562     6.063    UART_RX_INST/i_MS_SLV_IBUF
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.152     6.215 r  UART_RX_INST/wr_data[31]_i_1/O
                         net (fo=16, routed)          0.811     7.026    UART_RX_INST_n_17
    SLICE_X33Y71         FDRE                                         r  wr_data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.467     2.646    clk
    SLICE_X33Y71         FDRE                                         r  wr_data_reg[20]/C

Slack:                    inf
  Source:                 i_MS_SLV
                            (input port)
  Destination:            wr_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.026ns  (logic 1.654ns (23.535%)  route 5.373ns (76.465%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_MS_SLV (IN)
                         net (fo=0)                   0.000     0.000    i_MS_SLV
    J15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  i_MS_SLV_IBUF_inst/O
                         net (fo=3, routed)           4.562     6.063    UART_RX_INST/i_MS_SLV_IBUF
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.152     6.215 r  UART_RX_INST/wr_data[31]_i_1/O
                         net (fo=16, routed)          0.811     7.026    UART_RX_INST_n_17
    SLICE_X33Y71         FDRE                                         r  wr_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.467     2.646    clk
    SLICE_X33Y71         FDRE                                         r  wr_data_reg[22]/C

Slack:                    inf
  Source:                 i_MS_SLV
                            (input port)
  Destination:            wr_data_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.026ns  (logic 1.654ns (23.535%)  route 5.373ns (76.465%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_MS_SLV (IN)
                         net (fo=0)                   0.000     0.000    i_MS_SLV
    J15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  i_MS_SLV_IBUF_inst/O
                         net (fo=3, routed)           4.562     6.063    UART_RX_INST/i_MS_SLV_IBUF
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.152     6.215 r  UART_RX_INST/wr_data[31]_i_1/O
                         net (fo=16, routed)          0.811     7.026    UART_RX_INST_n_17
    SLICE_X33Y71         FDRE                                         r  wr_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.467     2.646    clk
    SLICE_X33Y71         FDRE                                         r  wr_data_reg[24]/C

Slack:                    inf
  Source:                 i_MS_SLV
                            (input port)
  Destination:            wr_data_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.026ns  (logic 1.654ns (23.535%)  route 5.373ns (76.465%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_MS_SLV (IN)
                         net (fo=0)                   0.000     0.000    i_MS_SLV
    J15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  i_MS_SLV_IBUF_inst/O
                         net (fo=3, routed)           4.562     6.063    UART_RX_INST/i_MS_SLV_IBUF
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.152     6.215 r  UART_RX_INST/wr_data[31]_i_1/O
                         net (fo=16, routed)          0.811     7.026    UART_RX_INST_n_17
    SLICE_X33Y71         FDRE                                         r  wr_data_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.467     2.646    clk
    SLICE_X33Y71         FDRE                                         r  wr_data_reg[26]/C

Slack:                    inf
  Source:                 i_MS_SLV
                            (input port)
  Destination:            wr_data_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.026ns  (logic 1.654ns (23.535%)  route 5.373ns (76.465%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_MS_SLV (IN)
                         net (fo=0)                   0.000     0.000    i_MS_SLV
    J15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  i_MS_SLV_IBUF_inst/O
                         net (fo=3, routed)           4.562     6.063    UART_RX_INST/i_MS_SLV_IBUF
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.152     6.215 r  UART_RX_INST/wr_data[31]_i_1/O
                         net (fo=16, routed)          0.811     7.026    UART_RX_INST_n_17
    SLICE_X33Y71         FDRE                                         r  wr_data_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.467     2.646    clk
    SLICE_X33Y71         FDRE                                         r  wr_data_reg[28]/C

Slack:                    inf
  Source:                 i_MS_SLV
                            (input port)
  Destination:            wr_data_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.026ns  (logic 1.654ns (23.535%)  route 5.373ns (76.465%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_MS_SLV (IN)
                         net (fo=0)                   0.000     0.000    i_MS_SLV
    J15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  i_MS_SLV_IBUF_inst/O
                         net (fo=3, routed)           4.562     6.063    UART_RX_INST/i_MS_SLV_IBUF
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.152     6.215 r  UART_RX_INST/wr_data[31]_i_1/O
                         net (fo=16, routed)          0.811     7.026    UART_RX_INST_n_17
    SLICE_X33Y71         FDRE                                         r  wr_data_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.467     2.646    clk
    SLICE_X33Y71         FDRE                                         r  wr_data_reg[30]/C

Slack:                    inf
  Source:                 i_MS_SLV
                            (input port)
  Destination:            wr_data_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.598ns  (logic 1.654ns (25.063%)  route 4.944ns (74.937%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_MS_SLV (IN)
                         net (fo=0)                   0.000     0.000    i_MS_SLV
    J15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  i_MS_SLV_IBUF_inst/O
                         net (fo=3, routed)           4.562     6.063    UART_RX_INST/i_MS_SLV_IBUF
    SLICE_X33Y74         LUT3 (Prop_lut3_I0_O)        0.152     6.215 r  UART_RX_INST/wr_data[31]_i_1/O
                         net (fo=16, routed)          0.382     6.598    UART_RX_INST_n_17
    SLICE_X32Y76         FDRE                                         r  wr_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        1.464     2.643    clk
    SLICE_X32Y76         FDRE                                         r  wr_data_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_Serial
                            (input port)
  Destination:            UART_RX_INST/r_RX_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.062ns  (logic 0.314ns (15.210%)  route 1.748ns (84.790%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  io_Serial (IN)
                         net (fo=0)                   0.000     0.000    io_Serial
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  io_Serial_IBUF_inst/O
                         net (fo=1, routed)           1.748     2.062    UART_RX_INST/io_Serial_IBUF
    SLICE_X36Y69         FDRE                                         r  UART_RX_INST/r_RX_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.814     1.180    UART_RX_INST/BRAM_PORTA_0_clk
    SLICE_X36Y69         FDRE                                         r  UART_RX_INST/r_RX_Data_R_reg/C

Slack:                    inf
  Source:                 i_Enable
                            (input port)
  Destination:            wr_data_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.266ns  (logic 0.376ns (16.587%)  route 1.890ns (83.413%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 f  i_Enable (IN)
                         net (fo=0)                   0.000     0.000    i_Enable
    Y17                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  i_Enable_IBUF_inst/O
                         net (fo=3, routed)           1.750     2.084    UART_RX_INST/i_Enable_IBUF
    SLICE_X33Y74         LUT3 (Prop_lut3_I1_O)        0.042     2.126 r  UART_RX_INST/wr_data[31]_i_1/O
                         net (fo=16, routed)          0.139     2.266    UART_RX_INST_n_17
    SLICE_X32Y73         FDRE                                         r  wr_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.810     1.176    clk
    SLICE_X32Y73         FDRE                                         r  wr_data_reg[16]/C

Slack:                    inf
  Source:                 i_Enable
                            (input port)
  Destination:            wr_data_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.266ns  (logic 0.376ns (16.587%)  route 1.890ns (83.413%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 f  i_Enable (IN)
                         net (fo=0)                   0.000     0.000    i_Enable
    Y17                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  i_Enable_IBUF_inst/O
                         net (fo=3, routed)           1.750     2.084    UART_RX_INST/i_Enable_IBUF
    SLICE_X33Y74         LUT3 (Prop_lut3_I1_O)        0.042     2.126 r  UART_RX_INST/wr_data[31]_i_1/O
                         net (fo=16, routed)          0.139     2.266    UART_RX_INST_n_17
    SLICE_X32Y73         FDRE                                         r  wr_data_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.810     1.176    clk
    SLICE_X32Y73         FDRE                                         r  wr_data_reg[21]/C

Slack:                    inf
  Source:                 i_Enable
                            (input port)
  Destination:            wr_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.266ns  (logic 0.376ns (16.587%)  route 1.890ns (83.413%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 f  i_Enable (IN)
                         net (fo=0)                   0.000     0.000    i_Enable
    Y17                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  i_Enable_IBUF_inst/O
                         net (fo=3, routed)           1.750     2.084    UART_RX_INST/i_Enable_IBUF
    SLICE_X33Y74         LUT3 (Prop_lut3_I1_O)        0.042     2.126 r  UART_RX_INST/wr_data[31]_i_1/O
                         net (fo=16, routed)          0.139     2.266    UART_RX_INST_n_17
    SLICE_X32Y73         FDRE                                         r  wr_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.810     1.176    clk
    SLICE_X32Y73         FDRE                                         r  wr_data_reg[23]/C

Slack:                    inf
  Source:                 i_Enable
                            (input port)
  Destination:            wr_data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.266ns  (logic 0.376ns (16.587%)  route 1.890ns (83.413%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 f  i_Enable (IN)
                         net (fo=0)                   0.000     0.000    i_Enable
    Y17                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  i_Enable_IBUF_inst/O
                         net (fo=3, routed)           1.750     2.084    UART_RX_INST/i_Enable_IBUF
    SLICE_X33Y74         LUT3 (Prop_lut3_I1_O)        0.042     2.126 r  UART_RX_INST/wr_data[31]_i_1/O
                         net (fo=16, routed)          0.139     2.266    UART_RX_INST_n_17
    SLICE_X32Y73         FDRE                                         r  wr_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.810     1.176    clk
    SLICE_X32Y73         FDRE                                         r  wr_data_reg[25]/C

Slack:                    inf
  Source:                 i_Enable
                            (input port)
  Destination:            wr_data_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.266ns  (logic 0.376ns (16.587%)  route 1.890ns (83.413%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 f  i_Enable (IN)
                         net (fo=0)                   0.000     0.000    i_Enable
    Y17                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  i_Enable_IBUF_inst/O
                         net (fo=3, routed)           1.750     2.084    UART_RX_INST/i_Enable_IBUF
    SLICE_X33Y74         LUT3 (Prop_lut3_I1_O)        0.042     2.126 r  UART_RX_INST/wr_data[31]_i_1/O
                         net (fo=16, routed)          0.139     2.266    UART_RX_INST_n_17
    SLICE_X32Y73         FDRE                                         r  wr_data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.810     1.176    clk
    SLICE_X32Y73         FDRE                                         r  wr_data_reg[27]/C

Slack:                    inf
  Source:                 i_Enable
                            (input port)
  Destination:            wr_data_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.266ns  (logic 0.376ns (16.587%)  route 1.890ns (83.413%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 f  i_Enable (IN)
                         net (fo=0)                   0.000     0.000    i_Enable
    Y17                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  i_Enable_IBUF_inst/O
                         net (fo=3, routed)           1.750     2.084    UART_RX_INST/i_Enable_IBUF
    SLICE_X33Y74         LUT3 (Prop_lut3_I1_O)        0.042     2.126 r  UART_RX_INST/wr_data[31]_i_1/O
                         net (fo=16, routed)          0.139     2.266    UART_RX_INST_n_17
    SLICE_X32Y73         FDRE                                         r  wr_data_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.810     1.176    clk
    SLICE_X32Y73         FDRE                                         r  wr_data_reg[29]/C

Slack:                    inf
  Source:                 i_Enable
                            (input port)
  Destination:            wr_data_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.266ns  (logic 0.376ns (16.587%)  route 1.890ns (83.413%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 f  i_Enable (IN)
                         net (fo=0)                   0.000     0.000    i_Enable
    Y17                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  i_Enable_IBUF_inst/O
                         net (fo=3, routed)           1.750     2.084    UART_RX_INST/i_Enable_IBUF
    SLICE_X33Y74         LUT3 (Prop_lut3_I1_O)        0.042     2.126 r  UART_RX_INST/wr_data[31]_i_1/O
                         net (fo=16, routed)          0.139     2.266    UART_RX_INST_n_17
    SLICE_X32Y73         FDRE                                         r  wr_data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.810     1.176    clk
    SLICE_X32Y73         FDRE                                         r  wr_data_reg[31]/C

Slack:                    inf
  Source:                 i_Enable
                            (input port)
  Destination:            wr_data_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.292ns  (logic 0.376ns (16.398%)  route 1.916ns (83.602%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 f  i_Enable (IN)
                         net (fo=0)                   0.000     0.000    i_Enable
    Y17                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  i_Enable_IBUF_inst/O
                         net (fo=3, routed)           1.750     2.084    UART_RX_INST/i_Enable_IBUF
    SLICE_X33Y74         LUT3 (Prop_lut3_I1_O)        0.042     2.126 r  UART_RX_INST/wr_data[31]_i_1/O
                         net (fo=16, routed)          0.165     2.292    UART_RX_INST_n_17
    SLICE_X32Y76         FDRE                                         r  wr_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.810     1.176    clk
    SLICE_X32Y76         FDRE                                         r  wr_data_reg[17]/C

Slack:                    inf
  Source:                 i_MS_SLV
                            (input port)
  Destination:            wr_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.401ns  (logic 0.314ns (13.090%)  route 2.086ns (86.909%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  i_MS_SLV (IN)
                         net (fo=0)                   0.000     0.000    i_MS_SLV
    J15                  IBUF (Prop_ibuf_I_O)         0.269     0.269 f  i_MS_SLV_IBUF_inst/O
                         net (fo=3, routed)           1.847     2.117    UART_RX_INST/i_MS_SLV_IBUF
    SLICE_X34Y74         LUT3 (Prop_lut3_I2_O)        0.045     2.162 r  UART_RX_INST/wr_data[15]_i_1/O
                         net (fo=16, routed)          0.239     2.401    UART_RX_INST_n_18
    SLICE_X33Y72         FDRE                                         r  wr_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5560, routed)        0.812     1.178    clk
    SLICE_X33Y72         FDRE                                         r  wr_data_reg[0]/C





