// Seed: 3032539122
module module_0 (
    output wand id_0
);
  wire id_3;
  module_2 modCall_1 ();
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1
);
  wire id_3;
  module_0 modCall_1 (id_1);
  wire id_4;
endmodule
module module_2 ();
  always if (1 ^ id_1) $display(1'b0);
  wire id_2;
  wire id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  id_11(
      id_8
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_13, id_14;
  module_2 modCall_1 ();
  id_15 :
  assert property (@(posedge id_2[1'h0]) id_7) begin : LABEL_0
    id_10 = 1'h0;
  end
  id_16(
      id_9
  );
endmodule
