module tb_dec_3to8(

    );
    
    reg [2:0] dec_in;
    wire [7:0] dec_out;
    
    dec_3to8_for U0 (dec_in, dec_out);
    
    initial begin
    dec_in=3'b000;
    #100 $finish;
    end
    
    always
    #10 dec_in=dec_in+1;
    
endmodule
