# 32-bit-Floating-Point-Multiplier
To write a Verilog code and simulate 32 bit floating point multiplier
# Introduction
The IEEE-745 standard presents the floating format and it consists of
- 1 sign bit(S)
-	8-bit exponent( E)
-	23-bit mantissa(M) 

