|div_by_5
clk => OK_FOR_X4_PULSE.CLK
clk => X4_INTERNAL.CLK
clk => UP_DN_INTERNAL.CLK
clk => AAA.CLK
clk => BBB.CLK
clk => TMPAA.CLK
clk => TMPBB.CLK
clk => DIVCNT[3].CLK
clk => DIVCNT[2].CLK
clk => DIVCNT[1].CLK
clk => DIVCNT[0].CLK
clk => PREV_UD.CLK
clk => DIVIDED_X4.CLK
clk => A.CLK
clk => B.CLK
clk => REQUEST_FOR_X4_PULSE.CLK
rst => OK_FOR_X4_PULSE.ACLR
rst => X4_INTERNAL.ACLR
rst => PREV_UD.PRESET
rst => AAA.ACLR
rst => BBB.ACLR
rst => TMPAA.ACLR
rst => TMPBB.ACLR
rst => DIVCNT[3].ACLR
rst => DIVCNT[2].ACLR
rst => DIVCNT[1].ACLR
rst => DIVCNT[0].ACLR
rst => A.ACLR
rst => i~33.OUTPUTSELECT
rst => B.ACLR
rst => UP_DN_INTERNAL.PRESET
rst => REQUEST_FOR_X4_PULSE.ACLR
ch_a => i~48.DATAA
ch_a => TMPAA.DATAIN
ch_b => i~49.DATAA
ch_b => TMPBB.DATAIN
divisor[0] => add_32.IN8
divisor[0] => LessThan_100.IN8
divisor[1] => add_32.IN7
divisor[1] => LessThan_100.IN7
divisor[2] => add_32.IN6
divisor[2] => LessThan_100.IN6
divisor[3] => add_32.IN5
divisor[3] => LessThan_100.IN5
ch_a_out <= i~48
ch_b_out <= i~49


