$date
	Thu May 12 22:15:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mod_10_bcd_tb $end
$var wire 1 ! Zero $end
$var wire 1 " Tc $end
$var wire 4 # Ones [3:0] $end
$var reg 1 $ Clear $end
$var reg 1 % Clock $end
$var reg 4 & Data [3:0] $end
$var reg 1 ' En $end
$var reg 1 ( Load $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 $ clrn $end
$var wire 4 ) data [3:0] $end
$var wire 1 ' en $end
$var wire 1 ( loadn $end
$var wire 1 ! zero $end
$var wire 1 " tc $end
$var reg 4 * ones [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
x(
1'
bx &
0%
1$
bx #
x"
0!
$end
#500
1%
#1000
0%
#1500
1%
#2000
0%
#2500
1%
#3000
0%
#3500
1%
#4000
0%
#4500
1%
#5000
0"
0%
0'
#5500
1%
#6000
0%
#6500
1%
#7000
0%
#7500
1%
#8000
0%
#8500
1%
#9000
0%
#9500
1%
#10000
1!
b0 #
b0 *
0%
0$
#10500
1%
#11000
0%
#11500
1%
#12000
0%
#12500
1%
#13000
0%
#13500
1%
#14000
0%
#14500
1%
#15000
0%
b1011 &
b1011 )
0(
1$
#15500
0!
b1011 #
b1011 *
1%
#16000
0%
1(
#16500
1%
#17000
0%
#17500
1%
#18000
0%
#18500
1%
#19000
0%
#19500
1%
#20000
0%
#20500
1%
#21000
0%
#21500
1%
#22000
0%
#22500
1%
#23000
0%
#23500
1%
#24000
0%
#24500
1%
#25000
0%
1'
#25500
b1010 #
b1010 *
1%
#26000
0%
#26500
b1001 #
b1001 *
1%
#27000
0%
#27500
b1000 #
b1000 *
1%
#28000
0%
#28500
b111 #
b111 *
1%
#29000
0%
#29500
b110 #
b110 *
1%
#30000
0%
#30500
b101 #
b101 *
1%
#31000
0%
#31500
b100 #
b100 *
1%
#32000
0%
#32500
b11 #
b11 *
1%
#33000
0%
#33500
b10 #
b10 *
1%
#34000
0%
#34500
b1 #
b1 *
1%
#35000
0%
#35500
1"
1!
b0 #
b0 *
1%
#36000
0%
#36500
0"
0!
b1001 #
b1001 *
1%
#37000
0%
#37500
b1000 #
b1000 *
1%
#38000
0%
#38500
b111 #
b111 *
1%
#39000
0%
#39500
b110 #
b110 *
1%
#40000
0%
0'
