# My Logical Repository

This repository contains my FPGA logic designs
in my earlier ages around 2005-2006.
It's just a dumb copy of the subversion repository once used to be seen at
[https://ssl.keshi.org/projects/logic/svn/](https://ssl.keshi.org/projects/logic/svn/).
All designs were targeted to
[Xilinx Spartan-3 Starter Kit](https://www.digilentinc.com/Products/Detail.cfm?Prod=S3BOARD).

- [aueu](./aueu/) ... 
The first logic I made for Spartan-3 Starter Kit
([blog entry](http://www.keshi.org/blog/2005/11/post_3.html)).
- [crtc00](./crtc00/) ... 
Simple pattern output from VGA port.
([blog entry](http://www.keshi.org/blog/2005/11/post_4.html)).
- [fb00](./fb00/) ...
SRAM framebuffer implementation with SRAM intializer
([blog entry](http://www.keshi.org/blog/2005/11/post_6.html)).
- [fb01](./fb01/) ...
Memory/video clocks work independently.
- [serio00](./serio00/) ...
Serial port test circuit, simply making echoes of characters input in 115200/8N1
([blog entry](http://www.keshi.org/blog/2005/11/_io.html)).
- [plasma00](./plasma00/) ...
Spartan-3 Plasma Kit: Implementation of [Plasma (MIPS I CPU Core)](http://opencores.org/project,plasma).
