$date
  Sat Feb 10 22:20:50 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module fulladder_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # cin $end
$var reg 1 $ sum $end
$var reg 1 % cout $end
$scope module uut $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( cin $end
$var reg 1 ) sum $end
$var reg 1 * cout $end
$var reg 1 + s1 $end
$var reg 1 , s2 $end
$var reg 1 - c1 $end
$var reg 1 . c2 $end
$scope module ha1 $end
$upscope $end
$scope module ha2 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
U$
U%
0&
0'
0(
U)
U*
U+
U,
U-
U.
#10000000
1!
1"
1&
1'
#20000000
1#
1(
#30000000
