
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//install-info_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401738 <.init>:
  401738:	stp	x29, x30, [sp, #-16]!
  40173c:	mov	x29, sp
  401740:	bl	401c60 <wcrtomb@plt+0x60>
  401744:	ldp	x29, x30, [sp], #16
  401748:	ret

Disassembly of section .plt:

0000000000401750 <mbrtowc@plt-0x20>:
  401750:	stp	x16, x30, [sp, #-16]!
  401754:	adrp	x16, 429000 <error@@Base+0x27254>
  401758:	ldr	x17, [x16, #4088]
  40175c:	add	x16, x16, #0xff8
  401760:	br	x17
  401764:	nop
  401768:	nop
  40176c:	nop

0000000000401770 <mbrtowc@plt>:
  401770:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401774:	ldr	x17, [x16]
  401778:	add	x16, x16, #0x0
  40177c:	br	x17

0000000000401780 <memcpy@plt>:
  401780:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401784:	ldr	x17, [x16, #8]
  401788:	add	x16, x16, #0x8
  40178c:	br	x17

0000000000401790 <memmove@plt>:
  401790:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401794:	ldr	x17, [x16, #16]
  401798:	add	x16, x16, #0x10
  40179c:	br	x17

00000000004017a0 <strtoul@plt>:
  4017a0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  4017a4:	ldr	x17, [x16, #24]
  4017a8:	add	x16, x16, #0x18
  4017ac:	br	x17

00000000004017b0 <strlen@plt>:
  4017b0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  4017b4:	ldr	x17, [x16, #32]
  4017b8:	add	x16, x16, #0x20
  4017bc:	br	x17

00000000004017c0 <fputs@plt>:
  4017c0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  4017c4:	ldr	x17, [x16, #40]
  4017c8:	add	x16, x16, #0x28
  4017cc:	br	x17

00000000004017d0 <exit@plt>:
  4017d0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  4017d4:	ldr	x17, [x16, #48]
  4017d8:	add	x16, x16, #0x30
  4017dc:	br	x17

00000000004017e0 <perror@plt>:
  4017e0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  4017e4:	ldr	x17, [x16, #56]
  4017e8:	add	x16, x16, #0x38
  4017ec:	br	x17

00000000004017f0 <wctype@plt>:
  4017f0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  4017f4:	ldr	x17, [x16, #64]
  4017f8:	add	x16, x16, #0x40
  4017fc:	br	x17

0000000000401800 <remove@plt>:
  401800:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401804:	ldr	x17, [x16, #72]
  401808:	add	x16, x16, #0x48
  40180c:	br	x17

0000000000401810 <sprintf@plt>:
  401810:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401814:	ldr	x17, [x16, #80]
  401818:	add	x16, x16, #0x50
  40181c:	br	x17

0000000000401820 <putc@plt>:
  401820:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401824:	ldr	x17, [x16, #88]
  401828:	add	x16, x16, #0x58
  40182c:	br	x17

0000000000401830 <iswcntrl@plt>:
  401830:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401834:	ldr	x17, [x16, #96]
  401838:	add	x16, x16, #0x60
  40183c:	br	x17

0000000000401840 <qsort@plt>:
  401840:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401844:	ldr	x17, [x16, #104]
  401848:	add	x16, x16, #0x68
  40184c:	br	x17

0000000000401850 <__ctype_tolower_loc@plt>:
  401850:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401854:	ldr	x17, [x16, #112]
  401858:	add	x16, x16, #0x70
  40185c:	br	x17

0000000000401860 <snprintf@plt>:
  401860:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401864:	ldr	x17, [x16, #120]
  401868:	add	x16, x16, #0x78
  40186c:	br	x17

0000000000401870 <fclose@plt>:
  401870:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401874:	ldr	x17, [x16, #128]
  401878:	add	x16, x16, #0x80
  40187c:	br	x17

0000000000401880 <nl_langinfo@plt>:
  401880:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401884:	ldr	x17, [x16, #136]
  401888:	add	x16, x16, #0x88
  40188c:	br	x17

0000000000401890 <fopen@plt>:
  401890:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401894:	ldr	x17, [x16, #144]
  401898:	add	x16, x16, #0x90
  40189c:	br	x17

00000000004018a0 <iswctype@plt>:
  4018a0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #152]
  4018a8:	add	x16, x16, #0x98
  4018ac:	br	x17

00000000004018b0 <malloc@plt>:
  4018b0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #160]
  4018b8:	add	x16, x16, #0xa0
  4018bc:	br	x17

00000000004018c0 <wcwidth@plt>:
  4018c0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #168]
  4018c8:	add	x16, x16, #0xa8
  4018cc:	br	x17

00000000004018d0 <open@plt>:
  4018d0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #176]
  4018d8:	add	x16, x16, #0xb0
  4018dc:	br	x17

00000000004018e0 <popen@plt>:
  4018e0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #184]
  4018e8:	add	x16, x16, #0xb8
  4018ec:	br	x17

00000000004018f0 <strncmp@plt>:
  4018f0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #192]
  4018f8:	add	x16, x16, #0xc0
  4018fc:	br	x17

0000000000401900 <bindtextdomain@plt>:
  401900:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401904:	ldr	x17, [x16, #200]
  401908:	add	x16, x16, #0xc8
  40190c:	br	x17

0000000000401910 <__libc_start_main@plt>:
  401910:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401914:	ldr	x17, [x16, #208]
  401918:	add	x16, x16, #0xd0
  40191c:	br	x17

0000000000401920 <memset@plt>:
  401920:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401924:	ldr	x17, [x16, #216]
  401928:	add	x16, x16, #0xd8
  40192c:	br	x17

0000000000401930 <calloc@plt>:
  401930:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401934:	ldr	x17, [x16, #224]
  401938:	add	x16, x16, #0xe0
  40193c:	br	x17

0000000000401940 <bcmp@plt>:
  401940:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401944:	ldr	x17, [x16, #232]
  401948:	add	x16, x16, #0xe8
  40194c:	br	x17

0000000000401950 <realloc@plt>:
  401950:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401954:	ldr	x17, [x16, #240]
  401958:	add	x16, x16, #0xf0
  40195c:	br	x17

0000000000401960 <__ctype_toupper_loc@plt>:
  401960:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401964:	ldr	x17, [x16, #248]
  401968:	add	x16, x16, #0xf8
  40196c:	br	x17

0000000000401970 <argz_add@plt>:
  401970:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401974:	ldr	x17, [x16, #256]
  401978:	add	x16, x16, #0x100
  40197c:	br	x17

0000000000401980 <strdup@plt>:
  401980:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401984:	ldr	x17, [x16, #264]
  401988:	add	x16, x16, #0x108
  40198c:	br	x17

0000000000401990 <strerror@plt>:
  401990:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401994:	ldr	x17, [x16, #272]
  401998:	add	x16, x16, #0x110
  40199c:	br	x17

00000000004019a0 <close@plt>:
  4019a0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #280]
  4019a8:	add	x16, x16, #0x118
  4019ac:	br	x17

00000000004019b0 <strrchr@plt>:
  4019b0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #288]
  4019b8:	add	x16, x16, #0x120
  4019bc:	br	x17

00000000004019c0 <__gmon_start__@plt>:
  4019c0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #296]
  4019c8:	add	x16, x16, #0x128
  4019cc:	br	x17

00000000004019d0 <btowc@plt>:
  4019d0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #304]
  4019d8:	add	x16, x16, #0x130
  4019dc:	br	x17

00000000004019e0 <fseek@plt>:
  4019e0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #312]
  4019e8:	add	x16, x16, #0x138
  4019ec:	br	x17

00000000004019f0 <abort@plt>:
  4019f0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #320]
  4019f8:	add	x16, x16, #0x140
  4019fc:	br	x17

0000000000401a00 <mbsinit@plt>:
  401a00:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #328]
  401a08:	add	x16, x16, #0x148
  401a0c:	br	x17

0000000000401a10 <feof@plt>:
  401a10:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #336]
  401a18:	add	x16, x16, #0x150
  401a1c:	br	x17

0000000000401a20 <puts@plt>:
  401a20:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #344]
  401a28:	add	x16, x16, #0x158
  401a2c:	br	x17

0000000000401a30 <memcmp@plt>:
  401a30:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #352]
  401a38:	add	x16, x16, #0x160
  401a3c:	br	x17

0000000000401a40 <textdomain@plt>:
  401a40:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #360]
  401a48:	add	x16, x16, #0x168
  401a4c:	br	x17

0000000000401a50 <getopt_long@plt>:
  401a50:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #368]
  401a58:	add	x16, x16, #0x170
  401a5c:	br	x17

0000000000401a60 <argz_count@plt>:
  401a60:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #376]
  401a68:	add	x16, x16, #0x178
  401a6c:	br	x17

0000000000401a70 <strcmp@plt>:
  401a70:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #384]
  401a78:	add	x16, x16, #0x180
  401a7c:	br	x17

0000000000401a80 <__ctype_b_loc@plt>:
  401a80:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #392]
  401a88:	add	x16, x16, #0x188
  401a8c:	br	x17

0000000000401a90 <fread@plt>:
  401a90:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #400]
  401a98:	add	x16, x16, #0x190
  401a9c:	br	x17

0000000000401aa0 <free@plt>:
  401aa0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #408]
  401aa8:	add	x16, x16, #0x198
  401aac:	br	x17

0000000000401ab0 <__ctype_get_mb_cur_max@plt>:
  401ab0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #416]
  401ab8:	add	x16, x16, #0x1a0
  401abc:	br	x17

0000000000401ac0 <freopen@plt>:
  401ac0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #424]
  401ac8:	add	x16, x16, #0x1a8
  401acc:	br	x17

0000000000401ad0 <strchr@plt>:
  401ad0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #432]
  401ad8:	add	x16, x16, #0x1b0
  401adc:	br	x17

0000000000401ae0 <fwrite@plt>:
  401ae0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #440]
  401ae8:	add	x16, x16, #0x1b8
  401aec:	br	x17

0000000000401af0 <strcpy@plt>:
  401af0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #448]
  401af8:	add	x16, x16, #0x1c0
  401afc:	br	x17

0000000000401b00 <strncat@plt>:
  401b00:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #456]
  401b08:	add	x16, x16, #0x1c8
  401b0c:	br	x17

0000000000401b10 <memchr@plt>:
  401b10:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #464]
  401b18:	add	x16, x16, #0x1d0
  401b1c:	br	x17

0000000000401b20 <iswalnum@plt>:
  401b20:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #472]
  401b28:	add	x16, x16, #0x1d8
  401b2c:	br	x17

0000000000401b30 <strstr@plt>:
  401b30:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #480]
  401b38:	add	x16, x16, #0x1e0
  401b3c:	br	x17

0000000000401b40 <dcgettext@plt>:
  401b40:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #488]
  401b48:	add	x16, x16, #0x1e8
  401b4c:	br	x17

0000000000401b50 <pclose@plt>:
  401b50:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #496]
  401b58:	add	x16, x16, #0x1f0
  401b5c:	br	x17

0000000000401b60 <towupper@plt>:
  401b60:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #504]
  401b68:	add	x16, x16, #0x1f8
  401b6c:	br	x17

0000000000401b70 <vfprintf@plt>:
  401b70:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #512]
  401b78:	add	x16, x16, #0x200
  401b7c:	br	x17

0000000000401b80 <printf@plt>:
  401b80:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #520]
  401b88:	add	x16, x16, #0x208
  401b8c:	br	x17

0000000000401b90 <__assert_fail@plt>:
  401b90:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #528]
  401b98:	add	x16, x16, #0x210
  401b9c:	br	x17

0000000000401ba0 <__errno_location@plt>:
  401ba0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #536]
  401ba8:	add	x16, x16, #0x218
  401bac:	br	x17

0000000000401bb0 <getenv@plt>:
  401bb0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #544]
  401bb8:	add	x16, x16, #0x220
  401bbc:	br	x17

0000000000401bc0 <putchar@plt>:
  401bc0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #552]
  401bc8:	add	x16, x16, #0x228
  401bcc:	br	x17

0000000000401bd0 <towlower@plt>:
  401bd0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #560]
  401bd8:	add	x16, x16, #0x230
  401bdc:	br	x17

0000000000401be0 <fprintf@plt>:
  401be0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #568]
  401be8:	add	x16, x16, #0x238
  401bec:	br	x17

0000000000401bf0 <setlocale@plt>:
  401bf0:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #576]
  401bf8:	add	x16, x16, #0x240
  401bfc:	br	x17

0000000000401c00 <wcrtomb@plt>:
  401c00:	adrp	x16, 42a000 <mbrtowc@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #584]
  401c08:	add	x16, x16, #0x248
  401c0c:	br	x17

Disassembly of section .text:

0000000000401c10 <error@@Base-0x19c>:
  401c10:	mov	x29, #0x0                   	// #0
  401c14:	mov	x30, #0x0                   	// #0
  401c18:	mov	x5, x0
  401c1c:	ldr	x1, [sp]
  401c20:	add	x2, sp, #0x8
  401c24:	mov	x6, sp
  401c28:	movz	x0, #0x0, lsl #48
  401c2c:	movk	x0, #0x0, lsl #32
  401c30:	movk	x0, #0x40, lsl #16
  401c34:	movk	x0, #0x3438
  401c38:	movz	x3, #0x0, lsl #48
  401c3c:	movk	x3, #0x0, lsl #32
  401c40:	movk	x3, #0x41, lsl #16
  401c44:	movk	x3, #0x7780
  401c48:	movz	x4, #0x0, lsl #48
  401c4c:	movk	x4, #0x0, lsl #32
  401c50:	movk	x4, #0x41, lsl #16
  401c54:	movk	x4, #0x7800
  401c58:	bl	401910 <__libc_start_main@plt>
  401c5c:	bl	4019f0 <abort@plt>
  401c60:	adrp	x0, 429000 <error@@Base+0x27254>
  401c64:	ldr	x0, [x0, #4064]
  401c68:	cbz	x0, 401c70 <wcrtomb@plt+0x70>
  401c6c:	b	4019c0 <__gmon_start__@plt>
  401c70:	ret
  401c74:	nop
  401c78:	adrp	x0, 42a000 <error@@Base+0x28254>
  401c7c:	add	x0, x0, #0x678
  401c80:	adrp	x1, 42a000 <error@@Base+0x28254>
  401c84:	add	x1, x1, #0x678
  401c88:	cmp	x1, x0
  401c8c:	b.eq	401ca4 <wcrtomb@plt+0xa4>  // b.none
  401c90:	adrp	x1, 417000 <error@@Base+0x15254>
  401c94:	ldr	x1, [x1, #2088]
  401c98:	cbz	x1, 401ca4 <wcrtomb@plt+0xa4>
  401c9c:	mov	x16, x1
  401ca0:	br	x16
  401ca4:	ret
  401ca8:	adrp	x0, 42a000 <error@@Base+0x28254>
  401cac:	add	x0, x0, #0x678
  401cb0:	adrp	x1, 42a000 <error@@Base+0x28254>
  401cb4:	add	x1, x1, #0x678
  401cb8:	sub	x1, x1, x0
  401cbc:	lsr	x2, x1, #63
  401cc0:	add	x1, x2, x1, asr #3
  401cc4:	cmp	xzr, x1, asr #1
  401cc8:	asr	x1, x1, #1
  401ccc:	b.eq	401ce4 <wcrtomb@plt+0xe4>  // b.none
  401cd0:	adrp	x2, 417000 <error@@Base+0x15254>
  401cd4:	ldr	x2, [x2, #2096]
  401cd8:	cbz	x2, 401ce4 <wcrtomb@plt+0xe4>
  401cdc:	mov	x16, x2
  401ce0:	br	x16
  401ce4:	ret
  401ce8:	stp	x29, x30, [sp, #-32]!
  401cec:	mov	x29, sp
  401cf0:	str	x19, [sp, #16]
  401cf4:	adrp	x19, 42a000 <error@@Base+0x28254>
  401cf8:	ldrb	w0, [x19, #1688]
  401cfc:	cbnz	w0, 401d0c <wcrtomb@plt+0x10c>
  401d00:	bl	401c78 <wcrtomb@plt+0x78>
  401d04:	mov	w0, #0x1                   	// #1
  401d08:	strb	w0, [x19, #1688]
  401d0c:	ldr	x19, [sp, #16]
  401d10:	ldp	x29, x30, [sp], #32
  401d14:	ret
  401d18:	b	401ca8 <wcrtomb@plt+0xa8>
  401d1c:	sub	sp, sp, #0x50
  401d20:	stp	x22, x21, [sp, #48]
  401d24:	adrp	x22, 42a000 <error@@Base+0x28254>
  401d28:	ldr	x8, [x22, #1656]
  401d2c:	stp	x20, x19, [sp, #64]
  401d30:	mov	x20, x2
  401d34:	mov	x21, x1
  401d38:	adrp	x1, 417000 <error@@Base+0x15254>
  401d3c:	adrp	x2, 418000 <error@@Base+0x16254>
  401d40:	mov	x19, x0
  401d44:	add	x1, x1, #0xa29
  401d48:	add	x2, x2, #0xcbc
  401d4c:	mov	x0, x8
  401d50:	stp	x29, x30, [sp, #32]
  401d54:	add	x29, sp, #0x20
  401d58:	bl	401be0 <fprintf@plt>
  401d5c:	cbz	x21, 401d74 <wcrtomb@plt+0x174>
  401d60:	ldr	x0, [x22, #1656]
  401d64:	adrp	x1, 417000 <error@@Base+0x15254>
  401d68:	add	x1, x1, #0xa29
  401d6c:	mov	x2, x21
  401d70:	bl	401be0 <fprintf@plt>
  401d74:	ldp	q1, q0, [x20]
  401d78:	ldr	x0, [x22, #1656]
  401d7c:	mov	x2, sp
  401d80:	mov	x1, x19
  401d84:	stp	q1, q0, [sp]
  401d88:	bl	401b70 <vfprintf@plt>
  401d8c:	ldr	x1, [x22, #1656]
  401d90:	mov	w0, #0xa                   	// #10
  401d94:	bl	401820 <putc@plt>
  401d98:	ldp	x20, x19, [sp, #64]
  401d9c:	ldp	x22, x21, [sp, #48]
  401da0:	ldp	x29, x30, [sp, #32]
  401da4:	add	sp, sp, #0x50
  401da8:	ret

0000000000401dac <error@@Base>:
  401dac:	sub	sp, sp, #0x150
  401db0:	stp	x29, x30, [sp, #288]
  401db4:	add	x29, sp, #0x120
  401db8:	mov	x8, #0xffffffffffffffc8    	// #-56
  401dbc:	mov	x9, sp
  401dc0:	add	x10, sp, #0x88
  401dc4:	movk	x8, #0xff80, lsl #32
  401dc8:	add	x11, x29, #0x30
  401dcc:	add	x9, x9, #0x80
  401dd0:	add	x10, x10, #0x38
  401dd4:	stp	x20, x19, [sp, #320]
  401dd8:	adrp	x20, 42a000 <error@@Base+0x28254>
  401ddc:	stp	x9, x8, [x29, #-48]
  401de0:	stp	x11, x10, [x29, #-64]
  401de4:	mov	x19, x0
  401de8:	stp	q0, q1, [sp]
  401dec:	ldr	x0, [x20, #1656]
  401df0:	ldp	q0, q1, [x29, #-64]
  401df4:	stp	x1, x2, [sp, #136]
  401df8:	adrp	x1, 417000 <error@@Base+0x15254>
  401dfc:	adrp	x2, 418000 <error@@Base+0x16254>
  401e00:	add	x1, x1, #0xa29
  401e04:	add	x2, x2, #0xcbc
  401e08:	str	x28, [sp, #304]
  401e0c:	stp	x3, x4, [sp, #152]
  401e10:	stp	x5, x6, [sp, #168]
  401e14:	str	x7, [sp, #184]
  401e18:	stp	q2, q3, [sp, #32]
  401e1c:	stp	q4, q5, [sp, #64]
  401e20:	stp	q6, q7, [sp, #96]
  401e24:	stp	q0, q1, [x29, #-96]
  401e28:	bl	401be0 <fprintf@plt>
  401e2c:	ldp	q0, q1, [x29, #-96]
  401e30:	ldr	x0, [x20, #1656]
  401e34:	sub	x2, x29, #0x20
  401e38:	mov	x1, x19
  401e3c:	stp	q0, q1, [x29, #-32]
  401e40:	bl	401b70 <vfprintf@plt>
  401e44:	ldr	x1, [x20, #1656]
  401e48:	mov	w0, #0xa                   	// #10
  401e4c:	bl	401820 <putc@plt>
  401e50:	ldp	x20, x19, [sp, #320]
  401e54:	ldr	x28, [sp, #304]
  401e58:	ldp	x29, x30, [sp, #288]
  401e5c:	add	sp, sp, #0x150
  401e60:	ret
  401e64:	sub	sp, sp, #0x150
  401e68:	stp	x29, x30, [sp, #288]
  401e6c:	add	x29, sp, #0x120
  401e70:	mov	x8, #0xffffffffffffffc8    	// #-56
  401e74:	mov	x9, sp
  401e78:	add	x10, sp, #0x88
  401e7c:	movk	x8, #0xff80, lsl #32
  401e80:	add	x11, x29, #0x30
  401e84:	add	x9, x9, #0x80
  401e88:	add	x10, x10, #0x38
  401e8c:	stp	x28, x21, [sp, #304]
  401e90:	adrp	x21, 42a000 <error@@Base+0x28254>
  401e94:	stp	x9, x8, [x29, #-48]
  401e98:	stp	x11, x10, [x29, #-64]
  401e9c:	stp	x20, x19, [sp, #320]
  401ea0:	mov	x19, x0
  401ea4:	stp	q0, q1, [sp]
  401ea8:	ldr	x0, [x21, #1656]
  401eac:	ldp	q0, q1, [x29, #-64]
  401eb0:	adrp	x20, 417000 <error@@Base+0x15254>
  401eb4:	stp	x1, x2, [sp, #136]
  401eb8:	add	x20, x20, #0xa29
  401ebc:	adrp	x2, 418000 <error@@Base+0x16254>
  401ec0:	add	x2, x2, #0xcbc
  401ec4:	mov	x1, x20
  401ec8:	stp	x3, x4, [sp, #152]
  401ecc:	stp	x5, x6, [sp, #168]
  401ed0:	str	x7, [sp, #184]
  401ed4:	stp	q2, q3, [sp, #32]
  401ed8:	stp	q4, q5, [sp, #64]
  401edc:	stp	q6, q7, [sp, #96]
  401ee0:	stp	q0, q1, [x29, #-96]
  401ee4:	bl	401be0 <fprintf@plt>
  401ee8:	ldr	x0, [x21, #1656]
  401eec:	adrp	x2, 417000 <error@@Base+0x15254>
  401ef0:	add	x2, x2, #0xa2e
  401ef4:	mov	x1, x20
  401ef8:	bl	401be0 <fprintf@plt>
  401efc:	ldp	q0, q1, [x29, #-96]
  401f00:	ldr	x0, [x21, #1656]
  401f04:	sub	x2, x29, #0x20
  401f08:	mov	x1, x19
  401f0c:	stp	q0, q1, [x29, #-32]
  401f10:	bl	401b70 <vfprintf@plt>
  401f14:	ldr	x1, [x21, #1656]
  401f18:	mov	w0, #0xa                   	// #10
  401f1c:	bl	401820 <putc@plt>
  401f20:	ldp	x20, x19, [sp, #320]
  401f24:	ldp	x28, x21, [sp, #304]
  401f28:	ldp	x29, x30, [sp, #288]
  401f2c:	add	sp, sp, #0x150
  401f30:	ret
  401f34:	sub	sp, sp, #0x120
  401f38:	stp	x29, x30, [sp, #256]
  401f3c:	add	x29, sp, #0x100
  401f40:	mov	x8, #0xffffffffffffffc8    	// #-56
  401f44:	mov	x9, sp
  401f48:	sub	x10, x29, #0x78
  401f4c:	movk	x8, #0xff80, lsl #32
  401f50:	add	x11, x29, #0x20
  401f54:	add	x9, x9, #0x80
  401f58:	add	x10, x10, #0x38
  401f5c:	stp	x9, x8, [x29, #-16]
  401f60:	stp	x11, x10, [x29, #-32]
  401f64:	stp	x1, x2, [x29, #-120]
  401f68:	stp	x3, x4, [x29, #-104]
  401f6c:	stp	x5, x6, [x29, #-88]
  401f70:	stur	x7, [x29, #-72]
  401f74:	stp	q0, q1, [sp]
  401f78:	ldp	q0, q1, [x29, #-32]
  401f7c:	sub	x2, x29, #0x40
  401f80:	mov	x1, xzr
  401f84:	str	x28, [sp, #272]
  401f88:	stp	q2, q3, [sp, #32]
  401f8c:	stp	q4, q5, [sp, #64]
  401f90:	stp	q6, q7, [sp, #96]
  401f94:	stp	q0, q1, [x29, #-64]
  401f98:	bl	401d1c <wcrtomb@plt+0x11c>
  401f9c:	mov	w0, #0x1                   	// #1
  401fa0:	bl	4017d0 <exit@plt>
  401fa4:	stp	x29, x30, [sp, #-80]!
  401fa8:	str	x25, [sp, #16]
  401fac:	stp	x24, x23, [sp, #32]
  401fb0:	stp	x22, x21, [sp, #48]
  401fb4:	stp	x20, x19, [sp, #64]
  401fb8:	mov	x29, sp
  401fbc:	mov	x19, x2
  401fc0:	mov	x20, x1
  401fc4:	mov	x21, x0
  401fc8:	bl	4017b0 <strlen@plt>
  401fcc:	mov	x22, x0
  401fd0:	mov	x0, x20
  401fd4:	bl	4017b0 <strlen@plt>
  401fd8:	mov	x23, x0
  401fdc:	mov	x0, x19
  401fe0:	bl	4017b0 <strlen@plt>
  401fe4:	mov	x24, x0
  401fe8:	add	w8, w23, w22
  401fec:	add	w8, w8, w24
  401ff0:	add	w8, w8, #0x1
  401ff4:	sxtw	x0, w8
  401ff8:	bl	4068e0 <error@@Base+0x4b34>
  401ffc:	mov	x1, x21
  402000:	mov	x25, x0
  402004:	bl	401af0 <strcpy@plt>
  402008:	add	x0, x0, w22, sxtw
  40200c:	mov	x1, x20
  402010:	bl	401af0 <strcpy@plt>
  402014:	add	x0, x0, w23, sxtw
  402018:	mov	x1, x19
  40201c:	bl	401af0 <strcpy@plt>
  402020:	strb	wzr, [x0, w24, sxtw]
  402024:	mov	x0, x25
  402028:	ldp	x20, x19, [sp, #64]
  40202c:	ldp	x22, x21, [sp, #48]
  402030:	ldp	x24, x23, [sp, #32]
  402034:	ldr	x25, [sp, #16]
  402038:	ldp	x29, x30, [sp], #80
  40203c:	ret
  402040:	stp	x29, x30, [sp, #-48]!
  402044:	add	w8, w1, #0x1
  402048:	stp	x20, x19, [sp, #32]
  40204c:	mov	x20, x0
  402050:	sxtw	x0, w8
  402054:	str	x21, [sp, #16]
  402058:	mov	x29, sp
  40205c:	mov	w19, w1
  402060:	bl	4068e0 <error@@Base+0x4b34>
  402064:	cmp	w19, #0x1
  402068:	mov	x21, x0
  40206c:	b.lt	402080 <error@@Base+0x2d4>  // b.tstop
  402070:	mov	w2, w19
  402074:	mov	x0, x21
  402078:	mov	x1, x20
  40207c:	bl	401780 <memcpy@plt>
  402080:	strb	wzr, [x21, w19, sxtw]
  402084:	mov	x0, x21
  402088:	ldp	x20, x19, [sp, #32]
  40208c:	ldr	x21, [sp, #16]
  402090:	ldp	x29, x30, [sp], #48
  402094:	ret
  402098:	stp	x29, x30, [sp, #-32]!
  40209c:	stp	x20, x19, [sp, #16]
  4020a0:	mov	x29, sp
  4020a4:	mov	x19, x0
  4020a8:	bl	401ba0 <__errno_location@plt>
  4020ac:	ldr	w8, [x0]
  4020b0:	cbnz	w8, 4020d0 <error@@Base+0x324>
  4020b4:	adrp	x1, 417000 <error@@Base+0x15254>
  4020b8:	add	x1, x1, #0xa36
  4020bc:	mov	w2, #0x5                   	// #5
  4020c0:	mov	x0, xzr
  4020c4:	bl	401b40 <dcgettext@plt>
  4020c8:	mov	x1, x19
  4020cc:	bl	401f34 <error@@Base+0x188>
  4020d0:	adrp	x1, 417000 <error@@Base+0x15254>
  4020d4:	mov	x20, x0
  4020d8:	add	x1, x1, #0xa45
  4020dc:	mov	w2, #0x5                   	// #5
  4020e0:	mov	x0, xzr
  4020e4:	bl	401b40 <dcgettext@plt>
  4020e8:	ldr	w8, [x20]
  4020ec:	mov	x20, x0
  4020f0:	mov	w0, w8
  4020f4:	bl	401990 <strerror@plt>
  4020f8:	mov	x1, x0
  4020fc:	mov	x0, x20
  402100:	mov	x2, x19
  402104:	bl	401f34 <error@@Base+0x188>
  402108:	stp	x29, x30, [sp, #-48]!
  40210c:	stp	x22, x21, [sp, #16]
  402110:	stp	x20, x19, [sp, #32]
  402114:	mov	x8, x0
  402118:	ldrb	w9, [x8], #1
  40211c:	mov	x29, sp
  402120:	cmp	w9, #0x2a
  402124:	csel	x8, x8, x0, eq  // eq = none
  402128:	sub	x19, x8, #0x1
  40212c:	ldrb	w9, [x19, #1]!
  402130:	cmp	w9, #0x20
  402134:	b.eq	40212c <error@@Base+0x380>  // b.none
  402138:	mov	x8, x19
  40213c:	ands	w9, w9, #0xff
  402140:	b.eq	402158 <error@@Base+0x3ac>  // b.none
  402144:	cmp	w9, #0x3a
  402148:	b.eq	402158 <error@@Base+0x3ac>  // b.none
  40214c:	ldrb	w9, [x8, #1]!
  402150:	ands	w9, w9, #0xff
  402154:	b.ne	402144 <error@@Base+0x398>  // b.any
  402158:	sub	x22, x8, x19
  40215c:	lsl	x21, x22, #32
  402160:	mov	x8, #0x100000000           	// #4294967296
  402164:	add	x8, x21, x8
  402168:	asr	x0, x8, #32
  40216c:	bl	4068e0 <error@@Base+0x4b34>
  402170:	cmp	w22, #0x1
  402174:	mov	x20, x0
  402178:	b.lt	40218c <error@@Base+0x3e0>  // b.tstop
  40217c:	and	x2, x22, #0xffffffff
  402180:	mov	x0, x20
  402184:	mov	x1, x19
  402188:	bl	401780 <memcpy@plt>
  40218c:	asr	x8, x21, #32
  402190:	strb	wzr, [x20, x8]
  402194:	mov	x0, x20
  402198:	ldp	x20, x19, [sp, #32]
  40219c:	ldp	x22, x21, [sp, #16]
  4021a0:	ldp	x29, x30, [sp], #48
  4021a4:	ret
  4021a8:	stp	x29, x30, [sp, #-48]!
  4021ac:	stp	x22, x21, [sp, #16]
  4021b0:	stp	x20, x19, [sp, #32]
  4021b4:	mov	x8, x0
  4021b8:	ldrb	w9, [x8], #1
  4021bc:	mov	x29, sp
  4021c0:	cmp	w9, #0x2a
  4021c4:	csel	x8, x8, x0, eq  // eq = none
  4021c8:	ldrb	w9, [x8], #1
  4021cc:	cmp	w9, #0x20
  4021d0:	b.eq	4021c8 <error@@Base+0x41c>  // b.none
  4021d4:	mov	x11, #0x401                 	// #1025
  4021d8:	mov	w10, #0x1                   	// #1
  4021dc:	movk	x11, #0x400, lsl #48
  4021e0:	b	4021e8 <error@@Base+0x43c>
  4021e4:	ldrb	w9, [x8], #1
  4021e8:	and	w12, w9, #0xff
  4021ec:	cmp	w12, #0x3a
  4021f0:	and	x12, x9, #0xff
  4021f4:	b.hi	4021e4 <error@@Base+0x438>  // b.pmore
  4021f8:	lsl	x12, x10, x12
  4021fc:	tst	x12, x11
  402200:	b.eq	4021e4 <error@@Base+0x438>  // b.none
  402204:	and	w9, w9, #0xff
  402208:	sub	x10, x8, #0x1
  40220c:	cmp	w9, #0x3a
  402210:	csel	x8, x8, x10, eq  // eq = none
  402214:	add	x19, x8, #0x1
  402218:	b	402220 <error@@Base+0x474>
  40221c:	add	x19, x19, #0x1
  402220:	ldurb	w8, [x19, #-1]
  402224:	cmp	w8, #0x9
  402228:	b.eq	40221c <error@@Base+0x470>  // b.none
  40222c:	cmp	w8, #0x20
  402230:	b.eq	40221c <error@@Base+0x470>  // b.none
  402234:	cmp	w8, #0x28
  402238:	b.ne	402260 <error@@Base+0x4b4>  // b.any
  40223c:	mov	x8, x19
  402240:	ldrb	w9, [x8]
  402244:	cbz	w9, 402260 <error@@Base+0x4b4>
  402248:	cmp	w9, #0xa
  40224c:	b.eq	402260 <error@@Base+0x4b4>  // b.none
  402250:	cmp	w9, #0x29
  402254:	b.eq	40227c <error@@Base+0x4d0>  // b.none
  402258:	ldrb	w9, [x8, #1]!
  40225c:	cbnz	w9, 402248 <error@@Base+0x49c>
  402260:	adrp	x20, 417000 <error@@Base+0x15254>
  402264:	add	x20, x20, #0xa4f
  402268:	mov	x0, x20
  40226c:	ldp	x20, x19, [sp, #32]
  402270:	ldp	x22, x21, [sp, #16]
  402274:	ldp	x29, x30, [sp], #48
  402278:	ret
  40227c:	sub	x22, x8, x19
  402280:	lsl	x21, x22, #32
  402284:	mov	x8, #0x100000000           	// #4294967296
  402288:	add	x8, x21, x8
  40228c:	asr	x0, x8, #32
  402290:	bl	4068e0 <error@@Base+0x4b34>
  402294:	cmp	w22, #0x1
  402298:	mov	x20, x0
  40229c:	b.lt	4022b0 <error@@Base+0x504>  // b.tstop
  4022a0:	and	x2, x22, #0xffffffff
  4022a4:	mov	x0, x20
  4022a8:	mov	x1, x19
  4022ac:	bl	401780 <memcpy@plt>
  4022b0:	asr	x8, x21, #32
  4022b4:	strb	wzr, [x20, x8]
  4022b8:	b	402268 <error@@Base+0x4bc>
  4022bc:	stp	x29, x30, [sp, #-32]!
  4022c0:	adrp	x8, 42a000 <error@@Base+0x28254>
  4022c4:	str	x19, [sp, #16]
  4022c8:	ldr	x19, [x8, #1656]
  4022cc:	adrp	x1, 417000 <error@@Base+0x15254>
  4022d0:	add	x1, x1, #0xa56
  4022d4:	mov	w2, #0x5                   	// #5
  4022d8:	mov	x0, xzr
  4022dc:	mov	x29, sp
  4022e0:	bl	401b40 <dcgettext@plt>
  4022e4:	adrp	x2, 418000 <error@@Base+0x16254>
  4022e8:	mov	x1, x0
  4022ec:	add	x2, x2, #0xcbc
  4022f0:	mov	x0, x19
  4022f4:	bl	401be0 <fprintf@plt>
  4022f8:	mov	w0, #0x1                   	// #1
  4022fc:	bl	4017d0 <exit@plt>
  402300:	stp	x29, x30, [sp, #-16]!
  402304:	adrp	x1, 417000 <error@@Base+0x15254>
  402308:	add	x1, x1, #0xa88
  40230c:	mov	w2, #0x5                   	// #5
  402310:	mov	x0, xzr
  402314:	mov	x29, sp
  402318:	bl	401b40 <dcgettext@plt>
  40231c:	adrp	x1, 418000 <error@@Base+0x16254>
  402320:	add	x1, x1, #0xcbc
  402324:	bl	401b80 <printf@plt>
  402328:	mov	w0, #0xa                   	// #10
  40232c:	bl	401bc0 <putchar@plt>
  402330:	adrp	x1, 417000 <error@@Base+0x15254>
  402334:	add	x1, x1, #0xab6
  402338:	mov	w2, #0x5                   	// #5
  40233c:	mov	x0, xzr
  402340:	bl	401b40 <dcgettext@plt>
  402344:	bl	401a20 <puts@plt>
  402348:	adrp	x1, 417000 <error@@Base+0x15254>
  40234c:	add	x1, x1, #0xafb
  402350:	mov	w2, #0x5                   	// #5
  402354:	mov	x0, xzr
  402358:	bl	401b40 <dcgettext@plt>
  40235c:	bl	401a20 <puts@plt>
  402360:	mov	w0, #0xa                   	// #10
  402364:	bl	401bc0 <putchar@plt>
  402368:	adrp	x1, 417000 <error@@Base+0x15254>
  40236c:	add	x1, x1, #0xb75
  402370:	mov	w2, #0x5                   	// #5
  402374:	mov	x0, xzr
  402378:	bl	401b40 <dcgettext@plt>
  40237c:	bl	401a20 <puts@plt>
  402380:	adrp	x1, 417000 <error@@Base+0x15254>
  402384:	add	x1, x1, #0xc78
  402388:	mov	w2, #0x5                   	// #5
  40238c:	mov	x0, xzr
  402390:	bl	401b40 <dcgettext@plt>
  402394:	bl	401a20 <puts@plt>
  402398:	adrp	x1, 417000 <error@@Base+0x15254>
  40239c:	add	x1, x1, #0xf0e
  4023a0:	mov	w2, #0x5                   	// #5
  4023a4:	mov	x0, xzr
  4023a8:	bl	401b40 <dcgettext@plt>
  4023ac:	bl	401a20 <puts@plt>
  4023b0:	adrp	x1, 418000 <error@@Base+0x16254>
  4023b4:	add	x1, x1, #0xff
  4023b8:	mov	w2, #0x5                   	// #5
  4023bc:	mov	x0, xzr
  4023c0:	bl	401b40 <dcgettext@plt>
  4023c4:	bl	401a20 <puts@plt>
  4023c8:	adrp	x1, 418000 <error@@Base+0x16254>
  4023cc:	add	x1, x1, #0x259
  4023d0:	mov	w2, #0x5                   	// #5
  4023d4:	mov	x0, xzr
  4023d8:	bl	401b40 <dcgettext@plt>
  4023dc:	bl	401a20 <puts@plt>
  4023e0:	adrp	x1, 418000 <error@@Base+0x16254>
  4023e4:	add	x1, x1, #0x3b9
  4023e8:	mov	w2, #0x5                   	// #5
  4023ec:	mov	x0, xzr
  4023f0:	bl	401b40 <dcgettext@plt>
  4023f4:	bl	401a20 <puts@plt>
  4023f8:	adrp	x1, 418000 <error@@Base+0x16254>
  4023fc:	add	x1, x1, #0x757
  402400:	mov	w2, #0x5                   	// #5
  402404:	mov	x0, xzr
  402408:	bl	401b40 <dcgettext@plt>
  40240c:	bl	401a20 <puts@plt>
  402410:	mov	w0, #0xa                   	// #10
  402414:	bl	401bc0 <putchar@plt>
  402418:	adrp	x1, 418000 <error@@Base+0x16254>
  40241c:	add	x1, x1, #0x7ee
  402420:	mov	w2, #0x5                   	// #5
  402424:	mov	x0, xzr
  402428:	bl	401b40 <dcgettext@plt>
  40242c:	ldp	x29, x30, [sp], #16
  402430:	b	401a20 <puts@plt>
  402434:	sub	sp, sp, #0x60
  402438:	stp	x29, x30, [sp, #32]
  40243c:	add	x29, sp, #0x20
  402440:	stp	x22, x21, [sp, #64]
  402444:	mov	x21, x1
  402448:	cmp	x2, #0x0
  40244c:	sub	x8, x29, #0x8
  402450:	adrp	x1, 419000 <error@@Base+0x17254>
  402454:	stp	x24, x23, [sp, #48]
  402458:	csel	x23, x8, x2, eq  // eq = none
  40245c:	add	x1, x1, #0x45e
  402460:	stp	x20, x19, [sp, #80]
  402464:	mov	x20, x3
  402468:	mov	x22, x0
  40246c:	str	x0, [x23]
  402470:	bl	401890 <fopen@plt>
  402474:	mov	x19, x0
  402478:	cbnz	x0, 402600 <error@@Base+0x854>
  40247c:	mov	w24, #0x672e                	// #26414
  402480:	mov	x0, x22
  402484:	movk	w24, #0x7a, lsl #16
  402488:	bl	4017b0 <strlen@plt>
  40248c:	mov	x19, x0
  402490:	add	w8, w19, #0x4
  402494:	sxtw	x0, w8
  402498:	bl	4068e0 <error@@Base+0x4b34>
  40249c:	mov	x1, x22
  4024a0:	bl	401af0 <strcpy@plt>
  4024a4:	adrp	x1, 419000 <error@@Base+0x17254>
  4024a8:	add	x1, x1, #0x45e
  4024ac:	str	w24, [x0, w19, sxtw]
  4024b0:	str	x0, [x23]
  4024b4:	bl	401890 <fopen@plt>
  4024b8:	mov	x19, x0
  4024bc:	cbnz	x0, 402600 <error@@Base+0x854>
  4024c0:	ldr	x0, [x23]
  4024c4:	bl	401aa0 <free@plt>
  4024c8:	mov	x0, x22
  4024cc:	bl	4017b0 <strlen@plt>
  4024d0:	mov	x19, x0
  4024d4:	add	w8, w19, #0x4
  4024d8:	sxtw	x0, w8
  4024dc:	bl	4068e0 <error@@Base+0x4b34>
  4024e0:	mov	x1, x22
  4024e4:	bl	401af0 <strcpy@plt>
  4024e8:	mov	w8, #0x782e                	// #30766
  4024ec:	adrp	x1, 419000 <error@@Base+0x17254>
  4024f0:	movk	w8, #0x7a, lsl #16
  4024f4:	add	x1, x1, #0x45e
  4024f8:	str	w8, [x0, w19, sxtw]
  4024fc:	str	x0, [x23]
  402500:	bl	401890 <fopen@plt>
  402504:	mov	x19, x0
  402508:	cbnz	x0, 402600 <error@@Base+0x854>
  40250c:	ldr	x0, [x23]
  402510:	bl	401aa0 <free@plt>
  402514:	mov	x0, x22
  402518:	bl	4017b0 <strlen@plt>
  40251c:	mov	x19, x0
  402520:	add	w8, w19, #0x5
  402524:	sxtw	x0, w8
  402528:	bl	4068e0 <error@@Base+0x4b34>
  40252c:	mov	x1, x22
  402530:	bl	401af0 <strcpy@plt>
  402534:	mov	w9, #0x622e                	// #25134
  402538:	adrp	x1, 419000 <error@@Base+0x17254>
  40253c:	add	x8, x0, w19, sxtw
  402540:	movk	w9, #0x327a, lsl #16
  402544:	add	x1, x1, #0x45e
  402548:	str	w9, [x8]
  40254c:	strb	wzr, [x8, #4]
  402550:	str	x0, [x23]
  402554:	bl	401890 <fopen@plt>
  402558:	mov	x19, x0
  40255c:	cbnz	x0, 402600 <error@@Base+0x854>
  402560:	ldr	x0, [x23]
  402564:	bl	401aa0 <free@plt>
  402568:	mov	x0, x22
  40256c:	bl	4017b0 <strlen@plt>
  402570:	mov	x19, x0
  402574:	add	w8, w19, #0x4
  402578:	sxtw	x0, w8
  40257c:	bl	4068e0 <error@@Base+0x4b34>
  402580:	mov	x1, x22
  402584:	bl	401af0 <strcpy@plt>
  402588:	adrp	x1, 419000 <error@@Base+0x17254>
  40258c:	add	w8, w24, #0x500
  402590:	add	x1, x1, #0x45e
  402594:	str	w8, [x0, w19, sxtw]
  402598:	str	x0, [x23]
  40259c:	bl	401890 <fopen@plt>
  4025a0:	mov	x19, x0
  4025a4:	cbnz	x0, 402600 <error@@Base+0x854>
  4025a8:	ldr	x0, [x23]
  4025ac:	bl	401aa0 <free@plt>
  4025b0:	mov	x0, x22
  4025b4:	bl	4017b0 <strlen@plt>
  4025b8:	mov	x19, x0
  4025bc:	add	w8, w19, #0x6
  4025c0:	sxtw	x0, w8
  4025c4:	bl	4068e0 <error@@Base+0x4b34>
  4025c8:	mov	x1, x22
  4025cc:	bl	401af0 <strcpy@plt>
  4025d0:	mov	w9, #0x6c2e                	// #27694
  4025d4:	adrp	x1, 419000 <error@@Base+0x17254>
  4025d8:	add	x8, x0, w19, sxtw
  4025dc:	movk	w9, #0x6d7a, lsl #16
  4025e0:	mov	w10, #0x61                  	// #97
  4025e4:	add	x1, x1, #0x45e
  4025e8:	str	w9, [x8]
  4025ec:	strh	w10, [x8, #4]
  4025f0:	str	x0, [x23]
  4025f4:	bl	401890 <fopen@plt>
  4025f8:	mov	x19, x0
  4025fc:	cbz	x0, 4028f8 <error@@Base+0xb4c>
  402600:	mov	x0, sp
  402604:	mov	w1, #0xd                   	// #13
  402608:	mov	w2, #0x1                   	// #1
  40260c:	mov	x3, x19
  402610:	bl	401a90 <fread@plt>
  402614:	cmp	w0, #0x1
  402618:	b.eq	402680 <error@@Base+0x8d4>  // b.none
  40261c:	cbnz	w0, 4026cc <error@@Base+0x920>
  402620:	mov	x0, x19
  402624:	bl	401a10 <feof@plt>
  402628:	cbz	x21, 4026cc <error@@Base+0x920>
  40262c:	cbz	w0, 4026cc <error@@Base+0x920>
  402630:	mov	x0, x19
  402634:	bl	401870 <fclose@plt>
  402638:	cbnz	w0, 40292c <error@@Base+0xb80>
  40263c:	mov	x0, x22
  402640:	bl	401800 <remove@plt>
  402644:	cbnz	w0, 40292c <error@@Base+0xb80>
  402648:	mov	x0, x22
  40264c:	blr	x21
  402650:	ldr	x0, [x23]
  402654:	adrp	x1, 419000 <error@@Base+0x17254>
  402658:	add	x1, x1, #0x45e
  40265c:	bl	401890 <fopen@plt>
  402660:	mov	x19, x0
  402664:	cbz	x0, 402930 <error@@Base+0xb84>
  402668:	mov	x0, sp
  40266c:	mov	w1, #0xd                   	// #13
  402670:	mov	w2, #0x1                   	// #1
  402674:	mov	x3, x19
  402678:	bl	401a90 <fread@plt>
  40267c:	cbz	w0, 40292c <error@@Base+0xb80>
  402680:	ldrb	w8, [sp]
  402684:	cmp	x20, #0x0
  402688:	add	x9, sp, #0x10
  40268c:	csel	x20, x9, x20, eq  // eq = none
  402690:	cmp	w8, #0x4b
  402694:	b.gt	4026dc <error@@Base+0x930>
  402698:	cmp	w8, #0x1f
  40269c:	b.eq	402730 <error@@Base+0x984>  // b.none
  4026a0:	cmp	w8, #0x42
  4026a4:	b.ne	40279c <error@@Base+0x9f0>  // b.any
  4026a8:	ldrb	w9, [sp, #1]
  4026ac:	cmp	w9, #0x5a
  4026b0:	b.ne	40279c <error@@Base+0x9f0>  // b.any
  4026b4:	ldrb	w9, [sp, #2]
  4026b8:	cmp	w9, #0x68
  4026bc:	b.ne	402784 <error@@Base+0x9d8>  // b.any
  4026c0:	adrp	x8, 418000 <error@@Base+0x16254>
  4026c4:	add	x8, x8, #0x8a2
  4026c8:	b	402860 <error@@Base+0xab4>
  4026cc:	bl	401ba0 <__errno_location@plt>
  4026d0:	mov	x19, xzr
  4026d4:	str	wzr, [x0]
  4026d8:	b	402930 <error@@Base+0xb84>
  4026dc:	cmp	w8, #0x4c
  4026e0:	b.eq	402748 <error@@Base+0x99c>  // b.none
  4026e4:	cmp	w8, #0xfd
  4026e8:	b.ne	40279c <error@@Base+0x9f0>  // b.any
  4026ec:	ldrb	w9, [sp, #1]
  4026f0:	cmp	w9, #0x37
  4026f4:	b.ne	40279c <error@@Base+0x9f0>  // b.any
  4026f8:	ldrb	w9, [sp, #2]
  4026fc:	cmp	w9, #0x7a
  402700:	b.ne	40279c <error@@Base+0x9f0>  // b.any
  402704:	ldrb	w9, [sp, #3]
  402708:	cmp	w9, #0x58
  40270c:	b.ne	40279c <error@@Base+0x9f0>  // b.any
  402710:	ldrb	w9, [sp, #4]
  402714:	cmp	w9, #0x5a
  402718:	b.ne	40279c <error@@Base+0x9f0>  // b.any
  40271c:	ldrb	w9, [sp, #5]
  402720:	cbnz	w9, 40279c <error@@Base+0x9f0>
  402724:	adrp	x8, 418000 <error@@Base+0x16254>
  402728:	add	x8, x8, #0x88b
  40272c:	b	402860 <error@@Base+0xab4>
  402730:	ldrb	w9, [sp, #1]
  402734:	cmp	w9, #0x8b
  402738:	b.ne	40279c <error@@Base+0x9f0>  // b.any
  40273c:	adrp	x8, 418000 <error@@Base+0x16254>
  402740:	add	x8, x8, #0x89d
  402744:	b	402860 <error@@Base+0xab4>
  402748:	ldrb	w9, [sp, #1]
  40274c:	cmp	w9, #0x5a
  402750:	b.ne	40279c <error@@Base+0x9f0>  // b.any
  402754:	ldrb	w9, [sp, #2]
  402758:	cmp	w9, #0x49
  40275c:	b.ne	40279c <error@@Base+0x9f0>  // b.any
  402760:	ldrb	w9, [sp, #3]
  402764:	cmp	w9, #0x50
  402768:	b.ne	40279c <error@@Base+0x9f0>  // b.any
  40276c:	ldrb	w9, [sp, #4]
  402770:	cmp	w9, #0x1
  402774:	b.ne	40279c <error@@Base+0x9f0>  // b.any
  402778:	adrp	x8, 418000 <error@@Base+0x16254>
  40277c:	add	x8, x8, #0x8ad
  402780:	b	402860 <error@@Base+0xab4>
  402784:	ldrb	w9, [sp, #2]
  402788:	cmp	w9, #0x30
  40278c:	b.ne	40279c <error@@Base+0x9f0>  // b.any
  402790:	adrp	x8, 418000 <error@@Base+0x16254>
  402794:	add	x8, x8, #0x8a8
  402798:	b	402860 <error@@Base+0xab4>
  40279c:	ldrb	w10, [sp, #9]
  4027a0:	cbnz	w10, 4027bc <error@@Base+0xa10>
  4027a4:	ldrb	w9, [sp, #10]
  4027a8:	cbnz	w9, 4027bc <error@@Base+0xa10>
  4027ac:	ldrb	w9, [sp, #11]
  4027b0:	cbnz	w9, 4027bc <error@@Base+0xa10>
  4027b4:	ldrb	w9, [sp, #12]
  4027b8:	cbz	w9, 402850 <error@@Base+0xaa4>
  4027bc:	ldrb	w9, [sp, #5]
  4027c0:	cmp	w9, #0xff
  4027c4:	b.ne	402814 <error@@Base+0xa68>  // b.any
  4027c8:	ldrb	w11, [sp, #6]
  4027cc:	cmp	w11, #0xff
  4027d0:	b.ne	402814 <error@@Base+0xa68>  // b.any
  4027d4:	ldrb	w11, [sp, #7]
  4027d8:	cmp	w11, #0xff
  4027dc:	b.ne	402814 <error@@Base+0xa68>  // b.any
  4027e0:	ldrb	w11, [sp, #8]
  4027e4:	and	w10, w11, w10
  4027e8:	cmp	w10, #0xff
  4027ec:	b.ne	402814 <error@@Base+0xa68>  // b.any
  4027f0:	ldrb	w10, [sp, #10]
  4027f4:	cmp	w10, #0xff
  4027f8:	b.ne	402814 <error@@Base+0xa68>  // b.any
  4027fc:	ldrb	w10, [sp, #11]
  402800:	cmp	w10, #0xff
  402804:	b.ne	402814 <error@@Base+0xa68>  // b.any
  402808:	ldrb	w10, [sp, #12]
  40280c:	cmp	w10, #0xff
  402810:	b.eq	402850 <error@@Base+0xaa4>  // b.none
  402814:	cmp	w8, #0xff
  402818:	b.ne	40285c <error@@Base+0xab0>  // b.any
  40281c:	ldrb	w8, [sp, #1]
  402820:	cmp	w8, #0x4c
  402824:	b.ne	40285c <error@@Base+0xab0>  // b.any
  402828:	ldrb	w8, [sp, #2]
  40282c:	cmp	w8, #0x5a
  402830:	b.ne	40285c <error@@Base+0xab0>  // b.any
  402834:	ldrb	w8, [sp, #3]
  402838:	cmp	w8, #0x4d
  40283c:	b.ne	40285c <error@@Base+0xab0>  // b.any
  402840:	cbnz	w9, 40285c <error@@Base+0xab0>
  402844:	ldrb	w8, [sp, #4]
  402848:	cmp	w8, #0x41
  40284c:	b.ne	40285c <error@@Base+0xab0>  // b.any
  402850:	adrp	x8, 418000 <error@@Base+0x16254>
  402854:	add	x8, x8, #0x898
  402858:	b	402860 <error@@Base+0xab4>
  40285c:	mov	x8, xzr
  402860:	mov	x0, x19
  402864:	mov	x1, xzr
  402868:	mov	w2, wzr
  40286c:	str	x8, [x20]
  402870:	bl	4019e0 <fseek@plt>
  402874:	tbnz	w0, #31, 40292c <error@@Base+0xb80>
  402878:	ldr	x21, [x20]
  40287c:	cbz	x21, 402930 <error@@Base+0xb84>
  402880:	mov	x0, x21
  402884:	bl	4017b0 <strlen@plt>
  402888:	mov	x22, x0
  40288c:	add	w8, w22, #0x4
  402890:	sxtw	x0, w8
  402894:	bl	4068e0 <error@@Base+0x4b34>
  402898:	mov	x1, x21
  40289c:	mov	x20, x0
  4028a0:	bl	401af0 <strcpy@plt>
  4028a4:	mov	w8, #0x2d20                	// #11552
  4028a8:	movk	w8, #0x64, lsl #16
  4028ac:	str	w8, [x0, w22, sxtw]
  4028b0:	mov	x0, x19
  4028b4:	bl	401870 <fclose@plt>
  4028b8:	tbnz	w0, #31, 40292c <error@@Base+0xb80>
  4028bc:	adrp	x8, 42a000 <error@@Base+0x28254>
  4028c0:	ldr	x0, [x23]
  4028c4:	ldr	x2, [x8, #1680]
  4028c8:	adrp	x1, 419000 <error@@Base+0x17254>
  4028cc:	add	x1, x1, #0x45e
  4028d0:	bl	401ac0 <freopen@plt>
  4028d4:	cbz	x0, 40292c <error@@Base+0xb80>
  4028d8:	adrp	x1, 419000 <error@@Base+0x17254>
  4028dc:	add	x1, x1, #0x45e
  4028e0:	mov	x0, x20
  4028e4:	bl	4018e0 <popen@plt>
  4028e8:	mov	x19, x0
  4028ec:	cbnz	x0, 402930 <error@@Base+0xb84>
  4028f0:	str	x20, [x23]
  4028f4:	b	402930 <error@@Base+0xb84>
  4028f8:	ldr	x0, [x23]
  4028fc:	bl	401aa0 <free@plt>
  402900:	str	x22, [x23]
  402904:	cbz	x21, 40292c <error@@Base+0xb80>
  402908:	mov	x0, x22
  40290c:	blr	x21
  402910:	ldr	x0, [x23]
  402914:	adrp	x1, 419000 <error@@Base+0x17254>
  402918:	add	x1, x1, #0x45e
  40291c:	bl	401890 <fopen@plt>
  402920:	mov	x19, x0
  402924:	cbnz	x0, 402600 <error@@Base+0x854>
  402928:	b	402930 <error@@Base+0xb84>
  40292c:	mov	x19, xzr
  402930:	mov	x0, x19
  402934:	ldp	x20, x19, [sp, #80]
  402938:	ldp	x22, x21, [sp, #64]
  40293c:	ldp	x24, x23, [sp, #48]
  402940:	ldp	x29, x30, [sp, #32]
  402944:	add	sp, sp, #0x60
  402948:	ret
  40294c:	stp	x29, x30, [sp, #-64]!
  402950:	stp	x24, x23, [sp, #16]
  402954:	mov	x24, x0
  402958:	mov	w0, #0x2000                	// #8192
  40295c:	stp	x22, x21, [sp, #32]
  402960:	stp	x20, x19, [sp, #48]
  402964:	mov	x29, sp
  402968:	mov	x21, x4
  40296c:	mov	x22, x3
  402970:	mov	x23, x2
  402974:	mov	x19, x1
  402978:	bl	4068e0 <error@@Base+0x4b34>
  40297c:	mov	x20, x0
  402980:	mov	x0, x24
  402984:	mov	x1, x23
  402988:	mov	x2, x22
  40298c:	mov	x3, x21
  402990:	bl	402434 <error@@Base+0x688>
  402994:	cbz	x0, 402a04 <error@@Base+0xc58>
  402998:	mov	x21, x0
  40299c:	mov	w1, #0x1                   	// #1
  4029a0:	mov	w2, #0x2000                	// #8192
  4029a4:	mov	x0, x20
  4029a8:	mov	x3, x21
  4029ac:	bl	401a90 <fread@plt>
  4029b0:	tbnz	w0, #31, 402a04 <error@@Base+0xc58>
  4029b4:	mov	w22, wzr
  4029b8:	mov	w23, #0x2000                	// #8192
  4029bc:	b	4029dc <error@@Base+0xc30>
  4029c0:	sub	w8, w23, w22
  4029c4:	add	x0, x20, w22, sxtw
  4029c8:	sxtw	x2, w8
  4029cc:	mov	w1, #0x1                   	// #1
  4029d0:	mov	x3, x21
  4029d4:	bl	401a90 <fread@plt>
  4029d8:	tbnz	w0, #31, 402a04 <error@@Base+0xc58>
  4029dc:	cbz	w0, 402a20 <error@@Base+0xc74>
  4029e0:	add	w22, w0, w22
  4029e4:	cmp	w22, w23
  4029e8:	b.ne	4029c0 <error@@Base+0xc14>  // b.any
  4029ec:	add	w23, w23, #0x10, lsl #12
  4029f0:	sxtw	x1, w23
  4029f4:	mov	x0, x20
  4029f8:	bl	406960 <error@@Base+0x4bb4>
  4029fc:	mov	x20, x0
  402a00:	b	4029c0 <error@@Base+0xc14>
  402a04:	mov	x20, xzr
  402a08:	mov	x0, x20
  402a0c:	ldp	x20, x19, [sp, #48]
  402a10:	ldp	x22, x21, [sp, #32]
  402a14:	ldp	x24, x23, [sp, #16]
  402a18:	ldp	x29, x30, [sp], #64
  402a1c:	ret
  402a20:	adrp	x8, 42a000 <error@@Base+0x28254>
  402a24:	ldr	x8, [x8, #1680]
  402a28:	cmp	x21, x8
  402a2c:	b.eq	402a38 <error@@Base+0xc8c>  // b.none
  402a30:	mov	x0, x21
  402a34:	bl	401b50 <pclose@plt>
  402a38:	str	w22, [x19]
  402a3c:	b	402a08 <error@@Base+0xc5c>
  402a40:	sub	sp, sp, #0x90
  402a44:	stp	x29, x30, [sp, #48]
  402a48:	stp	x28, x27, [sp, #64]
  402a4c:	stp	x26, x25, [sp, #80]
  402a50:	stp	x24, x23, [sp, #96]
  402a54:	stp	x22, x21, [sp, #112]
  402a58:	stp	x20, x19, [sp, #128]
  402a5c:	ldr	x23, [x2]
  402a60:	add	x29, sp, #0x30
  402a64:	mov	x22, x0
  402a68:	stur	x2, [x29, #-8]
  402a6c:	cbz	w4, 402cc8 <error@@Base+0xf1c>
  402a70:	mov	w21, wzr
  402a74:	cmp	w1, #0x1
  402a78:	b.lt	402ce4 <error@@Base+0xf38>  // b.tstop
  402a7c:	mov	x19, xzr
  402a80:	mov	x28, xzr
  402a84:	mov	w27, wzr
  402a88:	mov	w20, w1
  402a8c:	mov	x24, x23
  402a90:	str	x3, [sp, #8]
  402a94:	stp	wzr, w21, [x29, #-16]
  402a98:	str	x23, [sp, #16]
  402a9c:	b	402ae0 <error@@Base+0xd34>
  402aa0:	ldur	x9, [x29, #-8]
  402aa4:	strb	wzr, [x25, x26]
  402aa8:	cmp	w27, #0x0
  402aac:	mov	x19, x23
  402ab0:	ldr	x8, [x9]
  402ab4:	ldur	w21, [x29, #-12]
  402ab8:	mov	w10, #0x1                   	// #1
  402abc:	str	w10, [x24, #16]
  402ac0:	csel	x19, x23, x8, eq  // eq = none
  402ac4:	ldr	x23, [sp, #16]
  402ac8:	stp	x8, x25, [x24]
  402acc:	str	x24, [x9]
  402ad0:	mov	w27, wzr
  402ad4:	subs	x20, x20, #0x1
  402ad8:	add	x22, x22, #0x28
  402adc:	b.eq	402cb4 <error@@Base+0xf08>  // b.none
  402ae0:	cbnz	x23, 402afc <error@@Base+0xd50>
  402ae4:	ldr	x1, [x22]
  402ae8:	adrp	x0, 418000 <error@@Base+0x16254>
  402aec:	mov	w2, #0x11                  	// #17
  402af0:	add	x0, x0, #0x8b2
  402af4:	bl	4018f0 <strncmp@plt>
  402af8:	cbz	w0, 402c70 <error@@Base+0xec4>
  402afc:	tbnz	w21, #0, 402ad4 <error@@Base+0xd28>
  402b00:	ldr	x26, [x22]
  402b04:	ldrsw	x25, [x22, #8]
  402b08:	adrp	x0, 418000 <error@@Base+0x16254>
  402b0c:	add	x0, x0, #0x8c4
  402b10:	mov	x1, x26
  402b14:	mov	x2, x25
  402b18:	bl	4018f0 <strncmp@plt>
  402b1c:	cmp	w25, #0x14
  402b20:	b.ne	402b6c <error@@Base+0xdc0>  // b.any
  402b24:	cbnz	w0, 402b6c <error@@Base+0xdc0>
  402b28:	ldur	x8, [x29, #-8]
  402b2c:	ldr	x8, [x8]
  402b30:	cbnz	x8, 402b5c <error@@Base+0xdb0>
  402b34:	mov	w0, #0x18                  	// #24
  402b38:	bl	4068e0 <error@@Base+0x4b34>
  402b3c:	ldur	x8, [x29, #-8]
  402b40:	mov	x24, x0
  402b44:	str	x0, [x8]
  402b48:	adrp	x8, 418000 <error@@Base+0x16254>
  402b4c:	add	x8, x8, #0x8d9
  402b50:	stp	xzr, x8, [x0]
  402b54:	mov	w8, #0x1                   	// #1
  402b58:	str	w8, [x0, #16]
  402b5c:	cbnz	x28, 402d28 <error@@Base+0xf7c>
  402b60:	ldr	x28, [x22, #40]
  402b64:	mov	w27, #0x1                   	// #1
  402b68:	b	402ad4 <error@@Base+0xd28>
  402b6c:	cbz	x28, 402ad4 <error@@Base+0xd28>
  402b70:	adrp	x0, 418000 <error@@Base+0x16254>
  402b74:	mov	w2, #0x2                   	// #2
  402b78:	add	x0, x0, #0x920
  402b7c:	mov	x1, x26
  402b80:	bl	4018f0 <strncmp@plt>
  402b84:	cmp	x26, x28
  402b88:	b.ls	402b90 <error@@Base+0xde4>  // b.plast
  402b8c:	cbz	w0, 402bb0 <error@@Base+0xe04>
  402b90:	adrp	x0, 418000 <error@@Base+0x16254>
  402b94:	add	x0, x0, #0x90d
  402b98:	mov	x1, x26
  402b9c:	mov	x2, x25
  402ba0:	bl	4018f0 <strncmp@plt>
  402ba4:	cmp	w25, #0x12
  402ba8:	b.ne	402ad4 <error@@Base+0xd28>  // b.any
  402bac:	cbnz	w0, 402ad4 <error@@Base+0xd28>
  402bb0:	mov	w0, #0x38                  	// #56
  402bb4:	stur	w27, [x29, #-20]
  402bb8:	mov	x27, x19
  402bbc:	bl	4068e0 <error@@Base+0x4b34>
  402bc0:	ldr	x8, [x22]
  402bc4:	mov	x25, x0
  402bc8:	sub	x19, x8, x28
  402bcc:	lsl	x21, x19, #32
  402bd0:	mov	x8, #0x100000000           	// #4294967296
  402bd4:	add	x8, x21, x8
  402bd8:	asr	x0, x8, #32
  402bdc:	bl	4068e0 <error@@Base+0x4b34>
  402be0:	cmp	w19, #0x1
  402be4:	mov	x26, x0
  402be8:	b.lt	402bfc <error@@Base+0xe50>  // b.tstop
  402bec:	and	x2, x19, #0xffffffff
  402bf0:	mov	x0, x26
  402bf4:	mov	x1, x28
  402bf8:	bl	401780 <memcpy@plt>
  402bfc:	asr	x8, x21, #32
  402c00:	str	x26, [x25, #8]
  402c04:	strb	wzr, [x26, x8]
  402c08:	ldr	x8, [x22]
  402c0c:	ldr	x9, [sp, #8]
  402c10:	stp	x24, x27, [x25, #24]
  402c14:	str	wzr, [x25, #48]
  402c18:	sub	x8, x8, x28
  402c1c:	str	x8, [x25, #16]
  402c20:	ldr	x8, [x9]
  402c24:	adrp	x0, 418000 <error@@Base+0x16254>
  402c28:	add	x0, x0, #0x90d
  402c2c:	mov	x19, x27
  402c30:	str	x8, [x25]
  402c34:	str	x25, [x9]
  402c38:	ldr	x25, [x22]
  402c3c:	ldrsw	x26, [x22, #8]
  402c40:	ldur	w8, [x29, #-16]
  402c44:	mov	x1, x25
  402c48:	mov	x2, x26
  402c4c:	add	w8, w8, #0x1
  402c50:	stur	w8, [x29, #-16]
  402c54:	bl	4018f0 <strncmp@plt>
  402c58:	ldur	w21, [x29, #-12]
  402c5c:	ldur	w27, [x29, #-20]
  402c60:	cmp	w0, #0x0
  402c64:	ccmp	x26, #0x12, #0x0, eq  // eq = none
  402c68:	csel	x28, xzr, x25, eq  // eq = none
  402c6c:	b	402ad4 <error@@Base+0xd28>
  402c70:	mov	w0, #0x18                  	// #24
  402c74:	mov	x23, x19
  402c78:	bl	4068e0 <error@@Base+0x4b34>
  402c7c:	ldrsw	x19, [x22, #8]
  402c80:	ldr	x21, [x22]
  402c84:	mov	x24, x0
  402c88:	sub	x0, x19, #0x10
  402c8c:	sub	x26, x19, #0x11
  402c90:	bl	4068e0 <error@@Base+0x4b34>
  402c94:	cmp	w19, #0x12
  402c98:	mov	x25, x0
  402c9c:	b.lt	402aa0 <error@@Base+0xcf4>  // b.tstop
  402ca0:	add	x1, x21, #0x11
  402ca4:	mov	w2, w26
  402ca8:	mov	x0, x25
  402cac:	bl	401780 <memcpy@plt>
  402cb0:	b	402aa0 <error@@Base+0xcf4>
  402cb4:	ldr	x3, [sp, #8]
  402cb8:	ldur	w0, [x29, #-16]
  402cbc:	cbnz	x28, 402d28 <error@@Base+0xf7c>
  402cc0:	cbnz	w21, 402cf4 <error@@Base+0xf48>
  402cc4:	b	402d08 <error@@Base+0xf5c>
  402cc8:	ldr	x8, [x3]
  402ccc:	cmp	x8, #0x0
  402cd0:	cset	w21, ne  // ne = any
  402cd4:	cbz	x23, 402a74 <error@@Base+0xcc8>
  402cd8:	cbz	x8, 402a74 <error@@Base+0xcc8>
  402cdc:	mov	w0, wzr
  402ce0:	b	402d08 <error@@Base+0xf5c>
  402ce4:	mov	w0, wzr
  402ce8:	mov	x19, xzr
  402cec:	mov	x24, x23
  402cf0:	cbz	w21, 402d08 <error@@Base+0xf5c>
  402cf4:	ldr	x8, [x3]
  402cf8:	cbz	x8, 402d08 <error@@Base+0xf5c>
  402cfc:	stp	x24, x19, [x8, #24]
  402d00:	ldr	x8, [x8]
  402d04:	cbnz	x8, 402cfc <error@@Base+0xf50>
  402d08:	ldp	x20, x19, [sp, #128]
  402d0c:	ldp	x22, x21, [sp, #112]
  402d10:	ldp	x24, x23, [sp, #96]
  402d14:	ldp	x26, x25, [sp, #80]
  402d18:	ldp	x28, x27, [sp, #64]
  402d1c:	ldp	x29, x30, [sp, #48]
  402d20:	add	sp, sp, #0x90
  402d24:	ret
  402d28:	adrp	x1, 418000 <error@@Base+0x16254>
  402d2c:	add	x1, x1, #0x8e7
  402d30:	mov	w2, #0x5                   	// #5
  402d34:	mov	x0, xzr
  402d38:	bl	401b40 <dcgettext@plt>
  402d3c:	bl	401f34 <error@@Base+0x188>
  402d40:	stp	x29, x30, [sp, #-64]!
  402d44:	cmp	w1, #0x1
  402d48:	stp	x24, x23, [sp, #16]
  402d4c:	stp	x22, x21, [sp, #32]
  402d50:	stp	x20, x19, [sp, #48]
  402d54:	mov	x29, sp
  402d58:	b.lt	402e64 <error@@Base+0x10b8>  // b.tstop
  402d5c:	mov	x19, x2
  402d60:	mov	x20, x0
  402d64:	mov	x22, xzr
  402d68:	mov	w21, wzr
  402d6c:	mov	w23, w1
  402d70:	mov	w24, #0x28                  	// #40
  402d74:	b	402d90 <error@@Base+0xfe4>
  402d78:	madd	x8, x22, x24, x20
  402d7c:	ldur	w9, [x8, #-4]
  402d80:	str	w9, [x8, #36]
  402d84:	add	x22, x22, #0x1
  402d88:	cmp	x22, x23
  402d8c:	b.eq	402e68 <error@@Base+0x10bc>  // b.none
  402d90:	mul	x8, x22, x24
  402d94:	ldr	x0, [x20, x8]
  402d98:	ldrb	w8, [x0]
  402d9c:	cmp	w8, #0x2a
  402da0:	b.ne	402e04 <error@@Base+0x1058>  // b.any
  402da4:	add	x10, x0, #0x2
  402da8:	ldrb	w9, [x0, #1]!
  402dac:	mov	x8, x10
  402db0:	add	x10, x10, #0x1
  402db4:	cmp	w9, #0x20
  402db8:	b.eq	402da8 <error@@Base+0xffc>  // b.none
  402dbc:	cbnz	w9, 402dc8 <error@@Base+0x101c>
  402dc0:	sub	x8, x0, #0x1
  402dc4:	b	402de0 <error@@Base+0x1034>
  402dc8:	and	w9, w9, #0xff
  402dcc:	cmp	w9, #0x3a
  402dd0:	b.eq	402de4 <error@@Base+0x1038>  // b.none
  402dd4:	ldrb	w9, [x8], #1
  402dd8:	cbnz	w9, 402dc8 <error@@Base+0x101c>
  402ddc:	sub	x8, x8, #0x2
  402de0:	add	x8, x8, #0x2
  402de4:	ldrb	w9, [x8]
  402de8:	cmp	w9, #0x3a
  402dec:	b.ne	402e1c <error@@Base+0x1070>  // b.any
  402df0:	mov	w1, #0x3a                  	// #58
  402df4:	mov	x2, x19
  402df8:	bl	402e80 <error@@Base+0x10d4>
  402dfc:	cbnz	w0, 402e54 <error@@Base+0x10a8>
  402e00:	b	402d84 <error@@Base+0xfd8>
  402e04:	cbz	x22, 402d84 <error@@Base+0xfd8>
  402e08:	cmp	w8, #0x20
  402e0c:	b.eq	402d78 <error@@Base+0xfcc>  // b.none
  402e10:	cmp	w8, #0x9
  402e14:	b.eq	402d78 <error@@Base+0xfcc>  // b.none
  402e18:	b	402d84 <error@@Base+0xfd8>
  402e1c:	add	x0, x8, #0x1
  402e20:	and	w8, w9, #0xff
  402e24:	cmp	w8, #0x20
  402e28:	b.ne	402e3c <error@@Base+0x1090>  // b.any
  402e2c:	ldrb	w9, [x0], #1
  402e30:	and	w8, w9, #0xff
  402e34:	cmp	w8, #0x20
  402e38:	b.eq	402e2c <error@@Base+0x1080>  // b.none
  402e3c:	cmp	w8, #0x28
  402e40:	b.ne	402d84 <error@@Base+0xfd8>  // b.any
  402e44:	mov	w1, #0x29                  	// #41
  402e48:	mov	x2, x19
  402e4c:	bl	402e80 <error@@Base+0x10d4>
  402e50:	cbz	w0, 402d84 <error@@Base+0xfd8>
  402e54:	madd	x8, x22, x24, x20
  402e58:	mov	w21, #0x1                   	// #1
  402e5c:	str	w21, [x8, #36]
  402e60:	b	402d84 <error@@Base+0xfd8>
  402e64:	mov	w21, wzr
  402e68:	mov	w0, w21
  402e6c:	ldp	x20, x19, [sp, #48]
  402e70:	ldp	x22, x21, [sp, #32]
  402e74:	ldp	x24, x23, [sp, #16]
  402e78:	ldp	x29, x30, [sp], #64
  402e7c:	ret
  402e80:	stp	x29, x30, [sp, #-64]!
  402e84:	stp	x20, x19, [sp, #48]
  402e88:	mov	x20, x0
  402e8c:	mov	x0, x2
  402e90:	str	x23, [sp, #16]
  402e94:	stp	x22, x21, [sp, #32]
  402e98:	mov	x29, sp
  402e9c:	mov	x22, x2
  402ea0:	mov	w19, w1
  402ea4:	bl	4017b0 <strlen@plt>
  402ea8:	adrp	x8, 42a000 <error@@Base+0x28254>
  402eac:	ldr	w8, [x8, #1704]
  402eb0:	mov	x21, x0
  402eb4:	cbnz	w8, 402ef8 <error@@Base+0x114c>
  402eb8:	add	x8, x20, #0x1
  402ebc:	ldurb	w9, [x8, #-1]
  402ec0:	cbz	w9, 402ee8 <error@@Base+0x113c>
  402ec4:	cmp	w9, #0x2f
  402ec8:	b.eq	402ee8 <error@@Base+0x113c>  // b.none
  402ecc:	cmp	w9, w19, uxtb
  402ed0:	b.eq	402ee4 <error@@Base+0x1138>  // b.none
  402ed4:	add	x8, x8, #0x1
  402ed8:	ldurb	w9, [x8, #-1]
  402edc:	cbnz	w9, 402ec4 <error@@Base+0x1118>
  402ee0:	b	402ee8 <error@@Base+0x113c>
  402ee4:	mov	w9, w19
  402ee8:	and	w9, w9, #0xff
  402eec:	cmp	w9, w19, uxtb
  402ef0:	ccmp	w9, #0x0, #0x4, ne  // ne = any
  402ef4:	csel	x20, x20, x8, eq  // eq = none
  402ef8:	and	x23, x21, #0xffffffff
  402efc:	mov	x0, x20
  402f00:	mov	x1, x22
  402f04:	mov	x2, x23
  402f08:	bl	4063ec <error@@Base+0x4640>
  402f0c:	cbz	w0, 402f18 <error@@Base+0x116c>
  402f10:	mov	w0, wzr
  402f14:	b	402fe4 <error@@Base+0x1238>
  402f18:	add	x22, x20, x23
  402f1c:	adrp	x1, 418000 <error@@Base+0x16254>
  402f20:	add	x1, x1, #0x9cb
  402f24:	mov	x0, x22
  402f28:	mov	x2, xzr
  402f2c:	bl	4063ec <error@@Base+0x4640>
  402f30:	cbnz	w0, 402f40 <error@@Base+0x1194>
  402f34:	ldrb	w8, [x20, w21, uxtw]
  402f38:	cmp	w8, w19, uxtb
  402f3c:	b.eq	402fe0 <error@@Base+0x1234>  // b.none
  402f40:	adrp	x1, 418000 <error@@Base+0x16254>
  402f44:	add	x1, x1, #0xcc9
  402f48:	mov	w2, #0x8                   	// #8
  402f4c:	mov	x0, x22
  402f50:	bl	4063ec <error@@Base+0x4640>
  402f54:	cbnz	w0, 402f68 <error@@Base+0x11bc>
  402f58:	add	w8, w21, #0x8
  402f5c:	ldrb	w8, [x20, w8, uxtw]
  402f60:	cmp	w8, w19, uxtb
  402f64:	b.eq	402fe0 <error@@Base+0x1234>  // b.none
  402f68:	adrp	x1, 418000 <error@@Base+0x16254>
  402f6c:	add	x1, x1, #0xcd2
  402f70:	mov	w2, #0x5                   	// #5
  402f74:	mov	x0, x22
  402f78:	bl	4063ec <error@@Base+0x4640>
  402f7c:	cbnz	w0, 402f90 <error@@Base+0x11e4>
  402f80:	add	w8, w21, #0x5
  402f84:	ldrb	w8, [x20, w8, uxtw]
  402f88:	cmp	w8, w19, uxtb
  402f8c:	b.eq	402fe0 <error@@Base+0x1234>  // b.none
  402f90:	adrp	x1, 418000 <error@@Base+0x16254>
  402f94:	add	x1, x1, #0xcd8
  402f98:	mov	w2, #0x4                   	// #4
  402f9c:	mov	x0, x22
  402fa0:	bl	4063ec <error@@Base+0x4640>
  402fa4:	cbnz	w0, 402fb8 <error@@Base+0x120c>
  402fa8:	add	w8, w21, #0x4
  402fac:	ldrb	w8, [x20, w8, uxtw]
  402fb0:	cmp	w8, w19, uxtb
  402fb4:	b.eq	402fe0 <error@@Base+0x1234>  // b.none
  402fb8:	adrp	x1, 418000 <error@@Base+0x16254>
  402fbc:	add	x1, x1, #0xcce
  402fc0:	mov	w2, #0x3                   	// #3
  402fc4:	mov	x0, x22
  402fc8:	bl	4063ec <error@@Base+0x4640>
  402fcc:	cbnz	w0, 402f10 <error@@Base+0x1164>
  402fd0:	add	w8, w21, #0x3
  402fd4:	ldrb	w8, [x20, w8, uxtw]
  402fd8:	cmp	w8, w19, uxtb
  402fdc:	b.ne	402f10 <error@@Base+0x1164>  // b.any
  402fe0:	mov	w0, #0x1                   	// #1
  402fe4:	ldp	x20, x19, [sp, #48]
  402fe8:	ldp	x22, x21, [sp, #32]
  402fec:	ldr	x23, [sp, #16]
  402ff0:	ldp	x29, x30, [sp], #64
  402ff4:	ret
  402ff8:	stp	x29, x30, [sp, #-96]!
  402ffc:	stp	x28, x27, [sp, #16]
  403000:	stp	x26, x25, [sp, #32]
  403004:	stp	x24, x23, [sp, #48]
  403008:	stp	x22, x21, [sp, #64]
  40300c:	stp	x20, x19, [sp, #80]
  403010:	mov	x29, sp
  403014:	cbz	x0, 403114 <error@@Base+0x1368>
  403018:	adrp	x21, 418000 <error@@Base+0x16254>
  40301c:	mov	x19, x1
  403020:	mov	x20, x0
  403024:	add	x21, x21, #0x99b
  403028:	b	40304c <error@@Base+0x12a0>
  40302c:	mov	x0, x24
  403030:	str	x24, [x20, #8]
  403034:	bl	4017b0 <strlen@plt>
  403038:	str	x0, [x20, #16]
  40303c:	str	wzr, [x20, #40]
  403040:	str	wzr, [x20, #48]
  403044:	ldr	x20, [x20]
  403048:	cbz	x20, 403114 <error@@Base+0x1368>
  40304c:	ldr	w8, [x20, #48]
  403050:	cbz	w8, 403044 <error@@Base+0x1298>
  403054:	ldr	x0, [x20, #8]
  403058:	mov	x1, x21
  40305c:	bl	401b30 <strstr@plt>
  403060:	cbz	x0, 403114 <error@@Base+0x1368>
  403064:	mov	x23, x0
  403068:	mov	x0, x19
  40306c:	bl	4017b0 <strlen@plt>
  403070:	add	x24, x0, #0x7
  403074:	mov	x0, x24
  403078:	strb	wzr, [x23], #6
  40307c:	bl	4068e0 <error@@Base+0x4b34>
  403080:	adrp	x2, 418000 <error@@Base+0x16254>
  403084:	mov	x1, x24
  403088:	add	x2, x2, #0x923
  40308c:	mov	x3, x19
  403090:	mov	x25, x0
  403094:	bl	401860 <snprintf@plt>
  403098:	ldr	x26, [x20, #8]
  40309c:	mov	x0, x26
  4030a0:	bl	4017b0 <strlen@plt>
  4030a4:	mov	x27, x0
  4030a8:	mov	x0, x25
  4030ac:	bl	4017b0 <strlen@plt>
  4030b0:	mov	x28, x0
  4030b4:	mov	x0, x23
  4030b8:	bl	4017b0 <strlen@plt>
  4030bc:	mov	x22, x0
  4030c0:	add	w8, w28, w27
  4030c4:	add	w8, w8, w22
  4030c8:	add	w8, w8, #0x1
  4030cc:	sxtw	x0, w8
  4030d0:	bl	4068e0 <error@@Base+0x4b34>
  4030d4:	mov	x1, x26
  4030d8:	mov	x24, x0
  4030dc:	bl	401af0 <strcpy@plt>
  4030e0:	add	x0, x0, w27, sxtw
  4030e4:	mov	x1, x25
  4030e8:	bl	401af0 <strcpy@plt>
  4030ec:	add	x0, x0, w28, sxtw
  4030f0:	mov	x1, x23
  4030f4:	bl	401af0 <strcpy@plt>
  4030f8:	strb	wzr, [x0, w22, sxtw]
  4030fc:	mov	x0, x25
  403100:	bl	401aa0 <free@plt>
  403104:	ldr	x0, [x20, #8]
  403108:	cbz	x0, 40302c <error@@Base+0x1280>
  40310c:	bl	401aa0 <free@plt>
  403110:	b	40302c <error@@Base+0x1280>
  403114:	ldp	x20, x19, [sp, #80]
  403118:	ldp	x22, x21, [sp, #64]
  40311c:	ldp	x24, x23, [sp, #48]
  403120:	ldp	x26, x25, [sp, #32]
  403124:	ldp	x28, x27, [sp, #16]
  403128:	ldp	x29, x30, [sp], #96
  40312c:	ret
  403130:	sub	sp, sp, #0x70
  403134:	stp	x29, x30, [sp, #16]
  403138:	stp	x28, x27, [sp, #32]
  40313c:	stp	x26, x25, [sp, #48]
  403140:	stp	x24, x23, [sp, #64]
  403144:	stp	x22, x21, [sp, #80]
  403148:	stp	x20, x19, [sp, #96]
  40314c:	add	x29, sp, #0x10
  403150:	cbz	x0, 403308 <error@@Base+0x155c>
  403154:	adrp	x28, 418000 <error@@Base+0x16254>
  403158:	adrp	x27, 418000 <error@@Base+0x16254>
  40315c:	mov	x19, x1
  403160:	mov	x20, x0
  403164:	add	x28, x28, #0x9cb
  403168:	add	x27, x27, #0x9ca
  40316c:	b	403190 <error@@Base+0x13e4>
  403170:	mov	x0, x22
  403174:	str	x22, [x20, #8]
  403178:	bl	4017b0 <strlen@plt>
  40317c:	str	x0, [x20, #16]
  403180:	str	wzr, [x20, #40]
  403184:	str	wzr, [x20, #48]
  403188:	ldr	x20, [x20]
  40318c:	cbz	x20, 403308 <error@@Base+0x155c>
  403190:	ldr	w8, [x20, #40]
  403194:	cbz	w8, 403188 <error@@Base+0x13dc>
  403198:	ldr	x8, [x20, #8]
  40319c:	cbz	x8, 403230 <error@@Base+0x1484>
  4031a0:	ldr	x9, [x20, #16]
  4031a4:	add	x9, x9, x8
  4031a8:	ldurb	w9, [x9, #-1]
  4031ac:	cmp	w9, #0xa
  4031b0:	cset	w21, ne  // ne = any
  4031b4:	ldrb	w9, [x19]
  4031b8:	cmp	w9, #0x2a
  4031bc:	b.ne	403240 <error@@Base+0x1494>  // b.any
  4031c0:	cmp	x8, #0x0
  4031c4:	csel	x23, x28, x8, eq  // eq = none
  4031c8:	cmp	w21, #0x0
  4031cc:	mov	x0, x19
  4031d0:	csel	x24, x28, x27, eq  // eq = none
  4031d4:	bl	4017b0 <strlen@plt>
  4031d8:	mov	x25, x0
  4031dc:	mov	x0, x23
  4031e0:	bl	4017b0 <strlen@plt>
  4031e4:	mov	x26, x0
  4031e8:	add	w8, w25, w21
  4031ec:	add	w8, w8, w26
  4031f0:	add	w8, w8, #0x1
  4031f4:	sxtw	x0, w8
  4031f8:	bl	4068e0 <error@@Base+0x4b34>
  4031fc:	mov	x1, x19
  403200:	mov	x22, x0
  403204:	bl	401af0 <strcpy@plt>
  403208:	add	x0, x0, w25, sxtw
  40320c:	mov	x1, x23
  403210:	bl	401af0 <strcpy@plt>
  403214:	add	x0, x0, w26, sxtw
  403218:	mov	x1, x24
  40321c:	bl	401af0 <strcpy@plt>
  403220:	strb	wzr, [x0, w21, uxtw]
  403224:	ldr	x0, [x20, #8]
  403228:	cbnz	x0, 403300 <error@@Base+0x1554>
  40322c:	b	403170 <error@@Base+0x13c4>
  403230:	mov	w21, #0x1                   	// #1
  403234:	ldrb	w9, [x19]
  403238:	cmp	w9, #0x2a
  40323c:	b.eq	4031c0 <error@@Base+0x1414>  // b.none
  403240:	mov	x0, x19
  403244:	bl	4017b0 <strlen@plt>
  403248:	lsl	x8, x0, #1
  40324c:	add	x22, x8, #0x9
  403250:	mov	x0, x22
  403254:	bl	4068e0 <error@@Base+0x4b34>
  403258:	adrp	x2, 418000 <error@@Base+0x16254>
  40325c:	mov	x1, x22
  403260:	add	x2, x2, #0x92c
  403264:	mov	x3, x19
  403268:	mov	x4, x19
  40326c:	mov	x23, x0
  403270:	bl	401860 <snprintf@plt>
  403274:	ldr	x8, [x20, #8]
  403278:	mov	x0, x23
  40327c:	cmp	x8, #0x0
  403280:	csel	x24, x28, x8, eq  // eq = none
  403284:	cmp	w21, #0x0
  403288:	csel	x8, x28, x27, eq  // eq = none
  40328c:	str	x8, [sp, #8]
  403290:	bl	4017b0 <strlen@plt>
  403294:	mov	x26, x0
  403298:	mov	x0, x24
  40329c:	bl	4017b0 <strlen@plt>
  4032a0:	mov	x25, x28
  4032a4:	mov	x28, x27
  4032a8:	mov	x27, x0
  4032ac:	add	w8, w26, w21
  4032b0:	add	w8, w8, w27
  4032b4:	add	w8, w8, #0x1
  4032b8:	sxtw	x0, w8
  4032bc:	bl	4068e0 <error@@Base+0x4b34>
  4032c0:	mov	x1, x23
  4032c4:	mov	x22, x0
  4032c8:	bl	401af0 <strcpy@plt>
  4032cc:	add	x0, x0, w26, sxtw
  4032d0:	mov	x1, x24
  4032d4:	bl	401af0 <strcpy@plt>
  4032d8:	ldr	x1, [sp, #8]
  4032dc:	add	x0, x0, w27, sxtw
  4032e0:	mov	x27, x28
  4032e4:	mov	x28, x25
  4032e8:	bl	401af0 <strcpy@plt>
  4032ec:	strb	wzr, [x0, w21, uxtw]
  4032f0:	mov	x0, x23
  4032f4:	bl	401aa0 <free@plt>
  4032f8:	ldr	x0, [x20, #8]
  4032fc:	cbz	x0, 403170 <error@@Base+0x13c4>
  403300:	bl	401aa0 <free@plt>
  403304:	b	403170 <error@@Base+0x13c4>
  403308:	ldp	x20, x19, [sp, #96]
  40330c:	ldp	x22, x21, [sp, #80]
  403310:	ldp	x24, x23, [sp, #64]
  403314:	ldp	x26, x25, [sp, #48]
  403318:	ldp	x28, x27, [sp, #32]
  40331c:	ldp	x29, x30, [sp, #16]
  403320:	add	sp, sp, #0x70
  403324:	ret
  403328:	stp	x29, x30, [sp, #-96]!
  40332c:	stp	x28, x27, [sp, #16]
  403330:	stp	x26, x25, [sp, #32]
  403334:	stp	x24, x23, [sp, #48]
  403338:	stp	x22, x21, [sp, #64]
  40333c:	stp	x20, x19, [sp, #80]
  403340:	mov	x29, sp
  403344:	cbz	x0, 40341c <error@@Base+0x1670>
  403348:	adrp	x27, 418000 <error@@Base+0x16254>
  40334c:	adrp	x28, 418000 <error@@Base+0x16254>
  403350:	mov	x19, x1
  403354:	mov	x20, x0
  403358:	add	x27, x27, #0x9ca
  40335c:	add	x28, x28, #0x9cb
  403360:	b	40337c <error@@Base+0x15d0>
  403364:	mov	x0, x23
  403368:	str	x23, [x20, #8]
  40336c:	bl	4017b0 <strlen@plt>
  403370:	str	x0, [x20, #16]
  403374:	ldr	x20, [x20]
  403378:	cbz	x20, 40341c <error@@Base+0x1670>
  40337c:	ldr	w8, [x20, #44]
  403380:	cbz	w8, 403374 <error@@Base+0x15c8>
  403384:	mov	x0, x19
  403388:	bl	4017b0 <strlen@plt>
  40338c:	mov	x21, x0
  403390:	cmp	x0, #0x2
  403394:	mov	x22, x27
  403398:	b.cc	4033ac <error@@Base+0x1600>  // b.lo, b.ul, b.last
  40339c:	add	x8, x21, x19
  4033a0:	ldurb	w8, [x8, #-1]
  4033a4:	cmp	w8, #0xa
  4033a8:	csel	x22, x28, x27, eq  // eq = none
  4033ac:	ldr	x8, [x20, #8]
  4033b0:	cmp	x8, #0x0
  4033b4:	csel	x24, x28, x8, eq  // eq = none
  4033b8:	mov	x0, x24
  4033bc:	bl	4017b0 <strlen@plt>
  4033c0:	mov	x25, x0
  4033c4:	mov	x0, x22
  4033c8:	bl	4017b0 <strlen@plt>
  4033cc:	mov	x26, x0
  4033d0:	add	w8, w25, w21
  4033d4:	add	w8, w8, w26
  4033d8:	add	w8, w8, #0x1
  4033dc:	sxtw	x0, w8
  4033e0:	bl	4068e0 <error@@Base+0x4b34>
  4033e4:	mov	x1, x24
  4033e8:	mov	x23, x0
  4033ec:	bl	401af0 <strcpy@plt>
  4033f0:	add	x0, x0, w25, sxtw
  4033f4:	mov	x1, x19
  4033f8:	bl	401af0 <strcpy@plt>
  4033fc:	add	x0, x0, w21, sxtw
  403400:	mov	x1, x22
  403404:	bl	401af0 <strcpy@plt>
  403408:	strb	wzr, [x0, w26, sxtw]
  40340c:	ldr	x0, [x20, #8]
  403410:	cbz	x0, 403364 <error@@Base+0x15b8>
  403414:	bl	401aa0 <free@plt>
  403418:	b	403364 <error@@Base+0x15b8>
  40341c:	ldp	x20, x19, [sp, #80]
  403420:	ldp	x22, x21, [sp, #64]
  403424:	ldp	x24, x23, [sp, #48]
  403428:	ldp	x26, x25, [sp, #32]
  40342c:	ldp	x28, x27, [sp, #16]
  403430:	ldp	x29, x30, [sp], #96
  403434:	ret
  403438:	sub	sp, sp, #0x150
  40343c:	stp	x28, x27, [sp, #256]
  403440:	mov	x27, x1
  403444:	adrp	x1, 418000 <error@@Base+0x16254>
  403448:	stp	x29, x30, [sp, #240]
  40344c:	stp	x26, x25, [sp, #272]
  403450:	add	x29, sp, #0xf0
  403454:	mov	w25, w0
  403458:	add	x1, x1, #0x9cb
  40345c:	mov	w0, #0x6                   	// #6
  403460:	stp	x24, x23, [sp, #288]
  403464:	stp	x22, x21, [sp, #304]
  403468:	stp	x20, x19, [sp, #320]
  40346c:	stp	xzr, xzr, [x29, #-72]
  403470:	stur	xzr, [x29, #-80]
  403474:	bl	401bf0 <setlocale@plt>
  403478:	adrp	x19, 418000 <error@@Base+0x16254>
  40347c:	add	x19, x19, #0x938
  403480:	adrp	x1, 418000 <error@@Base+0x16254>
  403484:	add	x1, x1, #0x940
  403488:	mov	x0, x19
  40348c:	bl	401900 <bindtextdomain@plt>
  403490:	mov	x0, x19
  403494:	bl	401a40 <textdomain@plt>
  403498:	adrp	x8, 42a000 <error@@Base+0x28254>
  40349c:	ldr	x2, [x8, #1680]
  4034a0:	adrp	x0, 418000 <error@@Base+0x16254>
  4034a4:	adrp	x1, 419000 <error@@Base+0x17254>
  4034a8:	add	x0, x0, #0x952
  4034ac:	add	x1, x1, #0x45e
  4034b0:	bl	401ac0 <freopen@plt>
  4034b4:	cbz	x0, 405b30 <error@@Base+0x3d84>
  4034b8:	cmp	w25, #0x1
  4034bc:	stp	xzr, xzr, [x29, #-24]
  4034c0:	b.lt	403694 <error@@Base+0x18e8>  // b.tstop
  4034c4:	adrp	x19, 418000 <error@@Base+0x16254>
  4034c8:	adrp	x20, 419000 <error@@Base+0x17254>
  4034cc:	adrp	x21, 418000 <error@@Base+0x16254>
  4034d0:	adrp	x22, 418000 <error@@Base+0x16254>
  4034d4:	mov	w26, wzr
  4034d8:	mov	w28, wzr
  4034dc:	add	x19, x19, #0xcdd
  4034e0:	add	x20, x20, #0x45e
  4034e4:	add	x21, x21, #0xce7
  4034e8:	add	x22, x22, #0xcf2
  4034ec:	ldr	x24, [x27, w28, sxtw #3]
  4034f0:	mov	x1, x19
  4034f4:	mov	x0, x24
  4034f8:	bl	401a70 <strcmp@plt>
  4034fc:	cbnz	w0, 4035ec <error@@Base+0x1840>
  403500:	sxtw	x9, w28
  403504:	add	x8, x9, #0x1
  403508:	cmp	w8, w25
  40350c:	b.ge	4036ac <error@@Base+0x1900>  // b.tcont
  403510:	add	x28, x9, #0x2
  403514:	cmp	w28, w25
  403518:	b.ge	4036ac <error@@Base+0x1900>  // b.tcont
  40351c:	ldr	x24, [x27, x28, lsl #3]
  403520:	ldrb	w9, [x24]
  403524:	cmp	w9, #0x2d
  403528:	b.eq	40360c <error@@Base+0x1860>  // b.none
  40352c:	mov	x23, x25
  403530:	ldr	x25, [x27, x8, lsl #3]
  403534:	mov	x0, x24
  403538:	mov	x1, x20
  40353c:	bl	401890 <fopen@plt>
  403540:	cbnz	x0, 403e04 <error@@Base+0x2058>
  403544:	mov	x0, x25
  403548:	bl	4017b0 <strlen@plt>
  40354c:	add	x0, x0, #0x9
  403550:	bl	4068e0 <error@@Base+0x4b34>
  403554:	mov	x1, x21
  403558:	mov	x2, x25
  40355c:	mov	x26, x0
  403560:	bl	401810 <sprintf@plt>
  403564:	cmn	w0, #0x1
  403568:	b.eq	403584 <error@@Base+0x17d8>  // b.none
  40356c:	sub	x0, x29, #0x10
  403570:	sub	x1, x29, #0x18
  403574:	mov	x2, x26
  403578:	bl	401970 <argz_add@plt>
  40357c:	mov	w25, w0
  403580:	b	403588 <error@@Base+0x17dc>
  403584:	mov	w25, #0x1                   	// #1
  403588:	mov	x0, x26
  40358c:	bl	401aa0 <free@plt>
  403590:	mov	x0, x24
  403594:	bl	4017b0 <strlen@plt>
  403598:	add	x0, x0, #0xb
  40359c:	bl	4068e0 <error@@Base+0x4b34>
  4035a0:	mov	x1, x22
  4035a4:	mov	x2, x24
  4035a8:	mov	x26, x0
  4035ac:	bl	401810 <sprintf@plt>
  4035b0:	cbnz	w25, 403e18 <error@@Base+0x206c>
  4035b4:	cmn	w0, #0x1
  4035b8:	b.eq	403e18 <error@@Base+0x206c>  // b.none
  4035bc:	sub	x0, x29, #0x10
  4035c0:	sub	x1, x29, #0x18
  4035c4:	mov	x2, x26
  4035c8:	bl	401970 <argz_add@plt>
  4035cc:	mov	w24, w0
  4035d0:	mov	x0, x26
  4035d4:	bl	401aa0 <free@plt>
  4035d8:	cbnz	w24, 403e20 <error@@Base+0x2074>
  4035dc:	adrp	x24, 418000 <error@@Base+0x16254>
  4035e0:	mov	w26, #0x1                   	// #1
  4035e4:	add	x24, x24, #0xcff
  4035e8:	mov	x25, x23
  4035ec:	sub	x0, x29, #0x10
  4035f0:	sub	x1, x29, #0x18
  4035f4:	mov	x2, x24
  4035f8:	bl	401970 <argz_add@plt>
  4035fc:	cbnz	w0, 4036ac <error@@Base+0x1900>
  403600:	add	w28, w28, #0x1
  403604:	cmp	w28, w25
  403608:	b.lt	4034ec <error@@Base+0x1740>  // b.tstop
  40360c:	ldur	x19, [x29, #-16]
  403610:	cbz	w26, 4036a4 <error@@Base+0x18f8>
  403614:	ldur	x1, [x29, #-24]
  403618:	mov	x0, x19
  40361c:	bl	401a60 <argz_count@plt>
  403620:	lsl	x21, x0, #32
  403624:	mov	x8, #0x100000000           	// #4294967296
  403628:	add	x8, x21, x8
  40362c:	mov	x25, x0
  403630:	asr	x0, x8, #29
  403634:	bl	4068e0 <error@@Base+0x4b34>
  403638:	mov	x27, x0
  40363c:	mov	x20, xzr
  403640:	mov	x22, x0
  403644:	b	40365c <error@@Base+0x18b0>
  403648:	cmp	x20, x24
  40364c:	b.cs	40369c <error@@Base+0x18f0>  // b.hs, b.nlast
  403650:	mov	x0, x20
  403654:	bl	406b9c <error@@Base+0x4df0>
  403658:	str	x0, [x22], #8
  40365c:	ldp	x8, x19, [x29, #-24]
  403660:	cbz	x20, 403684 <error@@Base+0x18d8>
  403664:	add	x24, x19, x8
  403668:	cmp	x24, x20
  40366c:	b.ls	403648 <error@@Base+0x189c>  // b.plast
  403670:	mov	x0, x20
  403674:	bl	4017b0 <strlen@plt>
  403678:	add	x8, x20, x0
  40367c:	add	x20, x8, #0x1
  403680:	b	403648 <error@@Base+0x189c>
  403684:	cbz	x19, 40369c <error@@Base+0x18f0>
  403688:	cbz	x8, 40369c <error@@Base+0x18f0>
  40368c:	mov	x20, x19
  403690:	b	403650 <error@@Base+0x18a4>
  403694:	mov	x19, xzr
  403698:	b	4036a4 <error@@Base+0x18f8>
  40369c:	asr	x8, x21, #29
  4036a0:	str	xzr, [x27, x8]
  4036a4:	mov	x0, x19
  4036a8:	bl	401aa0 <free@plt>
  4036ac:	mov	w8, #0xffffffff            	// #-1
  4036b0:	stp	xzr, x8, [sp, #48]
  4036b4:	ldur	x8, [x29, #-72]
  4036b8:	adrp	x28, 418000 <error@@Base+0x16254>
  4036bc:	adrp	x19, 42a000 <error@@Base+0x28254>
  4036c0:	mov	w22, wzr
  4036c4:	str	x8, [sp, #96]
  4036c8:	mov	w8, #0xffffffff            	// #-1
  4036cc:	mov	x26, xzr
  4036d0:	mov	x23, xzr
  4036d4:	add	x28, x28, #0x95c
  4036d8:	add	x19, x19, #0x260
  4036dc:	str	x8, [sp, #72]
  4036e0:	mov	w8, #0xffffffff            	// #-1
  4036e4:	str	xzr, [sp, #120]
  4036e8:	str	wzr, [sp, #80]
  4036ec:	str	wzr, [sp, #88]
  4036f0:	stur	wzr, [x29, #-112]
  4036f4:	str	xzr, [sp, #112]
  4036f8:	stur	xzr, [x29, #-96]
  4036fc:	str	x8, [sp, #64]
  403700:	stur	x25, [x29, #-104]
  403704:	b	403724 <error@@Base+0x1978>
  403708:	add	w22, w22, #0x1
  40370c:	mov	x26, x20
  403710:	str	x19, [x20]
  403714:	adrp	x28, 418000 <error@@Base+0x16254>
  403718:	adrp	x19, 42a000 <error@@Base+0x28254>
  40371c:	add	x28, x28, #0x95c
  403720:	add	x19, x19, #0x260
  403724:	mov	w0, w25
  403728:	mov	x1, x27
  40372c:	mov	x2, x28
  403730:	mov	x3, x19
  403734:	mov	x4, xzr
  403738:	bl	401a50 <getopt_long@plt>
  40373c:	add	w8, w0, #0x1
  403740:	cmp	w8, #0x79
  403744:	b.hi	403cc8 <error@@Base+0x1f1c>  // b.pmore
  403748:	adrp	x11, 417000 <error@@Base+0x15254>
  40374c:	add	x11, x11, #0x840
  403750:	adr	x9, 403724 <error@@Base+0x1978>
  403754:	ldrh	w10, [x11, x8, lsl #1]
  403758:	add	x9, x9, x10, lsl #2
  40375c:	br	x9
  403760:	mov	w24, w0
  403764:	mov	w0, #0x38                  	// #56
  403768:	mov	x19, x26
  40376c:	bl	4068e0 <error@@Base+0x4b34>
  403770:	adrp	x21, 42a000 <error@@Base+0x28254>
  403774:	ldr	x26, [x21, #1664]
  403778:	mov	x20, x0
  40377c:	mov	x0, x26
  403780:	bl	4017b0 <strlen@plt>
  403784:	ldrb	w8, [x26]
  403788:	mov	x25, x0
  40378c:	lsl	x28, x0, #32
  403790:	cbz	w8, 4037ac <error@@Base+0x1a00>
  403794:	mov	x8, #0xffffffff00000000    	// #-4294967296
  403798:	add	x8, x28, x8
  40379c:	asr	x8, x8, #32
  4037a0:	ldrb	w8, [x26, x8]
  4037a4:	cmp	w8, #0xa
  4037a8:	b.eq	4037e0 <error@@Base+0x1a34>  // b.none
  4037ac:	mov	x8, #0x200000000           	// #8589934592
  4037b0:	add	x8, x28, x8
  4037b4:	asr	x0, x8, #32
  4037b8:	bl	4068e0 <error@@Base+0x4b34>
  4037bc:	mov	x1, x26
  4037c0:	bl	401af0 <strcpy@plt>
  4037c4:	mov	x10, #0x100000000           	// #4294967296
  4037c8:	asr	x8, x28, #32
  4037cc:	mov	w9, #0xa                   	// #10
  4037d0:	add	x28, x10, x25, lsl #32
  4037d4:	mov	x26, x0
  4037d8:	str	x0, [x21, #1664]
  4037dc:	strh	w9, [x0, x8]
  4037e0:	ldur	x25, [x29, #-104]
  4037e4:	asr	x8, x28, #32
  4037e8:	cmp	w24, #0x65
  4037ec:	stp	xzr, xzr, [x20, #32]
  4037f0:	stp	x8, xzr, [x20, #16]
  4037f4:	str	x26, [x20, #8]
  4037f8:	str	wzr, [x20, #48]
  4037fc:	b.eq	403708 <error@@Base+0x195c>  // b.none
  403800:	ldr	x8, [sp, #112]
  403804:	str	x20, [sp, #112]
  403808:	mov	x26, x19
  40380c:	str	x8, [x20]
  403810:	b	403714 <error@@Base+0x1968>
  403814:	mov	w8, #0x1                   	// #1
  403818:	str	w8, [sp, #80]
  40381c:	b	403724 <error@@Base+0x1978>
  403820:	mov	w0, #0x38                  	// #56
  403824:	mov	w19, w22
  403828:	bl	4068e0 <error@@Base+0x4b34>
  40382c:	adrp	x21, 42a000 <error@@Base+0x28254>
  403830:	ldr	x8, [x21, #1664]
  403834:	mov	x20, x0
  403838:	ldrb	w22, [x8]
  40383c:	mov	x0, x8
  403840:	bl	4017b0 <strlen@plt>
  403844:	cmp	w22, #0x2a
  403848:	b.ne	403ae8 <error@@Base+0x1d3c>  // b.any
  40384c:	add	x24, x0, #0x2
  403850:	mov	x0, x24
  403854:	bl	4068e0 <error@@Base+0x4b34>
  403858:	ldr	x3, [x21, #1664]
  40385c:	adrp	x2, 418000 <error@@Base+0x16254>
  403860:	add	x2, x2, #0x9a2
  403864:	mov	x1, x24
  403868:	str	x0, [x20, #8]
  40386c:	bl	401860 <snprintf@plt>
  403870:	mov	w8, wzr
  403874:	b	403b10 <error@@Base+0x1d64>
  403878:	adrp	x8, 42a000 <error@@Base+0x28254>
  40387c:	mov	w10, #0x1                   	// #1
  403880:	mov	w9, #0x1                   	// #1
  403884:	stur	w9, [x29, #-112]
  403888:	str	w10, [x8, #1704]
  40388c:	b	403724 <error@@Base+0x1978>
  403890:	mov	w8, #0x1                   	// #1
  403894:	stur	w8, [x29, #-112]
  403898:	b	403724 <error@@Base+0x1978>
  40389c:	adrp	x21, 42a000 <error@@Base+0x28254>
  4038a0:	ldr	x0, [x21, #1664]
  4038a4:	bl	4017b0 <strlen@plt>
  4038a8:	mov	x20, x0
  4038ac:	cbz	x26, 403b48 <error@@Base+0x1d9c>
  4038b0:	ldr	x24, [x26, #8]
  4038b4:	str	wzr, [x26, #44]
  4038b8:	str	x23, [sp, #104]
  4038bc:	cbz	x24, 403b84 <error@@Base+0x1dd8>
  4038c0:	mov	w1, #0xa                   	// #10
  4038c4:	mov	x0, x24
  4038c8:	mov	w19, w22
  4038cc:	bl	4019b0 <strrchr@plt>
  4038d0:	cbz	x0, 403b88 <error@@Base+0x1ddc>
  4038d4:	strb	wzr, [x0]
  4038d8:	ldr	x24, [x26, #8]
  4038dc:	b	403b88 <error@@Base+0x1ddc>
  4038e0:	adrp	x8, 42a000 <error@@Base+0x28254>
  4038e4:	ldr	x8, [x8, #1664]
  4038e8:	adrp	x9, 42a000 <error@@Base+0x28254>
  4038ec:	str	x8, [x9, #1720]
  4038f0:	b	403724 <error@@Base+0x1978>
  4038f4:	cbnz	x23, 4041d0 <error@@Base+0x2424>
  4038f8:	adrp	x8, 42a000 <error@@Base+0x28254>
  4038fc:	ldr	x23, [x8, #1664]
  403900:	b	403724 <error@@Base+0x1978>
  403904:	ldur	x20, [x29, #-96]
  403908:	cbnz	x20, 40416c <error@@Base+0x23c0>
  40390c:	adrp	x8, 42a000 <error@@Base+0x28254>
  403910:	ldr	x20, [x8, #1664]
  403914:	mov	x0, x20
  403918:	bl	4017b0 <strlen@plt>
  40391c:	mov	x21, x0
  403920:	add	w8, w21, #0x5
  403924:	sxtw	x0, w8
  403928:	bl	4068e0 <error@@Base+0x4b34>
  40392c:	mov	x1, x20
  403930:	bl	401af0 <strcpy@plt>
  403934:	mov	w9, #0x642f                	// #25647
  403938:	add	x8, x0, w21, sxtw
  40393c:	movk	w9, #0x7269, lsl #16
  403940:	stur	x0, [x29, #-96]
  403944:	str	w9, [x8]
  403948:	strb	wzr, [x8, #4]
  40394c:	b	403724 <error@@Base+0x1978>
  403950:	adrp	x8, 42a000 <error@@Base+0x28254>
  403954:	str	wzr, [x8, #1640]
  403958:	b	403724 <error@@Base+0x1978>
  40395c:	ldur	x20, [x29, #-96]
  403960:	cbnz	x20, 40416c <error@@Base+0x23c0>
  403964:	adrp	x8, 42a000 <error@@Base+0x28254>
  403968:	ldr	x8, [x8, #1664]
  40396c:	stur	x8, [x29, #-96]
  403970:	b	403724 <error@@Base+0x1978>
  403974:	adrp	x8, 42a000 <error@@Base+0x28254>
  403978:	str	wzr, [x8, #1644]
  40397c:	b	403724 <error@@Base+0x1978>
  403980:	adrp	x20, 42a000 <error@@Base+0x28254>
  403984:	ldr	x0, [x20, #1664]
  403988:	sub	x1, x29, #0x10
  40398c:	mov	w2, wzr
  403990:	stur	xzr, [x29, #-16]
  403994:	bl	4017a0 <strtoul@plt>
  403998:	ldur	x8, [x29, #-16]
  40399c:	cbz	x8, 403cc8 <error@@Base+0x1f1c>
  4039a0:	ldr	x9, [x20, #1664]
  4039a4:	cmp	x8, x9
  4039a8:	b.eq	403cc8 <error@@Base+0x1f1c>  // b.none
  4039ac:	ldrb	w8, [x8]
  4039b0:	cbnz	w8, 403cc8 <error@@Base+0x1f1c>
  4039b4:	cmp	w0, #0x0
  4039b8:	b.le	403cc8 <error@@Base+0x1f1c>
  4039bc:	str	x0, [sp, #72]
  4039c0:	b	403724 <error@@Base+0x1978>
  4039c4:	adrp	x20, 42a000 <error@@Base+0x28254>
  4039c8:	ldr	x0, [x20, #1664]
  4039cc:	sub	x1, x29, #0x10
  4039d0:	mov	w2, wzr
  4039d4:	stur	xzr, [x29, #-16]
  4039d8:	bl	4017a0 <strtoul@plt>
  4039dc:	ldur	x8, [x29, #-16]
  4039e0:	cbz	x8, 403cc8 <error@@Base+0x1f1c>
  4039e4:	ldr	x9, [x20, #1664]
  4039e8:	cmp	x8, x9
  4039ec:	b.eq	403cc8 <error@@Base+0x1f1c>  // b.none
  4039f0:	ldrb	w8, [x8]
  4039f4:	cbnz	w8, 403cc8 <error@@Base+0x1f1c>
  4039f8:	cmp	w0, #0x0
  4039fc:	b.le	403cc8 <error@@Base+0x1f1c>
  403a00:	str	x0, [sp, #64]
  403a04:	b	403724 <error@@Base+0x1978>
  403a08:	mov	w0, #0x18                  	// #24
  403a0c:	bl	4068e0 <error@@Base+0x4b34>
  403a10:	adrp	x8, 42a000 <error@@Base+0x28254>
  403a14:	ldr	x8, [x8, #1664]
  403a18:	mov	w9, #0x1                   	// #1
  403a1c:	str	w9, [x0, #16]
  403a20:	str	x0, [sp, #48]
  403a24:	str	x8, [x0, #8]
  403a28:	ldr	x8, [sp, #120]
  403a2c:	str	x0, [sp, #96]
  403a30:	str	x0, [sp, #120]
  403a34:	str	x8, [x0]
  403a38:	b	403724 <error@@Base+0x1978>
  403a3c:	adrp	x8, 42a000 <error@@Base+0x28254>
  403a40:	str	wzr, [x8, #1636]
  403a44:	b	403724 <error@@Base+0x1978>
  403a48:	adrp	x8, 42a000 <error@@Base+0x28254>
  403a4c:	mov	w9, #0x1                   	// #1
  403a50:	str	w9, [x8, #1712]
  403a54:	b	403724 <error@@Base+0x1978>
  403a58:	adrp	x21, 42a000 <error@@Base+0x28254>
  403a5c:	ldr	x8, [x21, #1696]
  403a60:	cbz	x8, 403c48 <error@@Base+0x1e9c>
  403a64:	adrp	x1, 418000 <error@@Base+0x16254>
  403a68:	add	x1, x1, #0x9cc
  403a6c:	mov	w2, #0x5                   	// #5
  403a70:	mov	x0, xzr
  403a74:	bl	401b40 <dcgettext@plt>
  403a78:	adrp	x8, 42a000 <error@@Base+0x28254>
  403a7c:	ldr	x1, [x8, #1664]
  403a80:	bl	401e64 <error@@Base+0xb8>
  403a84:	b	403724 <error@@Base+0x1978>
  403a88:	adrp	x20, 42a000 <error@@Base+0x28254>
  403a8c:	ldr	x0, [x20, #1664]
  403a90:	sub	x1, x29, #0x10
  403a94:	mov	w2, wzr
  403a98:	stur	xzr, [x29, #-16]
  403a9c:	bl	4017a0 <strtoul@plt>
  403aa0:	ldur	x8, [x29, #-16]
  403aa4:	cbz	x8, 403cc8 <error@@Base+0x1f1c>
  403aa8:	ldr	x9, [x20, #1664]
  403aac:	cmp	x8, x9
  403ab0:	b.eq	403cc8 <error@@Base+0x1f1c>  // b.none
  403ab4:	ldrb	w8, [x8]
  403ab8:	cbnz	w8, 403cc8 <error@@Base+0x1f1c>
  403abc:	cmp	w0, #0x0
  403ac0:	b.le	403cc8 <error@@Base+0x1f1c>
  403ac4:	str	x0, [sp, #56]
  403ac8:	b	403724 <error@@Base+0x1978>
  403acc:	mov	w8, #0x1                   	// #1
  403ad0:	str	w8, [sp, #88]
  403ad4:	b	403724 <error@@Base+0x1978>
  403ad8:	adrp	x8, 42a000 <error@@Base+0x28254>
  403adc:	mov	w9, #0x1                   	// #1
  403ae0:	str	w9, [x8, #1708]
  403ae4:	b	403724 <error@@Base+0x1978>
  403ae8:	add	x24, x0, #0x9
  403aec:	mov	x0, x24
  403af0:	bl	4068e0 <error@@Base+0x4b34>
  403af4:	ldr	x3, [x21, #1664]
  403af8:	adrp	x2, 418000 <error@@Base+0x16254>
  403afc:	add	x2, x2, #0x997
  403b00:	mov	x1, x24
  403b04:	str	x0, [x20, #8]
  403b08:	bl	401860 <snprintf@plt>
  403b0c:	mov	w8, #0x1                   	// #1
  403b10:	adrp	x9, 417000 <error@@Base+0x15254>
  403b14:	ldr	d0, [x9, #2104]
  403b18:	mov	w22, w19
  403b1c:	str	w8, [x20, #48]
  403b20:	sub	x8, x24, #0x1
  403b24:	add	w22, w19, #0x1
  403b28:	adrp	x19, 42a000 <error@@Base+0x28254>
  403b2c:	stp	xzr, xzr, [x20, #24]
  403b30:	str	x26, [x20]
  403b34:	str	x8, [x20, #16]
  403b38:	str	d0, [x20, #40]
  403b3c:	mov	x26, x20
  403b40:	add	x19, x19, #0x260
  403b44:	b	403724 <error@@Base+0x1978>
  403b48:	mov	w0, #0x38                  	// #56
  403b4c:	bl	4068e0 <error@@Base+0x4b34>
  403b50:	mov	x26, x0
  403b54:	movi	v0.2d, #0x0
  403b58:	mov	w8, #0x1                   	// #1
  403b5c:	add	w22, w22, #0x1
  403b60:	str	xzr, [x0]
  403b64:	stur	q0, [x0, #8]
  403b68:	stur	q0, [x0, #24]
  403b6c:	str	w8, [x0, #40]
  403b70:	str	w8, [x0, #48]
  403b74:	ldr	x24, [x26, #8]
  403b78:	str	wzr, [x26, #44]
  403b7c:	str	x23, [sp, #104]
  403b80:	cbnz	x24, 4038c0 <error@@Base+0x1b14>
  403b84:	mov	w19, w22
  403b88:	ldr	x25, [x21, #1664]
  403b8c:	cmp	x24, #0x0
  403b90:	add	x8, x20, x25
  403b94:	ldurb	w21, [x8, #-1]
  403b98:	adrp	x8, 418000 <error@@Base+0x16254>
  403b9c:	add	x8, x8, #0xf6a
  403ba0:	csel	x20, x8, x24, eq  // eq = none
  403ba4:	mov	x0, x20
  403ba8:	bl	4017b0 <strlen@plt>
  403bac:	mov	x24, x0
  403bb0:	mov	x0, x25
  403bb4:	bl	4017b0 <strlen@plt>
  403bb8:	mov	x23, x26
  403bbc:	mov	x26, x0
  403bc0:	cmp	w21, #0xa
  403bc4:	add	w8, w26, w24
  403bc8:	cinc	w8, w8, ne  // ne = any
  403bcc:	add	w8, w8, #0x1
  403bd0:	sxtw	x0, w8
  403bd4:	bl	4068e0 <error@@Base+0x4b34>
  403bd8:	adrp	x8, 418000 <error@@Base+0x16254>
  403bdc:	adrp	x9, 418000 <error@@Base+0x16254>
  403be0:	add	x24, x0, w24, sxtw
  403be4:	cmp	w21, #0xa
  403be8:	add	x8, x8, #0x9ca
  403bec:	add	x9, x9, #0x9cb
  403bf0:	add	x26, x24, w26, sxtw
  403bf4:	mov	x1, x20
  403bf8:	mov	x28, x0
  403bfc:	csel	x21, x9, x8, eq  // eq = none
  403c00:	cinc	x22, x26, ne  // ne = any
  403c04:	bl	401af0 <strcpy@plt>
  403c08:	mov	x0, x24
  403c0c:	mov	x1, x25
  403c10:	bl	401af0 <strcpy@plt>
  403c14:	mov	x0, x26
  403c18:	mov	x1, x21
  403c1c:	mov	x26, x23
  403c20:	bl	401af0 <strcpy@plt>
  403c24:	mov	x0, x28
  403c28:	strb	wzr, [x22]
  403c2c:	str	x28, [x23, #8]
  403c30:	bl	4017b0 <strlen@plt>
  403c34:	str	x0, [x23, #16]
  403c38:	ldr	x23, [sp, #104]
  403c3c:	ldur	x25, [x29, #-104]
  403c40:	mov	w22, w19
  403c44:	b	403714 <error@@Base+0x1968>
  403c48:	mov	w0, #0x40                  	// #64
  403c4c:	bl	4068e0 <error@@Base+0x4b34>
  403c50:	adrp	x24, 42a000 <error@@Base+0x28254>
  403c54:	ldr	x1, [x24, #1664]
  403c58:	mov	w2, #0xa                   	// #10
  403c5c:	str	x0, [x21, #1696]
  403c60:	bl	4087c4 <error@@Base+0x6a18>
  403c64:	cbz	w0, 403724 <error@@Base+0x1978>
  403c68:	ldr	x1, [x21, #1696]
  403c6c:	ldr	x8, [sp, #96]
  403c70:	mov	x2, xzr
  403c74:	mov	x3, xzr
  403c78:	mov	w20, w0
  403c7c:	stur	x8, [x29, #-72]
  403c80:	bl	408954 <error@@Base+0x6ba8>
  403c84:	sxtw	x19, w0
  403c88:	mov	x0, x19
  403c8c:	bl	4068e0 <error@@Base+0x4b34>
  403c90:	ldr	x1, [x21, #1696]
  403c94:	mov	x21, x0
  403c98:	mov	w0, w20
  403c9c:	mov	x2, x21
  403ca0:	mov	x3, x19
  403ca4:	bl	408954 <error@@Base+0x6ba8>
  403ca8:	adrp	x1, 418000 <error@@Base+0x16254>
  403cac:	add	x1, x1, #0x9fe
  403cb0:	mov	w2, #0x5                   	// #5
  403cb4:	mov	x0, xzr
  403cb8:	bl	401b40 <dcgettext@plt>
  403cbc:	ldr	x1, [x24, #1664]
  403cc0:	mov	x2, x21
  403cc4:	bl	401f34 <error@@Base+0x188>
  403cc8:	ldr	x8, [sp, #96]
  403ccc:	stur	x8, [x29, #-72]
  403cd0:	bl	4022bc <error@@Base+0x510>
  403cd4:	ldr	x8, [sp, #96]
  403cd8:	stur	x8, [x29, #-72]
  403cdc:	bl	402300 <error@@Base+0x554>
  403ce0:	mov	w0, wzr
  403ce4:	bl	4017d0 <exit@plt>
  403ce8:	ldr	x8, [sp, #96]
  403cec:	adrp	x0, 418000 <error@@Base+0x16254>
  403cf0:	adrp	x1, 418000 <error@@Base+0x16254>
  403cf4:	adrp	x2, 418000 <error@@Base+0x16254>
  403cf8:	add	x0, x0, #0xa23
  403cfc:	add	x1, x1, #0x938
  403d00:	add	x2, x2, #0xa3d
  403d04:	stur	x8, [x29, #-72]
  403d08:	bl	401b80 <printf@plt>
  403d0c:	mov	w0, #0xa                   	// #10
  403d10:	bl	401bc0 <putchar@plt>
  403d14:	adrp	x1, 418000 <error@@Base+0x16254>
  403d18:	add	x1, x1, #0xa41
  403d1c:	mov	w2, #0x5                   	// #5
  403d20:	mov	x0, xzr
  403d24:	bl	401b40 <dcgettext@plt>
  403d28:	adrp	x1, 418000 <error@@Base+0x16254>
  403d2c:	add	x1, x1, #0xb39
  403d30:	bl	401b80 <printf@plt>
  403d34:	mov	w0, wzr
  403d38:	bl	4017d0 <exit@plt>
  403d3c:	ldr	x8, [sp, #96]
  403d40:	stur	x8, [x29, #-72]
  403d44:	bl	4019f0 <abort@plt>
  403d48:	adrp	x20, 42a000 <error@@Base+0x28254>
  403d4c:	ldr	w8, [x20, #1672]
  403d50:	ldr	x10, [sp, #96]
  403d54:	cmp	x23, #0x0
  403d58:	cset	w9, eq  // eq = none
  403d5c:	cmp	w8, w25
  403d60:	stur	x10, [x29, #-72]
  403d64:	b.ge	403de0 <error@@Base+0x2034>  // b.tcont
  403d68:	ldur	x21, [x29, #-96]
  403d6c:	adrp	x19, 418000 <error@@Base+0x16254>
  403d70:	add	x19, x19, #0xb3e
  403d74:	tbz	w9, #0, 403d80 <error@@Base+0x1fd4>
  403d78:	ldr	x23, [x27, w8, sxtw #3]
  403d7c:	b	403dac <error@@Base+0x2000>
  403d80:	cbnz	x21, 403d8c <error@@Base+0x1fe0>
  403d84:	ldr	x21, [x27, w8, sxtw #3]
  403d88:	b	403dac <error@@Base+0x2000>
  403d8c:	mov	w2, #0x5                   	// #5
  403d90:	mov	x0, xzr
  403d94:	mov	x1, x19
  403d98:	bl	401b40 <dcgettext@plt>
  403d9c:	ldrsw	x8, [x20, #1672]
  403da0:	ldr	x1, [x27, x8, lsl #3]
  403da4:	bl	401dac <error@@Base>
  403da8:	ldr	w8, [x20, #1672]
  403dac:	add	w8, w8, #0x1
  403db0:	cmp	x23, #0x0
  403db4:	cset	w9, eq  // eq = none
  403db8:	cmp	w8, w25
  403dbc:	str	w8, [x20, #1672]
  403dc0:	b.lt	403d74 <error@@Base+0x1fc8>  // b.tstop
  403dc4:	cbz	w9, 403de8 <error@@Base+0x203c>
  403dc8:	adrp	x1, 418000 <error@@Base+0x16254>
  403dcc:	add	x1, x1, #0xb60
  403dd0:	mov	w2, #0x5                   	// #5
  403dd4:	mov	x0, xzr
  403dd8:	bl	401b40 <dcgettext@plt>
  403ddc:	bl	401f34 <error@@Base+0x188>
  403de0:	ldur	x21, [x29, #-96]
  403de4:	cbnz	w9, 403dc8 <error@@Base+0x201c>
  403de8:	cbnz	x21, 403e28 <error@@Base+0x207c>
  403dec:	adrp	x1, 418000 <error@@Base+0x16254>
  403df0:	add	x1, x1, #0xb9a
  403df4:	mov	w2, #0x5                   	// #5
  403df8:	mov	x0, xzr
  403dfc:	bl	401b40 <dcgettext@plt>
  403e00:	bl	401f34 <error@@Base+0x188>
  403e04:	bl	401870 <fclose@plt>
  403e08:	mov	x25, x23
  403e0c:	ldur	x19, [x29, #-16]
  403e10:	cbnz	w26, 403614 <error@@Base+0x1868>
  403e14:	b	4036a4 <error@@Base+0x18f8>
  403e18:	mov	x0, x26
  403e1c:	bl	401aa0 <free@plt>
  403e20:	mov	x25, x23
  403e24:	b	4036ac <error@@Base+0x1900>
  403e28:	ldr	w8, [sp, #88]
  403e2c:	cbz	w8, 403e40 <error@@Base+0x2094>
  403e30:	adrp	x0, 418000 <error@@Base+0x16254>
  403e34:	add	x0, x0, #0xbd2
  403e38:	mov	x1, x21
  403e3c:	bl	401b80 <printf@plt>
  403e40:	ldur	w19, [x29, #-112]
  403e44:	cbz	w19, 403e84 <error@@Base+0x20d8>
  403e48:	sub	x1, x29, #0x54
  403e4c:	sub	x3, x29, #0x30
  403e50:	sub	x4, x29, #0x38
  403e54:	mov	x0, x21
  403e58:	mov	x2, xzr
  403e5c:	bl	40294c <error@@Base+0xba0>
  403e60:	cbnz	x0, 403eac <error@@Base+0x2100>
  403e64:	adrp	x1, 418000 <error@@Base+0x16254>
  403e68:	add	x1, x1, #0xbee
  403e6c:	mov	w2, #0x5                   	// #5
  403e70:	bl	401b40 <dcgettext@plt>
  403e74:	ldur	x1, [x29, #-48]
  403e78:	bl	401e64 <error@@Base+0xb8>
  403e7c:	mov	w0, wzr
  403e80:	bl	4017d0 <exit@plt>
  403e84:	adrp	x2, 405000 <error@@Base+0x3254>
  403e88:	add	x2, x2, #0xb3c
  403e8c:	sub	x1, x29, #0x54
  403e90:	sub	x3, x29, #0x30
  403e94:	sub	x4, x29, #0x38
  403e98:	mov	x0, x21
  403e9c:	bl	40294c <error@@Base+0xba0>
  403ea0:	cbnz	x0, 403eac <error@@Base+0x2100>
  403ea4:	ldur	x0, [x29, #-48]
  403ea8:	bl	402098 <error@@Base+0x2ec>
  403eac:	ldur	w1, [x29, #-84]
  403eb0:	sub	x2, x29, #0x58
  403eb4:	bl	405c44 <error@@Base+0x3e98>
  403eb8:	ldur	w27, [x29, #-88]
  403ebc:	mov	x28, x0
  403ec0:	str	x23, [sp, #104]
  403ec4:	cmp	w27, #0x1
  403ec8:	b.lt	4041ac <error@@Base+0x2400>  // b.tstop
  403ecc:	stur	w19, [x29, #-112]
  403ed0:	mov	x19, x28
  403ed4:	mov	x24, xzr
  403ed8:	mov	x28, xzr
  403edc:	mov	w21, wzr
  403ee0:	stur	x27, [x29, #-96]
  403ee4:	mov	x23, x26
  403ee8:	cbz	w21, 403ff4 <error@@Base+0x2248>
  403eec:	mov	w8, #0x28                  	// #40
  403ef0:	madd	x21, x28, x8, x19
  403ef4:	ldr	w20, [x21, #8]!
  403ef8:	cmp	w20, #0x1
  403efc:	b.lt	403ff4 <error@@Base+0x2248>  // b.tstop
  403f00:	mov	w8, #0x28                  	// #40
  403f04:	mov	w26, wzr
  403f08:	madd	x27, x28, x8, x19
  403f0c:	mov	x25, x24
  403f10:	ldr	x24, [x27]
  403f14:	adrp	x0, 418000 <error@@Base+0x16254>
  403f18:	mov	w2, #0x5                   	// #5
  403f1c:	add	x0, x0, #0xf63
  403f20:	add	x1, x24, w26, sxtw
  403f24:	bl	4018f0 <strncmp@plt>
  403f28:	cbnz	w0, 403fe4 <error@@Base+0x2238>
  403f2c:	add	w26, w26, #0x5
  403f30:	sxtw	x8, w26
  403f34:	add	x20, x24, x8
  403f38:	sbfiz	x8, x26, #32, #32
  403f3c:	b	403f50 <error@@Base+0x21a4>
  403f40:	mov	x9, #0x100000000           	// #4294967296
  403f44:	add	x20, x20, #0x1
  403f48:	add	x8, x8, x9
  403f4c:	add	w26, w26, #0x1
  403f50:	ldrb	w9, [x20]
  403f54:	cmp	w9, #0x9
  403f58:	b.eq	403f40 <error@@Base+0x2194>  // b.none
  403f5c:	cmp	w9, #0x20
  403f60:	b.eq	403f40 <error@@Base+0x2194>  // b.none
  403f64:	stur	x27, [x29, #-104]
  403f68:	mov	w27, w22
  403f6c:	mov	x22, xzr
  403f70:	add	x8, x24, w26, sxtw
  403f74:	ldrb	w9, [x8, x22]
  403f78:	cmp	w9, #0x2c
  403f7c:	b.ls	403f90 <error@@Base+0x21e4>  // b.plast
  403f80:	add	x22, x22, #0x1
  403f84:	ldrb	w9, [x8, x22]
  403f88:	cmp	w9, #0x2c
  403f8c:	b.hi	403f80 <error@@Base+0x21d4>  // b.pmore
  403f90:	mov	w10, #0x1                   	// #1
  403f94:	lsl	x9, x10, x9
  403f98:	mov	x10, #0x601                 	// #1537
  403f9c:	movk	x10, #0x1000, lsl #32
  403fa0:	tst	x9, x10
  403fa4:	b.eq	403f80 <error@@Base+0x21d4>  // b.none
  403fa8:	add	w8, w22, #0x1
  403fac:	sxtw	x0, w8
  403fb0:	bl	4068e0 <error@@Base+0x4b34>
  403fb4:	cmp	w22, #0x1
  403fb8:	mov	x24, x0
  403fbc:	b.lt	403fd0 <error@@Base+0x2224>  // b.tstop
  403fc0:	and	x2, x22, #0xffffffff
  403fc4:	mov	x0, x24
  403fc8:	mov	x1, x20
  403fcc:	bl	401780 <memcpy@plt>
  403fd0:	strb	wzr, [x24, w22, sxtw]
  403fd4:	str	x24, [x25, #8]
  403fd8:	ldr	w20, [x21]
  403fdc:	mov	w22, w27
  403fe0:	ldur	x27, [x29, #-104]
  403fe4:	mov	x24, x25
  403fe8:	add	w26, w26, #0x1
  403fec:	cmp	w26, w20
  403ff0:	b.lt	403f0c <error@@Base+0x2160>  // b.tstop
  403ff4:	mov	w8, #0x28                  	// #40
  403ff8:	madd	x25, x28, x8, x19
  403ffc:	ldr	x8, [x25]
  404000:	ldrb	w8, [x8]
  404004:	cmp	w8, #0x1f
  404008:	b.ne	404050 <error@@Base+0x22a4>  // b.any
  40400c:	mov	w0, #0x30                  	// #48
  404010:	bl	4068e0 <error@@Base+0x4b34>
  404014:	mov	x20, x0
  404018:	stp	x24, xzr, [x0]
  40401c:	str	w28, [x0, #16]
  404020:	stur	xzr, [x0, #20]
  404024:	stur	xzr, [x0, #36]
  404028:	stur	xzr, [x0, #28]
  40402c:	str	wzr, [x0, #44]
  404030:	cbz	x24, 404044 <error@@Base+0x2298>
  404034:	ldr	x8, [x24, #40]
  404038:	str	w28, [x24, #20]
  40403c:	cbz	x8, 404044 <error@@Base+0x2298>
  404040:	str	w28, [x8, #20]
  404044:	mov	w21, #0x1                   	// #1
  404048:	mov	x27, x20
  40404c:	b	40405c <error@@Base+0x22b0>
  404050:	mov	w21, wzr
  404054:	mov	x27, x24
  404058:	mov	x20, x24
  40405c:	mov	x26, x23
  404060:	cbz	x20, 4040c8 <error@@Base+0x231c>
  404064:	ldr	x24, [x25]
  404068:	adrp	x0, 418000 <error@@Base+0x16254>
  40406c:	mov	w2, #0x7                   	// #7
  404070:	add	x0, x0, #0xf29
  404074:	mov	x1, x24
  404078:	bl	4018f0 <strncmp@plt>
  40407c:	cbnz	w0, 40409c <error@@Base+0x22f0>
  404080:	mov	w8, #0x28                  	// #40
  404084:	madd	x8, x28, x8, x19
  404088:	ldr	x8, [x8, #40]
  40408c:	str	x8, [x20, #24]
  404090:	mov	x20, x27
  404094:	mov	x8, x27
  404098:	cbz	x27, 4040c8 <error@@Base+0x231c>
  40409c:	ldr	x8, [x20, #24]
  4040a0:	cbz	x8, 4040c8 <error@@Base+0x231c>
  4040a4:	ldrb	w8, [x24]
  4040a8:	cmp	w8, #0x2a
  4040ac:	b.hi	4040e0 <error@@Base+0x2334>  // b.pmore
  4040b0:	mov	w9, #0x1                   	// #1
  4040b4:	lsl	x8, x9, x8
  4040b8:	mov	x9, #0x600                 	// #1536
  4040bc:	movk	x9, #0x401, lsl #32
  4040c0:	tst	x8, x9
  4040c4:	b.eq	4040e0 <error@@Base+0x2334>  // b.none
  4040c8:	ldur	x8, [x29, #-96]
  4040cc:	add	x28, x28, #0x1
  4040d0:	mov	x24, x27
  4040d4:	cmp	x28, x8
  4040d8:	b.ne	403ee4 <error@@Base+0x2138>  // b.any
  4040dc:	b	4041b8 <error@@Base+0x240c>
  4040e0:	mov	w0, #0x18                  	// #24
  4040e4:	str	w22, [sp, #44]
  4040e8:	bl	4068e0 <error@@Base+0x4b34>
  4040ec:	add	w8, w28, #0x1
  4040f0:	mov	w9, #0x28                  	// #40
  4040f4:	str	xzr, [x0]
  4040f8:	madd	x9, x28, x9, x19
  4040fc:	stp	w8, wzr, [x0, #16]
  404100:	ldrsw	x22, [x9, #8]
  404104:	ldr	x25, [x25]
  404108:	mov	x20, x0
  40410c:	add	x0, x22, #0x1
  404110:	and	x24, x22, #0xffffffff
  404114:	bl	4068e0 <error@@Base+0x4b34>
  404118:	cmp	w22, #0x1
  40411c:	mov	x26, x0
  404120:	b.lt	404134 <error@@Base+0x2388>  // b.tstop
  404124:	mov	x0, x26
  404128:	mov	x1, x25
  40412c:	mov	x2, x24
  404130:	bl	401780 <memcpy@plt>
  404134:	strb	wzr, [x26, w24, sxtw]
  404138:	str	x26, [x20, #8]
  40413c:	ldr	x8, [x27, #32]
  404140:	mov	x9, x27
  404144:	cbnz	x8, 404150 <error@@Base+0x23a4>
  404148:	str	x20, [x9, #32]
  40414c:	b	40415c <error@@Base+0x23b0>
  404150:	ldr	x8, [x9, #40]
  404154:	str	x20, [x8]
  404158:	str	w28, [x8, #20]
  40415c:	ldr	w22, [sp, #44]
  404160:	mov	x26, x23
  404164:	str	x20, [x9, #40]
  404168:	b	4040c8 <error@@Base+0x231c>
  40416c:	adrp	x8, 42a000 <error@@Base+0x28254>
  404170:	ldr	x19, [x8, #1656]
  404174:	ldr	x8, [sp, #96]
  404178:	adrp	x1, 418000 <error@@Base+0x16254>
  40417c:	add	x1, x1, #0x978
  404180:	mov	w2, #0x5                   	// #5
  404184:	mov	x0, xzr
  404188:	stur	x8, [x29, #-72]
  40418c:	bl	401b40 <dcgettext@plt>
  404190:	adrp	x2, 418000 <error@@Base+0x16254>
  404194:	mov	x1, x0
  404198:	add	x2, x2, #0xcbc
  40419c:	mov	x0, x19
  4041a0:	mov	x3, x20
  4041a4:	bl	401be0 <fprintf@plt>
  4041a8:	bl	4022bc <error@@Base+0x510>
  4041ac:	mov	w25, w22
  4041b0:	mov	x24, xzr
  4041b4:	b	40422c <error@@Base+0x2480>
  4041b8:	cbnz	x24, 40420c <error@@Base+0x2460>
  4041bc:	mov	x28, x19
  4041c0:	ldur	w19, [x29, #-112]
  4041c4:	ldur	x27, [x29, #-96]
  4041c8:	mov	w25, w22
  4041cc:	b	40422c <error@@Base+0x2480>
  4041d0:	adrp	x8, 42a000 <error@@Base+0x28254>
  4041d4:	ldr	x19, [x8, #1656]
  4041d8:	ldr	x8, [sp, #96]
  4041dc:	adrp	x1, 418000 <error@@Base+0x16254>
  4041e0:	add	x1, x1, #0x9a6
  4041e4:	mov	w2, #0x5                   	// #5
  4041e8:	mov	x0, xzr
  4041ec:	stur	x8, [x29, #-72]
  4041f0:	bl	401b40 <dcgettext@plt>
  4041f4:	adrp	x2, 418000 <error@@Base+0x16254>
  4041f8:	mov	x1, x0
  4041fc:	add	x2, x2, #0xcbc
  404200:	mov	x0, x19
  404204:	bl	401be0 <fprintf@plt>
  404208:	bl	4022bc <error@@Base+0x510>
  40420c:	ldr	x8, [x24, #40]
  404210:	ldur	x27, [x29, #-96]
  404214:	mov	w25, w22
  404218:	mov	x28, x19
  40421c:	str	w27, [x24, #20]
  404220:	cbz	x8, 404228 <error@@Base+0x247c>
  404224:	str	w27, [x8, #20]
  404228:	ldur	w19, [x29, #-112]
  40422c:	cbz	x24, 4042a0 <error@@Base+0x24f4>
  404230:	cbnz	w19, 4042a0 <error@@Base+0x24f4>
  404234:	adrp	x21, 42a000 <error@@Base+0x28254>
  404238:	ldr	x8, [x21, #1696]
  40423c:	cbz	x8, 4042a0 <error@@Base+0x24f4>
  404240:	mov	x22, x24
  404244:	ldr	x23, [x22, #32]
  404248:	cbz	x23, 404298 <error@@Base+0x24ec>
  40424c:	ldur	x20, [x29, #-72]
  404250:	ldr	x0, [x21, #1696]
  404254:	ldr	x1, [x23, #8]
  404258:	mov	x2, xzr
  40425c:	mov	x3, xzr
  404260:	mov	w4, wzr
  404264:	bl	408bf4 <error@@Base+0x6e48>
  404268:	cbnz	w0, 40428c <error@@Base+0x24e0>
  40426c:	mov	w0, #0x18                  	// #24
  404270:	bl	4068e0 <error@@Base+0x4b34>
  404274:	ldr	x8, [x23, #8]
  404278:	ldr	x9, [sp, #48]
  40427c:	mov	x20, x0
  404280:	str	wzr, [x0, #16]
  404284:	str	x0, [sp, #48]
  404288:	stp	x9, x8, [x0]
  40428c:	ldr	x23, [x23]
  404290:	cbnz	x23, 404250 <error@@Base+0x24a4>
  404294:	stur	x20, [x29, #-72]
  404298:	ldr	x22, [x22]
  40429c:	cbnz	x22, 404244 <error@@Base+0x2498>
  4042a0:	adrp	x23, 42a000 <error@@Base+0x28254>
  4042a4:	ldr	w8, [x23, #1704]
  4042a8:	cbnz	w8, 404358 <error@@Base+0x25ac>
  4042ac:	ldr	x20, [sp, #104]
  4042b0:	mov	x0, x20
  4042b4:	bl	4017b0 <strlen@plt>
  4042b8:	add	x8, x20, x0
  4042bc:	mov	x0, x8
  4042c0:	ldr	x8, [sp, #104]
  4042c4:	cmp	x0, x8
  4042c8:	b.ls	4042dc <error@@Base+0x2530>  // b.plast
  4042cc:	mov	x8, x0
  4042d0:	ldrb	w9, [x8, #-1]!
  4042d4:	cmp	w9, #0x2f
  4042d8:	b.ne	4042bc <error@@Base+0x2510>  // b.any
  4042dc:	bl	406b9c <error@@Base+0x4df0>
  4042e0:	mov	x21, x0
  4042e4:	bl	4017b0 <strlen@plt>
  4042e8:	mov	x22, x0
  4042ec:	cmp	w22, #0x4
  4042f0:	b.cc	404428 <error@@Base+0x267c>  // b.lo, b.ul, b.last
  4042f4:	stur	x28, [x29, #-104]
  4042f8:	mov	x28, x27
  4042fc:	mov	w27, w19
  404300:	mov	x19, x24
  404304:	add	x24, x21, w22, uxtw
  404308:	sub	x20, x24, #0x3
  40430c:	adrp	x1, 418000 <error@@Base+0x16254>
  404310:	add	x1, x1, #0xcce
  404314:	mov	x0, x20
  404318:	bl	401a70 <strcmp@plt>
  40431c:	cbz	w0, 40437c <error@@Base+0x25d0>
  404320:	adrp	x1, 418000 <error@@Base+0x16254>
  404324:	add	x1, x1, #0x88a
  404328:	mov	x0, x20
  40432c:	bl	401a70 <strcmp@plt>
  404330:	cbz	w0, 40437c <error@@Base+0x25d0>
  404334:	cmp	w22, #0x5
  404338:	b.cc	404368 <error@@Base+0x25bc>  // b.lo, b.ul, b.last
  40433c:	adrp	x1, 418000 <error@@Base+0x16254>
  404340:	sub	x0, x24, #0x4
  404344:	add	x1, x1, #0x88e
  404348:	bl	401a70 <strcmp@plt>
  40434c:	cbnz	w0, 404368 <error@@Base+0x25bc>
  404350:	mov	w8, #0xfffffffc            	// #-4
  404354:	b	404380 <error@@Base+0x25d4>
  404358:	ldr	x0, [sp, #104]
  40435c:	bl	406b9c <error@@Base+0x4df0>
  404360:	mov	x21, x0
  404364:	b	404428 <error@@Base+0x267c>
  404368:	adrp	x1, 418000 <error@@Base+0x16254>
  40436c:	add	x1, x1, #0x893
  404370:	mov	x0, x20
  404374:	bl	401a70 <strcmp@plt>
  404378:	cbnz	w0, 4043bc <error@@Base+0x2610>
  40437c:	mov	w8, #0xfffffffd            	// #-3
  404380:	add	w22, w22, w8
  404384:	cmp	w22, #0x6
  404388:	mov	x24, x19
  40438c:	strb	wzr, [x21, w22, uxtw]
  404390:	b.cc	4043e4 <error@@Base+0x2638>  // b.lo, b.ul, b.last
  404394:	add	x8, x21, w22, uxtw
  404398:	adrp	x1, 418000 <error@@Base+0x16254>
  40439c:	sub	x0, x8, #0x5
  4043a0:	add	x1, x1, #0xcd2
  4043a4:	bl	401a70 <strcmp@plt>
  4043a8:	mov	w19, w27
  4043ac:	cbnz	w0, 4043f4 <error@@Base+0x2648>
  4043b0:	sub	w8, w22, #0x5
  4043b4:	strb	wzr, [x21, w8, uxtw]
  4043b8:	b	404420 <error@@Base+0x2674>
  4043bc:	cmp	w22, #0x6
  4043c0:	b.cc	4043e0 <error@@Base+0x2634>  // b.lo, b.ul, b.last
  4043c4:	adrp	x1, 418000 <error@@Base+0x16254>
  4043c8:	sub	x0, x24, #0x5
  4043cc:	add	x1, x1, #0x897
  4043d0:	bl	401a70 <strcmp@plt>
  4043d4:	cbnz	w0, 405b28 <error@@Base+0x3d7c>
  4043d8:	mov	w8, #0xfffffffb            	// #-5
  4043dc:	b	404380 <error@@Base+0x25d4>
  4043e0:	mov	x24, x19
  4043e4:	cmp	w22, #0x5
  4043e8:	mov	w19, w27
  4043ec:	b.cc	404420 <error@@Base+0x2674>  // b.lo, b.ul, b.last
  4043f0:	mov	w22, #0x5                   	// #5
  4043f4:	add	x8, x21, w22, uxtw
  4043f8:	adrp	x1, 418000 <error@@Base+0x16254>
  4043fc:	sub	x0, x8, #0x4
  404400:	add	x1, x1, #0xcd8
  404404:	mov	x27, x28
  404408:	bl	401a70 <strcmp@plt>
  40440c:	ldur	x28, [x29, #-104]
  404410:	cbnz	w0, 404428 <error@@Base+0x267c>
  404414:	sub	w8, w22, #0x4
  404418:	strb	wzr, [x21, w8, uxtw]
  40441c:	b	404428 <error@@Base+0x267c>
  404420:	mov	x27, x28
  404424:	ldur	x28, [x29, #-104]
  404428:	ldr	w8, [x23, #1704]
  40442c:	mov	w22, w25
  404430:	cbnz	w8, 404470 <error@@Base+0x26c4>
  404434:	ldr	w8, [sp, #88]
  404438:	cbz	w8, 40444c <error@@Base+0x26a0>
  40443c:	ldr	x1, [sp, #104]
  404440:	adrp	x0, 418000 <error@@Base+0x16254>
  404444:	add	x0, x0, #0xc01
  404448:	bl	401b80 <printf@plt>
  40444c:	ldr	x0, [sp, #104]
  404450:	sub	x1, x29, #0x3c
  404454:	sub	x3, x29, #0x10
  404458:	mov	x2, xzr
  40445c:	mov	x4, xzr
  404460:	bl	40294c <error@@Base+0xba0>
  404464:	cbnz	x0, 40447c <error@@Base+0x26d0>
  404468:	ldur	x0, [x29, #-16]
  40446c:	bl	402098 <error@@Base+0x2ec>
  404470:	mov	w1, wzr
  404474:	mov	x0, xzr
  404478:	b	40448c <error@@Base+0x26e0>
  40447c:	ldur	w1, [x29, #-60]
  404480:	sub	x2, x29, #0x40
  404484:	bl	405c44 <error@@Base+0x3e98>
  404488:	ldur	w1, [x29, #-64]
  40448c:	sub	x2, x29, #0x48
  404490:	sub	x3, x29, #0x50
  404494:	mov	w4, w19
  404498:	bl	402a40 <error@@Base+0xc94>
  40449c:	cbz	w19, 4044cc <error@@Base+0x2720>
  4044a0:	mov	x0, x28
  4044a4:	mov	w1, w27
  4044a8:	mov	x2, x21
  4044ac:	bl	402d40 <error@@Base+0xf94>
  4044b0:	ldr	w8, [x23, #1704]
  4044b4:	mov	w21, w0
  4044b8:	orr	w8, w8, w0
  4044bc:	cbnz	w8, 40461c <error@@Base+0x2870>
  4044c0:	cbnz	x26, 404504 <error@@Base+0x2758>
  4044c4:	mov	w21, wzr
  4044c8:	b	40461c <error@@Base+0x2870>
  4044cc:	ldur	x8, [x29, #-80]
  4044d0:	mov	w25, w19
  4044d4:	stur	x24, [x29, #-96]
  4044d8:	cbnz	x26, 4044ec <error@@Base+0x2740>
  4044dc:	ldr	x23, [sp, #104]
  4044e0:	mov	w22, w0
  4044e4:	mov	x26, x8
  4044e8:	b	40476c <error@@Base+0x29c0>
  4044ec:	ldr	x23, [sp, #104]
  4044f0:	cbnz	x8, 404700 <error@@Base+0x2954>
  4044f4:	mov	x0, x26
  4044f8:	mov	x1, x21
  4044fc:	bl	403130 <error@@Base+0x1384>
  404500:	b	40476c <error@@Base+0x29c0>
  404504:	mov	w9, w19
  404508:	mov	x19, x24
  40450c:	mov	w21, wzr
  404510:	mov	x24, x26
  404514:	ldr	x8, [x24, #24]
  404518:	cbnz	x8, 404528 <error@@Base+0x277c>
  40451c:	ldr	x24, [x24]
  404520:	cbnz	x24, 404514 <error@@Base+0x2768>
  404524:	b	4045e0 <error@@Base+0x2834>
  404528:	ldr	x8, [x24, #8]
  40452c:	mov	x9, x8
  404530:	ldrb	w10, [x9], #1
  404534:	cmp	w10, #0x2a
  404538:	csel	x8, x9, x8, eq  // eq = none
  40453c:	sub	x20, x8, #0x1
  404540:	ldrb	w9, [x20, #1]!
  404544:	cmp	w9, #0x20
  404548:	b.eq	404540 <error@@Base+0x2794>  // b.none
  40454c:	mov	x8, x20
  404550:	ands	w9, w9, #0xff
  404554:	b.eq	40456c <error@@Base+0x27c0>  // b.none
  404558:	cmp	w9, #0x3a
  40455c:	b.eq	40456c <error@@Base+0x27c0>  // b.none
  404560:	ldrb	w9, [x8, #1]!
  404564:	ands	w9, w9, #0xff
  404568:	b.ne	404558 <error@@Base+0x27ac>  // b.any
  40456c:	sub	x25, x8, x20
  404570:	lsl	x21, x25, #32
  404574:	mov	x8, #0x100000000           	// #4294967296
  404578:	add	x8, x21, x8
  40457c:	asr	x0, x8, #32
  404580:	mov	x23, x26
  404584:	mov	w26, w22
  404588:	bl	4068e0 <error@@Base+0x4b34>
  40458c:	cmp	w25, #0x1
  404590:	mov	x22, x0
  404594:	b.lt	4045a8 <error@@Base+0x27fc>  // b.tstop
  404598:	and	x2, x25, #0xffffffff
  40459c:	mov	x0, x22
  4045a0:	mov	x1, x20
  4045a4:	bl	401780 <memcpy@plt>
  4045a8:	asr	x8, x21, #32
  4045ac:	mov	x0, x28
  4045b0:	mov	w1, w27
  4045b4:	mov	x2, x22
  4045b8:	strb	wzr, [x22, x8]
  4045bc:	bl	402d40 <error@@Base+0xf94>
  4045c0:	mov	w21, w0
  4045c4:	mov	x0, x22
  4045c8:	bl	401aa0 <free@plt>
  4045cc:	ldur	w9, [x29, #-112]
  4045d0:	mov	w22, w26
  4045d4:	mov	x26, x23
  4045d8:	ldr	x24, [x24]
  4045dc:	cbnz	x24, 404514 <error@@Base+0x2768>
  4045e0:	mov	x24, x19
  4045e4:	mov	w19, w9
  4045e8:	cbnz	w21, 40461c <error@@Base+0x2870>
  4045ec:	cbz	x26, 40461c <error@@Base+0x2870>
  4045f0:	mov	w21, wzr
  4045f4:	mov	x20, x26
  4045f8:	ldr	x8, [x20, #24]
  4045fc:	cbnz	x8, 404614 <error@@Base+0x2868>
  404600:	ldr	x2, [x20, #8]
  404604:	mov	x0, x28
  404608:	mov	w1, w27
  40460c:	bl	402d40 <error@@Base+0xf94>
  404610:	mov	w21, w0
  404614:	ldr	x20, [x20]
  404618:	cbnz	x20, 4045f8 <error@@Base+0x284c>
  40461c:	adrp	x8, 42a000 <error@@Base+0x28254>
  404620:	ldr	w8, [x8, #1708]
  404624:	str	w22, [sp, #44]
  404628:	cbnz	w8, 405338 <error@@Base+0x358c>
  40462c:	cbz	w19, 405338 <error@@Base+0x358c>
  404630:	cbz	w21, 405338 <error@@Base+0x358c>
  404634:	cbz	x24, 405338 <error@@Base+0x358c>
  404638:	sub	x8, x28, #0x4
  40463c:	sub	x9, x28, #0x2c
  404640:	mov	w10, #0x28                  	// #40
  404644:	mov	w11, #0x1                   	// #1
  404648:	mov	x12, x24
  40464c:	ldr	x13, [x12, #32]
  404650:	cbz	x13, 4046f4 <error@@Base+0x2948>
  404654:	ldpsw	x14, x15, [x13, #16]
  404658:	cmp	w15, w14
  40465c:	b.le	404688 <error@@Base+0x28dc>
  404660:	madd	x16, x15, x10, x8
  404664:	mov	x17, x15
  404668:	ldr	w18, [x16]
  40466c:	cbnz	w18, 404678 <error@@Base+0x28cc>
  404670:	ldur	w18, [x16, #-28]
  404674:	cbnz	w18, 4046ec <error@@Base+0x2940>
  404678:	sub	x17, x17, #0x1
  40467c:	cmp	x17, x14
  404680:	sub	x16, x16, #0x28
  404684:	b.gt	404668 <error@@Base+0x28bc>
  404688:	cmp	w15, w14
  40468c:	b.lt	4046ec <error@@Base+0x2940>  // b.tstop
  404690:	cmp	x15, x14
  404694:	csel	x16, x15, x14, lt  // lt = tstop
  404698:	sub	x16, x15, x16
  40469c:	add	x17, x16, #0x1
  4046a0:	cmp	x17, #0x1
  4046a4:	mov	x16, x15
  4046a8:	b.ls	4046d4 <error@@Base+0x2928>  // b.plast
  4046ac:	and	x18, x17, #0xfffffffffffffffe
  4046b0:	sub	x16, x15, x18
  4046b4:	madd	x15, x15, x10, x9
  4046b8:	mov	x0, x18
  4046bc:	str	w11, [x15, #40]
  4046c0:	str	w11, [x15], #-80
  4046c4:	subs	x0, x0, #0x2
  4046c8:	b.ne	4046bc <error@@Base+0x2910>  // b.any
  4046cc:	cmp	x17, x18
  4046d0:	b.eq	4046ec <error@@Base+0x2940>  // b.none
  4046d4:	add	x15, x16, #0x1
  4046d8:	madd	x16, x16, x10, x8
  4046dc:	sub	x15, x15, #0x1
  4046e0:	cmp	x15, x14
  4046e4:	str	w11, [x16], #-40
  4046e8:	b.gt	4046dc <error@@Base+0x2930>
  4046ec:	ldr	x13, [x13]
  4046f0:	cbnz	x13, 404654 <error@@Base+0x28a8>
  4046f4:	ldr	x12, [x12]
  4046f8:	cbnz	x12, 40464c <error@@Base+0x28a0>
  4046fc:	b	405338 <error@@Base+0x358c>
  404700:	stp	xzr, xzr, [x29, #-24]
  404704:	stp	xzr, xzr, [x29, #-40]
  404708:	ldr	x0, [x8, #8]
  40470c:	sub	x1, x29, #0x20
  404710:	sub	x2, x29, #0x28
  404714:	sub	x3, x29, #0x10
  404718:	sub	x4, x29, #0x18
  40471c:	bl	405d64 <error@@Base+0x3fb8>
  404720:	ldur	x19, [x29, #-32]
  404724:	cbz	x19, 404750 <error@@Base+0x29a4>
  404728:	ldrb	w8, [x19]
  40472c:	mov	x0, x26
  404730:	cmp	w8, #0x2a
  404734:	b.ne	404740 <error@@Base+0x2994>  // b.any
  404738:	mov	x1, x19
  40473c:	b	404744 <error@@Base+0x2998>
  404740:	mov	x1, x21
  404744:	bl	403130 <error@@Base+0x1384>
  404748:	mov	x0, x19
  40474c:	bl	401aa0 <free@plt>
  404750:	ldur	x19, [x29, #-16]
  404754:	cbz	x19, 40476c <error@@Base+0x29c0>
  404758:	mov	x0, x26
  40475c:	mov	x1, x19
  404760:	bl	403328 <error@@Base+0x157c>
  404764:	mov	x0, x19
  404768:	bl	401aa0 <free@plt>
  40476c:	mov	x0, x26
  404770:	mov	x1, x21
  404774:	bl	402ff8 <error@@Base+0x124c>
  404778:	adrp	x8, 42a000 <error@@Base+0x28254>
  40477c:	ldr	w8, [x8, #1640]
  404780:	ldr	x21, [sp, #72]
  404784:	cbz	w8, 405294 <error@@Base+0x34e8>
  404788:	adrp	x0, 418000 <error@@Base+0x16254>
  40478c:	add	x0, x0, #0xc1f
  404790:	bl	401bb0 <getenv@plt>
  404794:	cbz	x26, 405294 <error@@Base+0x34e8>
  404798:	cbnz	x0, 405294 <error@@Base+0x34e8>
  40479c:	ldr	x12, [sp, #64]
  4047a0:	mov	w8, #0x31                  	// #49
  4047a4:	mov	w9, #0x33                  	// #51
  4047a8:	mov	w10, #0x4f                  	// #79
  4047ac:	cmn	w12, #0x1
  4047b0:	cset	w11, eq  // eq = none
  4047b4:	csel	w8, w8, w12, eq  // eq = none
  4047b8:	cmn	w21, #0x1
  4047bc:	csel	w9, w9, w21, eq  // eq = none
  4047c0:	str	w9, [sp, #36]
  4047c4:	ldr	x9, [sp, #56]
  4047c8:	stp	w8, w22, [sp, #40]
  4047cc:	cset	w8, eq  // eq = none
  4047d0:	orr	w27, w8, w11
  4047d4:	cmn	w9, #0x1
  4047d8:	csel	w8, w10, w9, eq  // eq = none
  4047dc:	sxtw	x9, w8
  4047e0:	sbfiz	x8, x8, #1, #32
  4047e4:	mov	x24, x26
  4047e8:	str	x9, [sp, #112]
  4047ec:	str	x8, [sp, #48]
  4047f0:	stp	xzr, xzr, [x29, #-24]
  4047f4:	stp	xzr, xzr, [x29, #-40]
  4047f8:	ldr	x0, [x24, #8]
  4047fc:	sub	x1, x29, #0x10
  404800:	sub	x2, x29, #0x20
  404804:	sub	x3, x29, #0x18
  404808:	sub	x4, x29, #0x28
  40480c:	bl	405d64 <error@@Base+0x3fb8>
  404810:	ldr	x0, [x24, #8]
  404814:	bl	401aa0 <free@plt>
  404818:	ldr	x10, [sp, #64]
  40481c:	mov	w22, w21
  404820:	mov	w20, w10
  404824:	cbz	w27, 40488c <error@@Base+0x2ae0>
  404828:	ldr	x19, [x24, #24]
  40482c:	mov	w8, w10
  404830:	mov	w9, w21
  404834:	cbz	x19, 404874 <error@@Base+0x2ac8>
  404838:	ldr	x20, [x24, #32]
  40483c:	cmp	x19, x20
  404840:	b.eq	404864 <error@@Base+0x2ab8>  // b.none
  404844:	ldr	x0, [x19, #8]
  404848:	adrp	x1, 418000 <error@@Base+0x16254>
  40484c:	add	x1, x1, #0xf6c
  404850:	bl	401a70 <strcmp@plt>
  404854:	cbz	w0, 404870 <error@@Base+0x2ac4>
  404858:	ldr	x19, [x19]
  40485c:	ldr	x10, [sp, #64]
  404860:	cbnz	x19, 40483c <error@@Base+0x2a90>
  404864:	mov	w8, w10
  404868:	mov	w9, w21
  40486c:	b	404874 <error@@Base+0x2ac8>
  404870:	ldp	w9, w8, [sp, #36]
  404874:	cmn	w8, #0x1
  404878:	mov	w10, #0x21                  	// #33
  40487c:	csel	w20, w10, w8, eq  // eq = none
  404880:	cmn	w9, #0x1
  404884:	mov	w8, #0x23                  	// #35
  404888:	csel	w22, w8, w9, eq  // eq = none
  40488c:	ldur	x19, [x29, #-16]
  404890:	cbz	x19, 405288 <error@@Base+0x34dc>
  404894:	ldur	x8, [x29, #-24]
  404898:	str	x8, [sp, #96]
  40489c:	cbz	x8, 405288 <error@@Base+0x34dc>
  4048a0:	str	w27, [sp, #56]
  4048a4:	ldp	x27, x21, [x29, #-40]
  4048a8:	ldr	x10, [sp, #112]
  4048ac:	str	x26, [sp, #120]
  4048b0:	add	x8, x27, x10
  4048b4:	sub	x9, x10, w22, sxtw
  4048b8:	udiv	x8, x8, x9
  4048bc:	ldr	x9, [sp, #48]
  4048c0:	madd	x0, x9, x8, x10
  4048c4:	bl	4068e0 <error@@Base+0x4b34>
  4048c8:	mov	x1, x19
  4048cc:	mov	x2, x21
  4048d0:	mov	x26, x0
  4048d4:	strb	wzr, [x0]
  4048d8:	bl	401b00 <strncat@plt>
  4048dc:	sub	w19, w20, #0x2
  4048e0:	cmp	x21, w19, sxtw
  4048e4:	b.ls	404930 <error@@Base+0x2b84>  // b.plast
  4048e8:	cmp	x27, #0x2
  4048ec:	b.cc	404974 <error@@Base+0x2bc8>  // b.lo, b.ul, b.last
  4048f0:	mov	x0, x26
  4048f4:	bl	4017b0 <strlen@plt>
  4048f8:	cmp	w20, #0x2
  4048fc:	mov	w8, #0xa                   	// #10
  404900:	strh	w8, [x26, x0]
  404904:	b.lt	404968 <error@@Base+0x2bbc>  // b.tstop
  404908:	sub	w20, w20, #0x1
  40490c:	mov	x0, x26
  404910:	bl	4017b0 <strlen@plt>
  404914:	subs	w20, w20, #0x1
  404918:	mov	w8, #0x20                  	// #32
  40491c:	strh	w8, [x26, x0]
  404920:	b.ne	40490c <error@@Base+0x2b60>  // b.any
  404924:	mov	w8, w19
  404928:	add	x21, x8, #0x1
  40492c:	b	40496c <error@@Base+0x2bc0>
  404930:	sxtw	x19, w20
  404934:	mvn	x8, x21
  404938:	adds	x20, x8, x19
  40493c:	b.eq	40496c <error@@Base+0x2bc0>  // b.none
  404940:	cmp	x27, #0x3
  404944:	b.cc	40496c <error@@Base+0x2bc0>  // b.lo, b.ul, b.last
  404948:	mov	x0, x26
  40494c:	bl	4017b0 <strlen@plt>
  404950:	subs	x20, x20, #0x1
  404954:	mov	w8, #0x20                  	// #32
  404958:	strh	w8, [x26, x0]
  40495c:	b.ne	404948 <error@@Base+0x2b9c>  // b.any
  404960:	sub	x21, x19, #0x1
  404964:	b	40496c <error@@Base+0x2bc0>
  404968:	mov	x21, xzr
  40496c:	cmp	x27, #0x3
  404970:	b.cs	404988 <error@@Base+0x2bdc>  // b.hs, b.nlast
  404974:	mov	x0, x26
  404978:	bl	4017b0 <strlen@plt>
  40497c:	mov	w8, #0xa                   	// #10
  404980:	strh	w8, [x26, x0]
  404984:	b	405268 <error@@Base+0x34bc>
  404988:	stur	x28, [x29, #-104]
  40498c:	mov	x28, xzr
  404990:	mov	x19, xzr
  404994:	sub	w8, w22, #0x1
  404998:	str	w8, [sp, #20]
  40499c:	ldr	x9, [sp, #96]
  4049a0:	adrp	x8, 42a000 <error@@Base+0x28254>
  4049a4:	ldr	x8, [x8, #1736]
  4049a8:	add	x20, x19, #0x1
  4049ac:	ldrb	w25, [x9, x28]
  4049b0:	cmp	x20, x8
  4049b4:	b.cc	4049d4 <error@@Base+0x2c28>  // b.lo, b.ul, b.last
  4049b8:	adrp	x23, 42a000 <error@@Base+0x28254>
  4049bc:	add	x23, x23, #0x6c0
  4049c0:	ldr	x0, [x23]
  4049c4:	add	x1, x19, #0x2
  4049c8:	str	x20, [x23, #8]
  4049cc:	bl	406960 <error@@Base+0x4bb4>
  4049d0:	str	x0, [x23]
  4049d4:	sub	w8, w25, #0x8
  4049d8:	cmp	w8, #0x5
  4049dc:	b.hi	404cf4 <error@@Base+0x2f48>  // b.pmore
  4049e0:	adrp	x11, 417000 <error@@Base+0x15254>
  4049e4:	add	x11, x11, #0x934
  4049e8:	adr	x9, 4049fc <error@@Base+0x2c50>
  4049ec:	ldrh	w10, [x11, x8, lsl #1]
  4049f0:	add	x9, x9, x10, lsl #2
  4049f4:	mov	x8, xzr
  4049f8:	br	x9
  4049fc:	ldr	x9, [sp, #112]
  404a00:	sub	x8, x21, #0x1
  404a04:	cmp	x21, #0x0
  404a08:	csel	x8, xzr, x8, eq  // eq = none
  404a0c:	cmp	x8, x9
  404a10:	b.ls	405224 <error@@Base+0x3478>  // b.plast
  404a14:	adrp	x9, 42a000 <error@@Base+0x28254>
  404a18:	ldr	x9, [x9, #1728]
  404a1c:	cmp	w22, #0x1
  404a20:	str	w25, [sp, #16]
  404a24:	str	x9, [sp, #24]
  404a28:	b.le	40509c <error@@Base+0x32f0>
  404a2c:	mov	x12, x19
  404a30:	ldr	x9, [sp, #24]
  404a34:	mov	x10, xzr
  404a38:	mov	w23, #0x1                   	// #1
  404a3c:	mov	x11, x12
  404a40:	add	x9, x9, x12
  404a44:	mov	x13, x12
  404a48:	add	x12, x13, x23
  404a4c:	cmp	x12, #0x1
  404a50:	str	x10, [sp, #8]
  404a54:	b.eq	4051c8 <error@@Base+0x341c>  // b.none
  404a58:	add	x10, x9, x23
  404a5c:	ldurb	w10, [x10, #-2]
  404a60:	mov	x20, x11
  404a64:	sub	x23, x23, #0x1
  404a68:	cmp	w10, #0x20
  404a6c:	b.eq	404a84 <error@@Base+0x2cd8>  // b.none
  404a70:	cmp	w10, #0x9
  404a74:	ldr	x10, [sp, #8]
  404a78:	sub	x11, x20, #0x1
  404a7c:	add	x10, x10, #0x1
  404a80:	b.ne	404a48 <error@@Base+0x2c9c>  // b.any
  404a84:	ldr	x1, [sp, #24]
  404a88:	add	x2, x13, x23
  404a8c:	mov	x0, x26
  404a90:	mov	x21, x13
  404a94:	bl	401b00 <strncat@plt>
  404a98:	bl	4017b0 <strlen@plt>
  404a9c:	ldr	w19, [sp, #20]
  404aa0:	mov	w8, #0xa                   	// #10
  404aa4:	strh	w8, [x26, x0]
  404aa8:	mov	x0, x26
  404aac:	bl	4017b0 <strlen@plt>
  404ab0:	subs	w19, w19, #0x1
  404ab4:	mov	w8, #0x20                  	// #32
  404ab8:	strh	w8, [x26, x0]
  404abc:	b.ne	404aa8 <error@@Base+0x2cfc>  // b.any
  404ac0:	adrp	x8, 42a000 <error@@Base+0x28254>
  404ac4:	ldr	x0, [x8, #1728]
  404ac8:	neg	x2, x23
  404acc:	str	x2, [sp]
  404ad0:	add	x8, x0, x21
  404ad4:	add	x1, x8, x23
  404ad8:	str	x0, [sp, #24]
  404adc:	bl	401790 <memmove@plt>
  404ae0:	ldr	w25, [sp, #16]
  404ae4:	mov	x19, xzr
  404ae8:	mov	x8, xzr
  404aec:	cbz	x23, 405224 <error@@Base+0x3478>
  404af0:	ldr	x12, [sp]
  404af4:	ldr	x9, [sp, #24]
  404af8:	mov	x8, xzr
  404afc:	sub	x19, x21, x20
  404b00:	ldrb	w10, [x9]
  404b04:	cmp	w10, #0x8
  404b08:	b.eq	404b28 <error@@Base+0x2d7c>  // b.none
  404b0c:	cmp	w10, #0xd
  404b10:	b.eq	404b38 <error@@Base+0x2d8c>  // b.none
  404b14:	cmp	w10, #0x9
  404b18:	b.ne	404b40 <error@@Base+0x2d94>  // b.any
  404b1c:	and	x8, x8, #0xfffffffffffffff8
  404b20:	add	x8, x8, #0x8
  404b24:	b	404b44 <error@@Base+0x2d98>
  404b28:	sub	x10, x8, #0x1
  404b2c:	cmp	x8, #0x0
  404b30:	csel	x8, xzr, x10, eq  // eq = none
  404b34:	b	404b44 <error@@Base+0x2d98>
  404b38:	mov	x8, xzr
  404b3c:	b	404b44 <error@@Base+0x2d98>
  404b40:	add	x8, x8, #0x1
  404b44:	ldr	x10, [sp, #8]
  404b48:	add	x9, x9, #0x1
  404b4c:	subs	x10, x10, #0x1
  404b50:	str	x10, [sp, #8]
  404b54:	b.ne	404b00 <error@@Base+0x2d54>  // b.any
  404b58:	cbz	x8, 40521c <error@@Base+0x3470>
  404b5c:	ldr	x9, [sp, #112]
  404b60:	ldr	w25, [sp, #16]
  404b64:	sub	x8, x8, #0x1
  404b68:	cmp	x8, x9
  404b6c:	b.hi	404a30 <error@@Base+0x2c84>  // b.pmore
  404b70:	b	405224 <error@@Base+0x3478>
  404b74:	ldr	x9, [sp, #112]
  404b78:	and	x8, x21, #0xfffffffffffffff8
  404b7c:	add	x8, x8, #0x8
  404b80:	cmp	x8, x9
  404b84:	b.ls	405224 <error@@Base+0x3478>  // b.plast
  404b88:	cmp	w22, #0x1
  404b8c:	b.le	404f6c <error@@Base+0x31c0>
  404b90:	adrp	x9, 42a000 <error@@Base+0x28254>
  404b94:	ldr	x9, [x9, #1728]
  404b98:	mov	x23, xzr
  404b9c:	str	x9, [sp, #24]
  404ba0:	add	x9, x9, x19
  404ba4:	sub	x9, x9, #0x1
  404ba8:	cmn	x19, x23
  404bac:	b.eq	404c90 <error@@Base+0x2ee4>  // b.none
  404bb0:	ldrb	w10, [x9, x23]
  404bb4:	mov	x20, x23
  404bb8:	sub	x23, x23, #0x1
  404bbc:	cmp	w10, #0x20
  404bc0:	b.eq	404bcc <error@@Base+0x2e20>  // b.none
  404bc4:	cmp	w10, #0x9
  404bc8:	b.ne	404ba8 <error@@Base+0x2dfc>  // b.any
  404bcc:	ldr	x1, [sp, #24]
  404bd0:	add	x8, x19, x23
  404bd4:	add	x2, x8, #0x1
  404bd8:	mov	x0, x26
  404bdc:	bl	401b00 <strncat@plt>
  404be0:	bl	4017b0 <strlen@plt>
  404be4:	ldr	w21, [sp, #20]
  404be8:	mov	w8, #0xa                   	// #10
  404bec:	strh	w8, [x26, x0]
  404bf0:	mov	x0, x26
  404bf4:	bl	4017b0 <strlen@plt>
  404bf8:	subs	w21, w21, #0x1
  404bfc:	mov	w8, #0x20                  	// #32
  404c00:	strh	w8, [x26, x0]
  404c04:	b.ne	404bf0 <error@@Base+0x2e44>  // b.any
  404c08:	adrp	x8, 42a000 <error@@Base+0x28254>
  404c0c:	ldr	x21, [x8, #1728]
  404c10:	add	x8, x21, x19
  404c14:	add	x8, x8, x23
  404c18:	mvn	x19, x23
  404c1c:	add	x1, x8, #0x1
  404c20:	mov	x0, x21
  404c24:	mov	x2, x19
  404c28:	bl	401790 <memmove@plt>
  404c2c:	cmn	x23, #0x1
  404c30:	b.eq	404cac <error@@Base+0x2f00>  // b.none
  404c34:	mov	x9, xzr
  404c38:	mov	x8, xzr
  404c3c:	ldrb	w10, [x21, x9]
  404c40:	cmp	w10, #0x8
  404c44:	b.eq	404c64 <error@@Base+0x2eb8>  // b.none
  404c48:	cmp	w10, #0xd
  404c4c:	b.eq	404c74 <error@@Base+0x2ec8>  // b.none
  404c50:	cmp	w10, #0x9
  404c54:	b.ne	404c7c <error@@Base+0x2ed0>  // b.any
  404c58:	and	x8, x8, #0xfffffffffffffff8
  404c5c:	add	x8, x8, #0x8
  404c60:	b	404c80 <error@@Base+0x2ed4>
  404c64:	sub	x10, x8, #0x1
  404c68:	cmp	x8, #0x0
  404c6c:	csel	x8, xzr, x10, eq  // eq = none
  404c70:	b	404c80 <error@@Base+0x2ed4>
  404c74:	mov	x8, xzr
  404c78:	b	404c80 <error@@Base+0x2ed4>
  404c7c:	add	x8, x8, #0x1
  404c80:	add	x9, x9, #0x1
  404c84:	cmn	x20, x9
  404c88:	b.ne	404c3c <error@@Base+0x2e90>  // b.any
  404c8c:	b	404cb4 <error@@Base+0x2f08>
  404c90:	cbz	x19, 405094 <error@@Base+0x32e8>
  404c94:	ldr	x1, [sp, #24]
  404c98:	add	x2, x19, #0x1
  404c9c:	mov	w8, #0xa                   	// #10
  404ca0:	mov	x0, x26
  404ca4:	strb	w8, [x1, x19]
  404ca8:	bl	401b00 <strncat@plt>
  404cac:	mov	x8, xzr
  404cb0:	mov	x19, xzr
  404cb4:	ldr	x9, [sp, #112]
  404cb8:	and	x8, x8, #0xfffffffffffffff8
  404cbc:	add	x8, x8, #0x8
  404cc0:	cmp	x8, x9
  404cc4:	b.hi	404b90 <error@@Base+0x2de4>  // b.pmore
  404cc8:	b	405224 <error@@Base+0x3478>
  404ccc:	adrp	x8, 42a000 <error@@Base+0x28254>
  404cd0:	ldr	x1, [x8, #1728]
  404cd4:	mov	w8, #0xa                   	// #10
  404cd8:	mov	x0, x26
  404cdc:	mov	x2, x20
  404ce0:	strb	w8, [x1, x19]
  404ce4:	bl	401b00 <strncat@plt>
  404ce8:	mov	x8, xzr
  404cec:	mov	x19, xzr
  404cf0:	b	405238 <error@@Base+0x348c>
  404cf4:	cmp	w22, #0x1
  404cf8:	add	x8, x21, #0x1
  404cfc:	b.le	404e44 <error@@Base+0x3098>
  404d00:	ldr	x9, [sp, #112]
  404d04:	cmp	x8, x9
  404d08:	b.ls	405224 <error@@Base+0x3478>  // b.plast
  404d0c:	adrp	x9, 42a000 <error@@Base+0x28254>
  404d10:	ldr	x9, [x9, #1728]
  404d14:	mov	x23, xzr
  404d18:	str	x9, [sp, #24]
  404d1c:	add	x9, x9, x19
  404d20:	sub	x9, x9, #0x1
  404d24:	cmn	x19, x23
  404d28:	b.eq	404e0c <error@@Base+0x3060>  // b.none
  404d2c:	ldrb	w10, [x9, x23]
  404d30:	mov	x20, x23
  404d34:	sub	x23, x23, #0x1
  404d38:	cmp	w10, #0x20
  404d3c:	b.eq	404d48 <error@@Base+0x2f9c>  // b.none
  404d40:	cmp	w10, #0x9
  404d44:	b.ne	404d24 <error@@Base+0x2f78>  // b.any
  404d48:	ldr	x1, [sp, #24]
  404d4c:	add	x8, x19, x23
  404d50:	add	x2, x8, #0x1
  404d54:	mov	x0, x26
  404d58:	bl	401b00 <strncat@plt>
  404d5c:	bl	4017b0 <strlen@plt>
  404d60:	ldr	w21, [sp, #20]
  404d64:	mov	w8, #0xa                   	// #10
  404d68:	strh	w8, [x26, x0]
  404d6c:	mov	x0, x26
  404d70:	bl	4017b0 <strlen@plt>
  404d74:	subs	w21, w21, #0x1
  404d78:	mov	w8, #0x20                  	// #32
  404d7c:	strh	w8, [x26, x0]
  404d80:	b.ne	404d6c <error@@Base+0x2fc0>  // b.any
  404d84:	adrp	x8, 42a000 <error@@Base+0x28254>
  404d88:	ldr	x21, [x8, #1728]
  404d8c:	add	x8, x21, x19
  404d90:	add	x8, x8, x23
  404d94:	mvn	x19, x23
  404d98:	add	x1, x8, #0x1
  404d9c:	mov	x0, x21
  404da0:	mov	x2, x19
  404da4:	bl	401790 <memmove@plt>
  404da8:	cmn	x23, #0x1
  404dac:	b.eq	404e28 <error@@Base+0x307c>  // b.none
  404db0:	mov	x9, xzr
  404db4:	mov	x8, xzr
  404db8:	ldrb	w10, [x21, x9]
  404dbc:	cmp	w10, #0x8
  404dc0:	b.eq	404de0 <error@@Base+0x3034>  // b.none
  404dc4:	cmp	w10, #0xd
  404dc8:	b.eq	404df0 <error@@Base+0x3044>  // b.none
  404dcc:	cmp	w10, #0x9
  404dd0:	b.ne	404df8 <error@@Base+0x304c>  // b.any
  404dd4:	and	x8, x8, #0xfffffffffffffff8
  404dd8:	add	x8, x8, #0x8
  404ddc:	b	404dfc <error@@Base+0x3050>
  404de0:	sub	x10, x8, #0x1
  404de4:	cmp	x8, #0x0
  404de8:	csel	x8, xzr, x10, eq  // eq = none
  404dec:	b	404dfc <error@@Base+0x3050>
  404df0:	mov	x8, xzr
  404df4:	b	404dfc <error@@Base+0x3050>
  404df8:	add	x8, x8, #0x1
  404dfc:	add	x9, x9, #0x1
  404e00:	cmn	x20, x9
  404e04:	b.ne	404db8 <error@@Base+0x300c>  // b.any
  404e08:	b	404e30 <error@@Base+0x3084>
  404e0c:	cbz	x19, 405094 <error@@Base+0x32e8>
  404e10:	ldr	x1, [sp, #24]
  404e14:	add	x2, x19, #0x1
  404e18:	mov	w8, #0xa                   	// #10
  404e1c:	mov	x0, x26
  404e20:	strb	w8, [x1, x19]
  404e24:	bl	401b00 <strncat@plt>
  404e28:	mov	x8, xzr
  404e2c:	mov	x19, xzr
  404e30:	add	x8, x8, #0x1
  404e34:	ldr	x9, [sp, #112]
  404e38:	cmp	x8, x9
  404e3c:	b.ls	405224 <error@@Base+0x3478>  // b.plast
  404e40:	b	404d0c <error@@Base+0x2f60>
  404e44:	ldr	x9, [sp, #112]
  404e48:	cmp	x8, x9
  404e4c:	b.ls	405224 <error@@Base+0x3478>  // b.plast
  404e50:	adrp	x9, 42a000 <error@@Base+0x28254>
  404e54:	ldr	x9, [x9, #1728]
  404e58:	mov	x10, xzr
  404e5c:	mov	w21, #0x1                   	// #1
  404e60:	str	x9, [sp, #24]
  404e64:	add	x9, x9, x19
  404e68:	add	x11, x19, x21
  404e6c:	cmp	x11, #0x1
  404e70:	b.eq	404f40 <error@@Base+0x3194>  // b.none
  404e74:	mov	x23, x10
  404e78:	add	x10, x9, x21
  404e7c:	ldurb	w10, [x10, #-2]
  404e80:	sub	x21, x21, #0x1
  404e84:	cmp	w10, #0x20
  404e88:	b.eq	404e98 <error@@Base+0x30ec>  // b.none
  404e8c:	cmp	w10, #0x9
  404e90:	add	x10, x23, #0x1
  404e94:	b.ne	404e68 <error@@Base+0x30bc>  // b.any
  404e98:	ldr	x1, [sp, #24]
  404e9c:	add	x2, x19, x21
  404ea0:	mov	x0, x26
  404ea4:	bl	401b00 <strncat@plt>
  404ea8:	bl	4017b0 <strlen@plt>
  404eac:	adrp	x8, 42a000 <error@@Base+0x28254>
  404eb0:	ldr	x20, [x8, #1728]
  404eb4:	mov	w8, #0xa                   	// #10
  404eb8:	strh	w8, [x26, x0]
  404ebc:	neg	x2, x21
  404ec0:	add	x8, x20, x19
  404ec4:	add	x1, x8, x21
  404ec8:	mov	x0, x20
  404ecc:	str	x2, [sp, #24]
  404ed0:	bl	401790 <memmove@plt>
  404ed4:	mov	x8, xzr
  404ed8:	mov	x19, xzr
  404edc:	cbz	x21, 404f64 <error@@Base+0x31b8>
  404ee0:	mov	x8, xzr
  404ee4:	ldrb	w9, [x20]
  404ee8:	cmp	w9, #0xd
  404eec:	b.eq	404f10 <error@@Base+0x3164>  // b.none
  404ef0:	cmp	w9, #0x9
  404ef4:	b.eq	404f18 <error@@Base+0x316c>  // b.none
  404ef8:	cmp	w9, #0x8
  404efc:	b.ne	404f24 <error@@Base+0x3178>  // b.any
  404f00:	sub	x9, x8, #0x1
  404f04:	cmp	x8, #0x0
  404f08:	csel	x8, xzr, x9, eq  // eq = none
  404f0c:	b	404f28 <error@@Base+0x317c>
  404f10:	mov	x8, xzr
  404f14:	b	404f28 <error@@Base+0x317c>
  404f18:	and	x8, x8, #0xfffffffffffffff8
  404f1c:	add	x8, x8, #0x8
  404f20:	b	404f28 <error@@Base+0x317c>
  404f24:	add	x8, x8, #0x1
  404f28:	subs	x23, x23, #0x1
  404f2c:	add	x20, x20, #0x1
  404f30:	b.ne	404ee4 <error@@Base+0x3138>  // b.any
  404f34:	ldr	x19, [sp, #24]
  404f38:	add	x8, x8, #0x1
  404f3c:	b	404e44 <error@@Base+0x3098>
  404f40:	cbz	x19, 405094 <error@@Base+0x32e8>
  404f44:	ldr	x1, [sp, #24]
  404f48:	add	x2, x19, #0x1
  404f4c:	mov	w8, #0xa                   	// #10
  404f50:	mov	x0, x26
  404f54:	strb	w8, [x1, x19]
  404f58:	bl	401b00 <strncat@plt>
  404f5c:	mov	x8, xzr
  404f60:	mov	x19, xzr
  404f64:	add	x8, x8, #0x1
  404f68:	b	404e44 <error@@Base+0x3098>
  404f6c:	adrp	x9, 42a000 <error@@Base+0x28254>
  404f70:	ldr	x9, [x9, #1728]
  404f74:	mov	x10, xzr
  404f78:	mov	w21, #0x1                   	// #1
  404f7c:	str	x9, [sp, #24]
  404f80:	add	x9, x9, x19
  404f84:	add	x11, x19, x21
  404f88:	cmp	x11, #0x1
  404f8c:	b.eq	405058 <error@@Base+0x32ac>  // b.none
  404f90:	mov	x23, x10
  404f94:	add	x10, x9, x21
  404f98:	ldurb	w10, [x10, #-2]
  404f9c:	sub	x21, x21, #0x1
  404fa0:	cmp	w10, #0x20
  404fa4:	b.eq	404fb4 <error@@Base+0x3208>  // b.none
  404fa8:	cmp	w10, #0x9
  404fac:	add	x10, x23, #0x1
  404fb0:	b.ne	404f84 <error@@Base+0x31d8>  // b.any
  404fb4:	ldr	x1, [sp, #24]
  404fb8:	add	x2, x19, x21
  404fbc:	mov	x0, x26
  404fc0:	bl	401b00 <strncat@plt>
  404fc4:	bl	4017b0 <strlen@plt>
  404fc8:	adrp	x8, 42a000 <error@@Base+0x28254>
  404fcc:	ldr	x20, [x8, #1728]
  404fd0:	mov	w8, #0xa                   	// #10
  404fd4:	strh	w8, [x26, x0]
  404fd8:	neg	x2, x21
  404fdc:	add	x8, x20, x19
  404fe0:	add	x1, x8, x21
  404fe4:	mov	x0, x20
  404fe8:	str	x2, [sp, #24]
  404fec:	bl	401790 <memmove@plt>
  404ff0:	mov	x8, xzr
  404ff4:	mov	x19, xzr
  404ff8:	cbz	x21, 40507c <error@@Base+0x32d0>
  404ffc:	mov	x8, xzr
  405000:	ldrb	w9, [x20]
  405004:	cmp	w9, #0x8
  405008:	b.eq	405028 <error@@Base+0x327c>  // b.none
  40500c:	cmp	w9, #0xd
  405010:	b.eq	405038 <error@@Base+0x328c>  // b.none
  405014:	cmp	w9, #0x9
  405018:	b.ne	405040 <error@@Base+0x3294>  // b.any
  40501c:	and	x8, x8, #0xfffffffffffffff8
  405020:	add	x8, x8, #0x8
  405024:	b	405044 <error@@Base+0x3298>
  405028:	sub	x9, x8, #0x1
  40502c:	cmp	x8, #0x0
  405030:	csel	x8, xzr, x9, eq  // eq = none
  405034:	b	405044 <error@@Base+0x3298>
  405038:	mov	x8, xzr
  40503c:	b	405044 <error@@Base+0x3298>
  405040:	add	x8, x8, #0x1
  405044:	subs	x23, x23, #0x1
  405048:	add	x20, x20, #0x1
  40504c:	b.ne	405000 <error@@Base+0x3254>  // b.any
  405050:	ldr	x19, [sp, #24]
  405054:	b	40507c <error@@Base+0x32d0>
  405058:	cbz	x19, 405094 <error@@Base+0x32e8>
  40505c:	ldr	x1, [sp, #24]
  405060:	add	x2, x19, #0x1
  405064:	mov	w8, #0xa                   	// #10
  405068:	mov	x0, x26
  40506c:	strb	w8, [x1, x19]
  405070:	bl	401b00 <strncat@plt>
  405074:	mov	x8, xzr
  405078:	mov	x19, xzr
  40507c:	ldr	x9, [sp, #112]
  405080:	and	x8, x8, #0xfffffffffffffff8
  405084:	add	x8, x8, #0x8
  405088:	cmp	x8, x9
  40508c:	b.hi	404f6c <error@@Base+0x31c0>  // b.pmore
  405090:	b	405224 <error@@Base+0x3478>
  405094:	ldr	x23, [sp, #104]
  405098:	b	4051e0 <error@@Base+0x3434>
  40509c:	mov	x21, x19
  4050a0:	ldr	x9, [sp, #24]
  4050a4:	mov	x10, xzr
  4050a8:	mov	w23, #0x1                   	// #1
  4050ac:	mov	x11, x21
  4050b0:	add	x9, x9, x21
  4050b4:	mov	x19, x21
  4050b8:	add	x12, x19, x23
  4050bc:	cmp	x12, #0x1
  4050c0:	str	x10, [sp, #8]
  4050c4:	b.eq	4051d4 <error@@Base+0x3428>  // b.none
  4050c8:	add	x10, x9, x23
  4050cc:	ldurb	w10, [x10, #-2]
  4050d0:	mov	x20, x11
  4050d4:	sub	x23, x23, #0x1
  4050d8:	cmp	w10, #0x20
  4050dc:	b.eq	4050f4 <error@@Base+0x3348>  // b.none
  4050e0:	cmp	w10, #0x9
  4050e4:	ldr	x10, [sp, #8]
  4050e8:	sub	x11, x20, #0x1
  4050ec:	add	x10, x10, #0x1
  4050f0:	b.ne	4050b8 <error@@Base+0x330c>  // b.any
  4050f4:	ldr	x1, [sp, #24]
  4050f8:	add	x2, x19, x23
  4050fc:	mov	x0, x26
  405100:	bl	401b00 <strncat@plt>
  405104:	bl	4017b0 <strlen@plt>
  405108:	adrp	x8, 42a000 <error@@Base+0x28254>
  40510c:	ldr	x9, [x8, #1728]
  405110:	mov	w8, #0xa                   	// #10
  405114:	strh	w8, [x26, x0]
  405118:	neg	x2, x23
  40511c:	add	x8, x9, x19
  405120:	add	x1, x8, x23
  405124:	mov	x0, x9
  405128:	str	x9, [sp, #24]
  40512c:	mov	x21, x2
  405130:	bl	401790 <memmove@plt>
  405134:	ldr	w25, [sp, #16]
  405138:	mov	x9, x19
  40513c:	mov	x19, xzr
  405140:	mov	x8, xzr
  405144:	cbz	x23, 405224 <error@@Base+0x3478>
  405148:	sub	x19, x9, x20
  40514c:	ldr	x9, [sp, #24]
  405150:	mov	x8, xzr
  405154:	ldrb	w10, [x9]
  405158:	cmp	w10, #0x8
  40515c:	b.eq	40517c <error@@Base+0x33d0>  // b.none
  405160:	cmp	w10, #0xd
  405164:	b.eq	40518c <error@@Base+0x33e0>  // b.none
  405168:	cmp	w10, #0x9
  40516c:	b.ne	405194 <error@@Base+0x33e8>  // b.any
  405170:	and	x8, x8, #0xfffffffffffffff8
  405174:	add	x8, x8, #0x8
  405178:	b	405198 <error@@Base+0x33ec>
  40517c:	sub	x10, x8, #0x1
  405180:	cmp	x8, #0x0
  405184:	csel	x8, xzr, x10, eq  // eq = none
  405188:	b	405198 <error@@Base+0x33ec>
  40518c:	mov	x8, xzr
  405190:	b	405198 <error@@Base+0x33ec>
  405194:	add	x8, x8, #0x1
  405198:	ldr	x10, [sp, #8]
  40519c:	add	x9, x9, #0x1
  4051a0:	subs	x10, x10, #0x1
  4051a4:	str	x10, [sp, #8]
  4051a8:	b.ne	405154 <error@@Base+0x33a8>  // b.any
  4051ac:	cbz	x8, 40521c <error@@Base+0x3470>
  4051b0:	ldr	x9, [sp, #112]
  4051b4:	ldr	w25, [sp, #16]
  4051b8:	sub	x8, x8, #0x1
  4051bc:	cmp	x8, x9
  4051c0:	b.ls	405224 <error@@Base+0x3478>  // b.plast
  4051c4:	b	4050a0 <error@@Base+0x32f4>
  4051c8:	cbz	x13, 4051d8 <error@@Base+0x342c>
  4051cc:	mov	x9, x13
  4051d0:	b	4051f4 <error@@Base+0x3448>
  4051d4:	cbnz	x19, 4051f0 <error@@Base+0x3444>
  4051d8:	ldr	x23, [sp, #104]
  4051dc:	ldr	w25, [sp, #16]
  4051e0:	ldr	x9, [sp, #24]
  4051e4:	mov	w19, #0x1                   	// #1
  4051e8:	strb	w25, [x9]
  4051ec:	b	40523c <error@@Base+0x3490>
  4051f0:	mov	x9, x19
  4051f4:	ldr	x1, [sp, #24]
  4051f8:	add	x2, x9, #0x1
  4051fc:	mov	w8, #0xa                   	// #10
  405200:	mov	x0, x26
  405204:	strb	w8, [x1, x9]
  405208:	bl	401b00 <strncat@plt>
  40520c:	ldr	w25, [sp, #16]
  405210:	mov	x19, xzr
  405214:	mov	x8, xzr
  405218:	b	405224 <error@@Base+0x3478>
  40521c:	ldr	w25, [sp, #16]
  405220:	neg	x19, x23
  405224:	adrp	x9, 42a000 <error@@Base+0x28254>
  405228:	ldr	x9, [x9, #1728]
  40522c:	add	x10, x19, #0x1
  405230:	strb	w25, [x9, x19]
  405234:	mov	x19, x10
  405238:	ldr	x23, [sp, #104]
  40523c:	add	x28, x28, #0x1
  405240:	cmp	x28, x27
  405244:	mov	x21, x8
  405248:	b.ne	40499c <error@@Base+0x2bf0>  // b.any
  40524c:	ldur	x28, [x29, #-104]
  405250:	cbz	x19, 405268 <error@@Base+0x34bc>
  405254:	adrp	x8, 42a000 <error@@Base+0x28254>
  405258:	ldr	x1, [x8, #1728]
  40525c:	mov	x0, x26
  405260:	mov	x2, x19
  405264:	bl	401b00 <strncat@plt>
  405268:	mov	x0, x26
  40526c:	str	x26, [x24, #8]
  405270:	bl	4017b0 <strlen@plt>
  405274:	ldr	x26, [sp, #120]
  405278:	ldur	w25, [x29, #-112]
  40527c:	ldr	x21, [sp, #72]
  405280:	ldr	w27, [sp, #56]
  405284:	str	x0, [x24, #16]
  405288:	ldr	x24, [x24]
  40528c:	ldr	w22, [sp, #44]
  405290:	cbnz	x24, 4047f0 <error@@Base+0x2a44>
  405294:	ldur	x0, [x29, #-72]
  405298:	cbnz	x0, 4052cc <error@@Base+0x3520>
  40529c:	mov	w0, #0x18                  	// #24
  4052a0:	bl	4068e0 <error@@Base+0x4b34>
  4052a4:	adrp	x8, 42a000 <error@@Base+0x28254>
  4052a8:	ldr	x8, [x8, #1720]
  4052ac:	adrp	x9, 418000 <error@@Base+0x16254>
  4052b0:	add	x9, x9, #0x8d9
  4052b4:	mov	w10, #0x1                   	// #1
  4052b8:	cmp	x8, #0x0
  4052bc:	csel	x8, x9, x8, eq  // eq = none
  4052c0:	stur	x0, [x29, #-72]
  4052c4:	stp	xzr, x8, [x0]
  4052c8:	str	w10, [x0, #16]
  4052cc:	ldur	x24, [x29, #-96]
  4052d0:	cbnz	x26, 405300 <error@@Base+0x3554>
  4052d4:	ldr	w8, [sp, #80]
  4052d8:	cbnz	w8, 4052f8 <error@@Base+0x354c>
  4052dc:	adrp	x1, 418000 <error@@Base+0x16254>
  4052e0:	add	x1, x1, #0xc36
  4052e4:	mov	w2, #0x5                   	// #5
  4052e8:	mov	x0, xzr
  4052ec:	bl	401b40 <dcgettext@plt>
  4052f0:	mov	x1, x23
  4052f4:	bl	401e64 <error@@Base+0xb8>
  4052f8:	mov	w0, wzr
  4052fc:	bl	4017d0 <exit@plt>
  405300:	cmp	w22, #0x1
  405304:	str	w22, [sp, #44]
  405308:	b.lt	405330 <error@@Base+0x3584>  // b.tstop
  40530c:	ldr	x8, [x26, #24]
  405310:	mov	w19, w25
  405314:	cbnz	x8, 405328 <error@@Base+0x357c>
  405318:	mov	x8, x26
  40531c:	str	x0, [x8, #24]
  405320:	ldr	x8, [x8]
  405324:	cbnz	x8, 40531c <error@@Base+0x3570>
  405328:	mov	w21, wzr
  40532c:	b	405338 <error@@Base+0x358c>
  405330:	mov	w21, wzr
  405334:	mov	w19, w25
  405338:	cbnz	w19, 4056f0 <error@@Base+0x3944>
  40533c:	cbz	x24, 4056f0 <error@@Base+0x3944>
  405340:	mov	x25, x28
  405344:	mov	x28, x24
  405348:	ldur	x24, [x29, #-72]
  40534c:	mov	x27, x26
  405350:	mov	w23, #0x28                  	// #40
  405354:	stur	x28, [x29, #-96]
  405358:	ldr	x26, [x28, #32]
  40535c:	cbnz	x26, 40536c <error@@Base+0x35c0>
  405360:	ldr	x28, [x28]
  405364:	cbnz	x28, 405358 <error@@Base+0x35ac>
  405368:	b	4055c8 <error@@Base+0x381c>
  40536c:	ldpsw	x8, x10, [x26, #16]
  405370:	orr	x9, xzr, #0xffffffffffffffe0
  405374:	madd	x9, x10, x23, x9
  405378:	mov	x19, x10
  40537c:	cmp	x10, x8
  405380:	b.le	405394 <error@@Base+0x35e8>
  405384:	ldr	w11, [x25, x9]
  405388:	sub	x10, x19, #0x1
  40538c:	sub	x9, x9, #0x28
  405390:	cbz	w11, 405378 <error@@Base+0x35cc>
  405394:	str	w19, [x26, #20]
  405398:	cbz	x24, 4053c8 <error@@Base+0x361c>
  40539c:	ldr	x20, [x26, #8]
  4053a0:	mov	x22, x24
  4053a4:	ldr	x0, [x22, #8]
  4053a8:	mov	x1, x20
  4053ac:	bl	401a70 <strcmp@plt>
  4053b0:	cbz	w0, 4053c0 <error@@Base+0x3614>
  4053b4:	ldr	x22, [x22]
  4053b8:	cbnz	x22, 4053a4 <error@@Base+0x35f8>
  4053bc:	b	4053c8 <error@@Base+0x361c>
  4053c0:	str	wzr, [x22, #16]
  4053c4:	cbnz	x27, 4053d4 <error@@Base+0x3628>
  4053c8:	ldr	x26, [x26]
  4053cc:	cbnz	x26, 40536c <error@@Base+0x35c0>
  4053d0:	b	405360 <error@@Base+0x35b4>
  4053d4:	mov	x22, x27
  4053d8:	ldr	x20, [x22, #24]
  4053dc:	cbz	x20, 405408 <error@@Base+0x365c>
  4053e0:	ldr	x23, [x22, #32]
  4053e4:	cmp	x20, x23
  4053e8:	b.eq	405404 <error@@Base+0x3658>  // b.none
  4053ec:	ldr	x0, [x20, #8]
  4053f0:	ldr	x1, [x26, #8]
  4053f4:	bl	401a70 <strcmp@plt>
  4053f8:	cbz	w0, 405414 <error@@Base+0x3668>
  4053fc:	ldr	x20, [x20]
  405400:	cbnz	x20, 4053e4 <error@@Base+0x3638>
  405404:	mov	w23, #0x28                  	// #40
  405408:	ldr	x22, [x22]
  40540c:	cbnz	x22, 4053d8 <error@@Base+0x362c>
  405410:	b	4053c8 <error@@Base+0x361c>
  405414:	ldpsw	x9, x8, [x26, #16]
  405418:	cmp	w8, w9
  40541c:	b.ge	405428 <error@@Base+0x367c>  // b.tcont
  405420:	mov	w23, #0x28                  	// #40
  405424:	b	4055a4 <error@@Base+0x37f8>
  405428:	mov	w23, #0x28                  	// #40
  40542c:	mov	w10, wzr
  405430:	madd	x11, x8, x23, x25
  405434:	mov	x12, x8
  405438:	mov	x13, x12
  40543c:	sub	x12, x12, #0x1
  405440:	mul	x14, x12, x23
  405444:	ldr	x15, [x25, x14]
  405448:	ldrb	w14, [x15]
  40544c:	cmp	w14, #0x2a
  405450:	b.ne	405594 <error@@Base+0x37e8>  // b.any
  405454:	mov	x17, x25
  405458:	madd	x14, x12, x23, x25
  40545c:	ldr	w16, [x22, #16]
  405460:	ldr	w17, [x14, #8]
  405464:	ldr	x14, [x22, #8]
  405468:	cmp	w17, w16
  40546c:	csel	w16, w16, w17, gt
  405470:	cmp	w16, #0x1
  405474:	b.lt	4054b8 <error@@Base+0x370c>  // b.tstop
  405478:	ldrb	w0, [x14]
  40547c:	mov	w17, w16
  405480:	mov	w1, #0x2a                  	// #42
  405484:	mov	w18, #0x1                   	// #1
  405488:	and	w0, w0, #0xff
  40548c:	cmp	w0, w1, uxtb
  405490:	b.ne	40550c <error@@Base+0x3760>  // b.any
  405494:	cmp	x18, x17
  405498:	b.cs	4054b8 <error@@Base+0x370c>  // b.hs, b.nlast
  40549c:	ldrb	w0, [x14, x18]
  4054a0:	ldrb	w1, [x15, x18]
  4054a4:	add	x18, x18, #0x1
  4054a8:	cmp	w0, #0x3a
  4054ac:	b.ne	405488 <error@@Base+0x36dc>  // b.any
  4054b0:	cmp	w1, #0x3a
  4054b4:	b.ne	405488 <error@@Base+0x36dc>  // b.any
  4054b8:	madd	x17, x12, x23, x25
  4054bc:	ldr	w18, [x17, #36]!
  4054c0:	cbnz	w18, 40550c <error@@Base+0x3760>
  4054c4:	adrp	x18, 42a000 <error@@Base+0x28254>
  4054c8:	ldr	w18, [x18, #1708]
  4054cc:	cbnz	w18, 4055c0 <error@@Base+0x3814>
  4054d0:	cmp	w13, w8
  4054d4:	mov	w18, #0x1                   	// #1
  4054d8:	str	w18, [x17]
  4054dc:	b.ge	40550c <error@@Base+0x3760>  // b.tcont
  4054e0:	mov	w17, w10
  4054e4:	mov	x18, x11
  4054e8:	ldr	x0, [x18]
  4054ec:	ldrb	w0, [x0]
  4054f0:	cmp	w0, #0x2a
  4054f4:	b.eq	40550c <error@@Base+0x3760>  // b.none
  4054f8:	mov	w0, #0x1                   	// #1
  4054fc:	str	w0, [x18, #36]
  405500:	subs	w17, w17, #0x1
  405504:	add	x18, x18, #0x28
  405508:	b.ne	4054e8 <error@@Base+0x373c>  // b.any
  40550c:	ldrb	w17, [x15]
  405510:	cmp	w17, #0x2a
  405514:	b.ne	405594 <error@@Base+0x37e8>  // b.any
  405518:	cmp	w16, #0x1
  40551c:	b.lt	405594 <error@@Base+0x37e8>  // b.tstop
  405520:	mov	x17, xzr
  405524:	mov	w16, w16
  405528:	add	x15, x15, #0x1
  40552c:	mov	w18, #0x2a                  	// #42
  405530:	ldrb	w0, [x14, x17]
  405534:	and	w1, w18, #0xff
  405538:	cmp	w0, #0x3a
  40553c:	b.eq	405554 <error@@Base+0x37a8>  // b.none
  405540:	cmp	w1, #0x3a
  405544:	b.eq	405590 <error@@Base+0x37e4>  // b.none
  405548:	cmp	w0, w18, uxtb
  40554c:	b.cc	40558c <error@@Base+0x37e0>  // b.lo, b.ul, b.last
  405550:	b	40555c <error@@Base+0x37b0>
  405554:	cmp	w1, #0x3a
  405558:	b.ne	40558c <error@@Base+0x37e0>  // b.any
  40555c:	add	x1, x17, #0x1
  405560:	cmp	x1, x16
  405564:	b.cs	405590 <error@@Base+0x37e4>  // b.hs, b.nlast
  405568:	cmp	w0, w18, uxtb
  40556c:	b.hi	405590 <error@@Base+0x37e4>  // b.pmore
  405570:	ldrb	w18, [x15, x17]
  405574:	mov	x17, x1
  405578:	ldrb	w0, [x14, x17]
  40557c:	and	w1, w18, #0xff
  405580:	cmp	w0, #0x3a
  405584:	b.ne	405540 <error@@Base+0x3794>  // b.any
  405588:	b	405554 <error@@Base+0x37a8>
  40558c:	mov	w19, w12
  405590:	mov	w23, #0x28                  	// #40
  405594:	sub	x11, x11, #0x28
  405598:	cmp	x13, x9
  40559c:	add	w10, w10, #0x1
  4055a0:	b.gt	405438 <error@@Base+0x368c>
  4055a4:	tbnz	w19, #31, 405408 <error@@Base+0x365c>
  4055a8:	ldr	w3, [sp, #44]
  4055ac:	mov	x0, x22
  4055b0:	mov	w1, w19
  4055b4:	mov	x2, x25
  4055b8:	bl	405f7c <error@@Base+0x41d0>
  4055bc:	b	405408 <error@@Base+0x365c>
  4055c0:	mov	w19, #0xffffffff            	// #-1
  4055c4:	b	405408 <error@@Base+0x365c>
  4055c8:	ldur	x22, [x29, #-96]
  4055cc:	mov	x26, x27
  4055d0:	mov	x28, x25
  4055d4:	cbz	x22, 4056f0 <error@@Base+0x3944>
  4055d8:	adrp	x19, 418000 <error@@Base+0x16254>
  4055dc:	mov	x20, xzr
  4055e0:	add	x19, x19, #0xf25
  4055e4:	ldr	x0, [x22, #8]
  4055e8:	cbnz	x0, 4055f8 <error@@Base+0x384c>
  4055ec:	ldr	x22, [x22]
  4055f0:	cbnz	x22, 4055e4 <error@@Base+0x3838>
  4055f4:	b	405610 <error@@Base+0x3864>
  4055f8:	mov	x1, x19
  4055fc:	bl	401a70 <strcmp@plt>
  405600:	cmp	w0, #0x0
  405604:	csel	x20, x22, x20, eq  // eq = none
  405608:	ldr	x22, [x22]
  40560c:	cbnz	x22, 4055e4 <error@@Base+0x3838>
  405610:	cbz	x20, 4056f0 <error@@Base+0x3944>
  405614:	ldur	x22, [x29, #-72]
  405618:	cbz	x22, 4056f0 <error@@Base+0x3944>
  40561c:	mov	w24, #0x28                  	// #40
  405620:	ldr	w8, [x22, #16]
  405624:	cbz	w8, 4056e8 <error@@Base+0x393c>
  405628:	adrp	x8, 42a000 <error@@Base+0x28254>
  40562c:	ldr	w8, [x8, #1644]
  405630:	cbz	w8, 4056b8 <error@@Base+0x390c>
  405634:	ldr	x23, [x20, #32]
  405638:	cbz	x23, 4056b8 <error@@Base+0x390c>
  40563c:	ldr	x19, [x22, #8]
  405640:	ldr	x1, [x23, #8]
  405644:	mov	x0, x19
  405648:	bl	4061d4 <error@@Base+0x4428>
  40564c:	tbz	w0, #31, 405658 <error@@Base+0x38ac>
  405650:	mov	x26, xzr
  405654:	b	405678 <error@@Base+0x38cc>
  405658:	mov	x28, x23
  40565c:	mov	x26, x28
  405660:	ldr	x28, [x28]
  405664:	cbz	x28, 405694 <error@@Base+0x38e8>
  405668:	ldr	x1, [x28, #8]
  40566c:	mov	x0, x19
  405670:	bl	4061d4 <error@@Base+0x4428>
  405674:	tbz	w0, #31, 40565c <error@@Base+0x38b0>
  405678:	lsr	w8, w0, #31
  40567c:	cbnz	x26, 4056a4 <error@@Base+0x38f8>
  405680:	ldrsw	x9, [x23, #16]
  405684:	mov	x28, x25
  405688:	madd	x9, x9, x24, x25
  40568c:	sub	x19, x9, #0x50
  405690:	b	4056b0 <error@@Base+0x3904>
  405694:	mov	x19, xzr
  405698:	lsr	w8, w0, #31
  40569c:	mov	x28, x25
  4056a0:	b	4056b0 <error@@Base+0x3904>
  4056a4:	ldrsw	x9, [x26, #20]
  4056a8:	mov	x28, x25
  4056ac:	madd	x19, x9, x24, x25
  4056b0:	mov	x26, x27
  4056b4:	cbnz	w8, 4056c0 <error@@Base+0x3914>
  4056b8:	ldrsw	x8, [x20, #20]
  4056bc:	madd	x19, x8, x24, x28
  4056c0:	ldrsw	x8, [x19, #32]
  4056c4:	ldr	x0, [x19, #24]
  4056c8:	add	x8, x8, #0x1
  4056cc:	lsl	x1, x8, #3
  4056d0:	str	w8, [x19, #32]
  4056d4:	bl	406960 <error@@Base+0x4bb4>
  4056d8:	ldrsw	x8, [x19, #32]
  4056dc:	str	x0, [x19, #24]
  4056e0:	add	x8, x0, x8, lsl #3
  4056e4:	stur	x22, [x8, #-8]
  4056e8:	ldr	x22, [x22]
  4056ec:	cbnz	x22, 405620 <error@@Base+0x3874>
  4056f0:	ldur	w8, [x29, #-112]
  4056f4:	cbz	w8, 405720 <error@@Base+0x3974>
  4056f8:	ldr	w8, [sp, #80]
  4056fc:	orr	w8, w21, w8
  405700:	cbnz	w8, 405720 <error@@Base+0x3974>
  405704:	adrp	x1, 418000 <error@@Base+0x16254>
  405708:	add	x1, x1, #0xc50
  40570c:	mov	w2, #0x5                   	// #5
  405710:	mov	x0, xzr
  405714:	bl	401b40 <dcgettext@plt>
  405718:	ldr	x1, [sp, #104]
  40571c:	bl	401e64 <error@@Base+0xb8>
  405720:	ldr	w8, [sp, #88]
  405724:	cbz	w8, 405738 <error@@Base+0x398c>
  405728:	ldur	x1, [x29, #-48]
  40572c:	adrp	x0, 418000 <error@@Base+0x16254>
  405730:	add	x0, x0, #0xc7b
  405734:	bl	401b80 <printf@plt>
  405738:	adrp	x8, 42a000 <error@@Base+0x28254>
  40573c:	ldr	w8, [x8, #1712]
  405740:	ldur	x20, [x29, #-48]
  405744:	cbnz	w8, 4057b4 <error@@Base+0x3a08>
  405748:	ldur	x19, [x29, #-56]
  40574c:	ldur	w25, [x29, #-88]
  405750:	cbz	x19, 4057cc <error@@Base+0x3a20>
  405754:	mov	x0, x19
  405758:	bl	4017b0 <strlen@plt>
  40575c:	mov	x21, x0
  405760:	mov	x0, x20
  405764:	bl	4017b0 <strlen@plt>
  405768:	mov	x22, x0
  40576c:	add	w8, w21, w22
  405770:	add	w8, w8, #0x2
  405774:	sxtw	x0, w8
  405778:	bl	4068e0 <error@@Base+0x4b34>
  40577c:	mov	x1, x19
  405780:	mov	x24, x0
  405784:	bl	401af0 <strcpy@plt>
  405788:	add	x0, x0, w21, sxtw
  40578c:	mov	w8, #0x3e                  	// #62
  405790:	strh	w8, [x0], #1
  405794:	mov	x1, x20
  405798:	bl	401af0 <strcpy@plt>
  40579c:	adrp	x1, 418000 <error@@Base+0x16254>
  4057a0:	strb	wzr, [x0, w22, sxtw]
  4057a4:	add	x1, x1, #0xd0a
  4057a8:	mov	x0, x24
  4057ac:	bl	4018e0 <popen@plt>
  4057b0:	b	4057dc <error@@Base+0x3a30>
  4057b4:	adrp	x0, 418000 <error@@Base+0x16254>
  4057b8:	add	x0, x0, #0xc97
  4057bc:	mov	x1, x20
  4057c0:	bl	401b80 <printf@plt>
  4057c4:	mov	w0, wzr
  4057c8:	bl	4017d0 <exit@plt>
  4057cc:	adrp	x1, 418000 <error@@Base+0x16254>
  4057d0:	add	x1, x1, #0xd0a
  4057d4:	mov	x0, x20
  4057d8:	bl	401890 <fopen@plt>
  4057dc:	mov	x21, x0
  4057e0:	cbnz	x0, 4057f4 <error@@Base+0x3a48>
  4057e4:	mov	x0, x20
  4057e8:	bl	4017e0 <perror@plt>
  4057ec:	mov	w0, #0x1                   	// #1
  4057f0:	bl	4017d0 <exit@plt>
  4057f4:	tbnz	w25, #31, 405b08 <error@@Base+0x3d5c>
  4057f8:	ldr	w8, [sp, #44]
  4057fc:	mov	x27, xzr
  405800:	mov	w22, wzr
  405804:	add	w24, w25, #0x1
  405808:	mov	w8, w8
  40580c:	mov	w11, #0x28                  	// #40
  405810:	adrp	x12, 42a000 <error@@Base+0x28254>
  405814:	stur	x8, [x29, #-112]
  405818:	madd	x20, x27, x11, x28
  40581c:	ldr	x8, [x20, #16]!
  405820:	ldr	w9, [sp, #44]
  405824:	cmp	w9, #0x1
  405828:	b.lt	4058cc <error@@Base+0x3b20>  // b.tstop
  40582c:	cbz	x8, 4058cc <error@@Base+0x3b20>
  405830:	ldr	x8, [x8]
  405834:	cbz	x8, 4058cc <error@@Base+0x3b20>
  405838:	ldr	w9, [sp, #44]
  40583c:	stp	x28, x24, [x29, #-104]
  405840:	str	x26, [sp, #120]
  405844:	mov	w28, w22
  405848:	add	w13, w22, w9
  40584c:	mov	w26, w22
  405850:	mov	w24, #0x1                   	// #1
  405854:	add	w9, w26, w24
  405858:	sub	w9, w9, #0x1
  40585c:	cmp	w9, #0x1
  405860:	b.lt	40586c <error@@Base+0x3ac0>  // b.tstop
  405864:	ldr	w9, [x12, #1636]
  405868:	cbz	w9, 4058a8 <error@@Base+0x3afc>
  40586c:	ldr	x0, [x8, #8]
  405870:	mov	x1, x21
  405874:	mov	w22, w13
  405878:	mov	x23, x12
  40587c:	bl	4017c0 <fputs@plt>
  405880:	ldur	x8, [x29, #-112]
  405884:	cmp	x8, x24
  405888:	b.eq	4058bc <error@@Base+0x3b10>  // b.none
  40588c:	ldr	x8, [x20]
  405890:	mov	w11, #0x28                  	// #40
  405894:	mov	x12, x23
  405898:	mov	w13, w22
  40589c:	ldr	x8, [x8, x24, lsl #3]
  4058a0:	add	x24, x24, #0x1
  4058a4:	cbnz	x8, 405854 <error@@Base+0x3aa8>
  4058a8:	add	w8, w28, w24
  4058ac:	ldr	x26, [sp, #120]
  4058b0:	ldp	x28, x24, [x29, #-104]
  4058b4:	sub	w22, w8, #0x1
  4058b8:	b	4058cc <error@@Base+0x3b20>
  4058bc:	ldr	x26, [sp, #120]
  4058c0:	ldp	x28, x24, [x29, #-104]
  4058c4:	mov	w11, #0x28                  	// #40
  4058c8:	mov	x12, x23
  4058cc:	madd	x23, x27, x11, x28
  4058d0:	ldr	x0, [x23, #24]!
  4058d4:	cbz	x0, 405ab8 <error@@Base+0x3d0c>
  4058d8:	cmp	w22, #0x1
  4058dc:	b.lt	4058e8 <error@@Base+0x3b3c>  // b.tstop
  4058e0:	ldr	w8, [x12, #1636]
  4058e4:	cbz	w8, 405b08 <error@@Base+0x3d5c>
  4058e8:	madd	x8, x27, x11, x28
  4058ec:	ldrsw	x1, [x8, #32]!
  4058f0:	adrp	x3, 406000 <error@@Base+0x4254>
  4058f4:	mov	w2, #0x8                   	// #8
  4058f8:	add	x3, x3, #0x130
  4058fc:	str	x8, [sp, #112]
  405900:	bl	401840 <qsort@plt>
  405904:	str	x26, [sp, #120]
  405908:	stur	x24, [x29, #-96]
  40590c:	cbnz	x26, 405920 <error@@Base+0x3b74>
  405910:	mov	x0, xzr
  405914:	bl	4068e0 <error@@Base+0x4b34>
  405918:	mov	w20, wzr
  40591c:	b	405958 <error@@Base+0x3bac>
  405920:	mov	x8, x26
  405924:	mov	x0, xzr
  405928:	mov	x26, xzr
  40592c:	ldr	x8, [x8]
  405930:	add	x26, x26, #0x1
  405934:	add	x0, x0, #0x8
  405938:	cbnz	x8, 40592c <error@@Base+0x3b80>
  40593c:	bl	4068e0 <error@@Base+0x4b34>
  405940:	ldr	x9, [sp, #120]
  405944:	mov	x8, x0
  405948:	str	x9, [x8], #8
  40594c:	ldr	x9, [x9]
  405950:	cbnz	x9, 405948 <error@@Base+0x3b9c>
  405954:	mov	w20, #0x1                   	// #1
  405958:	adrp	x3, 406000 <error@@Base+0x4254>
  40595c:	mov	w2, #0x8                   	// #8
  405960:	mov	x1, x26
  405964:	add	x3, x3, #0x144
  405968:	str	x0, [sp, #104]
  40596c:	bl	401840 <qsort@plt>
  405970:	ldr	x8, [sp, #112]
  405974:	ldr	w8, [x8]
  405978:	cmp	w8, #0x1
  40597c:	b.lt	405a9c <error@@Base+0x3cf0>  // b.tstop
  405980:	mov	x24, xzr
  405984:	cbnz	w20, 4059d8 <error@@Base+0x3c2c>
  405988:	ldr	x9, [x23]
  40598c:	ldr	x20, [x9, x24, lsl #3]
  405990:	ldr	w9, [x20, #16]
  405994:	cbz	w9, 4059c8 <error@@Base+0x3c1c>
  405998:	mov	w0, #0xa                   	// #10
  40599c:	mov	x1, x21
  4059a0:	bl	401820 <putc@plt>
  4059a4:	ldr	x0, [x20, #8]
  4059a8:	mov	x1, x21
  4059ac:	bl	4017c0 <fputs@plt>
  4059b0:	mov	w0, #0xa                   	// #10
  4059b4:	mov	x1, x21
  4059b8:	bl	401820 <putc@plt>
  4059bc:	ldr	x8, [sp, #112]
  4059c0:	str	wzr, [x20, #16]
  4059c4:	ldr	w8, [x8]
  4059c8:	add	x24, x24, #0x1
  4059cc:	cmp	x24, w8, sxtw
  4059d0:	b.lt	405988 <error@@Base+0x3bdc>  // b.tstop
  4059d4:	b	405a9c <error@@Base+0x3cf0>
  4059d8:	ldr	x9, [x23]
  4059dc:	ldr	x20, [x9, x24, lsl #3]
  4059e0:	ldr	w9, [x20, #16]
  4059e4:	cbz	w9, 405a90 <error@@Base+0x3ce4>
  4059e8:	mov	w0, #0xa                   	// #10
  4059ec:	mov	x1, x21
  4059f0:	stur	x28, [x29, #-104]
  4059f4:	bl	401820 <putc@plt>
  4059f8:	ldr	x0, [x20, #8]
  4059fc:	mov	x1, x21
  405a00:	bl	4017c0 <fputs@plt>
  405a04:	mov	w0, #0xa                   	// #10
  405a08:	mov	x1, x21
  405a0c:	bl	401820 <putc@plt>
  405a10:	ldr	x8, [sp, #104]
  405a14:	mov	x28, xzr
  405a18:	str	x20, [sp, #96]
  405a1c:	str	wzr, [x20, #16]
  405a20:	ldr	x9, [x8, x28, lsl #3]
  405a24:	ldr	x20, [x9, #24]
  405a28:	cbz	x20, 405a78 <error@@Base+0x3ccc>
  405a2c:	ldr	x10, [x9, #32]
  405a30:	cmp	x20, x10
  405a34:	b.eq	405a78 <error@@Base+0x3ccc>  // b.none
  405a38:	ldr	x8, [sp, #96]
  405a3c:	stp	x10, x9, [sp, #80]
  405a40:	ldr	x0, [x20, #8]
  405a44:	ldr	x1, [x8, #8]
  405a48:	bl	401a70 <strcmp@plt>
  405a4c:	cbz	w0, 405a64 <error@@Base+0x3cb8>
  405a50:	ldr	x20, [x20]
  405a54:	ldr	x8, [sp, #104]
  405a58:	ldp	x10, x9, [sp, #80]
  405a5c:	cbz	x20, 405a78 <error@@Base+0x3ccc>
  405a60:	b	405a30 <error@@Base+0x3c84>
  405a64:	ldr	x8, [sp, #88]
  405a68:	mov	x1, x21
  405a6c:	ldr	x0, [x8, #8]
  405a70:	bl	4017c0 <fputs@plt>
  405a74:	ldr	x8, [sp, #104]
  405a78:	add	x28, x28, #0x1
  405a7c:	cmp	x28, x26
  405a80:	b.ne	405a20 <error@@Base+0x3c74>  // b.any
  405a84:	ldr	x8, [sp, #112]
  405a88:	ldur	x28, [x29, #-104]
  405a8c:	ldr	w8, [x8]
  405a90:	add	x24, x24, #0x1
  405a94:	cmp	x24, w8, sxtw
  405a98:	b.lt	4059d8 <error@@Base+0x3c2c>  // b.tstop
  405a9c:	ldr	x0, [sp, #104]
  405aa0:	add	w22, w22, #0x1
  405aa4:	bl	401aa0 <free@plt>
  405aa8:	ldr	x26, [sp, #120]
  405aac:	ldur	x24, [x29, #-96]
  405ab0:	mov	w11, #0x28                  	// #40
  405ab4:	adrp	x12, 42a000 <error@@Base+0x28254>
  405ab8:	cmp	x27, x25
  405abc:	b.cs	405afc <error@@Base+0x3d50>  // b.hs, b.nlast
  405ac0:	madd	x8, x27, x11, x28
  405ac4:	ldr	w8, [x8, #36]
  405ac8:	cbnz	w8, 405afc <error@@Base+0x3d50>
  405acc:	madd	x8, x27, x11, x28
  405ad0:	ldr	x0, [x8]
  405ad4:	ldrsw	x2, [x8, #8]
  405ad8:	mov	w1, #0x1                   	// #1
  405adc:	mov	x3, x21
  405ae0:	mov	x20, x12
  405ae4:	bl	401ae0 <fwrite@plt>
  405ae8:	mov	w0, #0xa                   	// #10
  405aec:	mov	x1, x21
  405af0:	bl	401820 <putc@plt>
  405af4:	mov	x12, x20
  405af8:	mov	w11, #0x28                  	// #40
  405afc:	add	x27, x27, #0x1
  405b00:	cmp	x27, x24
  405b04:	b.ne	405818 <error@@Base+0x3a6c>  // b.any
  405b08:	mov	x0, x21
  405b0c:	cbz	x19, 405b1c <error@@Base+0x3d70>
  405b10:	bl	401b50 <pclose@plt>
  405b14:	mov	w0, wzr
  405b18:	bl	4017d0 <exit@plt>
  405b1c:	bl	401870 <fclose@plt>
  405b20:	mov	w0, wzr
  405b24:	bl	4017d0 <exit@plt>
  405b28:	mov	x24, x19
  405b2c:	b	404394 <error@@Base+0x25e8>
  405b30:	adrp	x0, 418000 <error@@Base+0x16254>
  405b34:	add	x0, x0, #0x952
  405b38:	bl	402098 <error@@Base+0x2ec>
  405b3c:	stp	x29, x30, [sp, #-48]!
  405b40:	stp	x22, x21, [sp, #16]
  405b44:	stp	x20, x19, [sp, #32]
  405b48:	adrp	x8, 42a000 <error@@Base+0x28254>
  405b4c:	ldr	w8, [x8, #1712]
  405b50:	mov	x29, sp
  405b54:	cbz	w8, 405b68 <error@@Base+0x3dbc>
  405b58:	ldp	x20, x19, [sp, #32]
  405b5c:	ldp	x22, x21, [sp, #16]
  405b60:	ldp	x29, x30, [sp], #48
  405b64:	ret
  405b68:	mov	w1, wzr
  405b6c:	mov	x19, x0
  405b70:	bl	4018d0 <open@plt>
  405b74:	mov	w21, w0
  405b78:	tbz	w0, #31, 405bfc <error@@Base+0x3e50>
  405b7c:	bl	401ba0 <__errno_location@plt>
  405b80:	ldr	w8, [x0]
  405b84:	cmp	w8, #0x2
  405b88:	b.ne	405bfc <error@@Base+0x3e50>  // b.any
  405b8c:	mov	x20, x0
  405b90:	mov	w0, #0x2                   	// #2
  405b94:	bl	401990 <strerror@plt>
  405b98:	adrp	x1, 418000 <error@@Base+0x16254>
  405b9c:	mov	x21, x0
  405ba0:	add	x1, x1, #0xd0a
  405ba4:	mov	x0, x19
  405ba8:	bl	401890 <fopen@plt>
  405bac:	cbz	x0, 405c10 <error@@Base+0x3e64>
  405bb0:	adrp	x1, 418000 <error@@Base+0x16254>
  405bb4:	mov	x22, x0
  405bb8:	add	x1, x1, #0xd0c
  405bbc:	mov	w2, #0x5                   	// #5
  405bc0:	mov	x0, xzr
  405bc4:	bl	401b40 <dcgettext@plt>
  405bc8:	adrp	x3, 418000 <error@@Base+0x16254>
  405bcc:	adrp	x4, 418000 <error@@Base+0x16254>
  405bd0:	mov	x1, x0
  405bd4:	add	x3, x3, #0xf14
  405bd8:	add	x4, x4, #0xf29
  405bdc:	mov	w2, #0x1f                  	// #31
  405be0:	mov	x0, x22
  405be4:	bl	401be0 <fprintf@plt>
  405be8:	mov	x0, x22
  405bec:	bl	401870 <fclose@plt>
  405bf0:	tbz	w0, #31, 405b58 <error@@Base+0x3dac>
  405bf4:	mov	x0, x19
  405bf8:	bl	402098 <error@@Base+0x2ec>
  405bfc:	mov	w0, w21
  405c00:	ldp	x20, x19, [sp, #32]
  405c04:	ldp	x22, x21, [sp, #16]
  405c08:	ldp	x29, x30, [sp], #48
  405c0c:	b	4019a0 <close@plt>
  405c10:	adrp	x1, 418000 <error@@Base+0x16254>
  405c14:	add	x1, x1, #0xf31
  405c18:	mov	w2, #0x5                   	// #5
  405c1c:	bl	401b40 <dcgettext@plt>
  405c20:	ldr	w8, [x20]
  405c24:	mov	x20, x0
  405c28:	mov	w0, w8
  405c2c:	bl	401990 <strerror@plt>
  405c30:	mov	x3, x0
  405c34:	mov	x0, x20
  405c38:	mov	x1, x19
  405c3c:	mov	x2, x21
  405c40:	bl	401f34 <error@@Base+0x188>
  405c44:	stp	x29, x30, [sp, #-80]!
  405c48:	stp	x22, x21, [sp, #48]
  405c4c:	mov	x21, x0
  405c50:	mov	w0, #0x5000                	// #20480
  405c54:	stp	x26, x25, [sp, #16]
  405c58:	stp	x24, x23, [sp, #32]
  405c5c:	stp	x20, x19, [sp, #64]
  405c60:	mov	x29, sp
  405c64:	mov	x19, x2
  405c68:	mov	w20, w1
  405c6c:	bl	4068e0 <error@@Base+0x4b34>
  405c70:	cmp	w20, #0x1
  405c74:	b.lt	405d2c <error@@Base+0x3f80>  // b.tstop
  405c78:	mov	w22, wzr
  405c7c:	mov	w23, w20
  405c80:	mov	w8, #0x1                   	// #1
  405c84:	mov	w24, #0x1ff                 	// #511
  405c88:	mov	w25, #0x28                  	// #40
  405c8c:	mov	x26, x21
  405c90:	b	405cac <error@@Base+0x3f00>
  405c94:	add	w22, w22, #0x1
  405c98:	ldrb	w8, [x26], #1
  405c9c:	cmp	w8, #0xa
  405ca0:	cset	w8, eq  // eq = none
  405ca4:	subs	x23, x23, #0x1
  405ca8:	b.eq	405d04 <error@@Base+0x3f58>  // b.none
  405cac:	cbz	w8, 405c98 <error@@Base+0x3eec>
  405cb0:	cmp	w22, w24
  405cb4:	b.ne	405cd0 <error@@Base+0x3f24>  // b.any
  405cb8:	lsl	w8, w22, #1
  405cbc:	add	w8, w8, #0x2
  405cc0:	mov	w24, #0x1                   	// #1
  405cc4:	smull	x1, w8, w25
  405cc8:	bfi	w24, w22, #1, #31
  405ccc:	bl	406960 <error@@Base+0x4bb4>
  405cd0:	smaddl	x8, w22, w25, x0
  405cd4:	cmp	w22, #0x1
  405cd8:	str	x26, [x8]
  405cdc:	stp	xzr, xzr, [x8, #24]
  405ce0:	str	xzr, [x8, #16]
  405ce4:	b.lt	405c94 <error@@Base+0x3ee8>  // b.tstop
  405ce8:	sxtw	x8, w22
  405cec:	madd	x8, x8, x25, x0
  405cf0:	ldur	w9, [x8, #-40]
  405cf4:	mvn	w9, w9
  405cf8:	add	w9, w9, w26
  405cfc:	stur	w9, [x8, #-32]
  405d00:	b	405c94 <error@@Base+0x3ee8>
  405d04:	cmp	w22, #0x1
  405d08:	b.lt	405d30 <error@@Base+0x3f84>  // b.tstop
  405d0c:	mov	w9, #0x28                  	// #40
  405d10:	smaddl	x9, w22, w9, x0
  405d14:	ldur	w10, [x9, #-40]
  405d18:	add	w11, w21, w20
  405d1c:	sub	w10, w11, w10
  405d20:	sub	w8, w10, w8
  405d24:	stur	w8, [x9, #-32]
  405d28:	b	405d30 <error@@Base+0x3f84>
  405d2c:	mov	w22, wzr
  405d30:	mov	w8, #0x28                  	// #40
  405d34:	smaddl	x8, w22, w8, x0
  405d38:	str	xzr, [x8]
  405d3c:	str	wzr, [x8, #8]
  405d40:	stp	xzr, xzr, [x8, #24]
  405d44:	str	xzr, [x8, #16]
  405d48:	str	w22, [x19]
  405d4c:	ldp	x20, x19, [sp, #64]
  405d50:	ldp	x22, x21, [sp, #48]
  405d54:	ldp	x24, x23, [sp, #32]
  405d58:	ldp	x26, x25, [sp, #16]
  405d5c:	ldp	x29, x30, [sp], #80
  405d60:	ret
  405d64:	stp	x29, x30, [sp, #-96]!
  405d68:	stp	x24, x23, [sp, #48]
  405d6c:	mov	x24, x1
  405d70:	mov	w1, #0x2e                  	// #46
  405d74:	str	x27, [sp, #16]
  405d78:	stp	x26, x25, [sp, #32]
  405d7c:	stp	x22, x21, [sp, #64]
  405d80:	stp	x20, x19, [sp, #80]
  405d84:	mov	x29, sp
  405d88:	mov	x19, x4
  405d8c:	mov	x20, x3
  405d90:	mov	x23, x2
  405d94:	mov	x22, x0
  405d98:	bl	401ad0 <strchr@plt>
  405d9c:	cbz	x0, 405f10 <error@@Base+0x4164>
  405da0:	mov	x27, #0x600                 	// #1536
  405da4:	mov	x25, x0
  405da8:	mov	w26, #0x1                   	// #1
  405dac:	movk	x27, #0x1, lsl #32
  405db0:	b	405dc8 <error@@Base+0x401c>
  405db4:	mov	w1, #0x2e                  	// #46
  405db8:	mov	x0, x21
  405dbc:	bl	401ad0 <strchr@plt>
  405dc0:	mov	x25, x0
  405dc4:	cbz	x0, 405f10 <error@@Base+0x4164>
  405dc8:	mov	x21, x25
  405dcc:	ldrb	w8, [x21, #1]!
  405dd0:	cmp	w8, #0x20
  405dd4:	b.hi	405db4 <error@@Base+0x4008>  // b.pmore
  405dd8:	lsl	x8, x26, x8
  405ddc:	tst	x8, x27
  405de0:	b.eq	405db4 <error@@Base+0x4008>  // b.none
  405de4:	sub	x8, x25, x22
  405de8:	add	x9, x8, #0x1
  405dec:	add	x0, x8, #0x2
  405df0:	str	x9, [x23]
  405df4:	bl	4068e0 <error@@Base+0x4b34>
  405df8:	str	x0, [x24]
  405dfc:	strb	wzr, [x0]
  405e00:	ldr	x2, [x23]
  405e04:	mov	x1, x22
  405e08:	bl	401b00 <strncat@plt>
  405e0c:	mov	x0, x22
  405e10:	bl	4017b0 <strlen@plt>
  405e14:	bl	4068e0 <error@@Base+0x4b34>
  405e18:	str	x0, [x20]
  405e1c:	strb	wzr, [x0]
  405e20:	ldrb	w23, [x25, #1]
  405e24:	cbz	w23, 405f40 <error@@Base+0x4194>
  405e28:	bl	401a80 <__ctype_b_loc@plt>
  405e2c:	mov	x22, x0
  405e30:	mov	w25, #0x2020                	// #8224
  405e34:	mov	w26, #0x20                  	// #32
  405e38:	b	405e68 <error@@Base+0x40bc>
  405e3c:	mov	x0, x21
  405e40:	bl	4017b0 <strlen@plt>
  405e44:	ldr	x8, [x20]
  405e48:	mov	x23, x0
  405e4c:	mov	x1, x21
  405e50:	mov	x2, x23
  405e54:	mov	x0, x8
  405e58:	bl	401b00 <strncat@plt>
  405e5c:	add	x21, x21, x23
  405e60:	ldrb	w23, [x21]
  405e64:	cbz	w23, 405f38 <error@@Base+0x418c>
  405e68:	ldr	x8, [x22]
  405e6c:	and	x9, x23, #0xff
  405e70:	ldrh	w9, [x8, x9, lsl #1]
  405e74:	tbz	w9, #13, 405e88 <error@@Base+0x40dc>
  405e78:	ldrb	w9, [x21, #1]!
  405e7c:	ldrh	w10, [x8, x9, lsl #1]
  405e80:	tbnz	w10, #13, 405e78 <error@@Base+0x40cc>
  405e84:	cbz	w9, 405e60 <error@@Base+0x40b4>
  405e88:	mov	w1, #0xa                   	// #10
  405e8c:	mov	x0, x21
  405e90:	bl	401ad0 <strchr@plt>
  405e94:	cbz	x0, 405e3c <error@@Base+0x4090>
  405e98:	mov	x23, x0
  405e9c:	ldr	x0, [x20]
  405ea0:	sub	x24, x23, x21
  405ea4:	mov	x1, x21
  405ea8:	mov	x2, x24
  405eac:	bl	401b00 <strncat@plt>
  405eb0:	cmp	x24, #0x2
  405eb4:	add	x21, x23, #0x1
  405eb8:	b.cc	405e60 <error@@Base+0x40b4>  // b.lo, b.ul, b.last
  405ebc:	mov	x0, x21
  405ec0:	bl	4017b0 <strlen@plt>
  405ec4:	cbz	x0, 405e60 <error@@Base+0x40b4>
  405ec8:	ldurb	w8, [x23, #-1]
  405ecc:	cmp	x8, #0x2e
  405ed0:	b.ne	405ef0 <error@@Base+0x4144>  // b.any
  405ed4:	ldr	x23, [x20]
  405ed8:	mov	x0, x23
  405edc:	bl	4017b0 <strlen@plt>
  405ee0:	add	x8, x23, x0
  405ee4:	strh	w25, [x8]
  405ee8:	strb	wzr, [x8, #2]
  405eec:	b	405e60 <error@@Base+0x40b4>
  405ef0:	ldr	x9, [x22]
  405ef4:	ldrh	w8, [x9, x8, lsl #1]
  405ef8:	tbnz	w8, #13, 405e60 <error@@Base+0x40b4>
  405efc:	ldr	x23, [x20]
  405f00:	mov	x0, x23
  405f04:	bl	4017b0 <strlen@plt>
  405f08:	strh	w26, [x23, x0]
  405f0c:	b	405e60 <error@@Base+0x40b4>
  405f10:	mov	x0, x22
  405f14:	bl	4017b0 <strlen@plt>
  405f18:	cbz	x0, 405f60 <error@@Base+0x41b4>
  405f1c:	mov	x19, x0
  405f20:	mov	x0, x22
  405f24:	bl	401980 <strdup@plt>
  405f28:	add	x8, x19, #0x1
  405f2c:	str	x0, [x24]
  405f30:	str	x8, [x23]
  405f34:	b	405f60 <error@@Base+0x41b4>
  405f38:	ldr	x22, [x20]
  405f3c:	b	405f44 <error@@Base+0x4198>
  405f40:	mov	x22, x0
  405f44:	mov	x0, x22
  405f48:	bl	4017b0 <strlen@plt>
  405f4c:	mov	w8, #0xa                   	// #10
  405f50:	strh	w8, [x22, x0]
  405f54:	ldr	x0, [x20]
  405f58:	bl	4017b0 <strlen@plt>
  405f5c:	str	x0, [x19]
  405f60:	ldp	x20, x19, [sp, #80]
  405f64:	ldp	x22, x21, [sp, #64]
  405f68:	ldp	x24, x23, [sp, #48]
  405f6c:	ldp	x26, x25, [sp, #32]
  405f70:	ldr	x27, [sp, #16]
  405f74:	ldp	x29, x30, [sp], #96
  405f78:	ret
  405f7c:	stp	x29, x30, [sp, #-96]!
  405f80:	mov	w8, #0x28                  	// #40
  405f84:	str	x27, [sp, #16]
  405f88:	stp	x26, x25, [sp, #32]
  405f8c:	stp	x24, x23, [sp, #48]
  405f90:	stp	x22, x21, [sp, #64]
  405f94:	stp	x20, x19, [sp, #80]
  405f98:	smaddl	x24, w1, w8, x2
  405f9c:	ldr	x8, [x24, #16]!
  405fa0:	mov	w20, w3
  405fa4:	mov	x19, x0
  405fa8:	mov	x29, sp
  405fac:	cbz	x8, 406054 <error@@Base+0x42a8>
  405fb0:	cmp	w20, #0x1
  405fb4:	b.lt	406094 <error@@Base+0x42e8>  // b.tstop
  405fb8:	ldr	x26, [x24]
  405fbc:	mov	x25, xzr
  405fc0:	mov	w27, w20
  405fc4:	b	405fd4 <error@@Base+0x4228>
  405fc8:	add	x25, x25, #0x1
  405fcc:	cmp	x25, x27
  405fd0:	b.eq	40612c <error@@Base+0x4380>  // b.none
  405fd4:	ldr	x22, [x26, x25, lsl #3]
  405fd8:	cbz	x22, 406098 <error@@Base+0x42ec>
  405fdc:	ldr	x21, [x19, #8]
  405fe0:	mov	x0, x21
  405fe4:	bl	4017b0 <strlen@plt>
  405fe8:	ldr	x22, [x22, #8]
  405fec:	mov	x23, x0
  405ff0:	mov	x0, x22
  405ff4:	bl	4017b0 <strlen@plt>
  405ff8:	cmp	w23, w0
  405ffc:	csel	w9, w23, w0, lt  // lt = tstop
  406000:	cmp	w9, #0x1
  406004:	b.lt	405fc8 <error@@Base+0x421c>  // b.tstop
  406008:	mov	x8, xzr
  40600c:	mov	w9, w9
  406010:	ldrb	w10, [x21, x8]
  406014:	ldrb	w11, [x22, x8]
  406018:	cmp	w10, #0x3a
  40601c:	b.ne	40602c <error@@Base+0x4280>  // b.any
  406020:	cmp	w11, #0x3a
  406024:	b.eq	40603c <error@@Base+0x4290>  // b.none
  406028:	b	406098 <error@@Base+0x42ec>
  40602c:	cmp	w11, #0x3a
  406030:	b.eq	405fc8 <error@@Base+0x421c>  // b.none
  406034:	cmp	w10, w11
  406038:	b.cc	406098 <error@@Base+0x42ec>  // b.lo, b.ul, b.last
  40603c:	add	x8, x8, #0x1
  406040:	cmp	x8, x9
  406044:	b.cs	405fc8 <error@@Base+0x421c>  // b.hs, b.nlast
  406048:	cmp	w10, w11
  40604c:	b.ls	406010 <error@@Base+0x4264>  // b.plast
  406050:	b	405fc8 <error@@Base+0x421c>
  406054:	sbfiz	x0, x20, #3, #32
  406058:	bl	4068e0 <error@@Base+0x4b34>
  40605c:	cmp	w20, #0x1
  406060:	str	x0, [x24]
  406064:	b.lt	406094 <error@@Base+0x42e8>  // b.tstop
  406068:	cmp	w20, #0x1
  40606c:	str	xzr, [x0]
  406070:	b.eq	405fb0 <error@@Base+0x4204>  // b.none
  406074:	mov	w8, w20
  406078:	mov	w9, #0x1                   	// #1
  40607c:	ldr	x10, [x24]
  406080:	str	xzr, [x10, x9, lsl #3]
  406084:	add	x9, x9, #0x1
  406088:	cmp	x8, x9
  40608c:	b.ne	40607c <error@@Base+0x42d0>  // b.any
  406090:	b	405fb0 <error@@Base+0x4204>
  406094:	mov	w25, wzr
  406098:	cmp	w25, w20
  40609c:	b.eq	40612c <error@@Base+0x4380>  // b.none
  4060a0:	ldr	x9, [x24]
  4060a4:	mov	w8, w25
  4060a8:	ldr	x10, [x9, w25, uxtw #3]
  4060ac:	cbz	x10, 40610c <error@@Base+0x4360>
  4060b0:	sub	w12, w20, #0x1
  4060b4:	cmp	w12, w25
  4060b8:	b.le	40610c <error@@Base+0x4360>
  4060bc:	sub	w10, w20, #0x2
  4060c0:	ldr	x14, [x9, w10, sxtw #3]
  4060c4:	sxtw	x13, w12
  4060c8:	sxtw	x10, w25
  4060cc:	sub	x11, x13, #0x1
  4060d0:	cmp	x11, x10
  4060d4:	str	x14, [x9, w12, sxtw #3]
  4060d8:	b.le	406108 <error@@Base+0x435c>
  4060dc:	mov	x9, #0xfffffffe00000000    	// #-8589934592
  4060e0:	add	x9, x9, x13, lsl #32
  4060e4:	mov	x12, #0xffffffff00000000    	// #-4294967296
  4060e8:	ldr	x13, [x24]
  4060ec:	asr	x14, x9, #29
  4060f0:	add	x9, x9, x12
  4060f4:	ldr	x14, [x13, x14]
  4060f8:	str	x14, [x13, x11, lsl #3]
  4060fc:	sub	x11, x11, #0x1
  406100:	cmp	x11, x10
  406104:	b.gt	4060e8 <error@@Base+0x433c>
  406108:	ldr	x9, [x24]
  40610c:	str	x19, [x9, x8, lsl #3]
  406110:	ldp	x20, x19, [sp, #80]
  406114:	ldp	x22, x21, [sp, #64]
  406118:	ldp	x24, x23, [sp, #48]
  40611c:	ldp	x26, x25, [sp, #32]
  406120:	ldr	x27, [sp, #16]
  406124:	ldp	x29, x30, [sp], #96
  406128:	ret
  40612c:	bl	4019f0 <abort@plt>
  406130:	ldr	x8, [x0]
  406134:	ldr	x9, [x1]
  406138:	ldr	x0, [x8, #8]
  40613c:	ldr	x1, [x9, #8]
  406140:	b	401a70 <strcmp@plt>
  406144:	stp	x29, x30, [sp, #-48]!
  406148:	stp	x22, x21, [sp, #16]
  40614c:	stp	x20, x19, [sp, #32]
  406150:	ldr	x8, [x0]
  406154:	ldr	x9, [x1]
  406158:	mov	w1, #0x3a                  	// #58
  40615c:	mov	x29, sp
  406160:	ldr	x20, [x8, #8]
  406164:	ldr	x19, [x9, #8]
  406168:	mov	x0, x20
  40616c:	bl	401ad0 <strchr@plt>
  406170:	mov	x21, x0
  406174:	mov	w1, #0x3a                  	// #58
  406178:	mov	x0, x19
  40617c:	bl	401ad0 <strchr@plt>
  406180:	mov	x22, x0
  406184:	cbz	x21, 406198 <error@@Base+0x43ec>
  406188:	sub	x21, x21, x20
  40618c:	cbz	x22, 4061a8 <error@@Base+0x43fc>
  406190:	sub	x0, x22, x19
  406194:	b	4061b0 <error@@Base+0x4404>
  406198:	mov	x0, x20
  40619c:	bl	4017b0 <strlen@plt>
  4061a0:	mov	x21, x0
  4061a4:	cbnz	x22, 406190 <error@@Base+0x43e4>
  4061a8:	mov	x0, x19
  4061ac:	bl	4017b0 <strlen@plt>
  4061b0:	cmp	w21, w0
  4061b4:	csel	x8, x0, x21, gt
  4061b8:	mov	x0, x20
  4061bc:	mov	x1, x19
  4061c0:	ldp	x20, x19, [sp, #32]
  4061c4:	ldp	x22, x21, [sp, #16]
  4061c8:	sxtw	x2, w8
  4061cc:	ldp	x29, x30, [sp], #48
  4061d0:	b	4063ec <error@@Base+0x4640>
  4061d4:	sub	sp, sp, #0xc0
  4061d8:	cmp	x0, x1
  4061dc:	stp	x29, x30, [sp, #128]
  4061e0:	str	x23, [sp, #144]
  4061e4:	stp	x22, x21, [sp, #160]
  4061e8:	stp	x20, x19, [sp, #176]
  4061ec:	add	x29, sp, #0x80
  4061f0:	b.eq	4062cc <error@@Base+0x4520>  // b.none
  4061f4:	mov	x19, x1
  4061f8:	mov	x20, x0
  4061fc:	bl	401ab0 <__ctype_get_mb_cur_max@plt>
  406200:	cmp	x0, #0x1
  406204:	b.ls	4062d4 <error@@Base+0x4528>  // b.plast
  406208:	str	x20, [sp, #80]
  40620c:	strb	wzr, [sp, #64]
  406210:	stur	xzr, [sp, #68]
  406214:	strb	wzr, [sp, #76]
  406218:	str	x19, [sp, #16]
  40621c:	strb	wzr, [sp]
  406220:	stur	xzr, [sp, #4]
  406224:	add	x0, sp, #0x40
  406228:	strb	wzr, [sp, #12]
  40622c:	bl	406630 <error@@Base+0x4884>
  406230:	ldrb	w8, [sp, #96]
  406234:	cbz	w8, 406240 <error@@Base+0x4494>
  406238:	ldr	w8, [sp, #100]
  40623c:	cbz	w8, 406344 <error@@Base+0x4598>
  406240:	mov	x0, sp
  406244:	bl	406630 <error@@Base+0x4884>
  406248:	ldrb	w8, [sp, #32]
  40624c:	cbz	w8, 406258 <error@@Base+0x44ac>
  406250:	ldr	w9, [sp, #36]
  406254:	cbz	w9, 406344 <error@@Base+0x4598>
  406258:	ldrb	w9, [sp, #96]
  40625c:	cbz	w9, 406288 <error@@Base+0x44dc>
  406260:	cbz	w8, 4063a0 <error@@Base+0x45f4>
  406264:	ldr	w0, [sp, #100]
  406268:	bl	401bd0 <towlower@plt>
  40626c:	ldr	w8, [sp, #36]
  406270:	mov	w19, w0
  406274:	mov	w0, w8
  406278:	bl	401bd0 <towlower@plt>
  40627c:	sub	w0, w19, w0
  406280:	cbz	w0, 4062ac <error@@Base+0x4500>
  406284:	b	406388 <error@@Base+0x45dc>
  406288:	cbnz	w8, 4063a8 <error@@Base+0x45fc>
  40628c:	ldr	x2, [sp, #88]
  406290:	ldr	x8, [sp, #24]
  406294:	cmp	x2, x8
  406298:	b.ne	4063b0 <error@@Base+0x4604>  // b.any
  40629c:	ldr	x0, [sp, #80]
  4062a0:	ldr	x1, [sp, #16]
  4062a4:	bl	401a30 <memcmp@plt>
  4062a8:	cbnz	w0, 406388 <error@@Base+0x45dc>
  4062ac:	ldp	x9, x8, [sp, #80]
  4062b0:	ldp	x11, x10, [sp, #16]
  4062b4:	strb	wzr, [sp, #76]
  4062b8:	add	x8, x9, x8
  4062bc:	add	x9, x11, x10
  4062c0:	str	x8, [sp, #80]
  4062c4:	str	x9, [sp, #16]
  4062c8:	b	406224 <error@@Base+0x4478>
  4062cc:	mov	w0, wzr
  4062d0:	b	406388 <error@@Base+0x45dc>
  4062d4:	bl	401a80 <__ctype_b_loc@plt>
  4062d8:	ldr	x22, [x0]
  4062dc:	ldrb	w21, [x20]
  4062e0:	ldrh	w8, [x22, x21, lsl #1]
  4062e4:	tbnz	w8, #8, 4062fc <error@@Base+0x4550>
  4062e8:	ldrb	w23, [x19]
  4062ec:	ldrh	w8, [x22, x23, lsl #1]
  4062f0:	tbnz	w8, #8, 406318 <error@@Base+0x456c>
  4062f4:	cbnz	w21, 40632c <error@@Base+0x4580>
  4062f8:	b	40633c <error@@Base+0x4590>
  4062fc:	bl	401850 <__ctype_tolower_loc@plt>
  406300:	ldr	x8, [x0]
  406304:	lsl	x9, x21, #2
  406308:	ldrb	w21, [x8, x9]
  40630c:	ldrb	w23, [x19]
  406310:	ldrh	w8, [x22, x23, lsl #1]
  406314:	tbz	w8, #8, 4062f4 <error@@Base+0x4548>
  406318:	bl	401850 <__ctype_tolower_loc@plt>
  40631c:	ldr	x8, [x0]
  406320:	lsl	x9, x23, #2
  406324:	ldrb	w23, [x8, x9]
  406328:	cbz	w21, 40633c <error@@Base+0x4590>
  40632c:	add	x20, x20, #0x1
  406330:	cmp	w21, w23
  406334:	add	x19, x19, #0x1
  406338:	b.eq	4062dc <error@@Base+0x4530>  // b.none
  40633c:	sub	w0, w21, w23
  406340:	b	406388 <error@@Base+0x45dc>
  406344:	add	x0, sp, #0x40
  406348:	bl	406630 <error@@Base+0x4884>
  40634c:	ldrb	w8, [sp, #96]
  406350:	mov	w0, #0x1                   	// #1
  406354:	cbz	w8, 406388 <error@@Base+0x45dc>
  406358:	ldr	w8, [sp, #100]
  40635c:	cbnz	w8, 406388 <error@@Base+0x45dc>
  406360:	mov	x0, sp
  406364:	bl	406630 <error@@Base+0x4884>
  406368:	ldrb	w8, [sp, #32]
  40636c:	ldr	w9, [sp, #36]
  406370:	cmp	w8, #0x0
  406374:	cset	w8, eq  // eq = none
  406378:	cmp	w9, #0x0
  40637c:	cset	w9, ne  // ne = any
  406380:	orr	w8, w8, w9
  406384:	sbfx	w0, w8, #0, #1
  406388:	ldp	x20, x19, [sp, #176]
  40638c:	ldp	x22, x21, [sp, #160]
  406390:	ldr	x23, [sp, #144]
  406394:	ldp	x29, x30, [sp, #128]
  406398:	add	sp, sp, #0xc0
  40639c:	ret
  4063a0:	mov	w0, #0xffffffff            	// #-1
  4063a4:	b	406388 <error@@Base+0x45dc>
  4063a8:	mov	w0, #0x1                   	// #1
  4063ac:	b	406388 <error@@Base+0x45dc>
  4063b0:	ldr	x0, [sp, #80]
  4063b4:	ldr	x1, [sp, #16]
  4063b8:	cmp	x2, x8
  4063bc:	b.cs	4063d4 <error@@Base+0x4628>  // b.hs, b.nlast
  4063c0:	bl	401a30 <memcmp@plt>
  4063c4:	cmp	w0, #0x1
  4063c8:	mov	w8, #0xffffffff            	// #-1
  4063cc:	cneg	w0, w8, ge  // ge = tcont
  4063d0:	b	406388 <error@@Base+0x45dc>
  4063d4:	mov	x2, x8
  4063d8:	bl	401a30 <memcmp@plt>
  4063dc:	cmp	w0, #0x0
  4063e0:	mov	w8, #0x1                   	// #1
  4063e4:	cneg	w0, w8, lt  // lt = tstop
  4063e8:	b	406388 <error@@Base+0x45dc>
  4063ec:	sub	sp, sp, #0xc0
  4063f0:	stp	x22, x21, [sp, #160]
  4063f4:	mov	x21, x0
  4063f8:	cmp	x0, x1
  4063fc:	mov	w0, wzr
  406400:	stp	x29, x30, [sp, #128]
  406404:	stp	x24, x23, [sp, #144]
  406408:	stp	x20, x19, [sp, #176]
  40640c:	add	x29, sp, #0x80
  406410:	b.eq	406618 <error@@Base+0x486c>  // b.none
  406414:	mov	x19, x2
  406418:	cbz	x2, 406618 <error@@Base+0x486c>
  40641c:	mov	x20, x1
  406420:	bl	401ab0 <__ctype_get_mb_cur_max@plt>
  406424:	cmp	x0, #0x1
  406428:	b.ls	4064f8 <error@@Base+0x474c>  // b.plast
  40642c:	str	x21, [sp, #80]
  406430:	strb	wzr, [sp, #64]
  406434:	stur	xzr, [sp, #68]
  406438:	strb	wzr, [sp, #76]
  40643c:	str	x20, [sp, #16]
  406440:	strb	wzr, [sp]
  406444:	stur	xzr, [sp, #4]
  406448:	add	x0, sp, #0x40
  40644c:	strb	wzr, [sp, #12]
  406450:	bl	406630 <error@@Base+0x4884>
  406454:	ldrb	w8, [sp, #96]
  406458:	cbz	w8, 406464 <error@@Base+0x46b8>
  40645c:	ldr	w8, [sp, #100]
  406460:	cbz	w8, 406580 <error@@Base+0x47d4>
  406464:	mov	x0, sp
  406468:	bl	406630 <error@@Base+0x4884>
  40646c:	ldrb	w8, [sp, #32]
  406470:	cbz	w8, 40647c <error@@Base+0x46d0>
  406474:	ldr	w9, [sp, #36]
  406478:	cbz	w9, 406580 <error@@Base+0x47d4>
  40647c:	ldrb	w9, [sp, #96]
  406480:	cbz	w9, 4064ac <error@@Base+0x4700>
  406484:	cbz	w8, 4065d0 <error@@Base+0x4824>
  406488:	ldr	w0, [sp, #100]
  40648c:	bl	401bd0 <towlower@plt>
  406490:	ldr	w8, [sp, #36]
  406494:	mov	w20, w0
  406498:	mov	w0, w8
  40649c:	bl	401bd0 <towlower@plt>
  4064a0:	sub	w0, w20, w0
  4064a4:	cbz	w0, 4064d0 <error@@Base+0x4724>
  4064a8:	b	406618 <error@@Base+0x486c>
  4064ac:	cbnz	w8, 4065d8 <error@@Base+0x482c>
  4064b0:	ldr	x2, [sp, #88]
  4064b4:	ldr	x8, [sp, #24]
  4064b8:	cmp	x2, x8
  4064bc:	b.ne	4065e0 <error@@Base+0x4834>  // b.any
  4064c0:	ldr	x0, [sp, #80]
  4064c4:	ldr	x1, [sp, #16]
  4064c8:	bl	401a30 <memcmp@plt>
  4064cc:	cbnz	w0, 406618 <error@@Base+0x486c>
  4064d0:	subs	x19, x19, #0x1
  4064d4:	b.eq	4065c8 <error@@Base+0x481c>  // b.none
  4064d8:	ldp	x9, x8, [sp, #80]
  4064dc:	ldp	x11, x10, [sp, #16]
  4064e0:	strb	wzr, [sp, #76]
  4064e4:	add	x8, x9, x8
  4064e8:	add	x9, x11, x10
  4064ec:	str	x8, [sp, #80]
  4064f0:	str	x9, [sp, #16]
  4064f4:	b	406448 <error@@Base+0x469c>
  4064f8:	bl	401a80 <__ctype_b_loc@plt>
  4064fc:	ldr	x22, [x0]
  406500:	ldrb	w23, [x21]
  406504:	sub	x19, x19, #0x1
  406508:	ldrh	w8, [x22, x23, lsl #1]
  40650c:	tbnz	w8, #8, 406524 <error@@Base+0x4778>
  406510:	ldrb	w24, [x20]
  406514:	ldrh	w8, [x22, x24, lsl #1]
  406518:	tbnz	w8, #8, 406540 <error@@Base+0x4794>
  40651c:	cbnz	x19, 406554 <error@@Base+0x47a8>
  406520:	b	406578 <error@@Base+0x47cc>
  406524:	bl	401850 <__ctype_tolower_loc@plt>
  406528:	ldr	x8, [x0]
  40652c:	lsl	x9, x23, #2
  406530:	ldrb	w23, [x8, x9]
  406534:	ldrb	w24, [x20]
  406538:	ldrh	w8, [x22, x24, lsl #1]
  40653c:	tbz	w8, #8, 40651c <error@@Base+0x4770>
  406540:	bl	401850 <__ctype_tolower_loc@plt>
  406544:	ldr	x8, [x0]
  406548:	lsl	x9, x24, #2
  40654c:	ldrb	w24, [x8, x9]
  406550:	cbz	x19, 406578 <error@@Base+0x47cc>
  406554:	cbz	w23, 406578 <error@@Base+0x47cc>
  406558:	cmp	w23, w24
  40655c:	b.ne	406578 <error@@Base+0x47cc>  // b.any
  406560:	add	x20, x20, #0x1
  406564:	ldrb	w23, [x21, #1]!
  406568:	sub	x19, x19, #0x1
  40656c:	ldrh	w8, [x22, x23, lsl #1]
  406570:	tbnz	w8, #8, 406524 <error@@Base+0x4778>
  406574:	b	406510 <error@@Base+0x4764>
  406578:	sub	w0, w23, w24
  40657c:	b	406618 <error@@Base+0x486c>
  406580:	add	x0, sp, #0x40
  406584:	bl	406630 <error@@Base+0x4884>
  406588:	ldrb	w8, [sp, #96]
  40658c:	mov	w0, #0x1                   	// #1
  406590:	cbz	w8, 406618 <error@@Base+0x486c>
  406594:	ldr	w8, [sp, #100]
  406598:	cbnz	w8, 406618 <error@@Base+0x486c>
  40659c:	mov	x0, sp
  4065a0:	bl	406630 <error@@Base+0x4884>
  4065a4:	ldrb	w8, [sp, #32]
  4065a8:	ldr	w9, [sp, #36]
  4065ac:	cmp	w8, #0x0
  4065b0:	cset	w8, eq  // eq = none
  4065b4:	cmp	w9, #0x0
  4065b8:	cset	w9, ne  // ne = any
  4065bc:	orr	w8, w8, w9
  4065c0:	sbfx	w0, w8, #0, #1
  4065c4:	b	406618 <error@@Base+0x486c>
  4065c8:	mov	w0, wzr
  4065cc:	b	406618 <error@@Base+0x486c>
  4065d0:	mov	w0, #0xffffffff            	// #-1
  4065d4:	b	406618 <error@@Base+0x486c>
  4065d8:	mov	w0, #0x1                   	// #1
  4065dc:	b	406618 <error@@Base+0x486c>
  4065e0:	ldr	x0, [sp, #80]
  4065e4:	ldr	x1, [sp, #16]
  4065e8:	cmp	x2, x8
  4065ec:	b.cs	406604 <error@@Base+0x4858>  // b.hs, b.nlast
  4065f0:	bl	401a30 <memcmp@plt>
  4065f4:	cmp	w0, #0x1
  4065f8:	mov	w8, #0xffffffff            	// #-1
  4065fc:	cneg	w0, w8, ge  // ge = tcont
  406600:	b	406618 <error@@Base+0x486c>
  406604:	mov	x2, x8
  406608:	bl	401a30 <memcmp@plt>
  40660c:	cmp	w0, #0x0
  406610:	mov	w8, #0x1                   	// #1
  406614:	cneg	w0, w8, lt  // lt = tstop
  406618:	ldp	x20, x19, [sp, #176]
  40661c:	ldp	x22, x21, [sp, #160]
  406620:	ldp	x24, x23, [sp, #144]
  406624:	ldp	x29, x30, [sp, #128]
  406628:	add	sp, sp, #0xc0
  40662c:	ret
  406630:	stp	x29, x30, [sp, #-48]!
  406634:	stp	x22, x21, [sp, #16]
  406638:	stp	x20, x19, [sp, #32]
  40663c:	ldrb	w8, [x0, #12]
  406640:	mov	x29, sp
  406644:	cbz	w8, 406658 <error@@Base+0x48ac>
  406648:	ldp	x20, x19, [sp, #32]
  40664c:	ldp	x22, x21, [sp, #16]
  406650:	ldp	x29, x30, [sp], #48
  406654:	ret
  406658:	ldrb	w8, [x0]
  40665c:	ldr	x20, [x0, #16]
  406660:	mov	x19, x0
  406664:	cbz	w8, 4066b8 <error@@Base+0x490c>
  406668:	add	x22, x19, #0x24
  40666c:	bl	401ab0 <__ctype_get_mb_cur_max@plt>
  406670:	mov	x1, x0
  406674:	mov	x0, x20
  406678:	bl	406868 <error@@Base+0x4abc>
  40667c:	add	x21, x19, #0x4
  406680:	mov	x2, x0
  406684:	mov	x0, x22
  406688:	mov	x1, x20
  40668c:	mov	x3, x21
  406690:	bl	406c20 <error@@Base+0x4e74>
  406694:	cmn	x0, #0x2
  406698:	str	x0, [x19, #24]
  40669c:	b.eq	406728 <error@@Base+0x497c>  // b.none
  4066a0:	cbz	x0, 4066f0 <error@@Base+0x4944>
  4066a4:	cmn	x0, #0x1
  4066a8:	b.ne	40670c <error@@Base+0x4960>  // b.any
  4066ac:	mov	w8, #0x1                   	// #1
  4066b0:	str	x8, [x19, #24]
  4066b4:	b	406734 <error@@Base+0x4988>
  4066b8:	ldrb	w8, [x20]
  4066bc:	adrp	x10, 419000 <error@@Base+0x17254>
  4066c0:	add	x10, x10, #0x6dc
  4066c4:	lsr	w9, w8, #3
  4066c8:	and	x9, x9, #0x1c
  4066cc:	ldr	w9, [x10, x9]
  4066d0:	lsr	w8, w9, w8
  4066d4:	tbz	w8, #0, 406750 <error@@Base+0x49a4>
  4066d8:	mov	w8, #0x1                   	// #1
  4066dc:	str	x8, [x19, #24]
  4066e0:	ldrb	w9, [x20]
  4066e4:	strb	w8, [x19, #32]
  4066e8:	str	w9, [x19, #36]
  4066ec:	b	406738 <error@@Base+0x498c>
  4066f0:	ldr	x8, [x19, #16]
  4066f4:	mov	w9, #0x1                   	// #1
  4066f8:	str	x9, [x19, #24]
  4066fc:	ldrb	w8, [x8]
  406700:	cbnz	w8, 406768 <error@@Base+0x49bc>
  406704:	ldr	w8, [x22]
  406708:	cbnz	w8, 406788 <error@@Base+0x49dc>
  40670c:	mov	w8, #0x1                   	// #1
  406710:	mov	x0, x21
  406714:	strb	w8, [x19, #32]
  406718:	bl	401a00 <mbsinit@plt>
  40671c:	cbz	w0, 406738 <error@@Base+0x498c>
  406720:	strb	wzr, [x19]
  406724:	b	406738 <error@@Base+0x498c>
  406728:	ldr	x0, [x19, #16]
  40672c:	bl	4017b0 <strlen@plt>
  406730:	str	x0, [x19, #24]
  406734:	strb	wzr, [x19, #32]
  406738:	mov	w8, #0x1                   	// #1
  40673c:	strb	w8, [x19, #12]
  406740:	ldp	x20, x19, [sp, #32]
  406744:	ldp	x22, x21, [sp, #16]
  406748:	ldp	x29, x30, [sp], #48
  40674c:	ret
  406750:	add	x0, x19, #0x4
  406754:	bl	401a00 <mbsinit@plt>
  406758:	cbz	w0, 4067a8 <error@@Base+0x49fc>
  40675c:	mov	w8, #0x1                   	// #1
  406760:	strb	w8, [x19]
  406764:	b	406668 <error@@Base+0x48bc>
  406768:	adrp	x0, 418000 <error@@Base+0x16254>
  40676c:	adrp	x1, 418000 <error@@Base+0x16254>
  406770:	adrp	x3, 418000 <error@@Base+0x16254>
  406774:	add	x0, x0, #0xfd4
  406778:	add	x1, x1, #0xf98
  40677c:	add	x3, x3, #0xfa4
  406780:	mov	w2, #0xb2                  	// #178
  406784:	bl	401b90 <__assert_fail@plt>
  406788:	adrp	x0, 418000 <error@@Base+0x16254>
  40678c:	adrp	x1, 418000 <error@@Base+0x16254>
  406790:	adrp	x3, 418000 <error@@Base+0x16254>
  406794:	add	x0, x0, #0xfeb
  406798:	add	x1, x1, #0xf98
  40679c:	add	x3, x3, #0xfa4
  4067a0:	mov	w2, #0xb3                  	// #179
  4067a4:	bl	401b90 <__assert_fail@plt>
  4067a8:	adrp	x0, 418000 <error@@Base+0x16254>
  4067ac:	adrp	x1, 418000 <error@@Base+0x16254>
  4067b0:	adrp	x3, 418000 <error@@Base+0x16254>
  4067b4:	add	x0, x0, #0xf81
  4067b8:	add	x1, x1, #0xf98
  4067bc:	add	x3, x3, #0xfa4
  4067c0:	mov	w2, #0x96                  	// #150
  4067c4:	bl	401b90 <__assert_fail@plt>
  4067c8:	ldr	x8, [x0, #16]
  4067cc:	add	x8, x8, x1
  4067d0:	str	x8, [x0, #16]
  4067d4:	ret
  4067d8:	stp	x29, x30, [sp, #-48]!
  4067dc:	stp	x20, x19, [sp, #32]
  4067e0:	ldrb	w8, [x1]
  4067e4:	mov	x19, x1
  4067e8:	mov	x20, x0
  4067ec:	str	x21, [sp, #16]
  4067f0:	mov	x29, sp
  4067f4:	strb	w8, [x0]
  4067f8:	cbz	w8, 406808 <error@@Base+0x4a5c>
  4067fc:	ldur	x8, [x19, #4]
  406800:	stur	x8, [x20, #4]
  406804:	b	40680c <error@@Base+0x4a60>
  406808:	stur	xzr, [x20, #4]
  40680c:	ldrb	w8, [x19, #12]
  406810:	strb	w8, [x20, #12]
  406814:	ldr	x1, [x19, #16]
  406818:	add	x8, x19, #0x28
  40681c:	cmp	x1, x8
  406820:	b.ne	406838 <error@@Base+0x4a8c>  // b.any
  406824:	ldr	x2, [x19, #24]
  406828:	add	x21, x20, #0x28
  40682c:	mov	x0, x21
  406830:	bl	401780 <memcpy@plt>
  406834:	mov	x1, x21
  406838:	str	x1, [x20, #16]
  40683c:	ldr	x8, [x19, #24]
  406840:	str	x8, [x20, #24]
  406844:	ldrb	w8, [x19, #32]
  406848:	strb	w8, [x20, #32]
  40684c:	cbz	w8, 406858 <error@@Base+0x4aac>
  406850:	ldr	w8, [x19, #36]
  406854:	str	w8, [x20, #36]
  406858:	ldp	x20, x19, [sp, #32]
  40685c:	ldr	x21, [sp, #16]
  406860:	ldp	x29, x30, [sp], #48
  406864:	ret
  406868:	stp	x29, x30, [sp, #-32]!
  40686c:	stp	x20, x19, [sp, #16]
  406870:	mov	x19, x1
  406874:	mov	w1, wzr
  406878:	mov	x2, x19
  40687c:	mov	x29, sp
  406880:	mov	x20, x0
  406884:	bl	401b10 <memchr@plt>
  406888:	sub	x8, x0, x20
  40688c:	cmp	x0, #0x0
  406890:	csinc	x0, x19, x8, eq  // eq = none
  406894:	ldp	x20, x19, [sp, #16]
  406898:	ldp	x29, x30, [sp], #32
  40689c:	ret
  4068a0:	stp	x29, x30, [sp, #-32]!
  4068a4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4068a8:	udiv	x8, x8, x1
  4068ac:	cmp	x8, x0
  4068b0:	str	x19, [sp, #16]
  4068b4:	mov	x29, sp
  4068b8:	b.cc	4068dc <error@@Base+0x4b30>  // b.lo, b.ul, b.last
  4068bc:	mul	x19, x1, x0
  4068c0:	mov	x0, x19
  4068c4:	bl	4018b0 <malloc@plt>
  4068c8:	cbz	x19, 4068d0 <error@@Base+0x4b24>
  4068cc:	cbz	x0, 4068dc <error@@Base+0x4b30>
  4068d0:	ldr	x19, [sp, #16]
  4068d4:	ldp	x29, x30, [sp], #32
  4068d8:	ret
  4068dc:	bl	406bdc <error@@Base+0x4e30>
  4068e0:	stp	x29, x30, [sp, #-32]!
  4068e4:	str	x19, [sp, #16]
  4068e8:	mov	x29, sp
  4068ec:	mov	x19, x0
  4068f0:	bl	4018b0 <malloc@plt>
  4068f4:	cbz	x19, 4068fc <error@@Base+0x4b50>
  4068f8:	cbz	x0, 406908 <error@@Base+0x4b5c>
  4068fc:	ldr	x19, [sp, #16]
  406900:	ldp	x29, x30, [sp], #32
  406904:	ret
  406908:	bl	406bdc <error@@Base+0x4e30>
  40690c:	stp	x29, x30, [sp, #-32]!
  406910:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  406914:	udiv	x8, x8, x2
  406918:	cmp	x8, x1
  40691c:	str	x19, [sp, #16]
  406920:	mov	x29, sp
  406924:	b.cc	40695c <error@@Base+0x4bb0>  // b.lo, b.ul, b.last
  406928:	mul	x19, x2, x1
  40692c:	cbz	x0, 406940 <error@@Base+0x4b94>
  406930:	cbnz	x19, 406940 <error@@Base+0x4b94>
  406934:	bl	401aa0 <free@plt>
  406938:	mov	x0, xzr
  40693c:	b	406950 <error@@Base+0x4ba4>
  406940:	mov	x1, x19
  406944:	bl	401950 <realloc@plt>
  406948:	cbz	x19, 406950 <error@@Base+0x4ba4>
  40694c:	cbz	x0, 40695c <error@@Base+0x4bb0>
  406950:	ldr	x19, [sp, #16]
  406954:	ldp	x29, x30, [sp], #32
  406958:	ret
  40695c:	bl	406bdc <error@@Base+0x4e30>
  406960:	stp	x29, x30, [sp, #-32]!
  406964:	str	x19, [sp, #16]
  406968:	mov	x19, x1
  40696c:	mov	x29, sp
  406970:	cbz	x0, 406984 <error@@Base+0x4bd8>
  406974:	cbnz	x19, 406984 <error@@Base+0x4bd8>
  406978:	bl	401aa0 <free@plt>
  40697c:	mov	x0, xzr
  406980:	b	406994 <error@@Base+0x4be8>
  406984:	mov	x1, x19
  406988:	bl	401950 <realloc@plt>
  40698c:	cbz	x19, 406994 <error@@Base+0x4be8>
  406990:	cbz	x0, 4069a0 <error@@Base+0x4bf4>
  406994:	ldr	x19, [sp, #16]
  406998:	ldp	x29, x30, [sp], #32
  40699c:	ret
  4069a0:	bl	406bdc <error@@Base+0x4e30>
  4069a4:	stp	x29, x30, [sp, #-32]!
  4069a8:	ldr	x8, [x1]
  4069ac:	str	x19, [sp, #16]
  4069b0:	mov	x29, sp
  4069b4:	cbz	x0, 4069f8 <error@@Base+0x4c4c>
  4069b8:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  4069bc:	movk	x9, #0x5554
  4069c0:	udiv	x9, x9, x2
  4069c4:	cmp	x9, x8
  4069c8:	b.ls	406a34 <error@@Base+0x4c88>  // b.plast
  4069cc:	add	x8, x8, x8, lsr #1
  4069d0:	add	x9, x8, #0x1
  4069d4:	mul	x8, x9, x2
  4069d8:	str	x9, [x1]
  4069dc:	cbz	x8, 406a38 <error@@Base+0x4c8c>
  4069e0:	mov	x1, x8
  4069e4:	bl	401950 <realloc@plt>
  4069e8:	cbz	x0, 406a34 <error@@Base+0x4c88>
  4069ec:	ldr	x19, [sp, #16]
  4069f0:	ldp	x29, x30, [sp], #32
  4069f4:	ret
  4069f8:	cbnz	x8, 406a0c <error@@Base+0x4c60>
  4069fc:	mov	w8, #0x80                  	// #128
  406a00:	udiv	x8, x8, x2
  406a04:	cmp	x2, #0x80
  406a08:	cinc	x8, x8, hi  // hi = pmore
  406a0c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  406a10:	udiv	x9, x9, x2
  406a14:	cmp	x9, x8
  406a18:	b.cc	406a34 <error@@Base+0x4c88>  // b.lo, b.ul, b.last
  406a1c:	mul	x19, x8, x2
  406a20:	mov	x0, x19
  406a24:	str	x8, [x1]
  406a28:	bl	4018b0 <malloc@plt>
  406a2c:	cbz	x19, 4069ec <error@@Base+0x4c40>
  406a30:	cbnz	x0, 4069ec <error@@Base+0x4c40>
  406a34:	bl	406bdc <error@@Base+0x4e30>
  406a38:	bl	401aa0 <free@plt>
  406a3c:	mov	x0, xzr
  406a40:	ldr	x19, [sp, #16]
  406a44:	ldp	x29, x30, [sp], #32
  406a48:	ret
  406a4c:	stp	x29, x30, [sp, #-32]!
  406a50:	str	x19, [sp, #16]
  406a54:	mov	x29, sp
  406a58:	mov	x19, x0
  406a5c:	bl	4018b0 <malloc@plt>
  406a60:	cbz	x19, 406a68 <error@@Base+0x4cbc>
  406a64:	cbz	x0, 406a74 <error@@Base+0x4cc8>
  406a68:	ldr	x19, [sp, #16]
  406a6c:	ldp	x29, x30, [sp], #32
  406a70:	ret
  406a74:	bl	406bdc <error@@Base+0x4e30>
  406a78:	stp	x29, x30, [sp, #-16]!
  406a7c:	ldr	x8, [x1]
  406a80:	mov	x29, sp
  406a84:	cbz	x0, 406ab8 <error@@Base+0x4d0c>
  406a88:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  406a8c:	movk	x9, #0x5554
  406a90:	cmp	x8, x9
  406a94:	b.cs	406afc <error@@Base+0x4d50>  // b.hs, b.nlast
  406a98:	add	x8, x8, x8, lsr #1
  406a9c:	adds	x8, x8, #0x1
  406aa0:	str	x8, [x1]
  406aa4:	b.eq	406ad8 <error@@Base+0x4d2c>  // b.none
  406aa8:	mov	x1, x8
  406aac:	bl	401950 <realloc@plt>
  406ab0:	cbnz	x0, 406ad0 <error@@Base+0x4d24>
  406ab4:	b	406afc <error@@Base+0x4d50>
  406ab8:	cbz	x8, 406ae8 <error@@Base+0x4d3c>
  406abc:	tbnz	x8, #63, 406afc <error@@Base+0x4d50>
  406ac0:	mov	x0, x8
  406ac4:	str	x8, [x1]
  406ac8:	bl	4018b0 <malloc@plt>
  406acc:	cbz	x0, 406afc <error@@Base+0x4d50>
  406ad0:	ldp	x29, x30, [sp], #16
  406ad4:	ret
  406ad8:	bl	401aa0 <free@plt>
  406adc:	mov	x0, xzr
  406ae0:	ldp	x29, x30, [sp], #16
  406ae4:	ret
  406ae8:	mov	w8, #0x80                  	// #128
  406aec:	mov	x0, x8
  406af0:	str	x8, [x1]
  406af4:	bl	4018b0 <malloc@plt>
  406af8:	cbnz	x0, 406ad0 <error@@Base+0x4d24>
  406afc:	bl	406bdc <error@@Base+0x4e30>
  406b00:	stp	x29, x30, [sp, #-32]!
  406b04:	str	x19, [sp, #16]
  406b08:	mov	x29, sp
  406b0c:	mov	x19, x0
  406b10:	bl	4018b0 <malloc@plt>
  406b14:	cbz	x19, 406b1c <error@@Base+0x4d70>
  406b18:	cbz	x0, 406b30 <error@@Base+0x4d84>
  406b1c:	mov	x2, x19
  406b20:	ldr	x19, [sp, #16]
  406b24:	mov	w1, wzr
  406b28:	ldp	x29, x30, [sp], #32
  406b2c:	b	401920 <memset@plt>
  406b30:	bl	406bdc <error@@Base+0x4e30>
  406b34:	stp	x29, x30, [sp, #-16]!
  406b38:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  406b3c:	udiv	x8, x8, x1
  406b40:	cmp	x8, x0
  406b44:	mov	x29, sp
  406b48:	b.cc	406b5c <error@@Base+0x4db0>  // b.lo, b.ul, b.last
  406b4c:	bl	401930 <calloc@plt>
  406b50:	cbz	x0, 406b5c <error@@Base+0x4db0>
  406b54:	ldp	x29, x30, [sp], #16
  406b58:	ret
  406b5c:	bl	406bdc <error@@Base+0x4e30>
  406b60:	stp	x29, x30, [sp, #-32]!
  406b64:	stp	x20, x19, [sp, #16]
  406b68:	mov	x20, x0
  406b6c:	mov	x0, x1
  406b70:	mov	x29, sp
  406b74:	mov	x19, x1
  406b78:	bl	4018b0 <malloc@plt>
  406b7c:	cbz	x19, 406b84 <error@@Base+0x4dd8>
  406b80:	cbz	x0, 406b98 <error@@Base+0x4dec>
  406b84:	mov	x1, x20
  406b88:	mov	x2, x19
  406b8c:	ldp	x20, x19, [sp, #16]
  406b90:	ldp	x29, x30, [sp], #32
  406b94:	b	401780 <memcpy@plt>
  406b98:	bl	406bdc <error@@Base+0x4e30>
  406b9c:	stp	x29, x30, [sp, #-32]!
  406ba0:	stp	x20, x19, [sp, #16]
  406ba4:	mov	x29, sp
  406ba8:	mov	x19, x0
  406bac:	bl	4017b0 <strlen@plt>
  406bb0:	add	x20, x0, #0x1
  406bb4:	mov	x0, x20
  406bb8:	bl	4018b0 <malloc@plt>
  406bbc:	cbz	x20, 406bc4 <error@@Base+0x4e18>
  406bc0:	cbz	x0, 406bd8 <error@@Base+0x4e2c>
  406bc4:	mov	x1, x19
  406bc8:	mov	x2, x20
  406bcc:	ldp	x20, x19, [sp, #16]
  406bd0:	ldp	x29, x30, [sp], #32
  406bd4:	b	401780 <memcpy@plt>
  406bd8:	bl	406bdc <error@@Base+0x4e30>
  406bdc:	stp	x29, x30, [sp, #-32]!
  406be0:	str	x19, [sp, #16]
  406be4:	adrp	x8, 42a000 <error@@Base+0x28254>
  406be8:	ldr	w19, [x8, #1648]
  406bec:	adrp	x1, 418000 <error@@Base+0x16254>
  406bf0:	add	x1, x1, #0xffd
  406bf4:	mov	w2, #0x5                   	// #5
  406bf8:	mov	x0, xzr
  406bfc:	mov	x29, sp
  406c00:	bl	401b40 <dcgettext@plt>
  406c04:	adrp	x2, 418000 <error@@Base+0x16254>
  406c08:	mov	x3, x0
  406c0c:	add	x2, x2, #0xa20
  406c10:	mov	w0, w19
  406c14:	mov	w1, wzr
  406c18:	bl	401dac <error@@Base>
  406c1c:	bl	4019f0 <abort@plt>
  406c20:	sub	sp, sp, #0x40
  406c24:	stp	x29, x30, [sp, #16]
  406c28:	add	x29, sp, #0x10
  406c2c:	cmp	x0, #0x0
  406c30:	sub	x8, x29, #0x4
  406c34:	stp	x20, x19, [sp, #48]
  406c38:	csel	x20, x8, x0, eq  // eq = none
  406c3c:	mov	x0, x20
  406c40:	stp	x22, x21, [sp, #32]
  406c44:	mov	x22, x2
  406c48:	mov	x19, x1
  406c4c:	bl	401770 <mbrtowc@plt>
  406c50:	mov	x21, x0
  406c54:	cbz	x22, 406c78 <error@@Base+0x4ecc>
  406c58:	cmn	x21, #0x2
  406c5c:	b.cc	406c78 <error@@Base+0x4ecc>  // b.lo, b.ul, b.last
  406c60:	mov	w0, wzr
  406c64:	bl	417650 <error@@Base+0x158a4>
  406c68:	tbnz	w0, #0, 406c78 <error@@Base+0x4ecc>
  406c6c:	ldrb	w8, [x19]
  406c70:	mov	w21, #0x1                   	// #1
  406c74:	str	w8, [x20]
  406c78:	mov	x0, x21
  406c7c:	ldp	x20, x19, [sp, #48]
  406c80:	ldp	x22, x21, [sp, #32]
  406c84:	ldp	x29, x30, [sp, #16]
  406c88:	add	sp, sp, #0x40
  406c8c:	ret
  406c90:	stp	x29, x30, [sp, #-16]!
  406c94:	adrp	x9, 42a000 <error@@Base+0x28254>
  406c98:	ldr	x3, [x9, #1744]
  406c9c:	ldrb	w9, [x2, #56]
  406ca0:	mov	x8, x1
  406ca4:	mov	x1, x0
  406ca8:	ubfx	x10, x3, #21, #11
  406cac:	and	w10, w10, #0x10
  406cb0:	and	w9, w9, #0xffffffef
  406cb4:	orr	w9, w9, w10
  406cb8:	orr	w9, w9, #0x80
  406cbc:	strb	w9, [x2, #56]
  406cc0:	mov	x0, x2
  406cc4:	mov	x2, x8
  406cc8:	mov	x29, sp
  406ccc:	bl	406d08 <error@@Base+0x4f5c>
  406cd0:	cbz	w0, 406cfc <error@@Base+0x4f50>
  406cd4:	adrp	x8, 419000 <error@@Base+0x17254>
  406cd8:	add	x8, x8, #0x318
  406cdc:	ldr	x8, [x8, w0, sxtw #3]
  406ce0:	adrp	x9, 419000 <error@@Base+0x17254>
  406ce4:	add	x9, x9, #0x195
  406ce8:	mov	w2, #0x5                   	// #5
  406cec:	add	x1, x9, x8
  406cf0:	mov	x0, xzr
  406cf4:	ldp	x29, x30, [sp], #16
  406cf8:	b	401b40 <dcgettext@plt>
  406cfc:	mov	x0, xzr
  406d00:	ldp	x29, x30, [sp], #16
  406d04:	ret
  406d08:	sub	sp, sp, #0x130
  406d0c:	stp	x29, x30, [sp, #208]
  406d10:	add	x29, sp, #0xd0
  406d14:	stp	x28, x27, [sp, #224]
  406d18:	stp	x26, x25, [sp, #240]
  406d1c:	stp	x24, x23, [sp, #256]
  406d20:	stp	x22, x21, [sp, #272]
  406d24:	stp	x20, x19, [sp, #288]
  406d28:	stur	wzr, [x29, #-44]
  406d2c:	ldrb	w8, [x0, #56]
  406d30:	ldp	x20, x9, [x0]
  406d34:	mov	w10, #0x90                  	// #144
  406d38:	mov	x21, x3
  406d3c:	mov	x22, x2
  406d40:	mov	x23, x1
  406d44:	mov	x19, x0
  406d48:	and	w8, w8, w10
  406d4c:	cmp	x9, #0xe7
  406d50:	stp	xzr, x3, [x0, #16]
  406d54:	str	xzr, [x0, #48]
  406d58:	strb	w8, [x0, #56]
  406d5c:	b.ls	407474 <error@@Base+0x56c8>  // b.plast
  406d60:	mov	w8, #0xe8                  	// #232
  406d64:	str	x8, [x19, #16]
  406d68:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  406d6c:	movk	x8, #0x5554
  406d70:	movk	x8, #0x555, lsl #48
  406d74:	movi	v0.2d, #0x0
  406d78:	cmp	x22, x8
  406d7c:	mov	w8, #0xf                   	// #15
  406d80:	str	xzr, [x20, #224]
  406d84:	stp	q0, q0, [x20, #192]
  406d88:	stp	q0, q0, [x20, #160]
  406d8c:	stp	q0, q0, [x20, #128]
  406d90:	stp	q0, q0, [x20, #96]
  406d94:	stp	q0, q0, [x20, #64]
  406d98:	stp	q0, q0, [x20, #32]
  406d9c:	stp	q0, q0, [x20]
  406da0:	str	w8, [x20, #128]
  406da4:	b.hi	406fa0 <error@@Base+0x51f4>  // b.pmore
  406da8:	add	x24, x22, #0x1
  406dac:	lsl	x0, x24, #4
  406db0:	str	x24, [x20, #8]
  406db4:	bl	4018b0 <malloc@plt>
  406db8:	mov	w8, #0x1                   	// #1
  406dbc:	str	x0, [x20]
  406dc0:	mov	x25, x8
  406dc4:	cmp	x8, x22
  406dc8:	lsl	x8, x8, #1
  406dcc:	b.ls	406dc0 <error@@Base+0x5014>  // b.plast
  406dd0:	mov	w0, #0x18                  	// #24
  406dd4:	mov	x1, x25
  406dd8:	bl	401930 <calloc@plt>
  406ddc:	sub	x8, x25, #0x1
  406de0:	str	x0, [x20, #64]
  406de4:	str	x8, [x20, #136]
  406de8:	bl	401ab0 <__ctype_get_mb_cur_max@plt>
  406dec:	str	w0, [x20, #180]
  406df0:	mov	w0, #0xe                   	// #14
  406df4:	bl	401880 <nl_langinfo@plt>
  406df8:	ldrb	w8, [x0]
  406dfc:	orr	w8, w8, #0x20
  406e00:	cmp	w8, #0x75
  406e04:	b.ne	406e50 <error@@Base+0x50a4>  // b.any
  406e08:	ldrb	w8, [x0, #1]
  406e0c:	orr	w8, w8, #0x20
  406e10:	cmp	w8, #0x74
  406e14:	b.ne	406e50 <error@@Base+0x50a4>  // b.any
  406e18:	ldrb	w8, [x0, #2]
  406e1c:	orr	w8, w8, #0x20
  406e20:	cmp	w8, #0x66
  406e24:	b.ne	406e50 <error@@Base+0x50a4>  // b.any
  406e28:	ldrb	w8, [x0, #3]!
  406e2c:	adrp	x1, 419000 <error@@Base+0x17254>
  406e30:	add	x1, x1, #0x3d8
  406e34:	cmp	w8, #0x2d
  406e38:	cinc	x0, x0, eq  // eq = none
  406e3c:	bl	401a70 <strcmp@plt>
  406e40:	cbnz	w0, 406e50 <error@@Base+0x50a4>
  406e44:	ldrb	w8, [x20, #176]
  406e48:	orr	w8, w8, #0x4
  406e4c:	strb	w8, [x20, #176]
  406e50:	ldrb	w8, [x20, #176]
  406e54:	ldr	w9, [x20, #180]
  406e58:	and	w10, w8, #0xfffffff7
  406e5c:	cmp	w9, #0x2
  406e60:	strb	w10, [x20, #176]
  406e64:	b.lt	406ee0 <error@@Base+0x5134>  // b.tstop
  406e68:	tbnz	w8, #2, 406ed4 <error@@Base+0x5128>
  406e6c:	mov	w0, #0x20                  	// #32
  406e70:	mov	w1, #0x1                   	// #1
  406e74:	bl	401930 <calloc@plt>
  406e78:	str	x0, [x20, #120]
  406e7c:	cbz	x0, 406fa0 <error@@Base+0x51f4>
  406e80:	mov	x25, xzr
  406e84:	mov	w26, #0x1                   	// #1
  406e88:	b	406e98 <error@@Base+0x50ec>
  406e8c:	add	x25, x25, #0x1
  406e90:	cmp	x25, #0x40
  406e94:	b.eq	406fb8 <error@@Base+0x520c>  // b.none
  406e98:	mov	w0, w25
  406e9c:	bl	4019d0 <btowc@plt>
  406ea0:	cmn	w0, #0x1
  406ea4:	b.eq	406ebc <error@@Base+0x5110>  // b.none
  406ea8:	ldr	x8, [x20, #120]
  406eac:	lsl	x10, x26, x25
  406eb0:	ldr	x9, [x8]
  406eb4:	orr	x9, x9, x10
  406eb8:	str	x9, [x8]
  406ebc:	cmp	w25, w0
  406ec0:	b.eq	406e8c <error@@Base+0x50e0>  // b.none
  406ec4:	ldrb	w8, [x20, #176]
  406ec8:	orr	w8, w8, #0x8
  406ecc:	strb	w8, [x20, #176]
  406ed0:	b	406e8c <error@@Base+0x50e0>
  406ed4:	adrp	x8, 419000 <error@@Base+0x17254>
  406ed8:	add	x8, x8, #0x3a0
  406edc:	str	x8, [x20, #120]
  406ee0:	ldr	x8, [x20]
  406ee4:	cbz	x8, 406fa0 <error@@Base+0x51f4>
  406ee8:	ldr	x8, [x20, #64]
  406eec:	cbz	x8, 406fa0 <error@@Base+0x51f4>
  406ef0:	stur	wzr, [x29, #-44]
  406ef4:	ldr	x26, [x19, #40]
  406ef8:	and	x25, x21, #0x400000
  406efc:	movi	v0.2d, #0x0
  406f00:	ubfx	x8, x21, #22, #1
  406f04:	stp	q0, q0, [sp, #128]
  406f08:	strb	w8, [sp, #144]
  406f0c:	orr	x8, x25, x26
  406f10:	cmp	x8, #0x0
  406f14:	cset	w27, ne  // ne = any
  406f18:	stp	q0, q0, [sp, #80]
  406f1c:	stur	q0, [sp, #112]
  406f20:	stp	q0, q0, [sp, #48]
  406f24:	stp	q0, q0, [sp, #16]
  406f28:	str	x23, [sp, #8]
  406f2c:	stp	x22, x22, [sp, #88]
  406f30:	str	x26, [sp, #128]
  406f34:	strb	w27, [sp, #147]
  406f38:	ldr	w8, [x20, #180]
  406f3c:	cmp	x22, #0x1
  406f40:	str	w8, [sp, #152]
  406f44:	ldrb	w9, [x20, #176]
  406f48:	stp	x22, x22, [sp, #104]
  406f4c:	ubfx	w10, w9, #2, #1
  406f50:	ubfx	w9, w9, #3, #1
  406f54:	strb	w10, [sp, #145]
  406f58:	strb	w9, [sp, #146]
  406f5c:	b.lt	4070d0 <error@@Base+0x5324>  // b.tstop
  406f60:	cmp	w8, #0x2
  406f64:	b.lt	406f84 <error@@Base+0x51d8>  // b.tstop
  406f68:	mov	x8, #0x1ffffffffffffffe    	// #2305843009213693950
  406f6c:	cmp	x22, x8
  406f70:	b.hi	407568 <error@@Base+0x57bc>  // b.pmore
  406f74:	lsl	x0, x24, #2
  406f78:	bl	4018b0 <malloc@plt>
  406f7c:	cbz	x0, 407568 <error@@Base+0x57bc>
  406f80:	str	x0, [sp, #24]
  406f84:	cbz	w27, 4070dc <error@@Base+0x5330>
  406f88:	mov	x0, x24
  406f8c:	bl	4018b0 <malloc@plt>
  406f90:	cbz	x0, 407568 <error@@Base+0x57bc>
  406f94:	mov	w27, #0x1                   	// #1
  406f98:	str	x0, [sp, #16]
  406f9c:	b	4070e0 <error@@Base+0x5334>
  406fa0:	mov	w21, #0xc                   	// #12
  406fa4:	mov	x0, x20
  406fa8:	stur	w21, [x29, #-44]
  406fac:	bl	408a28 <error@@Base+0x6c7c>
  406fb0:	stp	xzr, xzr, [x19]
  406fb4:	b	407f14 <error@@Base+0x6168>
  406fb8:	mov	x26, xzr
  406fbc:	mov	w27, #0x1                   	// #1
  406fc0:	b	406fd0 <error@@Base+0x5224>
  406fc4:	add	x26, x26, #0x1
  406fc8:	cmp	x26, #0x40
  406fcc:	b.eq	407010 <error@@Base+0x5264>  // b.none
  406fd0:	add	x25, x26, #0x40
  406fd4:	mov	w0, w25
  406fd8:	bl	4019d0 <btowc@plt>
  406fdc:	cmn	w0, #0x1
  406fe0:	b.eq	406ff8 <error@@Base+0x524c>  // b.none
  406fe4:	ldr	x8, [x20, #120]
  406fe8:	lsl	x10, x27, x26
  406fec:	ldr	x9, [x8, #8]
  406ff0:	orr	x9, x9, x10
  406ff4:	str	x9, [x8, #8]
  406ff8:	cmp	w25, w0
  406ffc:	b.eq	406fc4 <error@@Base+0x5218>  // b.none
  407000:	ldrb	w8, [x20, #176]
  407004:	orr	w8, w8, #0x8
  407008:	strb	w8, [x20, #176]
  40700c:	b	406fc4 <error@@Base+0x5218>
  407010:	mov	x26, xzr
  407014:	mov	w27, #0x1                   	// #1
  407018:	b	407028 <error@@Base+0x527c>
  40701c:	add	x26, x26, #0x1
  407020:	cmp	x26, #0x40
  407024:	b.eq	407070 <error@@Base+0x52c4>  // b.none
  407028:	add	x25, x26, #0x80
  40702c:	mov	w0, w25
  407030:	bl	4019d0 <btowc@plt>
  407034:	cmn	w0, #0x1
  407038:	b.eq	407050 <error@@Base+0x52a4>  // b.none
  40703c:	ldr	x8, [x20, #120]
  407040:	lsl	x10, x27, x26
  407044:	ldr	x9, [x8, #16]
  407048:	orr	x9, x9, x10
  40704c:	str	x9, [x8, #16]
  407050:	cmp	w25, #0x7f
  407054:	b.hi	40701c <error@@Base+0x5270>  // b.pmore
  407058:	cmp	w25, w0
  40705c:	b.eq	40701c <error@@Base+0x5270>  // b.none
  407060:	ldrb	w8, [x20, #176]
  407064:	orr	w8, w8, #0x8
  407068:	strb	w8, [x20, #176]
  40706c:	b	40701c <error@@Base+0x5270>
  407070:	mov	x26, xzr
  407074:	mov	w27, #0x1                   	// #1
  407078:	b	407088 <error@@Base+0x52dc>
  40707c:	add	x26, x26, #0x1
  407080:	cmp	x26, #0x40
  407084:	b.eq	406ee0 <error@@Base+0x5134>  // b.none
  407088:	add	x25, x26, #0xc0
  40708c:	mov	w0, w25
  407090:	bl	4019d0 <btowc@plt>
  407094:	cmn	w0, #0x1
  407098:	b.eq	4070b0 <error@@Base+0x5304>  // b.none
  40709c:	ldr	x8, [x20, #120]
  4070a0:	lsl	x10, x27, x26
  4070a4:	ldr	x9, [x8, #24]
  4070a8:	orr	x9, x9, x10
  4070ac:	str	x9, [x8, #24]
  4070b0:	cmp	w25, #0x7f
  4070b4:	b.hi	40707c <error@@Base+0x52d0>  // b.pmore
  4070b8:	cmp	w25, w0
  4070bc:	b.eq	40707c <error@@Base+0x52d0>  // b.none
  4070c0:	ldrb	w8, [x20, #176]
  4070c4:	orr	w8, w8, #0x8
  4070c8:	strb	w8, [x20, #176]
  4070cc:	b	40707c <error@@Base+0x52d0>
  4070d0:	mov	x0, xzr
  4070d4:	mov	x24, xzr
  4070d8:	b	4070e8 <error@@Base+0x533c>
  4070dc:	mov	x0, xzr
  4070e0:	str	x24, [sp, #72]
  4070e4:	ldr	w8, [x20, #180]
  4070e8:	cmp	w27, #0x0
  4070ec:	csel	x9, x23, x0, eq  // eq = none
  4070f0:	cmp	w8, #0x2
  4070f4:	str	x9, [sp, #16]
  4070f8:	cbz	x25, 407204 <error@@Base+0x5458>
  4070fc:	b.ge	407170 <error@@Base+0x53c4>  // b.tcont
  407100:	cmp	x24, x22
  407104:	csel	x22, x22, x24, gt
  407108:	cmp	x22, #0x1
  40710c:	b.lt	407244 <error@@Base+0x5498>  // b.tstop
  407110:	bl	401960 <__ctype_toupper_loc@plt>
  407114:	mov	x9, xzr
  407118:	mov	x8, xzr
  40711c:	add	x9, x23, x9
  407120:	ldrb	w9, [x9, x8]
  407124:	cbz	x26, 407148 <error@@Base+0x539c>
  407128:	b	407144 <error@@Base+0x5398>
  40712c:	ldr	x23, [sp, #8]
  407130:	ldr	x9, [sp, #48]
  407134:	ldr	x26, [sp, #128]
  407138:	add	x9, x23, x9
  40713c:	ldrb	w9, [x9, x8]
  407140:	cbz	x26, 407148 <error@@Base+0x539c>
  407144:	ldrb	w9, [x26, x9]
  407148:	ldr	x10, [x0]
  40714c:	ldr	x11, [sp, #16]
  407150:	ldr	w9, [x10, w9, uxtw #2]
  407154:	strb	w9, [x11, x8]
  407158:	add	x8, x8, #0x1
  40715c:	cmp	x8, x22
  407160:	b.lt	40712c <error@@Base+0x5380>  // b.tstop
  407164:	b	407248 <error@@Base+0x549c>
  407168:	str	x0, [sp, #16]
  40716c:	str	x23, [sp, #72]
  407170:	add	x0, sp, #0x8
  407174:	bl	40ba74 <error@@Base+0x9cc8>
  407178:	cbnz	w0, 40756c <error@@Base+0x57c0>
  40717c:	ldr	x8, [sp, #64]
  407180:	cmp	x8, x22
  407184:	b.ge	4072a8 <error@@Base+0x54fc>  // b.tcont
  407188:	ldr	x8, [sp, #56]
  40718c:	ldrsw	x9, [x20, #180]
  407190:	ldr	x24, [sp, #72]
  407194:	add	x8, x8, x9
  407198:	cmp	x24, x8
  40719c:	b.gt	4072a8 <error@@Base+0x54fc>
  4071a0:	ldr	w8, [sp, #152]
  4071a4:	lsl	x23, x24, #1
  4071a8:	cmp	w8, #0x2
  4071ac:	b.lt	4071e8 <error@@Base+0x543c>  // b.tstop
  4071b0:	lsr	x8, x23, #61
  4071b4:	cbnz	x8, 407568 <error@@Base+0x57bc>
  4071b8:	ldr	x0, [sp, #24]
  4071bc:	lsl	x1, x24, #3
  4071c0:	bl	401950 <realloc@plt>
  4071c4:	cbz	x0, 407568 <error@@Base+0x57bc>
  4071c8:	mov	x8, x0
  4071cc:	ldr	x0, [sp, #32]
  4071d0:	str	x8, [sp, #24]
  4071d4:	cbz	x0, 4071e8 <error@@Base+0x543c>
  4071d8:	lsl	x1, x24, #4
  4071dc:	bl	401950 <realloc@plt>
  4071e0:	cbz	x0, 407568 <error@@Base+0x57bc>
  4071e4:	str	x0, [sp, #32]
  4071e8:	ldrb	w8, [sp, #147]
  4071ec:	cbz	w8, 40716c <error@@Base+0x53c0>
  4071f0:	ldr	x0, [sp, #16]
  4071f4:	mov	x1, x23
  4071f8:	bl	401950 <realloc@plt>
  4071fc:	cbnz	x0, 407168 <error@@Base+0x53bc>
  407200:	b	407568 <error@@Base+0x57bc>
  407204:	b.lt	407214 <error@@Base+0x5468>  // b.tstop
  407208:	add	x0, sp, #0x8
  40720c:	bl	40c124 <error@@Base+0xa378>
  407210:	b	4072a8 <error@@Base+0x54fc>
  407214:	cbz	x26, 407250 <error@@Base+0x54a4>
  407218:	cmp	x24, x22
  40721c:	csel	x8, x22, x24, gt
  407220:	cmp	x8, #0x1
  407224:	b.lt	407258 <error@@Base+0x54ac>  // b.tstop
  407228:	ldrb	w10, [x23]
  40722c:	cmp	x8, #0x1
  407230:	ldrb	w10, [x26, x10]
  407234:	strb	w10, [x9]
  407238:	b.ne	407260 <error@@Base+0x54b4>  // b.any
  40723c:	mov	w9, #0x1                   	// #1
  407240:	b	4072a4 <error@@Base+0x54f8>
  407244:	mov	x8, xzr
  407248:	stp	x8, x8, [sp, #56]
  40724c:	b	4072a8 <error@@Base+0x54fc>
  407250:	stp	x24, x24, [sp, #56]
  407254:	b	4072a8 <error@@Base+0x54fc>
  407258:	mov	x9, xzr
  40725c:	b	4072a4 <error@@Base+0x54f8>
  407260:	ldrb	w10, [x23, #1]
  407264:	cmp	x8, #0x3
  407268:	ldrb	w10, [x26, x10]
  40726c:	strb	w10, [x9, #1]
  407270:	mov	w9, #0x2                   	// #2
  407274:	b.lt	4072a4 <error@@Base+0x54f8>  // b.tstop
  407278:	ldr	x10, [sp, #8]
  40727c:	ldr	x11, [sp, #48]
  407280:	ldr	x12, [sp, #128]
  407284:	add	x10, x10, x11
  407288:	ldrb	w10, [x10, x9]
  40728c:	ldr	x11, [sp, #16]
  407290:	ldrb	w10, [x12, x10]
  407294:	strb	w10, [x11, x9]
  407298:	add	x9, x9, #0x1
  40729c:	cmp	x9, x8
  4072a0:	b.lt	407278 <error@@Base+0x54cc>  // b.tstop
  4072a4:	stp	x9, x9, [sp, #56]
  4072a8:	stur	wzr, [x29, #-44]
  4072ac:	ldr	x22, [x19]
  4072b0:	orr	x2, x21, #0x800000
  4072b4:	sub	x0, x29, #0x28
  4072b8:	add	x1, sp, #0x8
  4072bc:	str	xzr, [x19, #48]
  4072c0:	str	x21, [x22, #216]
  4072c4:	bl	40c678 <error@@Base+0xa8cc>
  4072c8:	ldr	x8, [sp, #80]
  4072cc:	sub	x2, x29, #0x28
  4072d0:	sub	x5, x29, #0x2c
  4072d4:	mov	x1, x19
  4072d8:	add	x8, x8, w0, sxtw
  4072dc:	add	x0, sp, #0x8
  4072e0:	mov	x3, x21
  4072e4:	mov	x4, xzr
  4072e8:	str	x8, [sp, #80]
  4072ec:	bl	40c32c <error@@Base+0xa580>
  4072f0:	mov	x21, x0
  4072f4:	cbnz	x0, 407300 <error@@Base+0x5554>
  4072f8:	ldur	w8, [x29, #-44]
  4072fc:	cbnz	w8, 4074e4 <error@@Base+0x5738>
  407300:	ldr	w8, [x22, #128]
  407304:	cmp	w8, #0xf
  407308:	b.eq	407494 <error@@Base+0x56e8>  // b.none
  40730c:	ldr	x0, [x22, #112]
  407310:	add	w9, w8, #0x1
  407314:	sxtw	x8, w8
  407318:	add	x23, x0, x8, lsl #6
  40731c:	mov	w10, #0x2                   	// #2
  407320:	mov	x11, #0xffffffffffffffff    	// #-1
  407324:	str	w9, [x22, #128]
  407328:	str	xzr, [x23, #8]!
  40732c:	stp	xzr, xzr, [x23, #16]
  407330:	str	xzr, [x23, #8]
  407334:	str	w10, [x23, #48]
  407338:	str	xzr, [x23, #32]
  40733c:	str	x11, [x23, #56]
  407340:	mov	x8, x23
  407344:	cbz	x21, 407390 <error@@Base+0x55e4>
  407348:	ldr	w8, [x22, #128]
  40734c:	cmp	w8, #0xf
  407350:	b.eq	4074b8 <error@@Base+0x570c>  // b.none
  407354:	ldr	x0, [x22, #112]
  407358:	add	w9, w8, #0x1
  40735c:	sxtw	x8, w8
  407360:	add	x8, x0, x8, lsl #6
  407364:	mov	w10, #0x10                  	// #16
  407368:	mov	x11, #0xffffffffffffffff    	// #-1
  40736c:	str	w9, [x22, #128]
  407370:	str	xzr, [x8, #8]!
  407374:	stp	x21, x23, [x8, #8]
  407378:	str	w10, [x8, #48]
  40737c:	stp	xzr, xzr, [x8, #24]
  407380:	str	x11, [x8, #56]
  407384:	str	x8, [x21]
  407388:	cbz	x23, 4074dc <error@@Base+0x5730>
  40738c:	str	x8, [x23]
  407390:	cbz	x23, 4074dc <error@@Base+0x5730>
  407394:	cbz	x8, 4074dc <error@@Base+0x5730>
  407398:	str	x8, [x20, #104]
  40739c:	ldr	x21, [x19]
  4073a0:	ldr	x8, [x21, #8]
  4073a4:	lsl	x0, x8, #3
  4073a8:	bl	4018b0 <malloc@plt>
  4073ac:	ldr	x8, [x21, #8]
  4073b0:	str	x0, [x21, #24]
  4073b4:	lsl	x0, x8, #3
  4073b8:	bl	4018b0 <malloc@plt>
  4073bc:	ldr	x8, [x21, #8]
  4073c0:	str	x0, [x21, #32]
  4073c4:	add	x8, x8, x8, lsl #1
  4073c8:	lsl	x0, x8, #3
  4073cc:	bl	4018b0 <malloc@plt>
  4073d0:	ldr	x8, [x21, #8]
  4073d4:	str	x0, [x21, #40]
  4073d8:	add	x8, x8, x8, lsl #1
  4073dc:	lsl	x0, x8, #3
  4073e0:	bl	4018b0 <malloc@plt>
  4073e4:	ldr	x9, [x21, #24]
  4073e8:	str	x0, [x21, #48]
  4073ec:	cbz	x9, 407568 <error@@Base+0x57bc>
  4073f0:	ldr	x9, [x21, #32]
  4073f4:	cbz	x9, 407568 <error@@Base+0x57bc>
  4073f8:	mov	x8, x0
  4073fc:	mov	w0, #0xc                   	// #12
  407400:	cbz	x8, 40756c <error@@Base+0x57c0>
  407404:	ldr	x8, [x21, #40]
  407408:	cbz	x8, 40756c <error@@Base+0x57c0>
  40740c:	ldr	x22, [x19, #48]
  407410:	lsl	x0, x22, #3
  407414:	bl	4018b0 <malloc@plt>
  407418:	str	x0, [x21, #224]
  40741c:	cbz	x0, 407748 <error@@Base+0x599c>
  407420:	cbz	x22, 407590 <error@@Base+0x57e4>
  407424:	cmp	x22, #0x4
  407428:	b.cs	407434 <error@@Base+0x5688>  // b.hs, b.nlast
  40742c:	mov	x8, xzr
  407430:	b	407580 <error@@Base+0x57d4>
  407434:	adrp	x10, 419000 <error@@Base+0x17254>
  407438:	ldr	q0, [x10, #16]
  40743c:	mov	w10, #0x2                   	// #2
  407440:	and	x8, x22, #0xfffffffffffffffc
  407444:	dup	v1.2d, x10
  407448:	mov	w10, #0x4                   	// #4
  40744c:	add	x9, x0, #0x10
  407450:	dup	v2.2d, x10
  407454:	mov	x10, x8
  407458:	add	v3.2d, v0.2d, v1.2d
  40745c:	stp	q0, q3, [x9, #-16]
  407460:	add	v0.2d, v0.2d, v2.2d
  407464:	subs	x10, x10, #0x4
  407468:	add	x9, x9, #0x20
  40746c:	b.ne	407458 <error@@Base+0x56ac>  // b.any
  407470:	b	407588 <error@@Base+0x57dc>
  407474:	mov	w1, #0xe8                  	// #232
  407478:	mov	x0, x20
  40747c:	bl	401950 <realloc@plt>
  407480:	cbz	x0, 407550 <error@@Base+0x57a4>
  407484:	mov	x20, x0
  407488:	mov	w8, #0xe8                  	// #232
  40748c:	stp	x0, x8, [x19]
  407490:	b	406d60 <error@@Base+0x4fb4>
  407494:	mov	w0, #0x3c8                 	// #968
  407498:	bl	4018b0 <malloc@plt>
  40749c:	cbz	x0, 407558 <error@@Base+0x57ac>
  4074a0:	ldr	x9, [x22, #112]
  4074a4:	mov	w8, wzr
  4074a8:	str	x9, [x0]
  4074ac:	str	x0, [x22, #112]
  4074b0:	str	wzr, [x22, #128]
  4074b4:	b	407310 <error@@Base+0x5564>
  4074b8:	mov	w0, #0x3c8                 	// #968
  4074bc:	bl	4018b0 <malloc@plt>
  4074c0:	cbz	x0, 4074dc <error@@Base+0x5730>
  4074c4:	ldr	x9, [x22, #112]
  4074c8:	mov	w8, wzr
  4074cc:	str	x9, [x0]
  4074d0:	str	x0, [x22, #112]
  4074d4:	str	wzr, [x22, #128]
  4074d8:	b	407358 <error@@Base+0x55ac>
  4074dc:	mov	w8, #0xc                   	// #12
  4074e0:	stur	w8, [x29, #-44]
  4074e4:	str	xzr, [x20, #104]
  4074e8:	ldr	x21, [x19]
  4074ec:	ldr	x0, [x21, #112]
  4074f0:	cbz	x0, 407504 <error@@Base+0x5758>
  4074f4:	ldr	x22, [x0]
  4074f8:	bl	401aa0 <free@plt>
  4074fc:	mov	x0, x22
  407500:	cbnz	x22, 4074f4 <error@@Base+0x5748>
  407504:	ldr	x0, [x21, #32]
  407508:	mov	w8, #0xf                   	// #15
  40750c:	str	w8, [x21, #128]
  407510:	stp	xzr, xzr, [x21, #104]
  407514:	bl	401aa0 <free@plt>
  407518:	str	xzr, [x21, #32]
  40751c:	ldr	x0, [sp, #24]
  407520:	bl	401aa0 <free@plt>
  407524:	ldr	x0, [sp, #32]
  407528:	bl	401aa0 <free@plt>
  40752c:	ldrb	w8, [sp, #147]
  407530:	cbz	w8, 40753c <error@@Base+0x5790>
  407534:	ldr	x0, [sp, #16]
  407538:	bl	401aa0 <free@plt>
  40753c:	mov	x0, x20
  407540:	bl	408a28 <error@@Base+0x6c7c>
  407544:	stp	xzr, xzr, [x19]
  407548:	ldur	w21, [x29, #-44]
  40754c:	b	407f14 <error@@Base+0x6168>
  407550:	mov	w21, #0xc                   	// #12
  407554:	b	407f14 <error@@Base+0x6168>
  407558:	mov	x23, xzr
  40755c:	mov	x8, x23
  407560:	cbnz	x21, 407348 <error@@Base+0x559c>
  407564:	b	407390 <error@@Base+0x55e4>
  407568:	mov	w0, #0xc                   	// #12
  40756c:	stur	w0, [x29, #-44]
  407570:	ldr	x21, [x19]
  407574:	ldr	x0, [x21, #112]
  407578:	cbnz	x0, 4074f4 <error@@Base+0x5748>
  40757c:	b	407504 <error@@Base+0x5758>
  407580:	str	x8, [x0, x8, lsl #3]
  407584:	add	x8, x8, #0x1
  407588:	cmp	x22, x8
  40758c:	b.ne	407580 <error@@Base+0x57d4>  // b.any
  407590:	ldr	x9, [x21, #104]
  407594:	ldrb	w8, [x9, #48]
  407598:	cmp	w8, #0x11
  40759c:	b.eq	4075d4 <error@@Base+0x5828>  // b.none
  4075a0:	cmp	w8, #0x4
  4075a4:	b.ne	407624 <error@@Base+0x5878>  // b.any
  4075a8:	ldr	x8, [x9, #40]
  4075ac:	mov	w11, #0x1                   	// #1
  4075b0:	sbfiz	x8, x8, #3, #32
  4075b4:	ldr	x8, [x0, x8]
  4075b8:	str	x8, [x9, #40]
  4075bc:	ldr	x10, [x21, #160]
  4075c0:	lsl	w8, w11, w8
  4075c4:	sxtw	x8, w8
  4075c8:	orr	x8, x10, x8
  4075cc:	str	x8, [x21, #160]
  4075d0:	b	407624 <error@@Base+0x5878>
  4075d4:	ldr	x8, [x9, #8]
  4075d8:	cbz	x8, 407624 <error@@Base+0x5878>
  4075dc:	ldrb	w10, [x8, #48]
  4075e0:	cmp	w10, #0x11
  4075e4:	b.ne	407624 <error@@Base+0x5878>  // b.any
  4075e8:	ldr	x10, [x8, #8]
  4075ec:	ldr	x8, [x8, #40]
  4075f0:	str	x10, [x9, #8]
  4075f4:	cbz	x10, 4075fc <error@@Base+0x5850>
  4075f8:	str	x9, [x10]
  4075fc:	ldr	x10, [x9, #40]
  407600:	cmp	x8, #0x3f
  407604:	ldr	x10, [x0, x10, lsl #3]
  407608:	str	x10, [x0, x8, lsl #3]
  40760c:	b.gt	407624 <error@@Base+0x5878>
  407610:	ldr	x10, [x21, #160]
  407614:	mov	w11, #0x1                   	// #1
  407618:	lsl	x8, x11, x8
  40761c:	bic	x8, x10, x8
  407620:	b	4075cc <error@@Base+0x5820>
  407624:	mov	w8, #0x1                   	// #1
  407628:	ldr	x10, [x9, #8]
  40762c:	cbnz	x10, 407658 <error@@Base+0x58ac>
  407630:	mov	x11, xzr
  407634:	b	407640 <error@@Base+0x5894>
  407638:	ldr	x9, [x11]
  40763c:	cbz	x9, 407704 <error@@Base+0x5958>
  407640:	ldr	x10, [x9, #16]
  407644:	mov	x12, x11
  407648:	mov	x11, x9
  40764c:	cmp	x10, x12
  407650:	b.eq	407638 <error@@Base+0x588c>  // b.none
  407654:	cbz	x10, 407638 <error@@Base+0x588c>
  407658:	ldrb	w9, [x10, #48]
  40765c:	cmp	w9, #0x11
  407660:	b.eq	4076a8 <error@@Base+0x58fc>  // b.none
  407664:	cmp	w9, #0x4
  407668:	mov	x9, x10
  40766c:	b.ne	407628 <error@@Base+0x587c>  // b.any
  407670:	ldr	x11, [x21, #224]
  407674:	mov	x9, x10
  407678:	cbz	x11, 407628 <error@@Base+0x587c>
  40767c:	ldr	x9, [x10, #40]
  407680:	sbfiz	x9, x9, #3, #32
  407684:	ldr	x9, [x11, x9]
  407688:	str	x9, [x10, #40]
  40768c:	ldr	x11, [x21, #160]
  407690:	lsl	w9, w8, w9
  407694:	sxtw	x9, w9
  407698:	orr	x9, x11, x9
  40769c:	str	x9, [x21, #160]
  4076a0:	mov	x9, x10
  4076a4:	b	407628 <error@@Base+0x587c>
  4076a8:	ldr	x11, [x10, #8]
  4076ac:	mov	x9, x10
  4076b0:	cbz	x11, 407628 <error@@Base+0x587c>
  4076b4:	ldrb	w9, [x11, #48]
  4076b8:	cmp	w9, #0x11
  4076bc:	mov	x9, x10
  4076c0:	b.ne	407628 <error@@Base+0x587c>  // b.any
  4076c4:	ldr	x9, [x11, #8]
  4076c8:	ldr	x11, [x11, #40]
  4076cc:	str	x9, [x10, #8]
  4076d0:	cbz	x9, 4076d8 <error@@Base+0x592c>
  4076d4:	str	x10, [x9]
  4076d8:	ldr	x9, [x21, #224]
  4076dc:	ldr	x12, [x10, #40]
  4076e0:	cmp	x11, #0x3f
  4076e4:	ldr	x12, [x9, x12, lsl #3]
  4076e8:	str	x12, [x9, x11, lsl #3]
  4076ec:	mov	x9, x10
  4076f0:	b.gt	407628 <error@@Base+0x587c>
  4076f4:	ldr	x9, [x21, #160]
  4076f8:	lsl	x11, x8, x11
  4076fc:	bic	x9, x9, x11
  407700:	b	40769c <error@@Base+0x58f0>
  407704:	ldr	x8, [x19, #48]
  407708:	cbz	x8, 407730 <error@@Base+0x5984>
  40770c:	ldr	x0, [x21, #224]
  407710:	mov	x9, xzr
  407714:	ldr	x10, [x0, x9, lsl #3]
  407718:	cmp	x9, x10
  40771c:	b.ne	407738 <error@@Base+0x598c>  // b.any
  407720:	add	x9, x9, #0x1
  407724:	cmp	x8, x9
  407728:	b.ne	407714 <error@@Base+0x5968>  // b.any
  40772c:	b	407740 <error@@Base+0x5994>
  407730:	ldr	x0, [x21, #224]
  407734:	b	407740 <error@@Base+0x5994>
  407738:	cmp	x8, x9
  40773c:	b.ne	407748 <error@@Base+0x599c>  // b.any
  407740:	bl	401aa0 <free@plt>
  407744:	str	xzr, [x21, #224]
  407748:	ldr	x8, [x21, #104]
  40774c:	mov	x22, x8
  407750:	ldr	x8, [x8, #8]
  407754:	cbnz	x8, 40774c <error@@Base+0x59a0>
  407758:	ldr	x8, [x22, #16]
  40775c:	cbnz	x8, 40774c <error@@Base+0x59a0>
  407760:	mov	x3, xzr
  407764:	b	407770 <error@@Base+0x59c4>
  407768:	ldr	x3, [x9, #8]
  40776c:	mov	x22, x9
  407770:	stur	wzr, [x29, #-40]
  407774:	cbz	x3, 4077a0 <error@@Base+0x59f4>
  407778:	ldrb	w8, [x3, #48]
  40777c:	cmp	w8, #0x11
  407780:	b.ne	4077a0 <error@@Base+0x59f4>  // b.any
  407784:	ldr	x1, [x19]
  407788:	ldrb	w2, [x19, #56]
  40778c:	sub	x0, x29, #0x28
  407790:	bl	4102f4 <error@@Base+0xe548>
  407794:	str	x0, [x22, #8]
  407798:	cbz	x0, 4077a0 <error@@Base+0x59f4>
  40779c:	str	x22, [x0]
  4077a0:	ldr	x3, [x22, #16]
  4077a4:	cbz	x3, 4077d0 <error@@Base+0x5a24>
  4077a8:	ldrb	w8, [x3, #48]
  4077ac:	cmp	w8, #0x11
  4077b0:	b.ne	4077d0 <error@@Base+0x5a24>  // b.any
  4077b4:	ldr	x1, [x19]
  4077b8:	ldrb	w2, [x19, #56]
  4077bc:	sub	x0, x29, #0x28
  4077c0:	bl	4102f4 <error@@Base+0xe548>
  4077c4:	str	x0, [x22, #16]
  4077c8:	cbz	x0, 4077d0 <error@@Base+0x5a24>
  4077cc:	str	x22, [x0]
  4077d0:	ldur	w0, [x29, #-40]
  4077d4:	cbnz	w0, 40756c <error@@Base+0x57c0>
  4077d8:	ldr	x9, [x22]
  4077dc:	cbz	x9, 4077f4 <error@@Base+0x5a48>
  4077e0:	ldr	x8, [x9, #16]
  4077e4:	cmp	x8, x22
  4077e8:	b.eq	407768 <error@@Base+0x59bc>  // b.none
  4077ec:	cbz	x8, 407768 <error@@Base+0x59bc>
  4077f0:	b	40774c <error@@Base+0x59a0>
  4077f4:	ldr	x8, [x21, #104]
  4077f8:	mov	x22, x8
  4077fc:	ldr	x8, [x8, #8]
  407800:	cbnz	x8, 4077f8 <error@@Base+0x5a4c>
  407804:	ldr	x8, [x22, #16]
  407808:	cbnz	x8, 4077f8 <error@@Base+0x5a4c>
  40780c:	ldrb	w8, [x22, #48]
  407810:	cmp	w8, #0x10
  407814:	b.ne	407830 <error@@Base+0x5a84>  // b.any
  407818:	ldr	x8, [x22, #8]
  40781c:	ldr	x9, [x8, #24]
  407820:	str	x9, [x22, #24]
  407824:	ldr	x8, [x8, #56]
  407828:	str	x8, [x22, #56]
  40782c:	b	407870 <error@@Base+0x5ac4>
  407830:	ldp	x1, x2, [x22, #40]
  407834:	mov	x0, x21
  407838:	str	x22, [x22, #24]
  40783c:	bl	410578 <error@@Base+0xe7cc>
  407840:	cmn	x0, #0x1
  407844:	str	x0, [x22, #56]
  407848:	b.eq	407568 <error@@Base+0x57bc>  // b.none
  40784c:	ldrb	w8, [x22, #48]
  407850:	cmp	w8, #0xc
  407854:	b.ne	407870 <error@@Base+0x5ac4>  // b.any
  407858:	ldr	x8, [x21]
  40785c:	ldr	w9, [x22, #40]
  407860:	add	x8, x8, x0, lsl #4
  407864:	ldr	w10, [x8, #8]
  407868:	bfi	w10, w9, #8, #10
  40786c:	str	w10, [x8, #8]
  407870:	ldr	x9, [x22]
  407874:	cbz	x9, 407894 <error@@Base+0x5ae8>
  407878:	ldr	x8, [x9, #16]
  40787c:	cmp	x8, x22
  407880:	mov	x22, x9
  407884:	b.eq	40780c <error@@Base+0x5a60>  // b.none
  407888:	mov	x22, x9
  40788c:	cbz	x8, 40780c <error@@Base+0x5a60>
  407890:	b	4077f8 <error@@Base+0x5a4c>
  407894:	ldr	x22, [x21, #104]
  407898:	ldrb	w8, [x22, #48]
  40789c:	cmp	w8, #0x10
  4078a0:	b.eq	4078b8 <error@@Base+0x5b0c>  // b.none
  4078a4:	cmp	w8, #0xb
  4078a8:	b.ne	4078c8 <error@@Base+0x5b1c>  // b.any
  4078ac:	ldr	x8, [x22, #8]
  4078b0:	str	x22, [x8, #32]
  4078b4:	b	4078e8 <error@@Base+0x5b3c>
  4078b8:	ldp	x8, x9, [x22, #8]
  4078bc:	ldr	x10, [x9, #24]
  4078c0:	str	x10, [x8, #32]
  4078c4:	b	4078e0 <error@@Base+0x5b34>
  4078c8:	ldr	x8, [x22, #8]
  4078cc:	cbz	x8, 4078d8 <error@@Base+0x5b2c>
  4078d0:	ldr	x9, [x22, #32]
  4078d4:	str	x9, [x8, #32]
  4078d8:	ldr	x9, [x22, #16]
  4078dc:	cbz	x9, 4078e8 <error@@Base+0x5b3c>
  4078e0:	ldr	x10, [x22, #32]
  4078e4:	str	x10, [x9, #32]
  4078e8:	mov	x10, x22
  4078ec:	b	407908 <error@@Base+0x5b5c>
  4078f0:	ldp	x8, x10, [x9, #8]
  4078f4:	ldr	x11, [x10, #24]
  4078f8:	str	x11, [x8, #32]
  4078fc:	ldr	x11, [x9, #32]
  407900:	str	x11, [x10, #32]
  407904:	mov	x10, x9
  407908:	mov	x9, x8
  40790c:	cbnz	x8, 407934 <error@@Base+0x5b88>
  407910:	b	40791c <error@@Base+0x5b70>
  407914:	ldr	x10, [x8]
  407918:	cbz	x10, 407984 <error@@Base+0x5bd8>
  40791c:	ldr	x9, [x10, #16]
  407920:	mov	x11, x8
  407924:	mov	x8, x10
  407928:	cmp	x9, x11
  40792c:	b.eq	407914 <error@@Base+0x5b68>  // b.none
  407930:	cbz	x9, 407914 <error@@Base+0x5b68>
  407934:	ldrb	w8, [x9, #48]
  407938:	cmp	w8, #0x10
  40793c:	b.eq	4078f0 <error@@Base+0x5b44>  // b.none
  407940:	cmp	w8, #0xb
  407944:	b.ne	407958 <error@@Base+0x5bac>  // b.any
  407948:	ldr	x8, [x9, #8]
  40794c:	mov	x10, x9
  407950:	str	x9, [x8, #32]
  407954:	b	407908 <error@@Base+0x5b5c>
  407958:	ldr	x8, [x9, #8]
  40795c:	cbz	x8, 407968 <error@@Base+0x5bbc>
  407960:	ldr	x10, [x9, #32]
  407964:	str	x10, [x8, #32]
  407968:	ldr	x11, [x9, #16]
  40796c:	mov	x10, x9
  407970:	cbz	x11, 407908 <error@@Base+0x5b5c>
  407974:	ldr	x10, [x9, #32]
  407978:	str	x10, [x11, #32]
  40797c:	mov	x10, x9
  407980:	b	407908 <error@@Base+0x5b5c>
  407984:	mov	x0, x21
  407988:	mov	x1, x22
  40798c:	bl	4100b4 <error@@Base+0xe308>
  407990:	cbz	w0, 4079ac <error@@Base+0x5c00>
  407994:	b	40756c <error@@Base+0x57c0>
  407998:	mov	x0, x21
  40799c:	mov	x1, x23
  4079a0:	bl	4100b4 <error@@Base+0xe308>
  4079a4:	mov	x22, x23
  4079a8:	cbnz	w0, 40756c <error@@Base+0x57c0>
  4079ac:	ldr	x23, [x22, #8]
  4079b0:	cbnz	x23, 407998 <error@@Base+0x5bec>
  4079b4:	mov	x8, xzr
  4079b8:	b	4079c4 <error@@Base+0x5c18>
  4079bc:	ldr	x22, [x8]
  4079c0:	cbz	x22, 4079e0 <error@@Base+0x5c34>
  4079c4:	ldr	x23, [x22, #16]
  4079c8:	mov	x9, x8
  4079cc:	mov	x8, x22
  4079d0:	cmp	x23, x9
  4079d4:	b.eq	4079bc <error@@Base+0x5c10>  // b.none
  4079d8:	cbz	x23, 4079bc <error@@Base+0x5c10>
  4079dc:	b	407998 <error@@Base+0x5bec>
  4079e0:	ldr	x8, [x21, #16]
  4079e4:	cbz	x8, 407a74 <error@@Base+0x5cc8>
  4079e8:	mov	w24, wzr
  4079ec:	mov	x22, xzr
  4079f0:	mov	w23, #0x18                  	// #24
  4079f4:	ldr	x8, [x21, #48]
  4079f8:	madd	x8, x22, x23, x8
  4079fc:	ldr	x8, [x8, #8]
  407a00:	cbnz	x8, 407a38 <error@@Base+0x5c8c>
  407a04:	sub	x0, x29, #0x28
  407a08:	mov	w3, #0x1                   	// #1
  407a0c:	mov	x1, x21
  407a10:	mov	x2, x22
  407a14:	bl	410744 <error@@Base+0xe998>
  407a18:	cbnz	w0, 40756c <error@@Base+0x57c0>
  407a1c:	ldr	x8, [x21, #48]
  407a20:	madd	x8, x22, x23, x8
  407a24:	ldr	x8, [x8, #8]
  407a28:	cbnz	x8, 407a38 <error@@Base+0x5c8c>
  407a2c:	ldur	x0, [x29, #-24]
  407a30:	bl	401aa0 <free@plt>
  407a34:	mov	w24, #0x1                   	// #1
  407a38:	ldr	x9, [x21, #16]
  407a3c:	add	x8, x22, #0x1
  407a40:	mov	w10, w24
  407a44:	cmp	x8, x9
  407a48:	cset	w11, ne  // ne = any
  407a4c:	csinc	x22, xzr, x22, eq  // eq = none
  407a50:	and	w24, w24, w11
  407a54:	tbnz	w10, #0, 4079f4 <error@@Base+0x5c48>
  407a58:	cmp	x8, x9
  407a5c:	b.ne	4079f4 <error@@Base+0x5c48>  // b.any
  407a60:	add	x8, x8, x8, lsl #1
  407a64:	lsl	x0, x8, #3
  407a68:	ldrb	w8, [x19, #56]
  407a6c:	tbz	w8, #4, 407a80 <error@@Base+0x5cd4>
  407a70:	b	407a90 <error@@Base+0x5ce4>
  407a74:	mov	x0, xzr
  407a78:	ldrb	w8, [x19, #56]
  407a7c:	tbnz	w8, #4, 407a90 <error@@Base+0x5ce4>
  407a80:	ldr	x8, [x19, #48]
  407a84:	cbz	x8, 407a90 <error@@Base+0x5ce4>
  407a88:	ldrb	w8, [x21, #176]
  407a8c:	tbnz	w8, #0, 407a98 <error@@Base+0x5cec>
  407a90:	ldr	x8, [x21, #152]
  407a94:	cbz	x8, 407ba4 <error@@Base+0x5df8>
  407a98:	bl	4018b0 <malloc@plt>
  407a9c:	str	x0, [x21, #56]
  407aa0:	cbz	x0, 407568 <error@@Base+0x57bc>
  407aa4:	ldr	x8, [x21, #16]
  407aa8:	cbz	x8, 407ba4 <error@@Base+0x5df8>
  407aac:	stp	xzr, xzr, [x0]
  407ab0:	str	xzr, [x0, #16]
  407ab4:	ldr	x9, [x21, #16]
  407ab8:	cmp	x9, #0x2
  407abc:	b.cc	407aec <error@@Base+0x5d40>  // b.lo, b.ul, b.last
  407ac0:	mov	w8, #0x1                   	// #1
  407ac4:	mov	w10, #0x18                  	// #24
  407ac8:	ldr	x9, [x21, #56]
  407acc:	add	x8, x8, #0x1
  407ad0:	add	x9, x9, x10
  407ad4:	stp	xzr, xzr, [x9]
  407ad8:	str	xzr, [x9, #16]
  407adc:	ldr	x9, [x21, #16]
  407ae0:	add	x10, x10, #0x18
  407ae4:	cmp	x8, x9
  407ae8:	b.cc	407ac8 <error@@Base+0x5d1c>  // b.lo, b.ul, b.last
  407aec:	cbz	x9, 407ba4 <error@@Base+0x5df8>
  407af0:	ldr	x8, [x21, #48]
  407af4:	mov	x22, xzr
  407af8:	mov	w23, #0x18                  	// #24
  407afc:	b	407b10 <error@@Base+0x5d64>
  407b00:	ldr	x9, [x21, #16]
  407b04:	add	x22, x22, #0x1
  407b08:	cmp	x22, x9
  407b0c:	b.cs	407ba4 <error@@Base+0x5df8>  // b.hs, b.nlast
  407b10:	madd	x10, x22, x23, x8
  407b14:	ldr	x11, [x10, #8]
  407b18:	cmp	x11, #0x1
  407b1c:	b.lt	407b04 <error@@Base+0x5d58>  // b.tstop
  407b20:	ldr	x24, [x10, #16]
  407b24:	mov	x26, xzr
  407b28:	b	407b54 <error@@Base+0x5da8>
  407b2c:	madd	x10, x11, x23, x10
  407b30:	ldr	x0, [x10, #16]
  407b34:	add	x10, x9, #0x1
  407b38:	str	x10, [x27]
  407b3c:	str	x22, [x0, x9, lsl #3]
  407b40:	madd	x9, x22, x23, x8
  407b44:	ldr	x9, [x9, #8]
  407b48:	add	x26, x26, #0x1
  407b4c:	cmp	x26, x9
  407b50:	b.ge	407b00 <error@@Base+0x5d54>  // b.tcont
  407b54:	ldr	x10, [x21, #56]
  407b58:	ldr	x11, [x24, x26, lsl #3]
  407b5c:	madd	x12, x11, x23, x10
  407b60:	mov	x27, x12
  407b64:	ldr	x13, [x12]
  407b68:	ldr	x9, [x27, #8]!
  407b6c:	cmp	x13, x9
  407b70:	b.ne	407b2c <error@@Base+0x5d80>  // b.any
  407b74:	lsl	x8, x13, #1
  407b78:	add	x8, x8, #0x2
  407b7c:	str	x8, [x12]
  407b80:	madd	x28, x11, x23, x10
  407b84:	ldr	x0, [x28, #16]!
  407b88:	lsl	x1, x8, #3
  407b8c:	bl	401950 <realloc@plt>
  407b90:	cbz	x0, 407568 <error@@Base+0x57bc>
  407b94:	str	x0, [x28]
  407b98:	ldr	x9, [x27]
  407b9c:	ldr	x8, [x21, #48]
  407ba0:	b	407b34 <error@@Base+0x5d88>
  407ba4:	stur	wzr, [x29, #-44]
  407ba8:	cbnz	x25, 407c9c <error@@Base+0x5ef0>
  407bac:	ldrb	w9, [x20, #176]
  407bb0:	tbz	w9, #2, 407c9c <error@@Base+0x5ef0>
  407bb4:	ldr	x8, [x19, #40]
  407bb8:	cbnz	x8, 407c9c <error@@Base+0x5ef0>
  407bbc:	ldr	x11, [x20, #16]
  407bc0:	cbz	x11, 407c68 <error@@Base+0x5ebc>
  407bc4:	ldr	x10, [x20]
  407bc8:	adrp	x13, 419000 <error@@Base+0x17254>
  407bcc:	mov	w8, wzr
  407bd0:	mov	w12, wzr
  407bd4:	add	x13, x13, #0x40
  407bd8:	mov	w14, #0x1                   	// #1
  407bdc:	mov	w15, #0x8b                  	// #139
  407be0:	mov	x16, x10
  407be4:	b	407c04 <error@@Base+0x5e58>
  407be8:	ldrsb	w17, [x16]
  407bec:	cmp	w17, #0x0
  407bf0:	cset	w17, lt  // lt = tstop
  407bf4:	orr	w12, w12, w17
  407bf8:	subs	x11, x11, #0x1
  407bfc:	add	x16, x16, #0x10
  407c00:	b.eq	407f38 <error@@Base+0x618c>  // b.none
  407c04:	ldrb	w17, [x16, #8]
  407c08:	sub	w17, w17, #0x1
  407c0c:	cmp	w17, #0xb
  407c10:	b.hi	407fbc <error@@Base+0x6210>  // b.pmore
  407c14:	adr	x18, 407be8 <error@@Base+0x5e3c>
  407c18:	ldrb	w0, [x13, x17]
  407c1c:	add	x18, x18, x0, lsl #2
  407c20:	br	x18
  407c24:	ldr	x17, [x16]
  407c28:	ldr	x18, [x17, #16]
  407c2c:	cbnz	x18, 407c9c <error@@Base+0x5ef0>
  407c30:	ldr	x17, [x17, #24]
  407c34:	cbz	x17, 407bf8 <error@@Base+0x5e4c>
  407c38:	b	407c9c <error@@Base+0x5ef0>
  407c3c:	ldr	w17, [x16]
  407c40:	sub	w17, w17, #0x10
  407c44:	ror	w17, w17, #4
  407c48:	cmp	w17, #0x7
  407c4c:	b.hi	407c9c <error@@Base+0x5ef0>  // b.pmore
  407c50:	lsl	w17, w14, w17
  407c54:	tst	w17, w15
  407c58:	b.ne	407bf8 <error@@Base+0x5e4c>  // b.any
  407c5c:	b	407c9c <error@@Base+0x5ef0>
  407c60:	mov	w8, #0x1                   	// #1
  407c64:	b	407bf8 <error@@Base+0x5e4c>
  407c68:	mov	w8, wzr
  407c6c:	ldr	x10, [x20, #152]
  407c70:	mov	w12, #0x2                   	// #2
  407c74:	and	w9, w9, #0xfffffff9
  407c78:	mov	w11, #0x1                   	// #1
  407c7c:	cmp	x10, #0x0
  407c80:	cset	w10, gt
  407c84:	orr	w8, w8, w10
  407c88:	tst	w8, #0x1
  407c8c:	csel	w8, w12, wzr, ne  // ne = any
  407c90:	orr	w8, w8, w9
  407c94:	str	w11, [x20, #180]
  407c98:	strb	w8, [x20, #176]
  407c9c:	ldr	x8, [x20, #104]
  407ca0:	ldr	x24, [x20, #48]
  407ca4:	ldr	x8, [x8, #24]
  407ca8:	ldr	x23, [x8, #56]
  407cac:	mov	w8, #0x18                  	// #24
  407cb0:	str	x23, [x20, #144]
  407cb4:	madd	x8, x23, x8, x24
  407cb8:	ldr	x22, [x8, #8]
  407cbc:	stur	x22, [x29, #-32]
  407cc0:	ldr	x25, [x8, #8]
  407cc4:	cmp	x25, #0x1
  407cc8:	b.lt	407e0c <error@@Base+0x6060>  // b.tstop
  407ccc:	lsl	x0, x22, #3
  407cd0:	stur	x22, [x29, #-40]
  407cd4:	bl	4018b0 <malloc@plt>
  407cd8:	stur	x0, [x29, #-24]
  407cdc:	cbz	x0, 407fac <error@@Base+0x6200>
  407ce0:	mov	w8, #0x18                  	// #24
  407ce4:	madd	x8, x23, x8, x24
  407ce8:	ldr	x1, [x8, #16]
  407cec:	lsl	x2, x25, #3
  407cf0:	mov	x21, x0
  407cf4:	bl	401780 <memcpy@plt>
  407cf8:	cmp	x22, #0x1
  407cfc:	stur	wzr, [x29, #-12]
  407d00:	b.lt	407e18 <error@@Base+0x606c>  // b.tstop
  407d04:	ldr	x8, [x20, #152]
  407d08:	cmp	x8, #0x1
  407d0c:	b.lt	407e18 <error@@Base+0x606c>  // b.tstop
  407d10:	mov	x8, xzr
  407d14:	mov	w23, #0x18                  	// #24
  407d18:	ldr	x9, [x21, x8, lsl #3]
  407d1c:	ldr	x10, [x20]
  407d20:	add	x11, x10, x9, lsl #4
  407d24:	ldrb	w11, [x11, #8]
  407d28:	cmp	w11, #0x4
  407d2c:	b.ne	407df8 <error@@Base+0x604c>  // b.any
  407d30:	cmp	x22, #0x1
  407d34:	b.lt	407d84 <error@@Base+0x5fd8>  // b.tstop
  407d38:	mov	x11, xzr
  407d3c:	add	x12, x10, x9, lsl #4
  407d40:	b	407d50 <error@@Base+0x5fa4>
  407d44:	add	x11, x11, #0x1
  407d48:	cmp	x22, x11
  407d4c:	b.eq	407df8 <error@@Base+0x604c>  // b.none
  407d50:	ldr	x13, [x21, x11, lsl #3]
  407d54:	add	x14, x10, x13, lsl #4
  407d58:	ldrb	w14, [x14, #8]
  407d5c:	cmp	w14, #0x9
  407d60:	b.ne	407d44 <error@@Base+0x5f98>  // b.any
  407d64:	lsl	x13, x13, #4
  407d68:	ldr	x13, [x10, x13]
  407d6c:	ldr	x14, [x12]
  407d70:	cmp	x13, x14
  407d74:	b.ne	407d44 <error@@Base+0x5f98>  // b.any
  407d78:	cmp	x11, x22
  407d7c:	b.ne	407d90 <error@@Base+0x5fe4>  // b.any
  407d80:	b	407df8 <error@@Base+0x604c>
  407d84:	mov	x11, xzr
  407d88:	cmp	x11, x22
  407d8c:	b.eq	407df8 <error@@Base+0x604c>  // b.none
  407d90:	ldr	x10, [x20, #40]
  407d94:	madd	x9, x9, x23, x10
  407d98:	ldr	x9, [x9, #16]
  407d9c:	subs	x10, x22, #0x1
  407da0:	ldr	x9, [x9]
  407da4:	b.lt	407ddc <error@@Base+0x6030>  // b.tstop
  407da8:	mov	x11, xzr
  407dac:	b.eq	407dd0 <error@@Base+0x6024>  // b.none
  407db0:	add	x12, x11, x10
  407db4:	lsr	x12, x12, #1
  407db8:	ldr	x13, [x21, x12, lsl #3]
  407dbc:	cmp	x13, x9
  407dc0:	csinc	x11, x11, x12, ge  // ge = tcont
  407dc4:	csel	x10, x10, x12, lt  // lt = tstop
  407dc8:	cmp	x11, x10
  407dcc:	b.cc	407db0 <error@@Base+0x6004>  // b.lo, b.ul, b.last
  407dd0:	ldr	x10, [x21, x11, lsl #3]
  407dd4:	cmp	x10, x9
  407dd8:	b.eq	407df8 <error@@Base+0x604c>  // b.none
  407ddc:	ldr	x8, [x20, #48]
  407de0:	sub	x0, x29, #0x28
  407de4:	madd	x1, x9, x23, x8
  407de8:	bl	410e28 <error@@Base+0xf07c>
  407dec:	cbnz	w0, 407eb0 <error@@Base+0x6104>
  407df0:	ldur	x22, [x29, #-32]
  407df4:	mov	x8, xzr
  407df8:	add	x8, x8, #0x1
  407dfc:	cmp	x8, x22
  407e00:	b.ge	407e18 <error@@Base+0x606c>  // b.tcont
  407e04:	ldur	x21, [x29, #-24]
  407e08:	b	407d18 <error@@Base+0x5f6c>
  407e0c:	stp	xzr, xzr, [x29, #-40]
  407e10:	stur	xzr, [x29, #-24]
  407e14:	stur	wzr, [x29, #-12]
  407e18:	sub	x0, x29, #0xc
  407e1c:	sub	x2, x29, #0x28
  407e20:	mov	x1, x20
  407e24:	mov	w3, wzr
  407e28:	bl	4110d0 <error@@Base+0xf324>
  407e2c:	str	x0, [x20, #72]
  407e30:	cbz	x0, 407fa4 <error@@Base+0x61f8>
  407e34:	ldrsb	w8, [x0, #104]
  407e38:	tbnz	w8, #31, 407e48 <error@@Base+0x609c>
  407e3c:	stp	x0, x0, [x20, #88]
  407e40:	str	x0, [x20, #80]
  407e44:	b	407ea4 <error@@Base+0x60f8>
  407e48:	sub	x0, x29, #0xc
  407e4c:	sub	x2, x29, #0x28
  407e50:	mov	w3, #0x1                   	// #1
  407e54:	mov	x1, x20
  407e58:	bl	4110d0 <error@@Base+0xf324>
  407e5c:	str	x0, [x20, #80]
  407e60:	sub	x0, x29, #0xc
  407e64:	sub	x2, x29, #0x28
  407e68:	mov	w3, #0x2                   	// #2
  407e6c:	mov	x1, x20
  407e70:	bl	4110d0 <error@@Base+0xf324>
  407e74:	str	x0, [x20, #88]
  407e78:	sub	x0, x29, #0xc
  407e7c:	sub	x2, x29, #0x28
  407e80:	mov	w3, #0x6                   	// #6
  407e84:	mov	x1, x20
  407e88:	bl	4110d0 <error@@Base+0xf324>
  407e8c:	ldr	x8, [x20, #80]
  407e90:	str	x0, [x20, #96]
  407e94:	cbz	x8, 407fa4 <error@@Base+0x61f8>
  407e98:	cbz	x0, 407fa4 <error@@Base+0x61f8>
  407e9c:	ldr	x8, [x20, #88]
  407ea0:	cbz	x8, 407fa4 <error@@Base+0x61f8>
  407ea4:	ldur	x0, [x29, #-24]
  407ea8:	bl	401aa0 <free@plt>
  407eac:	mov	w0, wzr
  407eb0:	stur	w0, [x29, #-44]
  407eb4:	ldr	x21, [x19]
  407eb8:	ldr	x0, [x21, #112]
  407ebc:	cbz	x0, 407ed0 <error@@Base+0x6124>
  407ec0:	ldr	x22, [x0]
  407ec4:	bl	401aa0 <free@plt>
  407ec8:	mov	x0, x22
  407ecc:	cbnz	x22, 407ec0 <error@@Base+0x6114>
  407ed0:	ldr	x0, [x21, #32]
  407ed4:	mov	w8, #0xf                   	// #15
  407ed8:	str	w8, [x21, #128]
  407edc:	stp	xzr, xzr, [x21, #104]
  407ee0:	bl	401aa0 <free@plt>
  407ee4:	str	xzr, [x21, #32]
  407ee8:	ldr	x0, [sp, #24]
  407eec:	bl	401aa0 <free@plt>
  407ef0:	ldr	x0, [sp, #32]
  407ef4:	bl	401aa0 <free@plt>
  407ef8:	ldrb	w8, [sp, #147]
  407efc:	cbz	w8, 407f08 <error@@Base+0x615c>
  407f00:	ldr	x0, [sp, #16]
  407f04:	bl	401aa0 <free@plt>
  407f08:	ldur	w8, [x29, #-44]
  407f0c:	cbnz	w8, 40753c <error@@Base+0x5790>
  407f10:	mov	w21, wzr
  407f14:	mov	w0, w21
  407f18:	ldp	x20, x19, [sp, #288]
  407f1c:	ldp	x22, x21, [sp, #272]
  407f20:	ldp	x24, x23, [sp, #256]
  407f24:	ldp	x26, x25, [sp, #240]
  407f28:	ldp	x28, x27, [sp, #224]
  407f2c:	ldp	x29, x30, [sp, #208]
  407f30:	add	sp, sp, #0x130
  407f34:	ret
  407f38:	orr	w11, w12, w8
  407f3c:	tbz	w11, #0, 407c6c <error@@Base+0x5ec0>
  407f40:	mov	x9, xzr
  407f44:	mov	w11, #0x1                   	// #1
  407f48:	add	x12, x10, x9
  407f4c:	ldr	w13, [x12, #8]
  407f50:	and	w14, w13, #0xff
  407f54:	cmp	w14, #0x5
  407f58:	b.eq	407f74 <error@@Base+0x61c8>  // b.none
  407f5c:	cmp	w14, #0x1
  407f60:	b.ne	407f80 <error@@Base+0x61d4>  // b.any
  407f64:	ldrsb	w10, [x10, x9]
  407f68:	tbz	w10, #31, 407f80 <error@@Base+0x61d4>
  407f6c:	and	w10, w13, #0xffdfffff
  407f70:	b	407f7c <error@@Base+0x61d0>
  407f74:	and	w10, w13, #0xffffff00
  407f78:	orr	w10, w10, #0x7
  407f7c:	str	w10, [x12, #8]
  407f80:	ldr	x10, [x20, #16]
  407f84:	cmp	x11, x10
  407f88:	b.cs	407f9c <error@@Base+0x61f0>  // b.hs, b.nlast
  407f8c:	ldr	x10, [x20]
  407f90:	add	x9, x9, #0x10
  407f94:	add	x11, x11, #0x1
  407f98:	b	407f48 <error@@Base+0x619c>
  407f9c:	ldrb	w9, [x20, #176]
  407fa0:	b	407c6c <error@@Base+0x5ec0>
  407fa4:	ldur	w0, [x29, #-12]
  407fa8:	b	407eb0 <error@@Base+0x6104>
  407fac:	mov	w0, #0xc                   	// #12
  407fb0:	stp	xzr, xzr, [x29, #-40]
  407fb4:	stur	w0, [x29, #-12]
  407fb8:	b	407eb0 <error@@Base+0x6104>
  407fbc:	bl	4019f0 <abort@plt>
  407fc0:	adrp	x9, 42a000 <error@@Base+0x28254>
  407fc4:	ldr	x8, [x9, #1744]
  407fc8:	str	x0, [x9, #1744]
  407fcc:	mov	x0, x8
  407fd0:	ret
  407fd4:	stp	x29, x30, [sp, #-48]!
  407fd8:	stp	x20, x19, [sp, #32]
  407fdc:	ldr	x20, [x0, #32]
  407fe0:	str	x21, [sp, #16]
  407fe4:	ldr	x21, [x0]
  407fe8:	movi	v0.2d, #0x0
  407fec:	stp	q0, q0, [x20, #224]
  407ff0:	stp	q0, q0, [x20, #192]
  407ff4:	stp	q0, q0, [x20, #160]
  407ff8:	stp	q0, q0, [x20, #128]
  407ffc:	stp	q0, q0, [x20, #96]
  408000:	stp	q0, q0, [x20, #64]
  408004:	stp	q0, q0, [x20, #32]
  408008:	stp	q0, q0, [x20]
  40800c:	ldr	x1, [x21, #72]
  408010:	mov	x2, x20
  408014:	mov	x29, sp
  408018:	mov	x19, x0
  40801c:	bl	408090 <error@@Base+0x62e4>
  408020:	ldp	x8, x1, [x21, #72]
  408024:	cmp	x8, x1
  408028:	b.eq	40803c <error@@Base+0x6290>  // b.none
  40802c:	mov	x0, x19
  408030:	mov	x2, x20
  408034:	bl	408090 <error@@Base+0x62e4>
  408038:	ldr	x8, [x21, #72]
  40803c:	ldr	x1, [x21, #88]
  408040:	cmp	x8, x1
  408044:	b.eq	408058 <error@@Base+0x62ac>  // b.none
  408048:	mov	x0, x19
  40804c:	mov	x2, x20
  408050:	bl	408090 <error@@Base+0x62e4>
  408054:	ldr	x8, [x21, #72]
  408058:	ldr	x1, [x21, #96]
  40805c:	cmp	x8, x1
  408060:	b.eq	408070 <error@@Base+0x62c4>  // b.none
  408064:	mov	x0, x19
  408068:	mov	x2, x20
  40806c:	bl	408090 <error@@Base+0x62e4>
  408070:	ldrb	w8, [x19, #56]
  408074:	ldr	x21, [sp, #16]
  408078:	mov	w0, wzr
  40807c:	orr	w8, w8, #0x8
  408080:	strb	w8, [x19, #56]
  408084:	ldp	x20, x19, [sp, #32]
  408088:	ldp	x29, x30, [sp], #48
  40808c:	ret
  408090:	sub	sp, sp, #0x1e0
  408094:	stp	x29, x30, [sp, #384]
  408098:	stp	x28, x27, [sp, #400]
  40809c:	stp	x26, x25, [sp, #416]
  4080a0:	stp	x24, x23, [sp, #432]
  4080a4:	stp	x22, x21, [sp, #448]
  4080a8:	stp	x20, x19, [sp, #464]
  4080ac:	ldr	x28, [x0]
  4080b0:	mov	x20, x2
  4080b4:	mov	x23, x0
  4080b8:	add	x29, sp, #0x180
  4080bc:	ldr	w8, [x28, #180]
  4080c0:	cmp	w8, #0x1
  4080c4:	b.ne	4080e4 <error@@Base+0x6338>  // b.any
  4080c8:	ldrb	w8, [x23, #26]
  4080cc:	ubfx	w8, w8, #6, #1
  4080d0:	str	w8, [sp, #68]
  4080d4:	ldr	x8, [x1, #16]
  4080d8:	cmp	x8, #0x1
  4080dc:	b.ge	4080f4 <error@@Base+0x6348>  // b.tcont
  4080e0:	b	4087a4 <error@@Base+0x69f8>
  4080e4:	str	wzr, [sp, #68]
  4080e8:	ldr	x8, [x1, #16]
  4080ec:	cmp	x8, #0x1
  4080f0:	b.lt	4087a4 <error@@Base+0x69f8>  // b.tstop
  4080f4:	add	x8, x20, #0x3
  4080f8:	str	x8, [sp, #16]
  4080fc:	adrp	x8, 419000 <error@@Base+0x17254>
  408100:	ldr	q0, [x8, #16]
  408104:	add	x9, sp, #0x68
  408108:	mov	w8, #0x2                   	// #2
  40810c:	mov	x25, xzr
  408110:	mov	w26, #0x1                   	// #1
  408114:	orr	x9, x9, #0x1
  408118:	str	q0, [sp, #48]
  40811c:	dup	v0.2d, x8
  408120:	str	x9, [sp, #8]
  408124:	str	q0, [sp, #80]
  408128:	stp	x23, x28, [sp, #24]
  40812c:	str	x1, [sp, #72]
  408130:	b	408148 <error@@Base+0x639c>
  408134:	ldr	x1, [sp, #72]
  408138:	add	x25, x25, #0x1
  40813c:	ldr	x8, [x1, #16]
  408140:	cmp	x25, x8
  408144:	b.ge	4087a4 <error@@Base+0x69f8>  // b.tcont
  408148:	ldr	x8, [x1, #24]
  40814c:	ldr	x10, [x28]
  408150:	ldr	x19, [x8, x25, lsl #3]
  408154:	add	x9, x10, x19, lsl #4
  408158:	ldrb	w8, [x9, #8]
  40815c:	sub	w11, w8, #0x1
  408160:	cmp	w11, #0x6
  408164:	b.hi	408134 <error@@Base+0x6388>  // b.pmore
  408168:	adrp	x14, 419000 <error@@Base+0x17254>
  40816c:	add	x14, x14, #0x4c
  408170:	adr	x12, 408134 <error@@Base+0x6388>
  408174:	ldrh	w13, [x14, x11, lsl #1]
  408178:	add	x12, x12, x13, lsl #2
  40817c:	br	x12
  408180:	ldrb	w21, [x9]
  408184:	ldr	w8, [sp, #68]
  408188:	strb	w26, [x20, x21]
  40818c:	cbz	w8, 4081a0 <error@@Base+0x63f4>
  408190:	bl	401850 <__ctype_tolower_loc@plt>
  408194:	ldr	x8, [x0]
  408198:	ldrsw	x8, [x8, x21, lsl #2]
  40819c:	strb	w26, [x20, x8]
  4081a0:	ldrb	w8, [x23, #26]
  4081a4:	tbz	w8, #6, 408134 <error@@Base+0x6388>
  4081a8:	ldr	w8, [x28, #180]
  4081ac:	cmp	w8, #0x2
  4081b0:	b.lt	408134 <error@@Base+0x6388>  // b.tstop
  4081b4:	ldr	x9, [x28]
  4081b8:	lsl	x8, x19, #4
  4081bc:	add	x10, x19, #0x1
  4081c0:	mov	w14, #0x1                   	// #1
  4081c4:	ldrb	w9, [x9, x8]
  4081c8:	movk	w14, #0x20, lsl #16
  4081cc:	strb	w9, [sp, #104]
  4081d0:	ldr	x9, [x28, #16]
  4081d4:	cmp	x10, x9
  4081d8:	ldr	x9, [sp, #8]
  4081dc:	b.cs	40821c <error@@Base+0x6470>  // b.hs, b.nlast
  4081e0:	ldr	x9, [sp, #8]
  4081e4:	ldr	x11, [x28]
  4081e8:	add	w13, w14, #0xfe
  4081ec:	add	x11, x11, x8
  4081f0:	ldr	w12, [x11, #24]
  4081f4:	and	w12, w12, w13
  4081f8:	cmp	w12, w14
  4081fc:	b.ne	40821c <error@@Base+0x6470>  // b.any
  408200:	ldrb	w11, [x11, #16]
  408204:	add	x10, x10, #0x1
  408208:	add	x8, x8, #0x10
  40820c:	strb	w11, [x9], #1
  408210:	ldr	x11, [x28, #16]
  408214:	cmp	x10, x11
  408218:	b.cc	4081e4 <error@@Base+0x6438>  // b.lo, b.ul, b.last
  40821c:	add	x8, sp, #0x68
  408220:	sub	x22, x9, x8
  408224:	sub	x0, x29, #0xc
  408228:	add	x1, sp, #0x68
  40822c:	sub	x3, x29, #0x18
  408230:	mov	x2, x22
  408234:	stur	xzr, [x29, #-24]
  408238:	bl	406c20 <error@@Base+0x4e74>
  40823c:	cmp	x0, x22
  408240:	b.ne	408134 <error@@Base+0x6388>  // b.any
  408244:	ldur	w0, [x29, #-12]
  408248:	bl	401bd0 <towlower@plt>
  40824c:	mov	w1, w0
  408250:	add	x0, sp, #0x68
  408254:	sub	x2, x29, #0x18
  408258:	bl	401c00 <wcrtomb@plt>
  40825c:	cmn	x0, #0x1
  408260:	b.eq	408134 <error@@Base+0x6388>  // b.none
  408264:	ldrb	w8, [sp, #104]
  408268:	strb	w26, [x20, x8]
  40826c:	b	408134 <error@@Base+0x6388>
  408270:	lsl	x22, x19, #4
  408274:	ldr	x8, [x10, x22]
  408278:	ldr	x19, [x8]
  40827c:	ldr	w8, [sp, #68]
  408280:	cbz	w8, 4083f0 <error@@Base+0x6644>
  408284:	ldr	x9, [sp, #16]
  408288:	mov	x27, xzr
  40828c:	mov	w8, #0x83                  	// #131
  408290:	b	4082b8 <error@@Base+0x650c>
  408294:	bl	401850 <__ctype_tolower_loc@plt>
  408298:	ldr	x8, [x0]
  40829c:	ldr	w8, [x8, x27, lsl #2]
  4082a0:	strb	w26, [x20, w8, sxtw]
  4082a4:	add	x27, x27, #0x1
  4082a8:	add	w8, w21, #0x1
  4082ac:	cmp	x27, #0x40
  4082b0:	add	x9, x24, #0x1
  4082b4:	b.eq	408458 <error@@Base+0x66ac>  // b.none
  4082b8:	lsr	x10, x19, x27
  4082bc:	mov	w21, w8
  4082c0:	mov	x24, x9
  4082c4:	tbz	w10, #0, 4082a4 <error@@Base+0x64f8>
  4082c8:	add	w8, w27, #0x80
  4082cc:	cmp	w8, #0x180
  4082d0:	strb	w26, [x20, x27]
  4082d4:	b.cc	408294 <error@@Base+0x64e8>  // b.lo, b.ul, b.last
  4082d8:	mov	w8, w27
  4082dc:	b	4082a0 <error@@Base+0x64f4>
  4082e0:	ldr	w8, [x28, #180]
  4082e4:	ldr	x22, [x9]
  4082e8:	cmp	w8, #0x2
  4082ec:	b.lt	408348 <error@@Base+0x659c>  // b.tstop
  4082f0:	ldr	x8, [x22, #72]
  4082f4:	cbnz	x8, 408308 <error@@Base+0x655c>
  4082f8:	ldrb	w8, [x22, #32]
  4082fc:	tbnz	w8, #0, 408308 <error@@Base+0x655c>
  408300:	ldr	x8, [x22, #64]
  408304:	cbz	x8, 408348 <error@@Base+0x659c>
  408308:	sturb	wzr, [x29, #-24]
  40830c:	b	40831c <error@@Base+0x6570>
  408310:	add	w8, w8, #0x1
  408314:	sturb	w8, [x29, #-24]
  408318:	tbnz	w8, #8, 408134 <error@@Base+0x6388>
  40831c:	sub	x1, x29, #0x18
  408320:	add	x3, sp, #0x68
  408324:	mov	w2, #0x1                   	// #1
  408328:	mov	x0, xzr
  40832c:	str	xzr, [sp, #104]
  408330:	bl	406c20 <error@@Base+0x4e74>
  408334:	ldurb	w8, [x29, #-24]
  408338:	cmn	x0, #0x2
  40833c:	b.ne	408310 <error@@Base+0x6564>  // b.any
  408340:	strb	w26, [x20, x8]
  408344:	b	408310 <error@@Base+0x6564>
  408348:	ldr	x8, [x22, #40]
  40834c:	cmp	x8, #0x1
  408350:	b.lt	408134 <error@@Base+0x6388>  // b.tstop
  408354:	ldr	w8, [sp, #68]
  408358:	tbz	w8, #0, 4086e8 <error@@Base+0x693c>
  40835c:	mov	x21, xzr
  408360:	b	408374 <error@@Base+0x65c8>
  408364:	ldr	x8, [x22, #40]
  408368:	add	x21, x21, #0x1
  40836c:	cmp	x21, x8
  408370:	b.ge	408134 <error@@Base+0x6388>  // b.tcont
  408374:	stur	xzr, [x29, #-24]
  408378:	ldr	x8, [x22]
  40837c:	add	x0, sp, #0x68
  408380:	sub	x2, x29, #0x18
  408384:	ldr	w1, [x8, x21, lsl #2]
  408388:	bl	401c00 <wcrtomb@plt>
  40838c:	cmn	x0, #0x1
  408390:	b.eq	4083ac <error@@Base+0x6600>  // b.none
  408394:	ldrb	w19, [sp, #104]
  408398:	strb	w26, [x20, x19]
  40839c:	bl	401850 <__ctype_tolower_loc@plt>
  4083a0:	ldr	x8, [x0]
  4083a4:	ldrsw	x8, [x8, x19, lsl #2]
  4083a8:	strb	w26, [x20, x8]
  4083ac:	ldrb	w8, [x23, #26]
  4083b0:	tbz	w8, #6, 408364 <error@@Base+0x65b8>
  4083b4:	ldr	w8, [x28, #180]
  4083b8:	cmp	w8, #0x2
  4083bc:	b.lt	408364 <error@@Base+0x65b8>  // b.tstop
  4083c0:	ldr	x8, [x22]
  4083c4:	ldr	w0, [x8, x21, lsl #2]
  4083c8:	bl	401bd0 <towlower@plt>
  4083cc:	mov	w1, w0
  4083d0:	add	x0, sp, #0x68
  4083d4:	sub	x2, x29, #0x18
  4083d8:	bl	401c00 <wcrtomb@plt>
  4083dc:	cmn	x0, #0x1
  4083e0:	b.eq	408364 <error@@Base+0x65b8>  // b.none
  4083e4:	ldrb	w8, [sp, #104]
  4083e8:	strb	w26, [x20, x8]
  4083ec:	b	408364 <error@@Base+0x65b8>
  4083f0:	ldr	q1, [sp, #48]
  4083f4:	mov	x8, xzr
  4083f8:	dup	v0.2d, x19
  4083fc:	mov	w10, #0x2                   	// #2
  408400:	b	408418 <error@@Base+0x666c>
  408404:	ldr	q2, [sp, #80]
  408408:	add	x8, x8, #0x2
  40840c:	cmp	x8, #0x40
  408410:	add	v1.2d, v1.2d, v2.2d
  408414:	b.eq	4084c0 <error@@Base+0x6714>  // b.none
  408418:	dup	v2.2d, x26
  40841c:	ushl	v2.2d, v2.2d, v1.2d
  408420:	cmtst	v3.2d, v2.2d, v0.2d
  408424:	xtn	v3.2s, v3.2d
  408428:	and	v2.16b, v2.16b, v0.16b
  40842c:	fmov	w9, s3
  408430:	tbz	w9, #0, 408438 <error@@Base+0x668c>
  408434:	strb	w26, [x20, x8]
  408438:	cmeq	v2.2d, v2.2d, #0
  40843c:	mvn	v2.16b, v2.16b
  408440:	xtn	v2.2s, v2.2d
  408444:	mov	w9, v2.s[1]
  408448:	tbz	w9, #0, 408404 <error@@Base+0x6658>
  40844c:	add	x9, x20, x8
  408450:	strb	w26, [x9, #1]
  408454:	b	408404 <error@@Base+0x6658>
  408458:	ldr	x8, [x28]
  40845c:	mov	x28, xzr
  408460:	str	x22, [sp, #40]
  408464:	ldr	x8, [x8, x22]
  408468:	ldr	x23, [x8, #8]
  40846c:	b	408498 <error@@Base+0x66ec>
  408470:	bl	401850 <__ctype_tolower_loc@plt>
  408474:	ldr	x8, [x0]
  408478:	ldr	w8, [x8, x27, lsl #2]
  40847c:	strb	w26, [x20, w8, sxtw]
  408480:	add	x28, x28, #0x1
  408484:	add	x27, x27, #0x1
  408488:	add	w21, w22, #0x1
  40848c:	cmp	x28, #0x40
  408490:	add	x24, x19, #0x1
  408494:	b.eq	408534 <error@@Base+0x6788>  // b.none
  408498:	lsr	x8, x23, x28
  40849c:	mov	w22, w21
  4084a0:	mov	x19, x24
  4084a4:	tbz	w8, #0, 408480 <error@@Base+0x66d4>
  4084a8:	add	w8, w27, #0x80
  4084ac:	cmp	w8, #0x180
  4084b0:	strb	w26, [x20, x27]
  4084b4:	b.cc	408470 <error@@Base+0x66c4>  // b.lo, b.ul, b.last
  4084b8:	mov	w8, w27
  4084bc:	b	40847c <error@@Base+0x66d0>
  4084c0:	ldr	x9, [x28]
  4084c4:	ldr	q1, [sp, #48]
  4084c8:	mov	x8, xzr
  4084cc:	ldr	x9, [x9, x22]
  4084d0:	add	x9, x9, #0x8
  4084d4:	ld1r	{v0.2d}, [x9]
  4084d8:	b	4084f0 <error@@Base+0x6744>
  4084dc:	add	x8, x8, #0x2
  4084e0:	dup	v2.2d, x10
  4084e4:	cmp	x8, #0x40
  4084e8:	add	v1.2d, v1.2d, v2.2d
  4084ec:	b.eq	40859c <error@@Base+0x67f0>  // b.none
  4084f0:	dup	v2.2d, x26
  4084f4:	ushl	v2.2d, v2.2d, v1.2d
  4084f8:	cmtst	v3.2d, v2.2d, v0.2d
  4084fc:	xtn	v3.2s, v3.2d
  408500:	and	v2.16b, v2.16b, v0.16b
  408504:	fmov	w9, s3
  408508:	tbz	w9, #0, 408514 <error@@Base+0x6768>
  40850c:	add	x9, x20, x8
  408510:	strb	w26, [x9, #64]
  408514:	cmeq	v2.2d, v2.2d, #0
  408518:	mvn	v2.16b, v2.16b
  40851c:	xtn	v2.2s, v2.2d
  408520:	mov	w9, v2.s[1]
  408524:	tbz	w9, #0, 4084dc <error@@Base+0x6730>
  408528:	add	x9, x20, x8
  40852c:	strb	w26, [x9, #65]
  408530:	b	4084dc <error@@Base+0x6730>
  408534:	ldp	x8, x9, [sp, #32]
  408538:	mov	x28, xzr
  40853c:	ldr	x8, [x8]
  408540:	ldr	x8, [x8, x9]
  408544:	ldr	x23, [x8, #16]
  408548:	b	408574 <error@@Base+0x67c8>
  40854c:	bl	401850 <__ctype_tolower_loc@plt>
  408550:	ldr	x8, [x0]
  408554:	ldr	w8, [x8, x27, lsl #2]
  408558:	strb	w26, [x20, w8, sxtw]
  40855c:	add	x28, x28, #0x1
  408560:	add	x27, x27, #0x1
  408564:	add	w22, w24, #0x1
  408568:	cmp	x28, #0x40
  40856c:	add	x19, x21, #0x1
  408570:	b.eq	408610 <error@@Base+0x6864>  // b.none
  408574:	lsr	x8, x23, x28
  408578:	mov	w24, w22
  40857c:	mov	x21, x19
  408580:	tbz	w8, #0, 40855c <error@@Base+0x67b0>
  408584:	add	w8, w27, #0x80
  408588:	cmp	w8, #0x180
  40858c:	strb	w26, [x20, x27]
  408590:	b.cc	40854c <error@@Base+0x67a0>  // b.lo, b.ul, b.last
  408594:	mov	w8, w27
  408598:	b	408558 <error@@Base+0x67ac>
  40859c:	ldr	x9, [x28]
  4085a0:	ldr	q1, [sp, #48]
  4085a4:	mov	x8, xzr
  4085a8:	ldr	x9, [x9, x22]
  4085ac:	add	x9, x9, #0x10
  4085b0:	ld1r	{v0.2d}, [x9]
  4085b4:	b	4085cc <error@@Base+0x6820>
  4085b8:	add	x8, x8, #0x2
  4085bc:	dup	v2.2d, x10
  4085c0:	cmp	x8, #0x40
  4085c4:	add	v1.2d, v1.2d, v2.2d
  4085c8:	b.eq	408670 <error@@Base+0x68c4>  // b.none
  4085cc:	dup	v2.2d, x26
  4085d0:	ushl	v2.2d, v2.2d, v1.2d
  4085d4:	cmtst	v3.2d, v2.2d, v0.2d
  4085d8:	xtn	v3.2s, v3.2d
  4085dc:	and	v2.16b, v2.16b, v0.16b
  4085e0:	fmov	w9, s3
  4085e4:	tbz	w9, #0, 4085f0 <error@@Base+0x6844>
  4085e8:	add	x9, x20, x8
  4085ec:	strb	w26, [x9, #128]
  4085f0:	cmeq	v2.2d, v2.2d, #0
  4085f4:	mvn	v2.16b, v2.16b
  4085f8:	xtn	v2.2s, v2.2d
  4085fc:	mov	w9, v2.s[1]
  408600:	tbz	w9, #0, 4085b8 <error@@Base+0x680c>
  408604:	add	x9, x20, x8
  408608:	strb	w26, [x9, #129]
  40860c:	b	4085b8 <error@@Base+0x680c>
  408610:	ldp	x28, x9, [sp, #32]
  408614:	ldr	x23, [sp, #24]
  408618:	mov	x22, xzr
  40861c:	ldr	x8, [x28]
  408620:	ldr	x8, [x8, x9]
  408624:	ldr	x19, [x8, #24]
  408628:	b	408654 <error@@Base+0x68a8>
  40862c:	bl	401850 <__ctype_tolower_loc@plt>
  408630:	ldr	x8, [x0]
  408634:	ldr	w8, [x8, x27, lsl #2]
  408638:	strb	w26, [x20, w8, sxtw]
  40863c:	add	x22, x22, #0x1
  408640:	add	x27, x27, #0x1
  408644:	add	w24, w24, #0x1
  408648:	cmp	x22, #0x40
  40864c:	add	x21, x21, #0x1
  408650:	b.eq	408134 <error@@Base+0x6388>  // b.none
  408654:	lsr	x8, x19, x22
  408658:	tbz	w8, #0, 40863c <error@@Base+0x6890>
  40865c:	cmp	w24, #0x180
  408660:	strb	w26, [x21]
  408664:	b.cc	40862c <error@@Base+0x6880>  // b.lo, b.ul, b.last
  408668:	mov	w8, w27
  40866c:	b	408638 <error@@Base+0x688c>
  408670:	ldr	x9, [x28]
  408674:	ldr	q1, [sp, #48]
  408678:	mov	x8, xzr
  40867c:	ldr	x9, [x9, x22]
  408680:	add	x9, x9, #0x18
  408684:	ld1r	{v0.2d}, [x9]
  408688:	b	4086a0 <error@@Base+0x68f4>
  40868c:	add	x8, x8, #0x2
  408690:	dup	v2.2d, x10
  408694:	cmp	x8, #0x40
  408698:	add	v1.2d, v1.2d, v2.2d
  40869c:	b.eq	408134 <error@@Base+0x6388>  // b.none
  4086a0:	dup	v2.2d, x26
  4086a4:	ushl	v2.2d, v2.2d, v1.2d
  4086a8:	cmtst	v3.2d, v2.2d, v0.2d
  4086ac:	xtn	v3.2s, v3.2d
  4086b0:	and	v2.16b, v2.16b, v0.16b
  4086b4:	fmov	w9, s3
  4086b8:	tbz	w9, #0, 4086c4 <error@@Base+0x6918>
  4086bc:	add	x9, x20, x8
  4086c0:	strb	w26, [x9, #192]
  4086c4:	cmeq	v2.2d, v2.2d, #0
  4086c8:	mvn	v2.16b, v2.16b
  4086cc:	xtn	v2.2s, v2.2d
  4086d0:	mov	w9, v2.s[1]
  4086d4:	mov	w10, #0x2                   	// #2
  4086d8:	tbz	w9, #0, 40868c <error@@Base+0x68e0>
  4086dc:	add	x9, x20, x8
  4086e0:	strb	w26, [x9, #193]
  4086e4:	b	40868c <error@@Base+0x68e0>
  4086e8:	mov	x19, xzr
  4086ec:	b	408700 <error@@Base+0x6954>
  4086f0:	ldr	x8, [x22, #40]
  4086f4:	add	x19, x19, #0x1
  4086f8:	cmp	x19, x8
  4086fc:	b.ge	408134 <error@@Base+0x6388>  // b.tcont
  408700:	stur	xzr, [x29, #-24]
  408704:	ldr	x8, [x22]
  408708:	add	x0, sp, #0x68
  40870c:	sub	x2, x29, #0x18
  408710:	ldr	w1, [x8, x19, lsl #2]
  408714:	bl	401c00 <wcrtomb@plt>
  408718:	cmn	x0, #0x1
  40871c:	b.eq	408728 <error@@Base+0x697c>  // b.none
  408720:	ldrb	w8, [sp, #104]
  408724:	strb	w26, [x20, x8]
  408728:	ldrb	w8, [x23, #26]
  40872c:	tbz	w8, #6, 4086f0 <error@@Base+0x6944>
  408730:	ldr	w8, [x28, #180]
  408734:	cmp	w8, #0x2
  408738:	b.lt	4086f0 <error@@Base+0x6944>  // b.tstop
  40873c:	ldr	x8, [x22]
  408740:	ldr	w0, [x8, x19, lsl #2]
  408744:	bl	401bd0 <towlower@plt>
  408748:	mov	w1, w0
  40874c:	add	x0, sp, #0x68
  408750:	sub	x2, x29, #0x18
  408754:	bl	401c00 <wcrtomb@plt>
  408758:	cmn	x0, #0x1
  40875c:	b.eq	4086f0 <error@@Base+0x6944>  // b.none
  408760:	ldrb	w8, [sp, #104]
  408764:	strb	w26, [x20, x8]
  408768:	b	4086f0 <error@@Base+0x6944>
  40876c:	movi	v0.16b, #0x1
  408770:	cmp	w8, #0x2
  408774:	stp	q0, q0, [x20, #224]
  408778:	stp	q0, q0, [x20, #192]
  40877c:	stp	q0, q0, [x20, #160]
  408780:	stp	q0, q0, [x20, #128]
  408784:	stp	q0, q0, [x20, #96]
  408788:	stp	q0, q0, [x20, #64]
  40878c:	stp	q0, q0, [x20, #32]
  408790:	stp	q0, q0, [x20]
  408794:	b.ne	4087a4 <error@@Base+0x69f8>  // b.any
  408798:	ldrb	w8, [x23, #56]
  40879c:	orr	w8, w8, #0x1
  4087a0:	strb	w8, [x23, #56]
  4087a4:	ldp	x20, x19, [sp, #464]
  4087a8:	ldp	x22, x21, [sp, #448]
  4087ac:	ldp	x24, x23, [sp, #432]
  4087b0:	ldp	x26, x25, [sp, #416]
  4087b4:	ldp	x28, x27, [sp, #400]
  4087b8:	ldp	x29, x30, [sp, #384]
  4087bc:	add	sp, sp, #0x1e0
  4087c0:	ret
  4087c4:	stp	x29, x30, [sp, #-48]!
  4087c8:	stp	x20, x19, [sp, #32]
  4087cc:	mov	x19, x0
  4087d0:	stp	xzr, xzr, [x0]
  4087d4:	str	xzr, [x0, #16]
  4087d8:	mov	w0, #0x100                 	// #256
  4087dc:	stp	x22, x21, [sp, #16]
  4087e0:	mov	x29, sp
  4087e4:	mov	w21, w2
  4087e8:	mov	x20, x1
  4087ec:	bl	4018b0 <malloc@plt>
  4087f0:	str	x0, [x19, #32]
  4087f4:	cbz	x0, 40893c <error@@Base+0x6b90>
  4087f8:	mov	w8, #0xb2fc                	// #45820
  4087fc:	mov	w9, #0x2c6                 	// #710
  408800:	tst	w21, #0x1
  408804:	movk	w8, #0x3, lsl #16
  408808:	movk	w9, #0x101, lsl #16
  40880c:	lsl	w10, w21, #21
  408810:	csel	x8, x9, x8, eq  // eq = none
  408814:	and	w9, w10, #0x400000
  408818:	orr	x22, x8, x9
  40881c:	tbnz	w21, #2, 40882c <error@@Base+0x6a80>
  408820:	ldrb	w8, [x19, #56]
  408824:	and	w8, w8, #0x7f
  408828:	b	408844 <error@@Base+0x6a98>
  40882c:	ldrb	w8, [x19, #56]
  408830:	mov	w9, #0xb2be                	// #45758
  408834:	movk	w9, #0x143, lsl #16
  408838:	and	x9, x22, x9
  40883c:	orr	x22, x9, #0x100
  408840:	orr	w8, w8, #0xffffff80
  408844:	lsl	w9, w21, #1
  408848:	strb	w8, [x19, #56]
  40884c:	and	w8, w8, #0xffffffef
  408850:	and	w9, w9, #0x10
  408854:	orr	w8, w8, w9
  408858:	mov	x0, x20
  40885c:	strb	w8, [x19, #56]
  408860:	str	xzr, [x19, #40]
  408864:	bl	4017b0 <strlen@plt>
  408868:	mov	x2, x0
  40886c:	mov	x0, x19
  408870:	mov	x1, x20
  408874:	mov	x3, x22
  408878:	bl	406d08 <error@@Base+0x4f5c>
  40887c:	cmp	w0, #0x10
  408880:	mov	w8, #0x8                   	// #8
  408884:	csel	w20, w8, w0, eq  // eq = none
  408888:	cbnz	w20, 408944 <error@@Base+0x6b98>
  40888c:	ldr	x20, [x19, #32]
  408890:	ldr	x21, [x19]
  408894:	movi	v0.2d, #0x0
  408898:	mov	x0, x19
  40889c:	stp	q0, q0, [x20, #224]
  4088a0:	stp	q0, q0, [x20, #192]
  4088a4:	stp	q0, q0, [x20, #160]
  4088a8:	stp	q0, q0, [x20, #128]
  4088ac:	stp	q0, q0, [x20, #96]
  4088b0:	stp	q0, q0, [x20, #64]
  4088b4:	stp	q0, q0, [x20, #32]
  4088b8:	stp	q0, q0, [x20]
  4088bc:	ldr	x1, [x21, #72]
  4088c0:	mov	x2, x20
  4088c4:	bl	408090 <error@@Base+0x62e4>
  4088c8:	ldp	x8, x1, [x21, #72]
  4088cc:	cmp	x8, x1
  4088d0:	b.eq	4088e4 <error@@Base+0x6b38>  // b.none
  4088d4:	mov	x0, x19
  4088d8:	mov	x2, x20
  4088dc:	bl	408090 <error@@Base+0x62e4>
  4088e0:	ldr	x8, [x21, #72]
  4088e4:	ldr	x1, [x21, #88]
  4088e8:	cmp	x8, x1
  4088ec:	b.eq	408900 <error@@Base+0x6b54>  // b.none
  4088f0:	mov	x0, x19
  4088f4:	mov	x2, x20
  4088f8:	bl	408090 <error@@Base+0x62e4>
  4088fc:	ldr	x8, [x21, #72]
  408900:	ldr	x1, [x21, #96]
  408904:	cmp	x8, x1
  408908:	b.eq	408918 <error@@Base+0x6b6c>  // b.none
  40890c:	mov	x0, x19
  408910:	mov	x2, x20
  408914:	bl	408090 <error@@Base+0x62e4>
  408918:	ldrb	w8, [x19, #56]
  40891c:	mov	w20, wzr
  408920:	orr	w8, w8, #0x8
  408924:	strb	w8, [x19, #56]
  408928:	mov	w0, w20
  40892c:	ldp	x20, x19, [sp, #32]
  408930:	ldp	x22, x21, [sp, #16]
  408934:	ldp	x29, x30, [sp], #48
  408938:	ret
  40893c:	mov	w20, #0xc                   	// #12
  408940:	b	408928 <error@@Base+0x6b7c>
  408944:	ldr	x0, [x19, #32]
  408948:	bl	401aa0 <free@plt>
  40894c:	str	xzr, [x19, #32]
  408950:	b	408928 <error@@Base+0x6b7c>
  408954:	stp	x29, x30, [sp, #-48]!
  408958:	cmp	w0, #0x11
  40895c:	stp	x22, x21, [sp, #16]
  408960:	stp	x20, x19, [sp, #32]
  408964:	mov	x29, sp
  408968:	b.cs	4089e0 <error@@Base+0x6c34>  // b.hs, b.nlast
  40896c:	adrp	x8, 419000 <error@@Base+0x17254>
  408970:	add	x8, x8, #0x318
  408974:	ldr	x8, [x8, w0, uxtw #3]
  408978:	adrp	x9, 419000 <error@@Base+0x17254>
  40897c:	add	x9, x9, #0x195
  408980:	mov	x19, x2
  408984:	add	x1, x9, x8
  408988:	mov	w2, #0x5                   	// #5
  40898c:	mov	x0, xzr
  408990:	mov	x20, x3
  408994:	bl	401b40 <dcgettext@plt>
  408998:	mov	x21, x0
  40899c:	bl	4017b0 <strlen@plt>
  4089a0:	add	x22, x0, #0x1
  4089a4:	cbz	x20, 4089c0 <error@@Base+0x6c14>
  4089a8:	cmp	x22, x20
  4089ac:	mov	x2, x22
  4089b0:	b.hi	4089d4 <error@@Base+0x6c28>  // b.pmore
  4089b4:	mov	x0, x19
  4089b8:	mov	x1, x21
  4089bc:	bl	401780 <memcpy@plt>
  4089c0:	mov	x0, x22
  4089c4:	ldp	x20, x19, [sp, #32]
  4089c8:	ldp	x22, x21, [sp, #16]
  4089cc:	ldp	x29, x30, [sp], #48
  4089d0:	ret
  4089d4:	sub	x2, x20, #0x1
  4089d8:	strb	wzr, [x19, x2]
  4089dc:	b	4089b4 <error@@Base+0x6c08>
  4089e0:	bl	4019f0 <abort@plt>
  4089e4:	stp	x29, x30, [sp, #-32]!
  4089e8:	str	x19, [sp, #16]
  4089ec:	mov	x19, x0
  4089f0:	ldr	x0, [x0]
  4089f4:	mov	x29, sp
  4089f8:	cbz	x0, 408a00 <error@@Base+0x6c54>
  4089fc:	bl	408a28 <error@@Base+0x6c7c>
  408a00:	ldr	x0, [x19, #32]
  408a04:	stp	xzr, xzr, [x19]
  408a08:	bl	401aa0 <free@plt>
  408a0c:	ldr	x0, [x19, #40]
  408a10:	str	xzr, [x19, #32]
  408a14:	bl	401aa0 <free@plt>
  408a18:	str	xzr, [x19, #40]
  408a1c:	ldr	x19, [sp, #16]
  408a20:	ldp	x29, x30, [sp], #32
  408a24:	ret
  408a28:	stp	x29, x30, [sp, #-64]!
  408a2c:	stp	x24, x23, [sp, #16]
  408a30:	stp	x22, x21, [sp, #32]
  408a34:	stp	x20, x19, [sp, #48]
  408a38:	ldr	x8, [x0]
  408a3c:	mov	x19, x0
  408a40:	mov	x29, sp
  408a44:	cbz	x8, 408acc <error@@Base+0x6d20>
  408a48:	ldr	x9, [x19, #16]
  408a4c:	cbz	x9, 408acc <error@@Base+0x6d20>
  408a50:	mov	w23, #0xff                  	// #255
  408a54:	mov	x21, xzr
  408a58:	mov	w22, #0x1                   	// #1
  408a5c:	movk	w23, #0x4, lsl #16
  408a60:	add	x9, x8, x21
  408a64:	ldr	w9, [x9, #8]
  408a68:	and	w9, w9, w23
  408a6c:	cmp	w9, #0x3
  408a70:	b.eq	408aa4 <error@@Base+0x6cf8>  // b.none
  408a74:	cmp	w9, #0x6
  408a78:	b.ne	408ab0 <error@@Base+0x6d04>  // b.any
  408a7c:	ldr	x20, [x8, x21]
  408a80:	ldr	x0, [x20]
  408a84:	bl	401aa0 <free@plt>
  408a88:	ldr	x0, [x20, #8]
  408a8c:	bl	401aa0 <free@plt>
  408a90:	ldr	x0, [x20, #16]
  408a94:	bl	401aa0 <free@plt>
  408a98:	ldr	x0, [x20, #24]
  408a9c:	bl	401aa0 <free@plt>
  408aa0:	b	408aa8 <error@@Base+0x6cfc>
  408aa4:	ldr	x20, [x8, x21]
  408aa8:	mov	x0, x20
  408aac:	bl	401aa0 <free@plt>
  408ab0:	ldr	x8, [x19, #16]
  408ab4:	cmp	x22, x8
  408ab8:	b.cs	408acc <error@@Base+0x6d20>  // b.hs, b.nlast
  408abc:	ldr	x8, [x19]
  408ac0:	add	x22, x22, #0x1
  408ac4:	add	x21, x21, #0x10
  408ac8:	b	408a60 <error@@Base+0x6cb4>
  408acc:	ldr	x0, [x19, #24]
  408ad0:	bl	401aa0 <free@plt>
  408ad4:	ldr	x8, [x19, #16]
  408ad8:	cbz	x8, 408b30 <error@@Base+0x6d84>
  408adc:	mov	x20, xzr
  408ae0:	mov	w21, #0x10                  	// #16
  408ae4:	b	408afc <error@@Base+0x6d50>
  408ae8:	ldr	x8, [x19, #16]
  408aec:	add	x20, x20, #0x1
  408af0:	add	x21, x21, #0x18
  408af4:	cmp	x20, x8
  408af8:	b.cs	408b30 <error@@Base+0x6d84>  // b.hs, b.nlast
  408afc:	ldr	x8, [x19, #48]
  408b00:	cbz	x8, 408b0c <error@@Base+0x6d60>
  408b04:	ldr	x0, [x8, x21]
  408b08:	bl	401aa0 <free@plt>
  408b0c:	ldr	x8, [x19, #56]
  408b10:	cbz	x8, 408b1c <error@@Base+0x6d70>
  408b14:	ldr	x0, [x8, x21]
  408b18:	bl	401aa0 <free@plt>
  408b1c:	ldr	x8, [x19, #40]
  408b20:	cbz	x8, 408ae8 <error@@Base+0x6d3c>
  408b24:	ldr	x0, [x8, x21]
  408b28:	bl	401aa0 <free@plt>
  408b2c:	b	408ae8 <error@@Base+0x6d3c>
  408b30:	ldr	x0, [x19, #40]
  408b34:	bl	401aa0 <free@plt>
  408b38:	ldr	x0, [x19, #48]
  408b3c:	bl	401aa0 <free@plt>
  408b40:	ldr	x0, [x19, #56]
  408b44:	bl	401aa0 <free@plt>
  408b48:	ldr	x0, [x19]
  408b4c:	bl	401aa0 <free@plt>
  408b50:	ldr	x0, [x19, #64]
  408b54:	cbz	x0, 408bb8 <error@@Base+0x6e0c>
  408b58:	mov	x20, xzr
  408b5c:	mov	w21, #0x18                  	// #24
  408b60:	madd	x23, x20, x21, x0
  408b64:	mov	x22, x23
  408b68:	ldr	x8, [x22], #16
  408b6c:	cmp	x8, #0x1
  408b70:	b.lt	408b94 <error@@Base+0x6de8>  // b.tstop
  408b74:	mov	x24, xzr
  408b78:	ldr	x8, [x22]
  408b7c:	ldr	x0, [x8, x24, lsl #3]
  408b80:	bl	40ba0c <error@@Base+0x9c60>
  408b84:	ldr	x8, [x23]
  408b88:	add	x24, x24, #0x1
  408b8c:	cmp	x24, x8
  408b90:	b.lt	408b78 <error@@Base+0x6dcc>  // b.tstop
  408b94:	ldr	x0, [x22]
  408b98:	bl	401aa0 <free@plt>
  408b9c:	ldr	x8, [x19, #136]
  408ba0:	cmp	x20, x8
  408ba4:	b.cs	408bb4 <error@@Base+0x6e08>  // b.hs, b.nlast
  408ba8:	ldr	x0, [x19, #64]
  408bac:	add	x20, x20, #0x1
  408bb0:	b	408b60 <error@@Base+0x6db4>
  408bb4:	ldr	x0, [x19, #64]
  408bb8:	bl	401aa0 <free@plt>
  408bbc:	ldr	x0, [x19, #120]
  408bc0:	adrp	x8, 419000 <error@@Base+0x17254>
  408bc4:	add	x8, x8, #0x3a0
  408bc8:	cmp	x0, x8
  408bcc:	b.eq	408bd4 <error@@Base+0x6e28>  // b.none
  408bd0:	bl	401aa0 <free@plt>
  408bd4:	ldr	x0, [x19, #224]
  408bd8:	bl	401aa0 <free@plt>
  408bdc:	mov	x0, x19
  408be0:	ldp	x20, x19, [sp, #48]
  408be4:	ldp	x22, x21, [sp, #32]
  408be8:	ldp	x24, x23, [sp, #16]
  408bec:	ldp	x29, x30, [sp], #64
  408bf0:	b	401aa0 <free@plt>
  408bf4:	cmp	w4, #0x7
  408bf8:	b.ls	408c04 <error@@Base+0x6e58>  // b.plast
  408bfc:	mov	w0, #0x2                   	// #2
  408c00:	ret
  408c04:	sub	sp, sp, #0x50
  408c08:	str	x23, [sp, #32]
  408c0c:	stp	x22, x21, [sp, #48]
  408c10:	stp	x20, x19, [sp, #64]
  408c14:	mov	w22, w4
  408c18:	mov	x19, x3
  408c1c:	mov	x21, x2
  408c20:	mov	x20, x1
  408c24:	mov	x23, x0
  408c28:	stp	x29, x30, [sp, #16]
  408c2c:	add	x29, sp, #0x10
  408c30:	tbnz	w4, #2, 408c6c <error@@Base+0x6ec0>
  408c34:	mov	x0, x20
  408c38:	bl	4017b0 <strlen@plt>
  408c3c:	mov	x2, x0
  408c40:	mov	x3, xzr
  408c44:	ldrb	w8, [x23, #56]
  408c48:	tbz	w8, #4, 408c78 <error@@Base+0x6ecc>
  408c4c:	str	w22, [sp]
  408c50:	mov	x0, x23
  408c54:	mov	x1, x20
  408c58:	mov	x4, x2
  408c5c:	mov	x5, x2
  408c60:	mov	x6, xzr
  408c64:	mov	x7, xzr
  408c68:	b	408c94 <error@@Base+0x6ee8>
  408c6c:	ldp	x3, x2, [x19]
  408c70:	ldrb	w8, [x23, #56]
  408c74:	tbnz	w8, #4, 408c4c <error@@Base+0x6ea0>
  408c78:	mov	x0, x23
  408c7c:	mov	x1, x20
  408c80:	mov	x4, x2
  408c84:	mov	x5, x2
  408c88:	mov	x6, x21
  408c8c:	mov	x7, x19
  408c90:	str	w22, [sp]
  408c94:	bl	408cb8 <error@@Base+0x6f0c>
  408c98:	ldp	x20, x19, [sp, #64]
  408c9c:	ldp	x22, x21, [sp, #48]
  408ca0:	ldr	x23, [sp, #32]
  408ca4:	ldp	x29, x30, [sp, #16]
  408ca8:	cmp	w0, #0x0
  408cac:	cset	w0, ne  // ne = any
  408cb0:	add	sp, sp, #0x50
  408cb4:	ret
  408cb8:	stp	x29, x30, [sp, #-96]!
  408cbc:	stp	x28, x27, [sp, #16]
  408cc0:	stp	x26, x25, [sp, #32]
  408cc4:	stp	x24, x23, [sp, #48]
  408cc8:	stp	x22, x21, [sp, #64]
  408ccc:	stp	x20, x19, [sp, #80]
  408cd0:	mov	x29, sp
  408cd4:	sub	sp, sp, #0x2b0
  408cd8:	ldr	x25, [x0]
  408cdc:	movi	v0.2d, #0x0
  408ce0:	stp	q0, q0, [sp, #544]
  408ce4:	stp	q0, q0, [sp, #512]
  408ce8:	stp	q0, q0, [sp, #480]
  408cec:	stp	q0, q0, [sp, #448]
  408cf0:	stp	q0, q0, [sp, #416]
  408cf4:	stp	q0, q0, [sp, #384]
  408cf8:	stp	q0, q0, [sp, #352]
  408cfc:	stp	q0, q0, [sp, #320]
  408d00:	str	x25, [sp, #472]
  408d04:	ldr	x8, [x0, #32]
  408d08:	mov	x27, x7
  408d0c:	mov	x19, x5
  408d10:	mov	x26, x3
  408d14:	mov	x23, x2
  408d18:	mov	x24, x1
  408d1c:	cbz	x8, 408d3c <error@@Base+0x6f90>
  408d20:	ldrb	w9, [x0, #56]
  408d24:	mov	w10, #0x9                   	// #9
  408d28:	and	w9, w9, w10
  408d2c:	cmp	w9, #0x8
  408d30:	ccmp	x26, x4, #0x4, eq  // eq = none
  408d34:	csel	x21, x8, xzr, ne  // ne = any
  408d38:	b	408d40 <error@@Base+0x6f94>
  408d3c:	mov	x21, xzr
  408d40:	ldr	x8, [x0, #48]
  408d44:	ldr	x9, [x0, #16]
  408d48:	mvn	x10, x8
  408d4c:	add	x10, x10, x6
  408d50:	cmp	x8, x6
  408d54:	csel	x12, x10, xzr, cc  // cc = lo, ul, last
  408d58:	cbz	x9, 40b038 <error@@Base+0x928c>
  408d5c:	ldr	x10, [x25, #72]
  408d60:	cbz	x10, 40b038 <error@@Base+0x928c>
  408d64:	ldr	x9, [x25, #80]
  408d68:	cbz	x9, 40b038 <error@@Base+0x928c>
  408d6c:	ldr	x8, [x25, #88]
  408d70:	cbz	x8, 40b038 <error@@Base+0x928c>
  408d74:	ldr	x11, [x25, #96]
  408d78:	cbz	x11, 40b038 <error@@Base+0x928c>
  408d7c:	ldr	x10, [x10, #16]
  408d80:	ldr	x11, [x0, #40]
  408d84:	str	x11, [sp, #296]
  408d88:	cbnz	x10, 408d94 <error@@Base+0x6fe8>
  408d8c:	ldr	x9, [x9, #16]
  408d90:	cbz	x9, 40b018 <error@@Base+0x926c>
  408d94:	mov	x28, x4
  408d98:	sub	x8, x6, x12
  408d9c:	stp	x6, x12, [sp, #160]
  408da0:	str	x8, [sp, #256]
  408da4:	cbz	x8, 408db0 <error@@Base+0x7004>
  408da8:	mov	w8, #0x1                   	// #1
  408dac:	b	408dbc <error@@Base+0x7010>
  408db0:	ldr	x8, [x25, #152]
  408db4:	cmp	x8, #0x0
  408db8:	cset	w8, ne  // ne = any
  408dbc:	str	w8, [sp, #204]
  408dc0:	ldr	x8, [x25, #16]
  408dc4:	ldrsw	x10, [x25, #180]
  408dc8:	ldr	x9, [x0, #24]
  408dcc:	ldr	x13, [sp, #296]
  408dd0:	add	x12, x8, #0x1
  408dd4:	cmp	x12, x10
  408dd8:	add	x11, x23, #0x1
  408ddc:	and	x12, x9, #0x400000
  408de0:	ubfx	x9, x9, #22, #1
  408de4:	csinc	x8, x10, x8, lt  // lt = tstop
  408de8:	strb	w9, [sp, #456]
  408dec:	orr	x9, x13, x12
  408df0:	cmp	x11, x8
  408df4:	csinc	x20, x8, x23, ge  // ge = tcont
  408df8:	cmp	x9, #0x0
  408dfc:	cset	w22, ne  // ne = any
  408e00:	str	x24, [sp, #320]
  408e04:	stp	x23, x23, [sp, #400]
  408e08:	str	x13, [sp, #440]
  408e0c:	str	w10, [sp, #464]
  408e10:	strb	w22, [sp, #459]
  408e14:	ldrb	w8, [x25, #176]
  408e18:	cmp	w10, #0x2
  408e1c:	stp	x23, x23, [sp, #416]
  408e20:	str	x25, [sp, #304]
  408e24:	ubfx	w9, w8, #2, #1
  408e28:	ubfx	w8, w8, #3, #1
  408e2c:	strb	w9, [sp, #457]
  408e30:	strb	w8, [sp, #458]
  408e34:	b.lt	408e88 <error@@Base+0x70dc>  // b.tstop
  408e38:	lsr	x8, x20, #61
  408e3c:	cbnz	x8, 40b26c <error@@Base+0x94c0>
  408e40:	str	x28, [sp, #312]
  408e44:	mov	x28, x19
  408e48:	mov	x19, x21
  408e4c:	mov	x21, x27
  408e50:	mov	x27, x24
  408e54:	mov	x24, x23
  408e58:	mov	x23, x0
  408e5c:	lsl	x0, x20, #2
  408e60:	bl	4018b0 <malloc@plt>
  408e64:	cbz	x0, 40b26c <error@@Base+0x94c0>
  408e68:	str	x0, [sp, #336]
  408e6c:	mov	x0, x23
  408e70:	mov	x23, x24
  408e74:	mov	x24, x27
  408e78:	mov	x27, x21
  408e7c:	mov	x21, x19
  408e80:	mov	x19, x28
  408e84:	ldr	x28, [sp, #312]
  408e88:	cbz	w22, 408eac <error@@Base+0x7100>
  408e8c:	mov	x22, x0
  408e90:	mov	x0, x20
  408e94:	bl	4018b0 <malloc@plt>
  408e98:	cbz	x0, 40b26c <error@@Base+0x94c0>
  408e9c:	mov	w8, wzr
  408ea0:	str	x0, [sp, #328]
  408ea4:	mov	x0, x22
  408ea8:	b	408eb0 <error@@Base+0x7104>
  408eac:	mov	w8, #0x1                   	// #1
  408eb0:	add	x9, x25, #0xb8
  408eb4:	str	x20, [sp, #384]
  408eb8:	str	x9, [sp, #448]
  408ebc:	ldrb	w9, [x25, #176]
  408ec0:	ldr	w10, [x29, #96]
  408ec4:	str	x27, [sp, #176]
  408ec8:	ubfx	w9, w9, #4, #1
  408ecc:	str	w10, [sp, #312]
  408ed0:	strb	w9, [sp, #462]
  408ed4:	cbz	w8, 408eec <error@@Base+0x7140>
  408ed8:	str	x24, [sp, #328]
  408edc:	ldr	w8, [x25, #180]
  408ee0:	cmp	w8, #0x1
  408ee4:	csel	x8, xzr, x23, gt
  408ee8:	b	408ef0 <error@@Base+0x7144>
  408eec:	mov	x8, xzr
  408ef0:	stp	x8, x8, [sp, #368]
  408ef4:	stp	x19, x19, [sp, #416]
  408ef8:	ldrb	w8, [x0, #56]
  408efc:	ldr	w9, [sp, #312]
  408f00:	str	x0, [sp, #192]
  408f04:	lsr	w8, w8, #7
  408f08:	strb	w8, [sp, #461]
  408f0c:	ldr	x25, [x25, #152]
  408f10:	mov	x8, #0xffffffffffffffff    	// #-1
  408f14:	str	w9, [sp, #480]
  408f18:	str	x8, [sp, #488]
  408f1c:	lsl	x22, x25, #1
  408f20:	cmp	x25, #0x1
  408f24:	b.lt	408f64 <error@@Base+0x71b8>  // b.tstop
  408f28:	mov	x8, #0x6666666666666666    	// #7378697629483820646
  408f2c:	movk	x8, #0x666, lsl #48
  408f30:	cmp	x22, x8
  408f34:	b.hi	40b26c <error@@Base+0x94c0>  // b.pmore
  408f38:	add	x8, x25, x25, lsl #2
  408f3c:	lsl	x0, x8, #4
  408f40:	bl	4018b0 <malloc@plt>
  408f44:	mov	x19, x0
  408f48:	str	x0, [sp, #536]
  408f4c:	lsl	x0, x25, #4
  408f50:	bl	4018b0 <malloc@plt>
  408f54:	mov	w25, #0xc                   	// #12
  408f58:	str	x0, [sp, #568]
  408f5c:	cbz	x19, 40b1a0 <error@@Base+0x93f4>
  408f60:	cbz	x0, 40b1a0 <error@@Base+0x93f4>
  408f64:	ldr	x9, [sp, #256]
  408f68:	ldr	x19, [sp, #304]
  408f6c:	mov	w8, #0x1                   	// #1
  408f70:	str	x22, [sp, #528]
  408f74:	cmp	x9, #0x1
  408f78:	str	w8, [sp, #544]
  408f7c:	str	x22, [sp, #560]
  408f80:	b.hi	408f94 <error@@Base+0x71e8>  // b.pmore
  408f84:	ldrb	w8, [x19, #176]
  408f88:	tbnz	w8, #1, 408f94 <error@@Base+0x71e8>
  408f8c:	str	xzr, [sp, #504]
  408f90:	b	408fb4 <error@@Base+0x7208>
  408f94:	mov	x8, #0x1ffffffffffffffe    	// #2305843009213693950
  408f98:	cmp	x20, x8
  408f9c:	b.hi	40b26c <error@@Base+0x94c0>  // b.pmore
  408fa0:	lsl	x8, x20, #3
  408fa4:	add	x0, x8, #0x8
  408fa8:	bl	4018b0 <malloc@plt>
  408fac:	str	x0, [sp, #504]
  408fb0:	cbz	x0, 40b26c <error@@Base+0x94c0>
  408fb4:	ldr	w9, [sp, #312]
  408fb8:	mov	w10, #0x6                   	// #6
  408fbc:	stur	x26, [x29, #-112]
  408fc0:	add	x8, sp, #0x140
  408fc4:	tst	w9, #0x1
  408fc8:	mov	w9, #0x4                   	// #4
  408fcc:	csel	w9, w10, w9, eq  // eq = none
  408fd0:	str	w9, [sp, #432]
  408fd4:	ldr	w19, [x19, #180]
  408fd8:	cmp	x28, x26
  408fdc:	csel	x22, x28, x26, lt  // lt = tstop
  408fe0:	csel	x27, x26, x28, lt  // lt = tstop
  408fe4:	cbz	x21, 408ffc <error@@Base+0x7250>
  408fe8:	cmp	w19, #0x1
  408fec:	b.ne	409004 <error@@Base+0x7258>  // b.any
  408ff0:	ldr	x11, [sp, #296]
  408ff4:	mov	w9, #0x4                   	// #4
  408ff8:	b	409024 <error@@Base+0x7278>
  408ffc:	mov	w9, #0x8                   	// #8
  409000:	b	40903c <error@@Base+0x7290>
  409004:	ldr	x9, [sp, #192]
  409008:	ldr	x11, [sp, #296]
  40900c:	ldr	x9, [x9, #24]
  409010:	and	x9, x9, #0x400000
  409014:	orr	x9, x11, x9
  409018:	cmp	x9, #0x0
  40901c:	cset	w9, eq  // eq = none
  409020:	lsl	w9, w9, #2
  409024:	cmp	x28, x26
  409028:	cset	w10, ge  // ge = tcont
  40902c:	cmp	x11, #0x0
  409030:	cset	w11, ne  // ne = any
  409034:	bfi	w11, w10, #1, #1
  409038:	orr	w9, w11, w9
  40903c:	add	x8, x8, #0x38
  409040:	str	x8, [sp, #152]
  409044:	add	x8, sp, #0x140
  409048:	cmp	x28, x26
  40904c:	sub	x10, x29, #0x70
  409050:	add	x8, x8, #0xc0
  409054:	mov	x11, #0xffffffffffffffff    	// #-1
  409058:	str	x8, [sp, #224]
  40905c:	csel	x8, xzr, x10, lt  // lt = tstop
  409060:	sub	x12, x29, #0x60
  409064:	cneg	x28, x11, ge  // ge = tcont
  409068:	cmp	x8, #0x0
  40906c:	sub	w20, w9, #0x4
  409070:	add	x9, x12, #0x20
  409074:	str	x8, [sp, #208]
  409078:	cset	w8, ne  // ne = any
  40907c:	str	x9, [sp, #184]
  409080:	str	w8, [sp, #220]
  409084:	str	x22, [sp, #280]
  409088:	str	w19, [sp, #276]
  40908c:	stp	x28, x20, [sp, #240]
  409090:	cmp	w20, #0x4
  409094:	b.hi	409248 <error@@Base+0x749c>  // b.pmore
  409098:	adrp	x10, 419000 <error@@Base+0x17254>
  40909c:	add	x10, x10, #0x5a
  4090a0:	adr	x8, 4090b0 <error@@Base+0x7304>
  4090a4:	ldrb	w9, [x10, x20]
  4090a8:	add	x8, x8, x9, lsl #2
  4090ac:	br	x8
  4090b0:	cmp	x26, x22
  4090b4:	b.lt	40afa0 <error@@Base+0x91f4>  // b.tstop
  4090b8:	ldr	x9, [sp, #296]
  4090bc:	cbnz	x9, 4090e4 <error@@Base+0x7338>
  4090c0:	b	40911c <error@@Base+0x7370>
  4090c4:	mov	x8, xzr
  4090c8:	ldrb	w8, [x9, x8]
  4090cc:	ldrb	w8, [x21, x8]
  4090d0:	cbnz	w8, 409190 <error@@Base+0x73e4>
  4090d4:	cmp	x26, x22
  4090d8:	sub	x26, x26, #0x1
  4090dc:	stur	x26, [x29, #-112]
  4090e0:	b.le	40afa0 <error@@Base+0x91f4>
  4090e4:	cmp	x26, x23
  4090e8:	b.ge	4090c4 <error@@Base+0x7318>  // b.tcont
  4090ec:	ldrb	w8, [x24, x26]
  4090f0:	ldrb	w8, [x9, x8]
  4090f4:	ldrb	w8, [x21, x8]
  4090f8:	cbz	w8, 4090d4 <error@@Base+0x7328>
  4090fc:	b	409190 <error@@Base+0x73e4>
  409100:	mov	x8, xzr
  409104:	ldrb	w8, [x21, x8]
  409108:	cbnz	w8, 409190 <error@@Base+0x73e4>
  40910c:	cmp	x26, x22
  409110:	sub	x26, x26, #0x1
  409114:	stur	x26, [x29, #-112]
  409118:	b.le	40afa0 <error@@Base+0x91f4>
  40911c:	cmp	x26, x23
  409120:	b.ge	409100 <error@@Base+0x7354>  // b.tcont
  409124:	ldrb	w8, [x24, x26]
  409128:	ldrb	w8, [x21, x8]
  40912c:	cbz	w8, 40910c <error@@Base+0x7360>
  409130:	b	409190 <error@@Base+0x73e4>
  409134:	cmp	x26, x27
  409138:	b.ge	409188 <error@@Base+0x73dc>  // b.tcont
  40913c:	ldr	x9, [sp, #296]
  409140:	ldrb	w8, [x24, x26]
  409144:	ldrb	w8, [x9, x8]
  409148:	ldrb	w8, [x21, x8]
  40914c:	cbnz	w8, 409188 <error@@Base+0x73dc>
  409150:	add	x26, x26, #0x1
  409154:	cmp	x26, x27
  409158:	stur	x26, [x29, #-112]
  40915c:	b.lt	409140 <error@@Base+0x7394>  // b.tstop
  409160:	b	409188 <error@@Base+0x73dc>
  409164:	cmp	x26, x27
  409168:	b.ge	409188 <error@@Base+0x73dc>  // b.tcont
  40916c:	ldrb	w8, [x24, x26]
  409170:	ldrb	w8, [x21, x8]
  409174:	cbnz	w8, 409188 <error@@Base+0x73dc>
  409178:	add	x26, x26, #0x1
  40917c:	cmp	x26, x27
  409180:	stur	x26, [x29, #-112]
  409184:	b.lt	40916c <error@@Base+0x73c0>  // b.tstop
  409188:	cmp	x26, x27
  40918c:	b.eq	409364 <error@@Base+0x75b8>  // b.none
  409190:	ldr	w2, [sp, #312]
  409194:	add	x0, sp, #0x140
  409198:	mov	x1, x26
  40919c:	bl	411b08 <error@@Base+0xfd5c>
  4091a0:	cbnz	w0, 40b258 <error@@Base+0x94ac>
  4091a4:	cmp	w19, #0x1
  4091a8:	b.eq	4091c4 <error@@Base+0x7418>  // b.none
  4091ac:	ldr	x8, [sp, #368]
  4091b0:	cbz	x8, 4091c4 <error@@Base+0x7418>
  4091b4:	ldr	x8, [sp, #336]
  4091b8:	ldr	w8, [x8]
  4091bc:	cmn	w8, #0x1
  4091c0:	b.eq	40ac60 <error@@Base+0x8eb4>  // b.none
  4091c4:	ldr	x8, [sp, #224]
  4091c8:	str	wzr, [sp, #544]
  4091cc:	stur	wzr, [x29, #-100]
  4091d0:	stp	xzr, xzr, [x8]
  4091d4:	ldr	x19, [sp, #472]
  4091d8:	ldr	x11, [sp, #392]
  4091dc:	ldr	x28, [x19, #72]
  4091e0:	ldrsb	w8, [x28, #104]
  4091e4:	tbnz	w8, #31, 4091f0 <error@@Base+0x7444>
  4091e8:	ldr	w26, [sp, #220]
  4091ec:	b	40938c <error@@Base+0x75e0>
  4091f0:	ldr	w26, [sp, #220]
  4091f4:	cmp	x11, #0x0
  4091f8:	b.le	40923c <error@@Base+0x7490>
  4091fc:	ldr	x9, [sp, #408]
  409200:	sub	x8, x11, #0x1
  409204:	cmp	x9, x8
  409208:	b.eq	409374 <error@@Base+0x75c8>  // b.none
  40920c:	ldr	w9, [sp, #464]
  409210:	cmp	w9, #0x2
  409214:	b.lt	4092cc <error@@Base+0x7520>  // b.tstop
  409218:	ldr	x8, [sp, #336]
  40921c:	mov	x9, x11
  409220:	sub	x8, x8, #0x4
  409224:	ldr	w20, [x8, x9, lsl #2]
  409228:	cmn	w20, #0x1
  40922c:	b.ne	4092f8 <error@@Base+0x754c>  // b.any
  409230:	sub	x9, x9, #0x1
  409234:	cmp	x9, #0x0
  409238:	b.gt	409224 <error@@Base+0x7478>
  40923c:	ldr	w3, [sp, #432]
  409240:	tbnz	w3, #0, 409388 <error@@Base+0x75dc>
  409244:	b	40931c <error@@Base+0x7570>
  409248:	ldr	x8, [sp, #360]
  40924c:	ldr	x10, [sp, #376]
  409250:	sub	x9, x26, x8
  409254:	cmp	x9, x10
  409258:	b.cs	409278 <error@@Base+0x74cc>  // b.hs, b.nlast
  40925c:	cmp	x26, x23
  409260:	b.ge	4092a0 <error@@Base+0x74f4>  // b.tcont
  409264:	ldr	x10, [sp, #328]
  409268:	ldrb	w9, [x10, x9]
  40926c:	ldrb	w9, [x21, x9]
  409270:	cbz	w9, 4092ac <error@@Base+0x7500>
  409274:	b	409190 <error@@Base+0x73e4>
  409278:	ldr	w2, [sp, #312]
  40927c:	add	x0, sp, #0x140
  409280:	mov	x1, x26
  409284:	bl	411b08 <error@@Base+0xfd5c>
  409288:	cbnz	w0, 40b258 <error@@Base+0x94ac>
  40928c:	ldur	x26, [x29, #-112]
  409290:	ldr	x8, [sp, #360]
  409294:	sub	x9, x26, x8
  409298:	cmp	x26, x23
  40929c:	b.lt	409264 <error@@Base+0x74b8>  // b.tstop
  4092a0:	mov	x9, xzr
  4092a4:	ldrb	w9, [x21, x9]
  4092a8:	cbnz	w9, 409190 <error@@Base+0x73e4>
  4092ac:	add	x26, x26, x28
  4092b0:	cmp	x26, x22
  4092b4:	mov	w25, #0x1                   	// #1
  4092b8:	stur	x26, [x29, #-112]
  4092bc:	b.lt	40b1a0 <error@@Base+0x93f4>  // b.tstop
  4092c0:	cmp	x26, x27
  4092c4:	b.le	40924c <error@@Base+0x74a0>
  4092c8:	b	40b1a0 <error@@Base+0x93f4>
  4092cc:	ldr	x9, [sp, #328]
  4092d0:	ldr	x10, [sp, #448]
  4092d4:	ldrb	w8, [x9, x8]
  4092d8:	lsr	x9, x8, #3
  4092dc:	and	x9, x9, #0x18
  4092e0:	ldr	x9, [x10, x9]
  4092e4:	lsr	x9, x9, x8
  4092e8:	tbnz	w9, #0, 409388 <error@@Base+0x75dc>
  4092ec:	cmp	w8, #0xa
  4092f0:	b.eq	409308 <error@@Base+0x755c>  // b.none
  4092f4:	b	40938c <error@@Base+0x75e0>
  4092f8:	ldrb	w8, [sp, #462]
  4092fc:	cbnz	w8, 40af6c <error@@Base+0x91c0>
  409300:	cmp	w20, #0xa
  409304:	b.ne	40938c <error@@Base+0x75e0>  // b.any
  409308:	ldrb	w8, [sp, #461]
  40930c:	cmp	w8, #0x0
  409310:	cset	w8, ne  // ne = any
  409314:	lsl	w3, w8, #1
  409318:	tbnz	w3, #0, 409388 <error@@Base+0x75dc>
  40931c:	cbz	w3, 40938c <error@@Base+0x75e0>
  409320:	tbz	w3, #1, 409330 <error@@Base+0x7584>
  409324:	tbz	w3, #2, 409330 <error@@Base+0x7584>
  409328:	ldr	x28, [x19, #96]
  40932c:	b	40938c <error@@Base+0x75e0>
  409330:	tbnz	w3, #1, 40935c <error@@Base+0x75b0>
  409334:	ldr	x28, [x19, #72]
  409338:	tbz	w3, #2, 40938c <error@@Base+0x75e0>
  40933c:	ldr	x2, [x28, #80]
  409340:	sub	x0, x29, #0x64
  409344:	mov	x1, x19
  409348:	mov	x20, x11
  40934c:	bl	4110d0 <error@@Base+0xf324>
  409350:	mov	x11, x20
  409354:	mov	x28, x0
  409358:	b	40938c <error@@Base+0x75e0>
  40935c:	ldr	x28, [x19, #88]
  409360:	b	40938c <error@@Base+0x75e0>
  409364:	cmp	x27, x23
  409368:	b.ge	40af18 <error@@Base+0x916c>  // b.tcont
  40936c:	ldrb	w8, [x24, x27]
  409370:	b	40af1c <error@@Base+0x9170>
  409374:	ldr	w8, [sp, #480]
  409378:	mov	w9, #0xa                   	// #10
  40937c:	and	w8, w8, #0x2
  409380:	eor	w3, w8, w9
  409384:	tbz	w3, #0, 40931c <error@@Base+0x7570>
  409388:	ldr	x28, [x19, #80]
  40938c:	cbz	x28, 40b260 <error@@Base+0x94b4>
  409390:	ldr	x8, [sp, #504]
  409394:	mov	w25, w26
  409398:	cbz	x8, 4093ac <error@@Base+0x7600>
  40939c:	str	x28, [x8, x11, lsl #3]
  4093a0:	ldr	x8, [x19, #152]
  4093a4:	mov	w25, w26
  4093a8:	cbnz	x8, 40adb0 <error@@Base+0x9004>
  4093ac:	ldrsb	w26, [x28, #104]
  4093b0:	tbnz	w26, #4, 40ad90 <error@@Base+0x8fe4>
  4093b4:	mov	x8, #0xffffffffffffffff    	// #-1
  4093b8:	str	xzr, [sp, #232]
  4093bc:	str	x8, [sp, #288]
  4093c0:	ldr	x8, [sp, #424]
  4093c4:	ldr	x19, [sp, #392]
  4093c8:	cmp	x8, x19
  4093cc:	b.le	40aa14 <error@@Base+0x8c68>
  4093d0:	ldr	x9, [sp, #208]
  4093d4:	str	x9, [sp, #264]
  4093d8:	ldr	x9, [sp, #384]
  4093dc:	ldr	x8, [sp, #408]
  4093e0:	add	x20, x19, #0x1
  4093e4:	mov	x22, x28
  4093e8:	cmp	x20, x9
  4093ec:	b.lt	4093f8 <error@@Base+0x764c>  // b.tstop
  4093f0:	cmp	x9, x8
  4093f4:	b.lt	40a46c <error@@Base+0x86c0>  // b.tstop
  4093f8:	ldr	x9, [sp, #368]
  4093fc:	cmp	x20, x9
  409400:	b.lt	40940c <error@@Base+0x7660>  // b.tstop
  409404:	cmp	x9, x8
  409408:	b.lt	40a46c <error@@Base+0x86c0>  // b.tstop
  40940c:	tbnz	w26, #5, 40a49c <error@@Base+0x86f0>
  409410:	ldr	x8, [sp, #392]
  409414:	ldr	x9, [sp, #328]
  409418:	mov	x19, x22
  40941c:	add	x10, x8, #0x1
  409420:	str	x10, [sp, #392]
  409424:	ldrb	w28, [x9, x8]
  409428:	ldr	x0, [x19, #88]!
  40942c:	cbz	x0, 409570 <error@@Base+0x77c4>
  409430:	ldr	x28, [x0, x28, lsl #3]
  409434:	ldr	x8, [sp, #504]
  409438:	cbz	x8, 409458 <error@@Base+0x76ac>
  40943c:	sub	x0, x29, #0x64
  409440:	add	x1, sp, #0x140
  409444:	mov	x2, x28
  409448:	mov	x19, x11
  40944c:	bl	413e50 <error@@Base+0x120a4>
  409450:	mov	x11, x19
  409454:	mov	x28, x0
  409458:	cbz	x28, 409480 <error@@Base+0x76d4>
  40945c:	ldrsb	w26, [x28, #104]
  409460:	cmp	x22, x28
  409464:	cset	w22, eq  // eq = none
  409468:	tst	w25, w22
  40946c:	csel	x11, x20, x11, ne  // ne = any
  409470:	tbnz	w26, #4, 409504 <error@@Base+0x7758>
  409474:	ldr	x19, [sp, #392]
  409478:	ldr	x9, [sp, #264]
  40947c:	b	409540 <error@@Base+0x7794>
  409480:	ldur	w8, [x29, #-100]
  409484:	cbnz	w8, 40b26c <error@@Base+0x94c0>
  409488:	ldr	x8, [sp, #232]
  40948c:	ldr	w9, [sp, #204]
  409490:	cmp	x8, #0x0
  409494:	cset	w8, ne  // ne = any
  409498:	bic	w8, w8, w9
  40949c:	tbnz	w8, #0, 40ad78 <error@@Base+0x8fcc>
  4094a0:	mov	x26, x22
  4094a4:	ldr	x10, [sp, #504]
  4094a8:	ldr	x22, [sp, #280]
  4094ac:	cbz	x10, 40ad7c <error@@Base+0x8fd0>
  4094b0:	mov	x19, x11
  4094b4:	ldr	x8, [sp, #512]
  4094b8:	ldr	x9, [sp, #392]
  4094bc:	add	x10, x10, #0x8
  4094c0:	cmp	x9, x8
  4094c4:	b.ge	40aa20 <error@@Base+0x8c74>  // b.tcont
  4094c8:	add	x11, x9, #0x1
  4094cc:	str	x11, [sp, #392]
  4094d0:	ldr	x12, [x10, x9, lsl #3]
  4094d4:	mov	x9, x11
  4094d8:	cbz	x12, 4094c0 <error@@Base+0x7714>
  4094dc:	sub	x0, x29, #0x64
  4094e0:	add	x1, sp, #0x140
  4094e4:	mov	x2, xzr
  4094e8:	bl	413e50 <error@@Base+0x120a4>
  4094ec:	mov	x28, x0
  4094f0:	cbnz	x0, 409560 <error@@Base+0x77b4>
  4094f4:	ldur	w8, [x29, #-100]
  4094f8:	cbnz	w8, 409560 <error@@Base+0x77b4>
  4094fc:	ldr	x10, [sp, #504]
  409500:	b	4094b4 <error@@Base+0x7708>
  409504:	ldr	x19, [sp, #392]
  409508:	tbz	w26, #31, 409528 <error@@Base+0x777c>
  40950c:	add	x0, sp, #0x140
  409510:	mov	x1, x28
  409514:	mov	x2, x19
  409518:	mov	x20, x11
  40951c:	bl	41247c <error@@Base+0x106d0>
  409520:	mov	x11, x20
  409524:	cbz	x0, 409558 <error@@Base+0x77ac>
  409528:	ldr	w8, [sp, #204]
  40952c:	cbz	w8, 40ad5c <error@@Base+0x8fb0>
  409530:	mov	x9, xzr
  409534:	mov	w8, #0x1                   	// #1
  409538:	str	x19, [sp, #288]
  40953c:	str	x8, [sp, #232]
  409540:	ldr	x8, [sp, #424]
  409544:	and	w25, w25, w22
  409548:	ldr	x22, [sp, #280]
  40954c:	cmp	x8, x19
  409550:	b.gt	4093d4 <error@@Base+0x7628>
  409554:	b	40aa28 <error@@Base+0x8c7c>
  409558:	ldr	x9, [sp, #264]
  40955c:	b	409540 <error@@Base+0x7794>
  409560:	mov	x11, x19
  409564:	mov	x22, x26
  409568:	cbnz	x28, 40945c <error@@Base+0x76b0>
  40956c:	b	40ad78 <error@@Base+0x8fcc>
  409570:	ldr	x26, [x22, #96]
  409574:	cbnz	x26, 40a88c <error@@Base+0x8ae0>
  409578:	ldr	x8, [sp, #472]
  40957c:	mov	w0, #0x3800                	// #14336
  409580:	stp	x21, x23, [sp, #8]
  409584:	str	x22, [sp, #112]
  409588:	str	x24, [sp, #24]
  40958c:	stp	x11, x8, [sp, #128]
  409590:	bl	4018b0 <malloc@plt>
  409594:	str	x0, [sp, #80]
  409598:	cbz	x0, 40a9e0 <error@@Base+0x8c34>
  40959c:	stp	xzr, xzr, [x19]
  4095a0:	ldr	x8, [sp, #112]
  4095a4:	movi	v0.2d, #0x0
  4095a8:	stp	q0, q0, [x29, #-96]
  4095ac:	ldr	x8, [x8, #16]
  4095b0:	cmp	x8, #0x1
  4095b4:	b.lt	40a0b4 <error@@Base+0x8308>  // b.tstop
  4095b8:	ldr	x9, [sp, #80]
  4095bc:	mov	w8, #0x1800                	// #6144
  4095c0:	str	xzr, [sp, #88]
  4095c4:	str	xzr, [sp, #144]
  4095c8:	add	x8, x9, x8
  4095cc:	str	x8, [sp, #64]
  4095d0:	mov	w8, #0x1818                	// #6168
  4095d4:	add	x8, x9, x8
  4095d8:	str	x8, [sp, #32]
  4095dc:	b	409604 <error@@Base+0x7858>
  4095e0:	movi	v0.2d, #0x0
  4095e4:	stp	q0, q0, [x29, #-96]
  4095e8:	ldr	x8, [sp, #112]
  4095ec:	ldr	x9, [sp, #88]
  4095f0:	ldr	x8, [x8, #16]
  4095f4:	add	x9, x9, #0x1
  4095f8:	str	x9, [sp, #88]
  4095fc:	cmp	x9, x8
  409600:	b.ge	409c78 <error@@Base+0x7ecc>  // b.tcont
  409604:	ldr	x8, [sp, #112]
  409608:	ldr	x9, [sp, #136]
  40960c:	ldr	x10, [sp, #88]
  409610:	ldr	x8, [x8, #24]
  409614:	ldr	x9, [x9]
  409618:	ldr	x8, [x8, x10, lsl #3]
  40961c:	add	x8, x9, x8, lsl #4
  409620:	ldr	w9, [x8, #8]
  409624:	str	x8, [sp, #72]
  409628:	and	w8, w9, #0xff
  40962c:	cmp	w8, #0x1
  409630:	b.ne	4096e8 <error@@Base+0x793c>  // b.any
  409634:	ldr	x10, [sp, #72]
  409638:	sub	x13, x29, #0x60
  40963c:	mov	w14, #0x1                   	// #1
  409640:	ldrb	w10, [x10]
  409644:	lsr	x11, x10, #3
  409648:	and	x11, x11, #0x18
  40964c:	ldr	x12, [x13, x11]
  409650:	lsl	x10, x14, x10
  409654:	orr	x10, x10, x12
  409658:	str	x10, [x13, x11]
  40965c:	and	w10, w9, #0x3ff00
  409660:	cbz	w10, 4098b0 <error@@Base+0x7b04>
  409664:	tbz	w9, #13, 409680 <error@@Base+0x78d4>
  409668:	ldur	x10, [x29, #-96]
  40966c:	movi	v0.2d, #0x0
  409670:	stp	q0, q0, [x29, #-96]
  409674:	tbz	w10, #10, 4095e8 <error@@Base+0x783c>
  409678:	mov	w10, #0x400                 	// #1024
  40967c:	stur	x10, [x29, #-96]
  409680:	tbnz	w9, #15, 4095e0 <error@@Base+0x7834>
  409684:	tbz	w9, #10, 409814 <error@@Base+0x7a68>
  409688:	mov	w10, #0xff                  	// #255
  40968c:	movk	w10, #0x40, lsl #16
  409690:	and	w10, w9, w10
  409694:	cmp	w10, #0x1
  409698:	b.eq	4095e0 <error@@Base+0x7834>  // b.none
  40969c:	ldr	x10, [sp, #136]
  4096a0:	ldr	w10, [x10, #180]
  4096a4:	cmp	w10, #0x1
  4096a8:	b.le	4097d4 <error@@Base+0x7a28>
  4096ac:	ldr	x11, [sp, #136]
  4096b0:	ldp	q2, q3, [x29, #-96]
  4096b4:	ldr	x10, [x11, #120]
  4096b8:	ldur	q0, [x11, #184]
  4096bc:	ldr	q1, [x10]
  4096c0:	orn	v0.16b, v0.16b, v1.16b
  4096c4:	and	v0.16b, v2.16b, v0.16b
  4096c8:	stur	q0, [x29, #-96]
  4096cc:	ldur	q1, [x11, #200]
  4096d0:	ldr	q2, [x10, #16]
  4096d4:	mov	x10, v0.d[1]
  4096d8:	fmov	x11, d0
  4096dc:	orn	v0.16b, v1.16b, v2.16b
  4096e0:	and	v0.16b, v3.16b, v0.16b
  4096e4:	b	4097f8 <error@@Base+0x7a4c>
  4096e8:	cmp	w8, #0x7
  4096ec:	b.eq	409760 <error@@Base+0x79b4>  // b.none
  4096f0:	cmp	w8, #0x5
  4096f4:	b.eq	409728 <error@@Base+0x797c>  // b.none
  4096f8:	cmp	w8, #0x3
  4096fc:	b.ne	4095e8 <error@@Base+0x783c>  // b.any
  409700:	ldr	x10, [sp, #72]
  409704:	ldp	q1, q2, [x29, #-96]
  409708:	ldr	x10, [x10]
  40970c:	ldr	q0, [x10]
  409710:	orr	v0.16b, v1.16b, v0.16b
  409714:	stur	q0, [x29, #-96]
  409718:	ldr	q0, [x10, #16]
  40971c:	orr	v0.16b, v2.16b, v0.16b
  409720:	stur	q0, [x29, #-80]
  409724:	b	40965c <error@@Base+0x78b0>
  409728:	ldr	x10, [sp, #136]
  40972c:	ldr	w10, [x10, #180]
  409730:	cmp	w10, #0x2
  409734:	b.lt	409798 <error@@Base+0x79ec>  // b.tstop
  409738:	ldr	x10, [sp, #136]
  40973c:	ldp	q1, q2, [x29, #-96]
  409740:	ldr	x10, [x10, #120]
  409744:	ldr	q0, [x10]
  409748:	orr	v0.16b, v1.16b, v0.16b
  40974c:	ldr	q1, [x10, #16]
  409750:	fmov	x11, d0
  409754:	orr	v1.16b, v2.16b, v1.16b
  409758:	stp	q0, q1, [x29, #-96]
  40975c:	b	4097a4 <error@@Base+0x79f8>
  409760:	mov	x10, #0xffffffffffffffff    	// #-1
  409764:	stp	x10, x10, [x29, #-96]
  409768:	ldr	x10, [sp, #136]
  40976c:	ldr	x10, [x10, #216]
  409770:	tbz	w10, #6, 409778 <error@@Base+0x79cc>
  409774:	tbz	w10, #7, 40965c <error@@Base+0x78b0>
  409778:	tst	x10, #0x40
  40977c:	mov	x11, #0xfffffffffffffffe    	// #-2
  409780:	mov	x12, #0xfffffffffffffbfe    	// #-1026
  409784:	csel	x11, x12, x11, eq  // eq = none
  409788:	tst	x10, #0x80
  40978c:	mov	x10, #0xfffffffffffffbff    	// #-1025
  409790:	csel	x10, x10, x11, eq  // eq = none
  409794:	b	4097cc <error@@Base+0x7a20>
  409798:	movi	v0.2d, #0xffffffffffffffff
  40979c:	mov	x11, #0xffffffffffffffff    	// #-1
  4097a0:	stp	q0, q0, [x29, #-96]
  4097a4:	ldr	x10, [sp, #136]
  4097a8:	and	x12, x11, #0xfffffffffffffbff
  4097ac:	ldr	x10, [x10, #216]
  4097b0:	tst	x10, #0x40
  4097b4:	csel	x11, x12, x11, eq  // eq = none
  4097b8:	tbz	w10, #6, 4097c0 <error@@Base+0x7a14>
  4097bc:	tbz	w10, #7, 40965c <error@@Base+0x78b0>
  4097c0:	and	x12, x11, #0xfffffffffffffffe
  4097c4:	tst	x10, #0x80
  4097c8:	csel	x10, x11, x12, eq  // eq = none
  4097cc:	stur	x10, [x29, #-96]
  4097d0:	b	40965c <error@@Base+0x78b0>
  4097d4:	ldr	x10, [sp, #136]
  4097d8:	ldp	q1, q2, [x29, #-96]
  4097dc:	ldur	q0, [x10, #184]
  4097e0:	and	v0.16b, v1.16b, v0.16b
  4097e4:	stur	q0, [x29, #-96]
  4097e8:	ldur	q1, [x10, #200]
  4097ec:	mov	x10, v0.d[1]
  4097f0:	fmov	x11, d0
  4097f4:	and	v0.16b, v2.16b, v1.16b
  4097f8:	orr	x10, x10, x11
  4097fc:	fmov	x11, d0
  409800:	orr	x10, x10, x11
  409804:	mov	x11, v0.d[1]
  409808:	orr	x10, x10, x11
  40980c:	stur	q0, [x29, #-80]
  409810:	cbz	x10, 4095e8 <error@@Base+0x783c>
  409814:	tbz	w9, #11, 4098b0 <error@@Base+0x7b04>
  409818:	tbz	w9, #22, 409824 <error@@Base+0x7a78>
  40981c:	cmp	w8, #0x1
  409820:	b.eq	4095e0 <error@@Base+0x7834>  // b.none
  409824:	ldr	x9, [sp, #136]
  409828:	ldr	w9, [x9, #180]
  40982c:	cmp	w9, #0x1
  409830:	b.le	409870 <error@@Base+0x7ac4>
  409834:	ldr	x10, [sp, #136]
  409838:	ldp	q2, q3, [x29, #-96]
  40983c:	ldr	x9, [x10, #120]
  409840:	ldur	q0, [x10, #184]
  409844:	ldr	q1, [x9]
  409848:	and	v0.16b, v1.16b, v0.16b
  40984c:	bic	v0.16b, v2.16b, v0.16b
  409850:	stur	q0, [x29, #-96]
  409854:	ldur	q1, [x10, #200]
  409858:	ldr	q2, [x9, #16]
  40985c:	mov	x9, v0.d[1]
  409860:	fmov	x10, d0
  409864:	and	v0.16b, v2.16b, v1.16b
  409868:	bic	v0.16b, v3.16b, v0.16b
  40986c:	b	409894 <error@@Base+0x7ae8>
  409870:	ldr	x9, [sp, #136]
  409874:	ldp	q1, q2, [x29, #-96]
  409878:	ldur	q0, [x9, #184]
  40987c:	bic	v0.16b, v1.16b, v0.16b
  409880:	stur	q0, [x29, #-96]
  409884:	ldur	q1, [x9, #200]
  409888:	mov	x9, v0.d[1]
  40988c:	fmov	x10, d0
  409890:	bic	v0.16b, v2.16b, v1.16b
  409894:	orr	x9, x9, x10
  409898:	fmov	x10, d0
  40989c:	orr	x9, x9, x10
  4098a0:	mov	x10, v0.d[1]
  4098a4:	orr	x9, x9, x10
  4098a8:	stur	q0, [x29, #-80]
  4098ac:	cbz	x9, 4095e8 <error@@Base+0x783c>
  4098b0:	ldr	x9, [sp, #144]
  4098b4:	cmp	x9, #0x1
  4098b8:	b.lt	409a7c <error@@Base+0x7cd0>  // b.tstop
  4098bc:	ldp	x9, x24, [x29, #-96]
  4098c0:	cmp	w8, #0x1
  4098c4:	str	x9, [sp, #96]
  4098c8:	ldur	x9, [x29, #-80]
  4098cc:	str	x9, [sp, #104]
  4098d0:	ldur	x9, [x29, #-72]
  4098d4:	str	x9, [sp, #120]
  4098d8:	b.ne	409a84 <error@@Base+0x7cd8>  // b.any
  4098dc:	ldr	x21, [sp, #64]
  4098e0:	ldr	x22, [sp, #80]
  4098e4:	mov	x23, xzr
  4098e8:	b	409904 <error@@Base+0x7b58>
  4098ec:	ldr	x8, [sp, #144]
  4098f0:	add	x23, x23, #0x1
  4098f4:	add	x22, x22, #0x18
  4098f8:	add	x21, x21, #0x20
  4098fc:	cmp	x23, x8
  409900:	b.ge	409a60 <error@@Base+0x7cb4>  // b.tcont
  409904:	ldr	x8, [sp, #72]
  409908:	ldrb	w8, [x8]
  40990c:	lsr	x9, x8, #3
  409910:	and	x9, x9, #0x18
  409914:	ldr	x9, [x21, x9]
  409918:	lsr	x8, x9, x8
  40991c:	tbz	w8, #0, 4098ec <error@@Base+0x7b40>
  409920:	ldp	x13, x14, [x21]
  409924:	ldr	x8, [sp, #96]
  409928:	ldp	x16, x15, [x21, #16]
  40992c:	and	x9, x14, x24
  409930:	and	x11, x13, x8
  409934:	ldr	x8, [sp, #104]
  409938:	orr	x10, x9, x11
  40993c:	and	x8, x16, x8
  409940:	orr	x12, x10, x8
  409944:	ldr	x10, [sp, #120]
  409948:	and	x10, x15, x10
  40994c:	orr	x12, x12, x10
  409950:	cbz	x12, 4098ec <error@@Base+0x7b40>
  409954:	ldr	x17, [sp, #96]
  409958:	ldr	x18, [sp, #120]
  40995c:	bic	x12, x13, x17
  409960:	bic	x17, x17, x13
  409964:	str	x17, [sp, #96]
  409968:	ldr	x17, [sp, #104]
  40996c:	bic	x13, x14, x24
  409970:	bic	x24, x24, x14
  409974:	bic	x14, x16, x17
  409978:	bic	x17, x17, x16
  40997c:	orr	x16, x13, x12
  409980:	str	x17, [sp, #104]
  409984:	orr	x17, x16, x14
  409988:	bic	x16, x15, x18
  40998c:	orr	x17, x17, x16
  409990:	bic	x18, x18, x15
  409994:	str	x18, [sp, #120]
  409998:	cbz	x17, 409a2c <error@@Base+0x7c80>
  40999c:	ldr	x17, [sp, #144]
  4099a0:	ldr	x15, [sp, #64]
  4099a4:	add	x15, x15, x17, lsl #5
  4099a8:	stp	x12, x13, [x15]
  4099ac:	stp	x14, x16, [x15, #16]
  4099b0:	stp	x11, x9, [x21]
  4099b4:	stp	x8, x10, [x21, #16]
  4099b8:	ldr	x10, [sp, #80]
  4099bc:	ldr	x8, [x22, #8]
  4099c0:	mov	w9, #0x18                  	// #24
  4099c4:	mov	x11, x22
  4099c8:	madd	x26, x17, x9, x10
  4099cc:	str	x8, [x26, #8]
  4099d0:	ldr	x9, [x22, #8]
  4099d4:	cmp	x9, #0x0
  4099d8:	str	x9, [sp, #56]
  4099dc:	b.le	409a18 <error@@Base+0x7c6c>
  4099e0:	lsl	x0, x8, #3
  4099e4:	str	x8, [x26]
  4099e8:	bl	4018b0 <malloc@plt>
  4099ec:	ldr	x9, [sp, #80]
  4099f0:	ldr	x10, [sp, #144]
  4099f4:	mov	w8, #0x18                  	// #24
  4099f8:	madd	x8, x10, x8, x9
  4099fc:	str	x0, [x8, #16]
  409a00:	cbz	x0, 40a16c <error@@Base+0x83c0>
  409a04:	ldr	x8, [sp, #56]
  409a08:	ldr	x1, [x22, #16]
  409a0c:	lsl	x2, x8, #3
  409a10:	bl	401780 <memcpy@plt>
  409a14:	b	409a20 <error@@Base+0x7c74>
  409a18:	stp	xzr, xzr, [x26]
  409a1c:	str	xzr, [x26, #16]
  409a20:	ldr	x8, [sp, #144]
  409a24:	add	x8, x8, #0x1
  409a28:	str	x8, [sp, #144]
  409a2c:	ldr	x8, [sp, #112]
  409a30:	ldr	x9, [sp, #88]
  409a34:	mov	x0, x22
  409a38:	ldr	x8, [x8, #24]
  409a3c:	ldr	x1, [x8, x9, lsl #3]
  409a40:	bl	410fc0 <error@@Base+0xf214>
  409a44:	tbz	w0, #0, 40a110 <error@@Base+0x8364>
  409a48:	ldp	x8, x9, [sp, #96]
  409a4c:	orr	x8, x24, x8
  409a50:	orr	x8, x8, x9
  409a54:	ldr	x9, [sp, #120]
  409a58:	orr	x8, x8, x9
  409a5c:	cbnz	x8, 4098ec <error@@Base+0x7b40>
  409a60:	ldr	x8, [sp, #96]
  409a64:	stp	x8, x24, [x29, #-96]
  409a68:	ldr	x8, [sp, #104]
  409a6c:	stur	x8, [x29, #-80]
  409a70:	ldr	x8, [sp, #120]
  409a74:	stur	x8, [x29, #-72]
  409a78:	b	409c14 <error@@Base+0x7e68>
  409a7c:	mov	x23, xzr
  409a80:	b	409c14 <error@@Base+0x7e68>
  409a84:	ldur	x8, [x29, #-88]
  409a88:	ldr	x21, [sp, #32]
  409a8c:	ldr	x22, [sp, #80]
  409a90:	mov	x23, xzr
  409a94:	str	x8, [sp, #72]
  409a98:	b	409ab4 <error@@Base+0x7d08>
  409a9c:	ldr	x8, [sp, #144]
  409aa0:	add	x23, x23, #0x1
  409aa4:	add	x22, x22, #0x18
  409aa8:	add	x21, x21, #0x20
  409aac:	cmp	x23, x8
  409ab0:	b.ge	409bf4 <error@@Base+0x7e48>  // b.tcont
  409ab4:	ldp	x13, x14, [x21, #-24]
  409ab8:	ldr	x8, [sp, #96]
  409abc:	ldp	x16, x15, [x21, #-8]
  409ac0:	and	x9, x14, x24
  409ac4:	and	x11, x13, x8
  409ac8:	ldr	x8, [sp, #104]
  409acc:	orr	x10, x9, x11
  409ad0:	and	x8, x16, x8
  409ad4:	orr	x12, x10, x8
  409ad8:	ldr	x10, [sp, #120]
  409adc:	and	x10, x15, x10
  409ae0:	orr	x12, x12, x10
  409ae4:	cbz	x12, 409a9c <error@@Base+0x7cf0>
  409ae8:	ldr	x17, [sp, #96]
  409aec:	ldr	x18, [sp, #120]
  409af0:	bic	x12, x13, x17
  409af4:	bic	x17, x17, x13
  409af8:	str	x17, [sp, #96]
  409afc:	ldr	x17, [sp, #104]
  409b00:	bic	x13, x14, x24
  409b04:	bic	x14, x24, x14
  409b08:	str	x14, [sp, #72]
  409b0c:	bic	x14, x16, x17
  409b10:	bic	x17, x17, x16
  409b14:	orr	x16, x13, x12
  409b18:	str	x17, [sp, #104]
  409b1c:	orr	x17, x16, x14
  409b20:	bic	x16, x15, x18
  409b24:	orr	x17, x17, x16
  409b28:	bic	x18, x18, x15
  409b2c:	str	x18, [sp, #120]
  409b30:	cbz	x17, 409bbc <error@@Base+0x7e10>
  409b34:	ldr	x17, [sp, #144]
  409b38:	ldr	x15, [sp, #64]
  409b3c:	add	x15, x15, x17, lsl #5
  409b40:	stp	x12, x13, [x15]
  409b44:	stp	x14, x16, [x15, #16]
  409b48:	stp	x11, x9, [x21, #-24]
  409b4c:	stp	x8, x10, [x21, #-8]
  409b50:	ldr	x10, [sp, #80]
  409b54:	ldr	x8, [x22, #8]
  409b58:	mov	w9, #0x18                  	// #24
  409b5c:	mov	x11, x22
  409b60:	madd	x26, x17, x9, x10
  409b64:	str	x8, [x26, #8]
  409b68:	ldr	x24, [x22, #8]
  409b6c:	cmp	x24, #0x1
  409b70:	b.lt	409ba8 <error@@Base+0x7dfc>  // b.tstop
  409b74:	lsl	x0, x8, #3
  409b78:	str	x8, [x26]
  409b7c:	bl	4018b0 <malloc@plt>
  409b80:	ldr	x9, [sp, #80]
  409b84:	ldr	x10, [sp, #144]
  409b88:	mov	w8, #0x18                  	// #24
  409b8c:	madd	x8, x10, x8, x9
  409b90:	str	x0, [x8, #16]
  409b94:	cbz	x0, 40a138 <error@@Base+0x838c>
  409b98:	ldr	x1, [x22, #16]
  409b9c:	lsl	x2, x24, #3
  409ba0:	bl	401780 <memcpy@plt>
  409ba4:	b	409bb0 <error@@Base+0x7e04>
  409ba8:	stp	xzr, xzr, [x26]
  409bac:	str	xzr, [x26, #16]
  409bb0:	ldr	x8, [sp, #144]
  409bb4:	add	x8, x8, #0x1
  409bb8:	str	x8, [sp, #144]
  409bbc:	ldr	x8, [sp, #112]
  409bc0:	ldr	x9, [sp, #88]
  409bc4:	mov	x0, x22
  409bc8:	ldr	x8, [x8, #24]
  409bcc:	ldr	x1, [x8, x9, lsl #3]
  409bd0:	bl	410fc0 <error@@Base+0xf214>
  409bd4:	tbz	w0, #0, 40a0e0 <error@@Base+0x8334>
  409bd8:	ldp	x8, x9, [sp, #96]
  409bdc:	ldr	x24, [sp, #72]
  409be0:	orr	x8, x24, x8
  409be4:	orr	x8, x8, x9
  409be8:	ldr	x9, [sp, #120]
  409bec:	orr	x8, x8, x9
  409bf0:	cbnz	x8, 409a9c <error@@Base+0x7cf0>
  409bf4:	ldr	x8, [sp, #104]
  409bf8:	stur	x8, [x29, #-80]
  409bfc:	ldr	x8, [sp, #120]
  409c00:	stur	x8, [x29, #-72]
  409c04:	ldr	x8, [sp, #72]
  409c08:	stur	x8, [x29, #-88]
  409c0c:	ldr	x8, [sp, #96]
  409c10:	stur	x8, [x29, #-96]
  409c14:	ldr	x8, [sp, #144]
  409c18:	cmp	x23, x8
  409c1c:	b.ne	4095e8 <error@@Base+0x783c>  // b.any
  409c20:	ldr	x8, [sp, #64]
  409c24:	ldp	q1, q0, [x29, #-96]
  409c28:	ldr	x9, [sp, #88]
  409c2c:	mov	w0, #0x8                   	// #8
  409c30:	add	x8, x8, x23, lsl #5
  409c34:	stp	q1, q0, [x8]
  409c38:	ldr	x8, [sp, #112]
  409c3c:	ldr	x8, [x8, #24]
  409c40:	ldr	x26, [x8, x9, lsl #3]
  409c44:	ldr	x9, [sp, #80]
  409c48:	mov	w8, #0x18                  	// #24
  409c4c:	madd	x22, x23, x8, x9
  409c50:	mov	w8, #0x1                   	// #1
  409c54:	dup	v0.2d, x8
  409c58:	str	q0, [x22]
  409c5c:	bl	4018b0 <malloc@plt>
  409c60:	str	x0, [x22, #16]
  409c64:	cbz	x0, 40a198 <error@@Base+0x83ec>
  409c68:	add	x8, x23, #0x1
  409c6c:	str	x26, [x0]
  409c70:	str	x8, [sp, #144]
  409c74:	b	4095e0 <error@@Base+0x7834>
  409c78:	ldr	x8, [sp, #144]
  409c7c:	cmp	x8, #0x0
  409c80:	b.le	40a0b8 <error@@Base+0x830c>
  409c84:	ldr	x22, [sp, #144]
  409c88:	add	x8, x22, #0x1
  409c8c:	lsl	x0, x8, #3
  409c90:	stp	x8, xzr, [x29, #-40]
  409c94:	bl	4018b0 <malloc@plt>
  409c98:	cmp	x0, #0x0
  409c9c:	mov	w8, #0xc                   	// #12
  409ca0:	csel	w9, w8, wzr, eq  // eq = none
  409ca4:	mov	x8, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  409ca8:	movk	x8, #0xa855
  409cac:	movk	x8, #0xaaa, lsl #48
  409cb0:	mov	x23, x0
  409cb4:	cmp	x22, x8
  409cb8:	stur	x0, [x29, #-24]
  409cbc:	stur	w9, [x29, #-12]
  409cc0:	b.hi	40aa08 <error@@Base+0x8c5c>  // b.pmore
  409cc4:	cbz	x23, 40aa08 <error@@Base+0x8c5c>
  409cc8:	ldr	x8, [sp, #144]
  409ccc:	mov	w21, w9
  409cd0:	add	x8, x8, x8, lsl #1
  409cd4:	lsl	x0, x8, #3
  409cd8:	bl	4018b0 <malloc@plt>
  409cdc:	str	x0, [sp, #88]
  409ce0:	cbz	x0, 40aa08 <error@@Base+0x8c5c>
  409ce4:	ldr	x8, [sp, #144]
  409ce8:	ldr	x9, [sp, #88]
  409cec:	mov	x23, xzr
  409cf0:	str	xzr, [sp, #120]
  409cf4:	lsl	x8, x8, #3
  409cf8:	add	x9, x9, x8
  409cfc:	add	x8, x9, x8
  409d00:	stp	xzr, xzr, [sp, #96]
  409d04:	str	xzr, [sp, #72]
  409d08:	str	wzr, [sp, #44]
  409d0c:	stp	x8, x9, [sp, #48]
  409d10:	b	409d84 <error@@Base+0x7fd8>
  409d14:	ldp	x10, x9, [sp, #48]
  409d18:	lsl	x8, x23, #3
  409d1c:	str	x0, [x9, x8]
  409d20:	ldr	x9, [sp, #88]
  409d24:	ldr	x9, [x9, x8]
  409d28:	str	x9, [x10, x8]
  409d2c:	ldr	x8, [sp, #64]
  409d30:	ldr	x12, [sp, #144]
  409d34:	mov	x13, x23
  409d38:	add	x13, x23, #0x1
  409d3c:	add	x8, x8, x23, lsl #5
  409d40:	ldp	x9, x10, [x8]
  409d44:	cmp	x13, x12
  409d48:	ldr	x12, [sp, #72]
  409d4c:	ldp	x11, x8, [x8, #16]
  409d50:	mov	x23, x13
  409d54:	orr	x12, x9, x12
  409d58:	ldr	x9, [sp, #96]
  409d5c:	str	x12, [sp, #72]
  409d60:	orr	x9, x10, x9
  409d64:	str	x9, [sp, #96]
  409d68:	ldr	x9, [sp, #104]
  409d6c:	orr	x9, x11, x9
  409d70:	str	x9, [sp, #104]
  409d74:	ldr	x9, [sp, #120]
  409d78:	orr	x9, x8, x9
  409d7c:	str	x9, [sp, #120]
  409d80:	b.eq	409ebc <error@@Base+0x8110>  // b.none
  409d84:	ldr	x9, [sp, #80]
  409d88:	mov	w8, #0x18                  	// #24
  409d8c:	stur	xzr, [x29, #-32]
  409d90:	madd	x24, x23, x8, x9
  409d94:	ldr	x8, [x24, #8]!
  409d98:	cmp	x8, #0x1
  409d9c:	b.lt	409e0c <error@@Base+0x8060>  // b.tstop
  409da0:	ldr	x10, [sp, #80]
  409da4:	ldr	x11, [sp, #136]
  409da8:	mov	w9, #0x18                  	// #24
  409dac:	mov	x26, xzr
  409db0:	madd	x9, x23, x9, x10
  409db4:	add	x22, x9, #0x10
  409db8:	b	409dc8 <error@@Base+0x801c>
  409dbc:	add	x26, x26, #0x1
  409dc0:	cmp	x26, x8
  409dc4:	b.ge	409e08 <error@@Base+0x805c>  // b.tcont
  409dc8:	ldr	x9, [x22]
  409dcc:	ldr	x10, [x11, #24]
  409dd0:	ldr	x9, [x9, x26, lsl #3]
  409dd4:	ldr	x9, [x10, x9, lsl #3]
  409dd8:	cmn	x9, #0x1
  409ddc:	b.eq	409dbc <error@@Base+0x8010>  // b.none
  409de0:	ldr	x8, [x11, #48]
  409de4:	mov	w10, #0x18                  	// #24
  409de8:	sub	x0, x29, #0x28
  409dec:	madd	x1, x9, x10, x8
  409df0:	bl	410e28 <error@@Base+0xf07c>
  409df4:	cbnz	w0, 40a998 <error@@Base+0x8bec>
  409df8:	ldr	x8, [x24]
  409dfc:	ldr	x11, [sp, #136]
  409e00:	mov	w21, wzr
  409e04:	b	409dbc <error@@Base+0x8010>
  409e08:	stur	w21, [x29, #-12]
  409e0c:	ldr	x1, [sp, #136]
  409e10:	sub	x0, x29, #0xc
  409e14:	sub	x2, x29, #0x28
  409e18:	mov	w3, wzr
  409e1c:	bl	4110d0 <error@@Base+0xf324>
  409e20:	ldur	w21, [x29, #-12]
  409e24:	ldr	x8, [sp, #88]
  409e28:	str	x0, [x8, x23, lsl #3]
  409e2c:	cbnz	x0, 409e34 <error@@Base+0x8088>
  409e30:	cbnz	w21, 40a99c <error@@Base+0x8bf0>
  409e34:	ldrsb	w8, [x0, #104]
  409e38:	tbz	w8, #31, 409d14 <error@@Base+0x7f68>
  409e3c:	ldr	x1, [sp, #136]
  409e40:	sub	x0, x29, #0xc
  409e44:	sub	x2, x29, #0x28
  409e48:	mov	w3, #0x1                   	// #1
  409e4c:	bl	4110d0 <error@@Base+0xf324>
  409e50:	ldr	x8, [sp, #56]
  409e54:	str	x0, [x8, x23, lsl #3]
  409e58:	cbnz	x0, 409e64 <error@@Base+0x80b8>
  409e5c:	ldur	w8, [x29, #-12]
  409e60:	cbnz	w8, 40a99c <error@@Base+0x8bf0>
  409e64:	ldr	x8, [sp, #88]
  409e68:	ldr	x8, [x8, x23, lsl #3]
  409e6c:	cmp	x8, x0
  409e70:	b.eq	409e90 <error@@Base+0x80e4>  // b.none
  409e74:	ldr	x8, [sp, #136]
  409e78:	ldr	w9, [sp, #44]
  409e7c:	ldr	w8, [x8, #180]
  409e80:	cmp	w8, #0x1
  409e84:	cset	w8, gt
  409e88:	orr	w9, w9, w8
  409e8c:	str	w9, [sp, #44]
  409e90:	ldr	x1, [sp, #136]
  409e94:	sub	x0, x29, #0xc
  409e98:	sub	x2, x29, #0x28
  409e9c:	mov	w3, #0x2                   	// #2
  409ea0:	bl	4110d0 <error@@Base+0xf324>
  409ea4:	ldur	w21, [x29, #-12]
  409ea8:	ldr	x8, [sp, #48]
  409eac:	str	x0, [x8, x23, lsl #3]
  409eb0:	cbnz	x0, 409d2c <error@@Base+0x7f80>
  409eb4:	cbz	w21, 409d2c <error@@Base+0x7f80>
  409eb8:	b	40a99c <error@@Base+0x8bf0>
  409ebc:	ldr	w8, [sp, #44]
  409ec0:	tbnz	w8, #0, 40a1d8 <error@@Base+0x842c>
  409ec4:	mov	w0, #0x8                   	// #8
  409ec8:	mov	w1, #0x100                 	// #256
  409ecc:	bl	401930 <calloc@plt>
  409ed0:	str	x0, [x19]
  409ed4:	cbz	x0, 40a99c <error@@Base+0x8bf0>
  409ed8:	ldr	x8, [sp, #72]
  409edc:	cbz	x8, 409f4c <error@@Base+0x81a0>
  409ee0:	ldr	x9, [sp, #72]
  409ee4:	mov	x8, xzr
  409ee8:	mov	w10, #0x1                   	// #1
  409eec:	tbnz	w9, #0, 409f04 <error@@Base+0x8158>
  409ef0:	lsl	x10, x10, #1
  409ef4:	lsr	x9, x9, #1
  409ef8:	add	x8, x8, #0x1
  409efc:	cbnz	x9, 409eec <error@@Base+0x8140>
  409f00:	b	409f4c <error@@Base+0x81a0>
  409f04:	ldr	x12, [sp, #64]
  409f08:	mov	x11, #0xfffffffffffffff8    	// #-8
  409f0c:	ldr	x13, [x12], #32
  409f10:	add	x11, x11, #0x8
  409f14:	tst	x13, x10
  409f18:	b.eq	409f0c <error@@Base+0x8160>  // b.none
  409f1c:	ldr	x12, [sp, #136]
  409f20:	ldr	x13, [sp, #56]
  409f24:	ldr	x12, [x12, #184]
  409f28:	tst	x12, x10
  409f2c:	ldr	x12, [sp, #88]
  409f30:	csel	x12, x12, x13, eq  // eq = none
  409f34:	ldr	x11, [x12, x11]
  409f38:	str	x11, [x0, x8, lsl #3]
  409f3c:	lsl	x10, x10, #1
  409f40:	lsr	x9, x9, #1
  409f44:	add	x8, x8, #0x1
  409f48:	cbnz	x9, 409eec <error@@Base+0x8140>
  409f4c:	ldr	x8, [sp, #96]
  409f50:	cbz	x8, 409fc8 <error@@Base+0x821c>
  409f54:	ldr	x9, [sp, #80]
  409f58:	mov	w8, #0x1808                	// #6152
  409f5c:	mov	w10, #0x1                   	// #1
  409f60:	add	x8, x9, x8
  409f64:	mov	w9, #0x40                  	// #64
  409f68:	ldr	x11, [sp, #96]
  409f6c:	tbnz	w11, #0, 409f8c <error@@Base+0x81e0>
  409f70:	ldr	x11, [sp, #96]
  409f74:	lsl	x10, x10, #1
  409f78:	add	x9, x9, #0x1
  409f7c:	lsr	x11, x11, #1
  409f80:	str	x11, [sp, #96]
  409f84:	cbnz	x11, 409f68 <error@@Base+0x81bc>
  409f88:	b	409fc8 <error@@Base+0x821c>
  409f8c:	mov	x11, #0xfffffffffffffff8    	// #-8
  409f90:	mov	x12, x8
  409f94:	ldr	x13, [x12], #32
  409f98:	add	x11, x11, #0x8
  409f9c:	tst	x13, x10
  409fa0:	b.eq	409f94 <error@@Base+0x81e8>  // b.none
  409fa4:	ldr	x12, [sp, #136]
  409fa8:	ldr	x13, [sp, #56]
  409fac:	ldr	x12, [x12, #192]
  409fb0:	tst	x12, x10
  409fb4:	ldr	x12, [sp, #88]
  409fb8:	csel	x12, x12, x13, eq  // eq = none
  409fbc:	ldr	x11, [x12, x11]
  409fc0:	str	x11, [x0, x9, lsl #3]
  409fc4:	b	409f70 <error@@Base+0x81c4>
  409fc8:	ldr	x8, [sp, #104]
  409fcc:	cbz	x8, 40a044 <error@@Base+0x8298>
  409fd0:	ldr	x9, [sp, #80]
  409fd4:	mov	w8, #0x1810                	// #6160
  409fd8:	mov	w10, #0x1                   	// #1
  409fdc:	add	x8, x9, x8
  409fe0:	mov	w9, #0x80                  	// #128
  409fe4:	ldr	x11, [sp, #104]
  409fe8:	tbnz	w11, #0, 40a008 <error@@Base+0x825c>
  409fec:	ldr	x11, [sp, #104]
  409ff0:	lsl	x10, x10, #1
  409ff4:	add	x9, x9, #0x1
  409ff8:	lsr	x11, x11, #1
  409ffc:	str	x11, [sp, #104]
  40a000:	cbnz	x11, 409fe4 <error@@Base+0x8238>
  40a004:	b	40a044 <error@@Base+0x8298>
  40a008:	mov	x11, #0xfffffffffffffff8    	// #-8
  40a00c:	mov	x12, x8
  40a010:	ldr	x13, [x12], #32
  40a014:	add	x11, x11, #0x8
  40a018:	tst	x13, x10
  40a01c:	b.eq	40a010 <error@@Base+0x8264>  // b.none
  40a020:	ldr	x12, [sp, #136]
  40a024:	ldr	x13, [sp, #56]
  40a028:	ldr	x12, [x12, #200]
  40a02c:	tst	x12, x10
  40a030:	ldr	x12, [sp, #88]
  40a034:	csel	x12, x12, x13, eq  // eq = none
  40a038:	ldr	x11, [x12, x11]
  40a03c:	str	x11, [x0, x9, lsl #3]
  40a040:	b	409fec <error@@Base+0x8240>
  40a044:	ldr	x8, [sp, #120]
  40a048:	cbz	x8, 40a3c4 <error@@Base+0x8618>
  40a04c:	mov	w8, #0xc0                  	// #192
  40a050:	mov	w9, #0x1                   	// #1
  40a054:	ldr	x10, [sp, #120]
  40a058:	tbnz	w10, #0, 40a078 <error@@Base+0x82cc>
  40a05c:	ldr	x10, [sp, #120]
  40a060:	lsl	x9, x9, #1
  40a064:	add	x8, x8, #0x1
  40a068:	lsr	x10, x10, #1
  40a06c:	str	x10, [sp, #120]
  40a070:	cbnz	x10, 40a054 <error@@Base+0x82a8>
  40a074:	b	40a3c4 <error@@Base+0x8618>
  40a078:	ldr	x11, [sp, #32]
  40a07c:	mov	x10, #0xfffffffffffffff8    	// #-8
  40a080:	ldr	x12, [x11], #32
  40a084:	add	x10, x10, #0x8
  40a088:	tst	x12, x9
  40a08c:	b.eq	40a080 <error@@Base+0x82d4>  // b.none
  40a090:	ldr	x11, [sp, #136]
  40a094:	ldr	x12, [sp, #56]
  40a098:	ldr	x11, [x11, #208]
  40a09c:	tst	x11, x9
  40a0a0:	ldr	x11, [sp, #88]
  40a0a4:	csel	x11, x11, x12, eq  // eq = none
  40a0a8:	ldr	x10, [x11, x10]
  40a0ac:	str	x10, [x0, x8, lsl #3]
  40a0b0:	b	40a05c <error@@Base+0x82b0>
  40a0b4:	str	xzr, [sp, #144]
  40a0b8:	ldr	x0, [sp, #80]
  40a0bc:	bl	401aa0 <free@plt>
  40a0c0:	ldr	x8, [sp, #144]
  40a0c4:	cbnz	x8, 40a9e0 <error@@Base+0x8c34>
  40a0c8:	mov	w0, #0x8                   	// #8
  40a0cc:	mov	w1, #0x100                 	// #256
  40a0d0:	bl	401930 <calloc@plt>
  40a0d4:	str	x0, [x19]
  40a0d8:	cbnz	x0, 40a454 <error@@Base+0x86a8>
  40a0dc:	b	40a9e0 <error@@Base+0x8c34>
  40a0e0:	ldr	x8, [sp, #104]
  40a0e4:	stur	x8, [x29, #-80]
  40a0e8:	ldr	x8, [sp, #120]
  40a0ec:	stur	x8, [x29, #-72]
  40a0f0:	ldr	x8, [sp, #72]
  40a0f4:	stur	x8, [x29, #-88]
  40a0f8:	ldr	x8, [sp, #96]
  40a0fc:	stur	x8, [x29, #-96]
  40a100:	ldr	x23, [sp, #144]
  40a104:	cmp	x23, #0x1
  40a108:	b.ge	40a1a4 <error@@Base+0x83f8>  // b.tcont
  40a10c:	b	40a1bc <error@@Base+0x8410>
  40a110:	ldr	x8, [sp, #96]
  40a114:	stp	x8, x24, [x29, #-96]
  40a118:	ldr	x8, [sp, #104]
  40a11c:	stur	x8, [x29, #-80]
  40a120:	ldr	x8, [sp, #120]
  40a124:	stur	x8, [x29, #-72]
  40a128:	ldr	x23, [sp, #144]
  40a12c:	cmp	x23, #0x1
  40a130:	b.ge	40a1a4 <error@@Base+0x83f8>  // b.tcont
  40a134:	b	40a1bc <error@@Base+0x8410>
  40a138:	ldr	x8, [sp, #104]
  40a13c:	stur	x8, [x29, #-80]
  40a140:	ldr	x8, [sp, #120]
  40a144:	stur	x8, [x29, #-72]
  40a148:	ldr	x8, [sp, #72]
  40a14c:	stur	x8, [x29, #-88]
  40a150:	ldr	x8, [sp, #96]
  40a154:	stur	x8, [x29, #-96]
  40a158:	stp	xzr, xzr, [x26]
  40a15c:	ldr	x23, [sp, #144]
  40a160:	cmp	x23, #0x1
  40a164:	b.ge	40a1a4 <error@@Base+0x83f8>  // b.tcont
  40a168:	b	40a1bc <error@@Base+0x8410>
  40a16c:	ldr	x8, [sp, #96]
  40a170:	stp	x8, x24, [x29, #-96]
  40a174:	ldr	x8, [sp, #104]
  40a178:	stur	x8, [x29, #-80]
  40a17c:	ldr	x8, [sp, #120]
  40a180:	stur	x8, [x29, #-72]
  40a184:	stp	xzr, xzr, [x26]
  40a188:	ldr	x23, [sp, #144]
  40a18c:	cmp	x23, #0x1
  40a190:	b.ge	40a1a4 <error@@Base+0x83f8>  // b.tcont
  40a194:	b	40a1bc <error@@Base+0x8410>
  40a198:	stp	xzr, xzr, [x22]
  40a19c:	cmp	x23, #0x1
  40a1a0:	b.lt	40a1bc <error@@Base+0x8410>  // b.tstop
  40a1a4:	ldr	x8, [sp, #80]
  40a1a8:	add	x22, x8, #0x10
  40a1ac:	ldr	x0, [x22], #24
  40a1b0:	bl	401aa0 <free@plt>
  40a1b4:	subs	x23, x23, #0x1
  40a1b8:	b.ne	40a1ac <error@@Base+0x8400>  // b.any
  40a1bc:	mov	x8, #0xffffffffffffffff    	// #-1
  40a1c0:	str	x8, [sp, #144]
  40a1c4:	ldr	x0, [sp, #80]
  40a1c8:	bl	401aa0 <free@plt>
  40a1cc:	ldr	x8, [sp, #144]
  40a1d0:	cbz	x8, 40a0c8 <error@@Base+0x831c>
  40a1d4:	b	40a9e0 <error@@Base+0x8c34>
  40a1d8:	mov	w0, #0x8                   	// #8
  40a1dc:	mov	w1, #0x200                 	// #512
  40a1e0:	bl	401930 <calloc@plt>
  40a1e4:	ldr	x8, [sp, #112]
  40a1e8:	str	x0, [x8, #96]
  40a1ec:	cbz	x0, 40a99c <error@@Base+0x8bf0>
  40a1f0:	ldr	x8, [sp, #72]
  40a1f4:	cbz	x8, 40a264 <error@@Base+0x84b8>
  40a1f8:	ldr	x9, [sp, #88]
  40a1fc:	ldr	x10, [sp, #72]
  40a200:	mov	x8, xzr
  40a204:	mov	w11, #0x1                   	// #1
  40a208:	sub	x9, x9, #0x8
  40a20c:	tbnz	w10, #0, 40a224 <error@@Base+0x8478>
  40a210:	lsl	x11, x11, #1
  40a214:	lsr	x10, x10, #1
  40a218:	add	x8, x8, #0x1
  40a21c:	cbnz	x10, 40a20c <error@@Base+0x8460>
  40a220:	b	40a264 <error@@Base+0x84b8>
  40a224:	ldr	x13, [sp, #64]
  40a228:	mov	x12, x9
  40a22c:	ldr	x14, [x13], #32
  40a230:	add	x12, x12, #0x8
  40a234:	tst	x14, x11
  40a238:	b.eq	40a22c <error@@Base+0x8480>  // b.none
  40a23c:	ldr	x14, [sp, #144]
  40a240:	ldr	x13, [x12]
  40a244:	ldr	x12, [x12, x14, lsl #3]
  40a248:	add	x14, x0, x8, lsl #3
  40a24c:	str	x13, [x14]
  40a250:	str	x12, [x14, #2048]
  40a254:	lsl	x11, x11, #1
  40a258:	lsr	x10, x10, #1
  40a25c:	add	x8, x8, #0x1
  40a260:	cbnz	x10, 40a20c <error@@Base+0x8460>
  40a264:	ldr	x8, [sp, #96]
  40a268:	cbz	x8, 40a2dc <error@@Base+0x8530>
  40a26c:	ldp	x10, x8, [sp, #80]
  40a270:	mov	w9, #0x1808                	// #6152
  40a274:	mov	w11, #0x1                   	// #1
  40a278:	sub	x8, x8, #0x8
  40a27c:	add	x9, x10, x9
  40a280:	mov	w10, #0x40                  	// #64
  40a284:	ldr	x12, [sp, #96]
  40a288:	tbnz	w12, #0, 40a2a8 <error@@Base+0x84fc>
  40a28c:	ldr	x12, [sp, #96]
  40a290:	lsl	x11, x11, #1
  40a294:	add	x10, x10, #0x1
  40a298:	lsr	x12, x12, #1
  40a29c:	str	x12, [sp, #96]
  40a2a0:	cbnz	x12, 40a284 <error@@Base+0x84d8>
  40a2a4:	b	40a2dc <error@@Base+0x8530>
  40a2a8:	mov	x13, x9
  40a2ac:	mov	x12, x8
  40a2b0:	ldr	x14, [x13], #32
  40a2b4:	add	x12, x12, #0x8
  40a2b8:	tst	x14, x11
  40a2bc:	b.eq	40a2b0 <error@@Base+0x8504>  // b.none
  40a2c0:	ldr	x14, [sp, #144]
  40a2c4:	ldr	x13, [x12]
  40a2c8:	ldr	x12, [x12, x14, lsl #3]
  40a2cc:	add	x14, x0, x10, lsl #3
  40a2d0:	str	x13, [x14]
  40a2d4:	str	x12, [x14, #2048]
  40a2d8:	b	40a28c <error@@Base+0x84e0>
  40a2dc:	ldr	x8, [sp, #104]
  40a2e0:	cbz	x8, 40a354 <error@@Base+0x85a8>
  40a2e4:	ldp	x10, x8, [sp, #80]
  40a2e8:	mov	w9, #0x1810                	// #6160
  40a2ec:	mov	w11, #0x1                   	// #1
  40a2f0:	sub	x8, x8, #0x8
  40a2f4:	add	x9, x10, x9
  40a2f8:	mov	w10, #0x80                  	// #128
  40a2fc:	ldr	x12, [sp, #104]
  40a300:	tbnz	w12, #0, 40a320 <error@@Base+0x8574>
  40a304:	ldr	x12, [sp, #104]
  40a308:	lsl	x11, x11, #1
  40a30c:	add	x10, x10, #0x1
  40a310:	lsr	x12, x12, #1
  40a314:	str	x12, [sp, #104]
  40a318:	cbnz	x12, 40a2fc <error@@Base+0x8550>
  40a31c:	b	40a354 <error@@Base+0x85a8>
  40a320:	mov	x13, x9
  40a324:	mov	x12, x8
  40a328:	ldr	x14, [x13], #32
  40a32c:	add	x12, x12, #0x8
  40a330:	tst	x14, x11
  40a334:	b.eq	40a328 <error@@Base+0x857c>  // b.none
  40a338:	ldr	x14, [sp, #144]
  40a33c:	ldr	x13, [x12]
  40a340:	ldr	x12, [x12, x14, lsl #3]
  40a344:	add	x14, x0, x10, lsl #3
  40a348:	str	x13, [x14]
  40a34c:	str	x12, [x14, #2048]
  40a350:	b	40a304 <error@@Base+0x8558>
  40a354:	ldr	x8, [sp, #120]
  40a358:	cbz	x8, 40a3c4 <error@@Base+0x8618>
  40a35c:	ldr	x8, [sp, #88]
  40a360:	mov	w9, #0xc0                  	// #192
  40a364:	mov	w10, #0x1                   	// #1
  40a368:	sub	x8, x8, #0x8
  40a36c:	ldr	x11, [sp, #120]
  40a370:	tbnz	w11, #0, 40a390 <error@@Base+0x85e4>
  40a374:	ldr	x11, [sp, #120]
  40a378:	lsl	x10, x10, #1
  40a37c:	add	x9, x9, #0x1
  40a380:	lsr	x11, x11, #1
  40a384:	str	x11, [sp, #120]
  40a388:	cbnz	x11, 40a36c <error@@Base+0x85c0>
  40a38c:	b	40a3c4 <error@@Base+0x8618>
  40a390:	ldr	x12, [sp, #32]
  40a394:	mov	x11, x8
  40a398:	ldr	x13, [x12], #32
  40a39c:	add	x11, x11, #0x8
  40a3a0:	tst	x13, x10
  40a3a4:	b.eq	40a398 <error@@Base+0x85ec>  // b.none
  40a3a8:	ldr	x13, [sp, #144]
  40a3ac:	ldr	x12, [x11]
  40a3b0:	ldr	x11, [x11, x13, lsl #3]
  40a3b4:	add	x13, x0, x9, lsl #3
  40a3b8:	str	x12, [x13]
  40a3bc:	str	x11, [x13, #2048]
  40a3c0:	b	40a374 <error@@Base+0x85c8>
  40a3c4:	ldr	x8, [sp, #72]
  40a3c8:	tbz	w8, #10, 40a414 <error@@Base+0x8668>
  40a3cc:	ldr	x9, [sp, #144]
  40a3d0:	ldr	x8, [sp, #88]
  40a3d4:	add	x8, x8, x9, lsl #4
  40a3d8:	ldr	x10, [sp, #64]
  40a3dc:	ldrb	w10, [x10, #1]
  40a3e0:	tbnz	w10, #2, 40a400 <error@@Base+0x8654>
  40a3e4:	ldr	x10, [sp, #64]
  40a3e8:	add	x8, x8, #0x8
  40a3ec:	subs	x9, x9, #0x1
  40a3f0:	add	x10, x10, #0x20
  40a3f4:	str	x10, [sp, #64]
  40a3f8:	b.ne	40a3d8 <error@@Base+0x862c>  // b.any
  40a3fc:	b	40a414 <error@@Base+0x8668>
  40a400:	ldr	x8, [x8]
  40a404:	ldr	w9, [sp, #44]
  40a408:	str	x8, [x0, #80]
  40a40c:	tbz	w9, #0, 40a414 <error@@Base+0x8668>
  40a410:	str	x8, [x0, #2128]
  40a414:	ldr	x0, [sp, #88]
  40a418:	bl	401aa0 <free@plt>
  40a41c:	ldur	x0, [x29, #-24]
  40a420:	bl	401aa0 <free@plt>
  40a424:	mov	w22, #0x10                  	// #16
  40a428:	ldr	x8, [sp, #80]
  40a42c:	ldr	x0, [x8, x22]
  40a430:	bl	401aa0 <free@plt>
  40a434:	ldr	x8, [sp, #144]
  40a438:	add	x22, x22, #0x18
  40a43c:	subs	x8, x8, #0x1
  40a440:	str	x8, [sp, #144]
  40a444:	b.ne	40a428 <error@@Base+0x867c>  // b.any
  40a448:	ldr	x0, [sp, #80]
  40a44c:	bl	401aa0 <free@plt>
  40a450:	ldr	x0, [x19]
  40a454:	ldp	x23, x24, [sp, #16]
  40a458:	ldr	x11, [sp, #128]
  40a45c:	ldr	x22, [sp, #112]
  40a460:	ldr	x21, [sp, #8]
  40a464:	cbnz	x0, 409430 <error@@Base+0x7684>
  40a468:	b	409570 <error@@Base+0x77c4>
  40a46c:	add	w1, w19, #0x2
  40a470:	add	x0, sp, #0x140
  40a474:	mov	x26, x22
  40a478:	mov	x22, x11
  40a47c:	bl	413c58 <error@@Base+0x11eac>
  40a480:	stur	w0, [x29, #-100]
  40a484:	cbnz	w0, 40b2f4 <error@@Base+0x9548>
  40a488:	mov	x8, x26
  40a48c:	ldrb	w26, [x26, #104]
  40a490:	mov	x11, x22
  40a494:	mov	x22, x8
  40a498:	tbz	w26, #5, 409410 <error@@Base+0x7664>
  40a49c:	ldr	x8, [x22, #16]
  40a4a0:	cmp	x8, #0x1
  40a4a4:	b.lt	40a8dc <error@@Base+0x8b30>  // b.tstop
  40a4a8:	ldr	x12, [sp, #472]
  40a4ac:	mov	x28, xzr
  40a4b0:	str	x11, [sp, #128]
  40a4b4:	str	x22, [sp, #112]
  40a4b8:	str	x12, [sp, #144]
  40a4bc:	b	40a4d0 <error@@Base+0x8724>
  40a4c0:	ldr	x8, [x22, #16]
  40a4c4:	add	x28, x28, #0x1
  40a4c8:	cmp	x28, x8
  40a4cc:	b.ge	40a8dc <error@@Base+0x8b30>  // b.tcont
  40a4d0:	ldr	x8, [x22, #24]
  40a4d4:	ldr	x1, [x8, x28, lsl #3]
  40a4d8:	ldr	x8, [x12]
  40a4dc:	add	x8, x8, x1, lsl #4
  40a4e0:	ldr	w26, [x8, #8]
  40a4e4:	tbz	w26, #20, 40a4c0 <error@@Base+0x8714>
  40a4e8:	tst	w26, #0x3ff00
  40a4ec:	b.eq	40a5dc <error@@Base+0x8830>  // b.none
  40a4f0:	ldr	x8, [sp, #392]
  40a4f4:	tbnz	x8, #63, 40a52c <error@@Base+0x8780>
  40a4f8:	ldr	x9, [sp, #408]
  40a4fc:	cmp	x9, x8
  40a500:	b.eq	40a7e4 <error@@Base+0x8a38>  // b.none
  40a504:	ldr	w9, [sp, #464]
  40a508:	cmp	w9, #0x2
  40a50c:	b.lt	40a540 <error@@Base+0x8794>  // b.tstop
  40a510:	ldr	x9, [sp, #336]
  40a514:	ldr	w19, [x9, x8, lsl #2]
  40a518:	cmn	w19, #0x1
  40a51c:	b.ne	40a56c <error@@Base+0x87c0>  // b.any
  40a520:	cmp	x8, #0x0
  40a524:	sub	x8, x8, #0x1
  40a528:	b.gt	40a514 <error@@Base+0x8768>
  40a52c:	ldr	w8, [sp, #432]
  40a530:	tst	w8, #0x1
  40a534:	cset	w9, eq  // eq = none
  40a538:	tbnz	w26, #10, 40a5b4 <error@@Base+0x8808>
  40a53c:	b	40a5b8 <error@@Base+0x880c>
  40a540:	ldr	x9, [sp, #328]
  40a544:	ldr	x10, [sp, #448]
  40a548:	ldrb	w8, [x9, x8]
  40a54c:	lsr	x9, x8, #3
  40a550:	and	x9, x9, #0x18
  40a554:	ldr	x9, [x10, x9]
  40a558:	lsr	x9, x9, x8
  40a55c:	tbz	w9, #0, 40a59c <error@@Base+0x87f0>
  40a560:	mov	w9, wzr
  40a564:	mov	w8, #0x1                   	// #1
  40a568:	b	40a5b8 <error@@Base+0x880c>
  40a56c:	ldrb	w8, [sp, #462]
  40a570:	cbnz	w8, 40a824 <error@@Base+0x8a78>
  40a574:	cmp	w19, #0xa
  40a578:	b.ne	40a5a4 <error@@Base+0x87f8>  // b.any
  40a57c:	ldrb	w8, [sp, #461]
  40a580:	cmp	w8, #0x0
  40a584:	cset	w8, ne  // ne = any
  40a588:	lsl	w8, w8, #1
  40a58c:	tst	w8, #0x1
  40a590:	cset	w9, eq  // eq = none
  40a594:	tbnz	w26, #10, 40a5b4 <error@@Base+0x8808>
  40a598:	b	40a5b8 <error@@Base+0x880c>
  40a59c:	cmp	w8, #0xa
  40a5a0:	b.eq	40a57c <error@@Base+0x87d0>  // b.none
  40a5a4:	mov	w8, wzr
  40a5a8:	tst	w8, #0x1
  40a5ac:	cset	w9, eq  // eq = none
  40a5b0:	tbz	w26, #10, 40a5b8 <error@@Base+0x880c>
  40a5b4:	tbz	w8, #0, 40a4c0 <error@@Base+0x8714>
  40a5b8:	ldr	x10, [x12]
  40a5bc:	add	x10, x10, x1, lsl #4
  40a5c0:	ldr	w10, [x10, #8]
  40a5c4:	tbnz	w9, #0, 40a5cc <error@@Base+0x8820>
  40a5c8:	tbnz	w10, #11, 40a4c0 <error@@Base+0x8714>
  40a5cc:	tbnz	w8, #1, 40a5d4 <error@@Base+0x8828>
  40a5d0:	tbnz	w10, #13, 40a4c0 <error@@Base+0x8714>
  40a5d4:	tbnz	w8, #3, 40a5dc <error@@Base+0x8830>
  40a5d8:	tbnz	w10, #15, 40a4c0 <error@@Base+0x8714>
  40a5dc:	ldr	x3, [sp, #392]
  40a5e0:	add	x2, sp, #0x140
  40a5e4:	mov	x0, x12
  40a5e8:	mov	x26, x1
  40a5ec:	bl	415648 <error@@Base+0x1389c>
  40a5f0:	ldr	x12, [sp, #144]
  40a5f4:	ldr	x11, [sp, #128]
  40a5f8:	cbz	w0, 40a4c0 <error@@Base+0x8714>
  40a5fc:	ldr	w10, [sp, #544]
  40a600:	ldp	x9, x19, [sp, #384]
  40a604:	ldr	x22, [sp, #512]
  40a608:	ldr	x8, [sp, #408]
  40a60c:	sxtw	x11, w0
  40a610:	str	x11, [sp, #120]
  40a614:	add	x11, x19, x11
  40a618:	cmp	w10, w0
  40a61c:	mov	x13, x26
  40a620:	csel	w10, w0, w10, lt  // lt = tstop
  40a624:	cmp	x9, x11
  40a628:	str	w10, [sp, #544]
  40a62c:	str	x11, [sp, #136]
  40a630:	b.gt	40a63c <error@@Base+0x8890>
  40a634:	cmp	x9, x8
  40a638:	b.lt	40a650 <error@@Base+0x88a4>  // b.tstop
  40a63c:	ldr	x9, [sp, #368]
  40a640:	cmp	x9, x11
  40a644:	b.gt	40a668 <error@@Base+0x88bc>
  40a648:	cmp	x9, x8
  40a64c:	b.ge	40a668 <error@@Base+0x88bc>  // b.tcont
  40a650:	add	w1, w11, #0x1
  40a654:	add	x0, sp, #0x140
  40a658:	bl	413c58 <error@@Base+0x11eac>
  40a65c:	ldp	x11, x12, [sp, #136]
  40a660:	mov	x13, x26
  40a664:	cbnz	w0, 40a94c <error@@Base+0x8ba0>
  40a668:	subs	x8, x11, x22
  40a66c:	b.le	40a694 <error@@Base+0x88e8>
  40a670:	ldr	x9, [sp, #504]
  40a674:	lsl	x2, x8, #3
  40a678:	mov	w1, wzr
  40a67c:	add	x9, x9, x22, lsl #3
  40a680:	add	x0, x9, #0x8
  40a684:	bl	401920 <memset@plt>
  40a688:	ldp	x11, x12, [sp, #136]
  40a68c:	mov	x13, x26
  40a690:	str	x11, [sp, #512]
  40a694:	stur	wzr, [x29, #-40]
  40a698:	ldr	x8, [x12, #24]
  40a69c:	ldr	x9, [sp, #504]
  40a6a0:	ldr	x10, [x12, #48]
  40a6a4:	ldr	x8, [x8, x13, lsl #3]
  40a6a8:	ldr	x26, [x9, x11, lsl #3]
  40a6ac:	mov	w9, #0x18                  	// #24
  40a6b0:	madd	x2, x8, x9, x10
  40a6b4:	cbz	x26, 40a6d8 <error@@Base+0x892c>
  40a6b8:	ldr	x1, [x26, #80]
  40a6bc:	sub	x0, x29, #0x60
  40a6c0:	bl	414058 <error@@Base+0x122ac>
  40a6c4:	ldr	x11, [sp, #136]
  40a6c8:	ldr	x22, [sp, #112]
  40a6cc:	stur	w0, [x29, #-40]
  40a6d0:	cbz	w0, 40a6ec <error@@Base+0x8940>
  40a6d4:	b	40a964 <error@@Base+0x8bb8>
  40a6d8:	ldr	x8, [x2, #16]
  40a6dc:	ldr	q0, [x2]
  40a6e0:	ldr	x22, [sp, #112]
  40a6e4:	stur	x8, [x29, #-80]
  40a6e8:	stur	q0, [x29, #-96]
  40a6ec:	cmp	x11, #0x0
  40a6f0:	b.le	40a804 <error@@Base+0x8a58>
  40a6f4:	ldr	x9, [sp, #408]
  40a6f8:	ldr	x1, [sp, #144]
  40a6fc:	sub	x8, x11, #0x1
  40a700:	cmp	x9, x8
  40a704:	b.eq	40a810 <error@@Base+0x8a64>  // b.none
  40a708:	ldr	w9, [sp, #464]
  40a70c:	cmp	w9, #0x2
  40a710:	b.lt	40a744 <error@@Base+0x8998>  // b.tstop
  40a714:	ldr	x9, [sp, #336]
  40a718:	ldr	x8, [sp, #120]
  40a71c:	sub	x9, x9, #0x4
  40a720:	add	x8, x19, x8
  40a724:	ldr	w19, [x9, x8, lsl #2]
  40a728:	cmn	w19, #0x1
  40a72c:	b.ne	40a76c <error@@Base+0x89c0>  // b.any
  40a730:	sub	x8, x8, #0x1
  40a734:	cmp	x8, #0x0
  40a738:	b.gt	40a724 <error@@Base+0x8978>
  40a73c:	ldr	w3, [sp, #432]
  40a740:	b	40a79c <error@@Base+0x89f0>
  40a744:	ldr	x9, [sp, #328]
  40a748:	ldr	x10, [sp, #448]
  40a74c:	ldrb	w8, [x9, x8]
  40a750:	lsr	x9, x8, #3
  40a754:	and	x9, x9, #0x18
  40a758:	ldr	x9, [x10, x9]
  40a75c:	lsr	x9, x9, x8
  40a760:	tbz	w9, #0, 40a790 <error@@Base+0x89e4>
  40a764:	mov	w3, #0x1                   	// #1
  40a768:	b	40a79c <error@@Base+0x89f0>
  40a76c:	ldrb	w8, [sp, #462]
  40a770:	cbnz	w8, 40a850 <error@@Base+0x8aa4>
  40a774:	cmp	w19, #0xa
  40a778:	b.ne	40a798 <error@@Base+0x89ec>  // b.any
  40a77c:	ldrb	w8, [sp, #461]
  40a780:	cmp	w8, #0x0
  40a784:	cset	w8, ne  // ne = any
  40a788:	lsl	w3, w8, #1
  40a78c:	b	40a79c <error@@Base+0x89f0>
  40a790:	cmp	w8, #0xa
  40a794:	b.eq	40a77c <error@@Base+0x89d0>  // b.none
  40a798:	mov	w3, wzr
  40a79c:	sub	x0, x29, #0x28
  40a7a0:	sub	x2, x29, #0x60
  40a7a4:	bl	4110d0 <error@@Base+0xf324>
  40a7a8:	ldr	x8, [sp, #504]
  40a7ac:	ldr	x9, [sp, #136]
  40a7b0:	str	x0, [x8, x9, lsl #3]
  40a7b4:	cbz	x26, 40a7c4 <error@@Base+0x8a18>
  40a7b8:	ldur	x0, [x29, #-80]
  40a7bc:	bl	401aa0 <free@plt>
  40a7c0:	ldr	x9, [sp, #136]
  40a7c4:	ldr	x8, [sp, #504]
  40a7c8:	ldr	x11, [sp, #128]
  40a7cc:	ldr	x12, [sp, #144]
  40a7d0:	ldr	x8, [x8, x9, lsl #3]
  40a7d4:	cbnz	x8, 40a4c0 <error@@Base+0x8714>
  40a7d8:	ldur	w0, [x29, #-40]
  40a7dc:	cbz	w0, 40a4c0 <error@@Base+0x8714>
  40a7e0:	b	40a958 <error@@Base+0x8bac>
  40a7e4:	ldr	w8, [sp, #480]
  40a7e8:	mov	w9, #0xa                   	// #10
  40a7ec:	and	w8, w8, #0x2
  40a7f0:	eor	w8, w8, w9
  40a7f4:	tst	w8, #0x1
  40a7f8:	cset	w9, eq  // eq = none
  40a7fc:	tbnz	w26, #10, 40a5b4 <error@@Base+0x8808>
  40a800:	b	40a5b8 <error@@Base+0x880c>
  40a804:	ldr	w3, [sp, #432]
  40a808:	ldr	x1, [sp, #144]
  40a80c:	b	40a79c <error@@Base+0x89f0>
  40a810:	ldr	w8, [sp, #480]
  40a814:	mov	w9, #0xa                   	// #10
  40a818:	and	w8, w8, #0x2
  40a81c:	eor	w3, w8, w9
  40a820:	b	40a79c <error@@Base+0x89f0>
  40a824:	mov	w0, w19
  40a828:	str	x1, [sp, #136]
  40a82c:	bl	401b20 <iswalnum@plt>
  40a830:	mov	w9, wzr
  40a834:	cmp	w19, #0x5f
  40a838:	mov	w8, #0x1                   	// #1
  40a83c:	b.eq	40a874 <error@@Base+0x8ac8>  // b.none
  40a840:	ldp	x11, x1, [sp, #128]
  40a844:	ldr	x12, [sp, #144]
  40a848:	cbz	w0, 40a574 <error@@Base+0x87c8>
  40a84c:	b	40a5b8 <error@@Base+0x880c>
  40a850:	mov	w0, w19
  40a854:	bl	401b20 <iswalnum@plt>
  40a858:	cmp	w19, #0x5f
  40a85c:	mov	w3, #0x1                   	// #1
  40a860:	b.eq	40a880 <error@@Base+0x8ad4>  // b.none
  40a864:	ldr	x22, [sp, #112]
  40a868:	ldr	x1, [sp, #144]
  40a86c:	cbz	w0, 40a774 <error@@Base+0x89c8>
  40a870:	b	40a79c <error@@Base+0x89f0>
  40a874:	ldp	x11, x1, [sp, #128]
  40a878:	ldr	x12, [sp, #144]
  40a87c:	b	40a5b8 <error@@Base+0x880c>
  40a880:	ldr	x22, [sp, #112]
  40a884:	ldr	x1, [sp, #144]
  40a888:	b	40a79c <error@@Base+0x89f0>
  40a88c:	ldr	x8, [sp, #392]
  40a890:	cmp	x8, #0x0
  40a894:	b.le	40a8d4 <error@@Base+0x8b28>
  40a898:	ldr	x10, [sp, #408]
  40a89c:	sub	x9, x8, #0x1
  40a8a0:	cmp	x10, x9
  40a8a4:	b.eq	40a96c <error@@Base+0x8bc0>  // b.none
  40a8a8:	ldr	w10, [sp, #464]
  40a8ac:	cmp	w10, #0x2
  40a8b0:	b.lt	40a8e4 <error@@Base+0x8b38>  // b.tstop
  40a8b4:	ldr	x9, [sp, #336]
  40a8b8:	sub	x9, x9, #0x4
  40a8bc:	ldr	w19, [x9, x8, lsl #2]
  40a8c0:	cmn	w19, #0x1
  40a8c4:	b.ne	40a90c <error@@Base+0x8b60>  // b.any
  40a8c8:	sub	x8, x8, #0x1
  40a8cc:	cmp	x8, #0x0
  40a8d0:	b.gt	40a8bc <error@@Base+0x8b10>
  40a8d4:	ldr	w8, [sp, #432]
  40a8d8:	b	40a93c <error@@Base+0x8b90>
  40a8dc:	stur	wzr, [x29, #-100]
  40a8e0:	b	409410 <error@@Base+0x7664>
  40a8e4:	ldr	x8, [sp, #328]
  40a8e8:	ldr	x10, [sp, #448]
  40a8ec:	ldrb	w8, [x8, x9]
  40a8f0:	lsr	x9, x8, #3
  40a8f4:	and	x9, x9, #0x18
  40a8f8:	ldr	x9, [x10, x9]
  40a8fc:	lsr	x9, x9, x8
  40a900:	tbz	w9, #0, 40a930 <error@@Base+0x8b84>
  40a904:	mov	w8, #0x1                   	// #1
  40a908:	b	40a93c <error@@Base+0x8b90>
  40a90c:	ldrb	w8, [sp, #462]
  40a910:	cbnz	w8, 40a974 <error@@Base+0x8bc8>
  40a914:	cmp	w19, #0xa
  40a918:	b.ne	40a938 <error@@Base+0x8b8c>  // b.any
  40a91c:	ldrb	w8, [sp, #461]
  40a920:	cmp	w8, #0x0
  40a924:	cset	w8, ne  // ne = any
  40a928:	lsl	w8, w8, #1
  40a92c:	b	40a93c <error@@Base+0x8b90>
  40a930:	cmp	w8, #0xa
  40a934:	b.eq	40a91c <error@@Base+0x8b70>  // b.none
  40a938:	mov	w8, wzr
  40a93c:	ubfiz	w8, w8, #8, #1
  40a940:	orr	x8, x8, x28
  40a944:	ldr	x28, [x26, x8, lsl #3]
  40a948:	b	409434 <error@@Base+0x7688>
  40a94c:	ldr	x11, [sp, #128]
  40a950:	ldr	x22, [sp, #112]
  40a954:	stur	w0, [x29, #-40]
  40a958:	mov	x28, xzr
  40a95c:	stur	w0, [x29, #-100]
  40a960:	b	409434 <error@@Base+0x7688>
  40a964:	ldr	x11, [sp, #128]
  40a968:	b	40a958 <error@@Base+0x8bac>
  40a96c:	mov	w8, #0xa                   	// #10
  40a970:	b	40a93c <error@@Base+0x8b90>
  40a974:	mov	w0, w19
  40a978:	str	x11, [sp, #128]
  40a97c:	bl	401b20 <iswalnum@plt>
  40a980:	cmp	w19, #0x5f
  40a984:	mov	w8, #0x1                   	// #1
  40a988:	b.eq	40aa00 <error@@Base+0x8c54>  // b.none
  40a98c:	ldr	x11, [sp, #128]
  40a990:	cbz	w0, 40a914 <error@@Base+0x8b68>
  40a994:	b	40a93c <error@@Base+0x8b90>
  40a998:	stur	w0, [x29, #-12]
  40a99c:	ldr	x0, [sp, #88]
  40a9a0:	bl	401aa0 <free@plt>
  40a9a4:	ldur	x0, [x29, #-24]
  40a9a8:	bl	401aa0 <free@plt>
  40a9ac:	ldr	x8, [sp, #144]
  40a9b0:	cmp	x8, #0x1
  40a9b4:	b.lt	40a9d8 <error@@Base+0x8c2c>  // b.tstop
  40a9b8:	ldr	x8, [sp, #80]
  40a9bc:	add	x19, x8, #0x10
  40a9c0:	ldr	x0, [x19], #24
  40a9c4:	bl	401aa0 <free@plt>
  40a9c8:	ldr	x8, [sp, #144]
  40a9cc:	subs	x8, x8, #0x1
  40a9d0:	str	x8, [sp, #144]
  40a9d4:	b.ne	40a9c0 <error@@Base+0x8c14>  // b.any
  40a9d8:	ldr	x0, [sp, #80]
  40a9dc:	bl	401aa0 <free@plt>
  40a9e0:	ldp	x23, x24, [sp, #16]
  40a9e4:	ldr	x11, [sp, #128]
  40a9e8:	ldr	x22, [sp, #112]
  40a9ec:	ldr	x21, [sp, #8]
  40a9f0:	mov	w8, #0xc                   	// #12
  40a9f4:	mov	x28, xzr
  40a9f8:	stur	w8, [x29, #-100]
  40a9fc:	b	409434 <error@@Base+0x7688>
  40aa00:	ldr	x11, [sp, #128]
  40aa04:	b	40a93c <error@@Base+0x8b90>
  40aa08:	mov	x0, x23
  40aa0c:	bl	401aa0 <free@plt>
  40aa10:	b	40a9b8 <error@@Base+0x8c0c>
  40aa14:	ldr	x9, [sp, #208]
  40aa18:	cbnz	x9, 40aa2c <error@@Base+0x8c80>
  40aa1c:	b	40aa38 <error@@Base+0x8c8c>
  40aa20:	ldr	x9, [sp, #264]
  40aa24:	mov	x11, x19
  40aa28:	cbz	x9, 40aa38 <error@@Base+0x8c8c>
  40aa2c:	ldr	x8, [x9]
  40aa30:	add	x8, x8, x11
  40aa34:	str	x8, [x9]
  40aa38:	ldr	w19, [sp, #276]
  40aa3c:	ldp	x28, x20, [sp, #240]
  40aa40:	ldr	x2, [sp, #288]
  40aa44:	cmn	x2, #0x1
  40aa48:	b.eq	40ac58 <error@@Base+0x8eac>  // b.none
  40aa4c:	cmn	x2, #0x2
  40aa50:	b.eq	40b26c <error@@Base+0x94c0>  // b.none
  40aa54:	ldr	x22, [sp, #256]
  40aa58:	mov	x20, x2
  40aa5c:	str	x2, [sp, #488]
  40aa60:	cmp	x22, #0x2
  40aa64:	b.cc	40aaa8 <error@@Base+0x8cfc>  // b.lo, b.ul, b.last
  40aa68:	ldr	x8, [sp, #192]
  40aa6c:	ldrb	w8, [x8, #56]
  40aa70:	tbnz	w8, #4, 40aaa8 <error@@Base+0x8cfc>
  40aa74:	ldr	x8, [sp, #504]
  40aa78:	add	x0, sp, #0x140
  40aa7c:	ldr	x1, [x8, x2, lsl #3]
  40aa80:	bl	41247c <error@@Base+0x106d0>
  40aa84:	ldr	x9, [sp, #304]
  40aa88:	str	x0, [sp, #496]
  40aa8c:	str	x0, [sp, #264]
  40aa90:	ldrb	w8, [x9, #176]
  40aa94:	tbnz	w8, #0, 40aae0 <error@@Base+0x8d34>
  40aa98:	ldr	x8, [x9, #152]
  40aa9c:	mov	x9, x20
  40aaa0:	cbnz	x8, 40aad0 <error@@Base+0x8d24>
  40aaa4:	b	40afbc <error@@Base+0x9210>
  40aaa8:	ldr	x8, [sp, #304]
  40aaac:	ldr	x8, [x8, #152]
  40aab0:	cbz	x8, 40afbc <error@@Base+0x9210>
  40aab4:	ldr	x8, [sp, #504]
  40aab8:	add	x0, sp, #0x140
  40aabc:	ldr	x1, [x8, x2, lsl #3]
  40aac0:	bl	41247c <error@@Base+0x106d0>
  40aac4:	mov	x9, x20
  40aac8:	str	x0, [sp, #264]
  40aacc:	str	x0, [sp, #496]
  40aad0:	mov	x8, #0x1fffffffffffffff    	// #2305843009213693951
  40aad4:	cmp	x9, x8
  40aad8:	b.cc	40aaf0 <error@@Base+0x8d44>  // b.lo, b.ul, b.last
  40aadc:	b	40b26c <error@@Base+0x94c0>
  40aae0:	mov	x9, x20
  40aae4:	mov	x8, #0x1fffffffffffffff    	// #2305843009213693951
  40aae8:	cmp	x9, x8
  40aaec:	b.cs	40b26c <error@@Base+0x94c0>  // b.hs, b.nlast
  40aaf0:	ldr	x19, [sp, #472]
  40aaf4:	lsl	x8, x9, #3
  40aaf8:	add	x25, x8, #0x8
  40aafc:	mov	x0, x25
  40ab00:	bl	4018b0 <malloc@plt>
  40ab04:	mov	x26, x0
  40ab08:	cbz	x0, 40b274 <error@@Base+0x94c8>
  40ab0c:	ldr	x8, [x19, #152]
  40ab10:	cbz	x8, 40ac08 <error@@Base+0x8e5c>
  40ab14:	mov	x0, x25
  40ab18:	bl	4018b0 <malloc@plt>
  40ab1c:	cbz	x0, 40b274 <error@@Base+0x94c8>
  40ab20:	mov	w1, wzr
  40ab24:	mov	x2, x25
  40ab28:	mov	x28, x0
  40ab2c:	bl	401920 <memset@plt>
  40ab30:	ldr	x8, [sp, #264]
  40ab34:	add	x0, sp, #0x140
  40ab38:	sub	x1, x29, #0x60
  40ab3c:	stp	x26, x28, [x29, #-96]
  40ab40:	stp	x8, x20, [x29, #-80]
  40ab44:	ldr	x8, [sp, #184]
  40ab48:	stp	xzr, xzr, [x8, #8]
  40ab4c:	str	xzr, [x8]
  40ab50:	bl	415be8 <error@@Base+0x13e3c>
  40ab54:	cbnz	w0, 40af08 <error@@Base+0x915c>
  40ab58:	ldr	x8, [x26]
  40ab5c:	cbz	x8, 40ac84 <error@@Base+0x8ed8>
  40ab60:	mov	x10, x20
  40ab64:	mov	x22, xzr
  40ab68:	ldr	x9, [x28, x22, lsl #3]
  40ab6c:	cbnz	x8, 40ab90 <error@@Base+0x8de4>
  40ab70:	str	x9, [x26, x22, lsl #3]
  40ab74:	cmp	x10, x22
  40ab78:	b.eq	40abe4 <error@@Base+0x8e38>  // b.none
  40ab7c:	add	x8, x26, x22, lsl #3
  40ab80:	ldr	x8, [x8, #8]
  40ab84:	add	x22, x22, #0x1
  40ab88:	ldr	x9, [x28, x22, lsl #3]
  40ab8c:	cbz	x8, 40ab70 <error@@Base+0x8dc4>
  40ab90:	cbz	x9, 40abdc <error@@Base+0x8e30>
  40ab94:	add	x1, x8, #0x8
  40ab98:	add	x2, x9, #0x8
  40ab9c:	sub	x0, x29, #0x28
  40aba0:	mov	x20, x10
  40aba4:	bl	414058 <error@@Base+0x122ac>
  40aba8:	stur	w0, [x29, #-12]
  40abac:	cbnz	w0, 40ad88 <error@@Base+0x8fdc>
  40abb0:	sub	x0, x29, #0xc
  40abb4:	sub	x2, x29, #0x28
  40abb8:	mov	x1, x19
  40abbc:	bl	4153cc <error@@Base+0x13620>
  40abc0:	ldur	x8, [x29, #-24]
  40abc4:	str	x0, [x26, x22, lsl #3]
  40abc8:	mov	x0, x8
  40abcc:	bl	401aa0 <free@plt>
  40abd0:	ldur	w25, [x29, #-12]
  40abd4:	mov	x10, x20
  40abd8:	cbnz	w25, 40abec <error@@Base+0x8e40>
  40abdc:	cmp	x10, x22
  40abe0:	b.ne	40ab7c <error@@Base+0x8dd0>  // b.any
  40abe4:	mov	x20, x10
  40abe8:	mov	w25, wzr
  40abec:	ldr	x22, [sp, #256]
  40abf0:	mov	x0, x28
  40abf4:	bl	401aa0 <free@plt>
  40abf8:	ldr	w19, [sp, #276]
  40abfc:	cbz	w25, 40afa8 <error@@Base+0x91fc>
  40ac00:	mov	x28, xzr
  40ac04:	b	40af44 <error@@Base+0x9198>
  40ac08:	ldr	x8, [sp, #264]
  40ac0c:	add	x0, sp, #0x140
  40ac10:	sub	x1, x29, #0x60
  40ac14:	stp	x26, xzr, [x29, #-96]
  40ac18:	stp	x8, x20, [x29, #-80]
  40ac1c:	ldr	x8, [sp, #184]
  40ac20:	stp	xzr, xzr, [x8]
  40ac24:	str	xzr, [x8, #16]
  40ac28:	bl	415be8 <error@@Base+0x13e3c>
  40ac2c:	cbnz	w0, 40af38 <error@@Base+0x918c>
  40ac30:	ldr	x8, [x26]
  40ac34:	ldr	w19, [sp, #276]
  40ac38:	cbnz	x8, 40afa8 <error@@Base+0x91fc>
  40ac3c:	mov	x28, xzr
  40ac40:	mov	x0, x26
  40ac44:	bl	401aa0 <free@plt>
  40ac48:	mov	x0, x28
  40ac4c:	bl	401aa0 <free@plt>
  40ac50:	ldr	x22, [sp, #280]
  40ac54:	ldp	x28, x20, [sp, #240]
  40ac58:	add	x0, sp, #0x140
  40ac5c:	bl	4125e4 <error@@Base+0x10838>
  40ac60:	ldur	x8, [x29, #-112]
  40ac64:	mov	w25, #0x1                   	// #1
  40ac68:	add	x26, x8, x28
  40ac6c:	cmp	x26, x22
  40ac70:	stur	x26, [x29, #-112]
  40ac74:	b.lt	40b1a0 <error@@Base+0x93f4>  // b.tstop
  40ac78:	cmp	x27, x26
  40ac7c:	b.ge	409090 <error@@Base+0x72e4>  // b.tcont
  40ac80:	b	40b1a0 <error@@Base+0x93f4>
  40ac84:	ldr	x8, [x28]
  40ac88:	mov	x10, x20
  40ac8c:	cbnz	x8, 40ad30 <error@@Base+0x8f84>
  40ac90:	cmp	x10, #0x1
  40ac94:	b.lt	40ad54 <error@@Base+0x8fa8>  // b.tstop
  40ac98:	ldr	x9, [sp, #504]
  40ac9c:	add	x8, x10, #0x1
  40aca0:	lsl	x25, x10, #3
  40aca4:	sub	x9, x9, #0x8
  40aca8:	b	40acbc <error@@Base+0x8f10>
  40acac:	sub	x8, x8, #0x1
  40acb0:	cmp	x8, #0x2
  40acb4:	sub	x25, x25, #0x8
  40acb8:	b.lt	40ad54 <error@@Base+0x8fa8>  // b.tstop
  40acbc:	ldr	x1, [x9, x25]
  40acc0:	cbz	x1, 40acac <error@@Base+0x8f00>
  40acc4:	ldrb	w10, [x1, #104]
  40acc8:	tbz	w10, #4, 40acac <error@@Base+0x8f00>
  40accc:	sub	x2, x8, #0x2
  40acd0:	add	x0, sp, #0x140
  40acd4:	str	x2, [sp, #288]
  40acd8:	bl	41247c <error@@Base+0x106d0>
  40acdc:	mov	x20, x0
  40ace0:	mov	x0, x28
  40ace4:	mov	w1, wzr
  40ace8:	mov	x2, x25
  40acec:	bl	401920 <memset@plt>
  40acf0:	ldr	x8, [sp, #288]
  40acf4:	str	x20, [sp, #264]
  40acf8:	stp	x20, x8, [x29, #-80]
  40acfc:	add	x0, sp, #0x140
  40ad00:	mov	x20, x8
  40ad04:	ldr	x8, [sp, #184]
  40ad08:	sub	x1, x29, #0x60
  40ad0c:	stp	x26, x28, [x29, #-96]
  40ad10:	stp	xzr, xzr, [x8, #8]
  40ad14:	str	xzr, [x8]
  40ad18:	bl	415be8 <error@@Base+0x13e3c>
  40ad1c:	cbnz	w0, 40af08 <error@@Base+0x915c>
  40ad20:	ldr	x8, [x26]
  40ad24:	cbz	x8, 40ac84 <error@@Base+0x8ed8>
  40ad28:	mov	x10, x20
  40ad2c:	b	40ad34 <error@@Base+0x8f88>
  40ad30:	mov	x8, xzr
  40ad34:	tbz	x10, #63, 40ab64 <error@@Base+0x8db8>
  40ad38:	mov	x20, x10
  40ad3c:	mov	w25, wzr
  40ad40:	mov	x0, x28
  40ad44:	bl	401aa0 <free@plt>
  40ad48:	ldr	w19, [sp, #276]
  40ad4c:	cbz	w25, 40afa8 <error@@Base+0x91fc>
  40ad50:	b	40ac00 <error@@Base+0x8e54>
  40ad54:	ldr	w19, [sp, #276]
  40ad58:	b	40ac40 <error@@Base+0x8e94>
  40ad5c:	mov	x2, x19
  40ad60:	ldr	w19, [sp, #276]
  40ad64:	ldr	x22, [sp, #280]
  40ad68:	ldp	x28, x20, [sp, #240]
  40ad6c:	cmn	x2, #0x1
  40ad70:	b.ne	40aa4c <error@@Base+0x8ca0>  // b.any
  40ad74:	b	40ac58 <error@@Base+0x8eac>
  40ad78:	ldr	x22, [sp, #280]
  40ad7c:	ldr	x9, [sp, #264]
  40ad80:	cbnz	x9, 40aa2c <error@@Base+0x8c80>
  40ad84:	b	40aa38 <error@@Base+0x8c8c>
  40ad88:	mov	w25, w0
  40ad8c:	b	40abec <error@@Base+0x8e40>
  40ad90:	tbnz	w26, #31, 40aec0 <error@@Base+0x9114>
  40ad94:	ldr	w8, [sp, #204]
  40ad98:	ldr	w19, [sp, #276]
  40ad9c:	cbz	w8, 40af10 <error@@Base+0x9164>
  40ada0:	mov	w8, #0x1                   	// #1
  40ada4:	str	x11, [sp, #288]
  40ada8:	str	x8, [sp, #232]
  40adac:	b	4093c0 <error@@Base+0x7614>
  40adb0:	ldr	x8, [x28, #16]
  40adb4:	cmp	x8, #0x1
  40adb8:	b.lt	40ae8c <error@@Base+0x90e0>  // b.tstop
  40adbc:	ldr	x20, [sp, #472]
  40adc0:	mov	x25, xzr
  40adc4:	str	x11, [sp, #128]
  40adc8:	b	40adf4 <error@@Base+0x9048>
  40adcc:	add	x9, x22, #0x1
  40add0:	str	x26, [x8, #8]
  40add4:	str	x9, [sp, #552]
  40add8:	str	xzr, [x8]
  40addc:	ldr	x8, [x28, #16]
  40ade0:	ldr	x22, [sp, #280]
  40ade4:	ldr	x11, [sp, #128]
  40ade8:	add	x25, x25, #0x1
  40adec:	cmp	x25, x8
  40adf0:	b.ge	40ae8c <error@@Base+0x90e0>  // b.tcont
  40adf4:	ldr	x9, [x28, #24]
  40adf8:	ldr	x26, [x9, x25, lsl #3]
  40adfc:	ldr	x9, [x20]
  40ae00:	add	x10, x9, x26, lsl #4
  40ae04:	ldrb	w10, [x10, #8]
  40ae08:	cmp	w10, #0x8
  40ae0c:	b.ne	40ade8 <error@@Base+0x903c>  // b.any
  40ae10:	lsl	x10, x26, #4
  40ae14:	ldr	x9, [x9, x10]
  40ae18:	cmp	x9, #0x3f
  40ae1c:	b.gt	40ade8 <error@@Base+0x903c>
  40ae20:	ldr	x10, [x20, #160]
  40ae24:	lsr	x9, x10, x9
  40ae28:	tbz	w9, #0, 40ade8 <error@@Base+0x903c>
  40ae2c:	ldr	x22, [sp, #552]
  40ae30:	ldr	x8, [sp, #560]
  40ae34:	cmp	x22, x8
  40ae38:	b.eq	40ae64 <error@@Base+0x90b8>  // b.none
  40ae3c:	ldr	x19, [sp, #568]
  40ae40:	mov	w0, #0x1                   	// #1
  40ae44:	mov	w1, #0x30                  	// #48
  40ae48:	bl	401930 <calloc@plt>
  40ae4c:	lsl	x8, x22, #3
  40ae50:	str	x0, [x19, x8]
  40ae54:	ldr	x9, [sp, #568]
  40ae58:	ldr	x8, [x9, x8]
  40ae5c:	cbnz	x8, 40adcc <error@@Base+0x9020>
  40ae60:	b	40af8c <error@@Base+0x91e0>
  40ae64:	ldr	x0, [sp, #568]
  40ae68:	lsl	x1, x22, #4
  40ae6c:	bl	401950 <realloc@plt>
  40ae70:	cbz	x0, 40af8c <error@@Base+0x91e0>
  40ae74:	lsl	x8, x22, #1
  40ae78:	ldr	x22, [sp, #552]
  40ae7c:	mov	x19, x0
  40ae80:	str	x0, [sp, #568]
  40ae84:	str	x8, [sp, #560]
  40ae88:	b	40ae40 <error@@Base+0x9094>
  40ae8c:	stur	wzr, [x29, #-100]
  40ae90:	ldrb	w8, [x28, #104]
  40ae94:	mov	w25, wzr
  40ae98:	tbz	w8, #6, 4093ac <error@@Base+0x7600>
  40ae9c:	add	x1, x28, #0x8
  40aea0:	add	x0, sp, #0x140
  40aea4:	mov	x19, x11
  40aea8:	bl	413380 <error@@Base+0x115d4>
  40aeac:	stur	w0, [x29, #-100]
  40aeb0:	cbnz	w0, 40af94 <error@@Base+0x91e8>
  40aeb4:	mov	w25, wzr
  40aeb8:	mov	x11, x19
  40aebc:	b	4093ac <error@@Base+0x7600>
  40aec0:	add	x0, sp, #0x140
  40aec4:	mov	x1, x28
  40aec8:	mov	x2, x11
  40aecc:	mov	x19, x11
  40aed0:	bl	41247c <error@@Base+0x106d0>
  40aed4:	ldr	w9, [sp, #204]
  40aed8:	cmp	x0, #0x0
  40aedc:	cset	w8, ne  // ne = any
  40aee0:	str	x8, [sp, #232]
  40aee4:	cset	w8, eq  // eq = none
  40aee8:	mov	x11, x19
  40aeec:	orr	w8, w9, w8
  40aef0:	csinv	x9, x19, xzr, ne  // ne = any
  40aef4:	str	x9, [sp, #288]
  40aef8:	tbnz	w8, #0, 4093c0 <error@@Base+0x7614>
  40aefc:	ldr	w19, [sp, #276]
  40af00:	mov	x2, x11
  40af04:	b	40ad68 <error@@Base+0x8fbc>
  40af08:	mov	w25, w0
  40af0c:	b	40af40 <error@@Base+0x9194>
  40af10:	mov	x2, x11
  40af14:	b	40ad68 <error@@Base+0x8fbc>
  40af18:	mov	w8, wzr
  40af1c:	ldr	x9, [sp, #296]
  40af20:	cbz	x9, 40af28 <error@@Base+0x917c>
  40af24:	ldrb	w8, [x9, w8, uxtw]
  40af28:	ldrb	w8, [x21, w8, uxtw]
  40af2c:	mov	x26, x27
  40af30:	cbnz	w8, 409190 <error@@Base+0x73e4>
  40af34:	b	40afa0 <error@@Base+0x91f4>
  40af38:	mov	w25, w0
  40af3c:	mov	x28, xzr
  40af40:	ldr	w19, [sp, #276]
  40af44:	mov	x0, x26
  40af48:	bl	401aa0 <free@plt>
  40af4c:	mov	x0, x28
  40af50:	bl	401aa0 <free@plt>
  40af54:	ldp	x28, x20, [sp, #240]
  40af58:	cbz	w25, 40afbc <error@@Base+0x9210>
  40af5c:	ldr	x22, [sp, #280]
  40af60:	cmp	w25, #0x1
  40af64:	b.eq	40ac58 <error@@Base+0x8eac>  // b.none
  40af68:	b	40b1a0 <error@@Base+0x93f4>
  40af6c:	mov	w0, w20
  40af70:	mov	x25, x11
  40af74:	bl	401b20 <iswalnum@plt>
  40af78:	mov	x11, x25
  40af7c:	cmp	w20, #0x5f
  40af80:	b.eq	409388 <error@@Base+0x75dc>  // b.none
  40af84:	cbz	w0, 409300 <error@@Base+0x7554>
  40af88:	b	409388 <error@@Base+0x75dc>
  40af8c:	mov	w2, #0xc                   	// #12
  40af90:	b	40aa54 <error@@Base+0x8ca8>
  40af94:	ldr	w19, [sp, #276]
  40af98:	sxtw	x2, w0
  40af9c:	b	40ad68 <error@@Base+0x8fbc>
  40afa0:	mov	w25, #0x1                   	// #1
  40afa4:	b	40b1a0 <error@@Base+0x93f4>
  40afa8:	ldr	x0, [sp, #504]
  40afac:	bl	401aa0 <free@plt>
  40afb0:	ldr	x8, [sp, #264]
  40afb4:	str	x20, [sp, #488]
  40afb8:	stp	x8, x26, [sp, #496]
  40afbc:	cbz	x22, 40b19c <error@@Base+0x93f0>
  40afc0:	ldp	x21, x20, [sp, #168]
  40afc4:	cmp	x22, #0x1
  40afc8:	b.eq	40afe8 <error@@Base+0x923c>  // b.none
  40afcc:	ldr	x9, [sp, #160]
  40afd0:	mvn	x8, x21
  40afd4:	add	x0, x20, #0x10
  40afd8:	mov	w1, #0xff                  	// #255
  40afdc:	add	x8, x8, x9
  40afe0:	lsl	x2, x8, #4
  40afe4:	bl	401920 <memset@plt>
  40afe8:	ldr	x8, [sp, #488]
  40afec:	cmp	x22, #0x2
  40aff0:	stp	xzr, x8, [x20]
  40aff4:	ldr	x10, [sp, #192]
  40aff8:	b.cc	40b064 <error@@Base+0x92b8>  // b.lo, b.ul, b.last
  40affc:	ldrb	w8, [x10, #56]
  40b000:	tbnz	w8, #4, 40b064 <error@@Base+0x92b8>
  40b004:	ldr	x9, [sp, #304]
  40b008:	ldrb	w8, [x9, #176]
  40b00c:	tbnz	w8, #0, 40b040 <error@@Base+0x9294>
  40b010:	mov	w4, wzr
  40b014:	b	40b04c <error@@Base+0x92a0>
  40b018:	ldr	x8, [x8, #16]
  40b01c:	cbz	x8, 40b028 <error@@Base+0x927c>
  40b020:	ldrsb	w8, [x0, #56]
  40b024:	tbnz	w8, #31, 408d94 <error@@Base+0x6fe8>
  40b028:	mov	x28, xzr
  40b02c:	cbz	x26, 40b250 <error@@Base+0x94a4>
  40b030:	mov	x26, x28
  40b034:	cbz	x4, 408d98 <error@@Base+0x6fec>
  40b038:	mov	w25, #0x1                   	// #1
  40b03c:	b	40b1ec <error@@Base+0x9440>
  40b040:	ldr	x8, [x9, #152]
  40b044:	cmp	x8, #0x0
  40b048:	cset	w4, gt
  40b04c:	ldr	x0, [x10]
  40b050:	add	x1, sp, #0x140
  40b054:	mov	x2, x22
  40b058:	mov	x3, x20
  40b05c:	bl	4126a8 <error@@Base+0x108fc>
  40b060:	cbnz	w0, 40b258 <error@@Base+0x94ac>
  40b064:	ldrb	w9, [sp, #460]
  40b068:	ldur	x8, [x29, #-112]
  40b06c:	cbnz	w9, 40b284 <error@@Base+0x94d8>
  40b070:	cmp	x22, #0x1
  40b074:	csinc	x10, x22, xzr, hi  // hi = pmore
  40b078:	cmp	x10, #0x3
  40b07c:	b.cs	40b08c <error@@Base+0x92e0>  // b.hs, b.nlast
  40b080:	ldr	x19, [sp, #304]
  40b084:	mov	x9, xzr
  40b088:	b	40b210 <error@@Base+0x9464>
  40b08c:	ldr	x19, [sp, #304]
  40b090:	and	x9, x10, #0xfffffffffffffffe
  40b094:	add	x11, x20, #0x10
  40b098:	mov	x12, x9
  40b09c:	b	40b0ac <error@@Base+0x9300>
  40b0a0:	subs	x12, x12, #0x2
  40b0a4:	add	x11, x11, #0x20
  40b0a8:	b.eq	40b110 <error@@Base+0x9364>  // b.none
  40b0ac:	ldur	x14, [x11, #-16]
  40b0b0:	ldr	x13, [x11]
  40b0b4:	cmn	x14, #0x1
  40b0b8:	b.eq	40b0c4 <error@@Base+0x9318>  // b.none
  40b0bc:	add	x15, x14, x8
  40b0c0:	stur	x15, [x11, #-16]
  40b0c4:	cmn	x13, #0x1
  40b0c8:	b.eq	40b0d4 <error@@Base+0x9328>  // b.none
  40b0cc:	add	x15, x13, x8
  40b0d0:	str	x15, [x11]
  40b0d4:	cmn	x14, #0x1
  40b0d8:	b.eq	40b0e0 <error@@Base+0x9334>  // b.none
  40b0dc:	ldur	x15, [x11, #-8]
  40b0e0:	cmn	x13, #0x1
  40b0e4:	b.eq	40b0ec <error@@Base+0x9340>  // b.none
  40b0e8:	ldr	x16, [x11, #8]
  40b0ec:	cmn	x14, #0x1
  40b0f0:	b.eq	40b0fc <error@@Base+0x9350>  // b.none
  40b0f4:	add	x14, x15, x8
  40b0f8:	stur	x14, [x11, #-8]
  40b0fc:	cmn	x13, #0x1
  40b100:	b.eq	40b0a0 <error@@Base+0x92f4>  // b.none
  40b104:	add	x13, x16, x8
  40b108:	str	x13, [x11, #8]
  40b10c:	b	40b0a0 <error@@Base+0x92f4>
  40b110:	cmp	x10, x9
  40b114:	b.ne	40b210 <error@@Base+0x9464>  // b.any
  40b118:	cmp	x21, #0x1
  40b11c:	b.lt	40b130 <error@@Base+0x9384>  // b.tstop
  40b120:	add	x0, x20, x22, lsl #4
  40b124:	lsl	x2, x21, #4
  40b128:	mov	w1, #0xff                  	// #255
  40b12c:	bl	401920 <memset@plt>
  40b130:	ldr	x8, [x19, #224]
  40b134:	mov	w25, wzr
  40b138:	cbz	x8, 40b1a0 <error@@Base+0x93f4>
  40b13c:	cmp	x22, #0x2
  40b140:	b.cc	40b1a0 <error@@Base+0x93f4>  // b.lo, b.ul, b.last
  40b144:	ldr	x11, [sp, #160]
  40b148:	ldr	x13, [sp, #176]
  40b14c:	mvn	x10, x21
  40b150:	mov	x9, xzr
  40b154:	add	x10, x10, x11
  40b158:	add	x11, x13, #0x18
  40b15c:	b	40b170 <error@@Base+0x93c4>
  40b160:	add	x9, x9, #0x1
  40b164:	cmp	x10, x9
  40b168:	add	x11, x11, #0x10
  40b16c:	b.eq	40b19c <error@@Base+0x93f0>  // b.none
  40b170:	ldr	x12, [x8, x9, lsl #3]
  40b174:	cmp	x9, x12
  40b178:	b.eq	40b160 <error@@Base+0x93b4>  // b.none
  40b17c:	add	x12, x13, x12, lsl #4
  40b180:	ldr	x12, [x12, #16]
  40b184:	stur	x12, [x11, #-8]
  40b188:	ldr	x12, [x8, x9, lsl #3]
  40b18c:	add	x12, x13, x12, lsl #4
  40b190:	ldr	x12, [x12, #24]
  40b194:	str	x12, [x11]
  40b198:	b	40b160 <error@@Base+0x93b4>
  40b19c:	mov	w25, wzr
  40b1a0:	ldr	x0, [sp, #504]
  40b1a4:	bl	401aa0 <free@plt>
  40b1a8:	ldr	x8, [sp, #304]
  40b1ac:	ldr	x8, [x8, #152]
  40b1b0:	cbz	x8, 40b1cc <error@@Base+0x9420>
  40b1b4:	add	x0, sp, #0x140
  40b1b8:	bl	4125e4 <error@@Base+0x10838>
  40b1bc:	ldr	x0, [sp, #568]
  40b1c0:	bl	401aa0 <free@plt>
  40b1c4:	ldr	x0, [sp, #536]
  40b1c8:	bl	401aa0 <free@plt>
  40b1cc:	ldr	x0, [sp, #336]
  40b1d0:	bl	401aa0 <free@plt>
  40b1d4:	ldr	x0, [sp, #344]
  40b1d8:	bl	401aa0 <free@plt>
  40b1dc:	ldrb	w8, [sp, #459]
  40b1e0:	cbz	w8, 40b1ec <error@@Base+0x9440>
  40b1e4:	ldr	x0, [sp, #328]
  40b1e8:	bl	401aa0 <free@plt>
  40b1ec:	mov	w0, w25
  40b1f0:	add	sp, sp, #0x2b0
  40b1f4:	ldp	x20, x19, [sp, #80]
  40b1f8:	ldp	x22, x21, [sp, #64]
  40b1fc:	ldp	x24, x23, [sp, #48]
  40b200:	ldp	x26, x25, [sp, #32]
  40b204:	ldp	x28, x27, [sp, #16]
  40b208:	ldp	x29, x30, [sp], #96
  40b20c:	ret
  40b210:	add	x10, x20, x9, lsl #4
  40b214:	add	x10, x10, #0x8
  40b218:	b	40b22c <error@@Base+0x9480>
  40b21c:	add	x9, x9, #0x1
  40b220:	cmp	x9, x22
  40b224:	add	x10, x10, #0x10
  40b228:	b.cs	40b118 <error@@Base+0x936c>  // b.hs, b.nlast
  40b22c:	ldur	x11, [x10, #-8]
  40b230:	cmn	x11, #0x1
  40b234:	b.eq	40b21c <error@@Base+0x9470>  // b.none
  40b238:	ldr	x12, [x10]
  40b23c:	add	x11, x11, x8
  40b240:	stur	x11, [x10, #-8]
  40b244:	add	x11, x12, x8
  40b248:	str	x11, [x10]
  40b24c:	b	40b21c <error@@Base+0x9470>
  40b250:	mov	x26, x28
  40b254:	b	408d98 <error@@Base+0x6fec>
  40b258:	mov	w25, w0
  40b25c:	b	40b1a0 <error@@Base+0x93f4>
  40b260:	ldur	w8, [x29, #-100]
  40b264:	cmp	w8, #0xc
  40b268:	b.ne	40b31c <error@@Base+0x9570>  // b.any
  40b26c:	mov	w25, #0xc                   	// #12
  40b270:	b	40b1a0 <error@@Base+0x93f4>
  40b274:	mov	x0, x26
  40b278:	bl	401aa0 <free@plt>
  40b27c:	mov	w25, #0xc                   	// #12
  40b280:	b	40b1a0 <error@@Base+0x93f4>
  40b284:	ldr	x10, [sp, #368]
  40b288:	ldr	x11, [sp, #344]
  40b28c:	ldr	x19, [sp, #304]
  40b290:	ldr	x16, [sp, #152]
  40b294:	mov	x9, xzr
  40b298:	mov	x12, x20
  40b29c:	b	40b2b0 <error@@Base+0x9504>
  40b2a0:	add	x9, x9, #0x1
  40b2a4:	cmp	x9, x22
  40b2a8:	add	x12, x12, #0x10
  40b2ac:	b.cs	40b118 <error@@Base+0x936c>  // b.hs, b.nlast
  40b2b0:	ldr	x13, [x12]
  40b2b4:	cmn	x13, #0x1
  40b2b8:	b.eq	40b2a0 <error@@Base+0x94f4>  // b.none
  40b2bc:	add	x14, x11, x13, lsl #3
  40b2c0:	cmp	x13, x10
  40b2c4:	ldr	x15, [x12, #8]
  40b2c8:	csel	x13, x16, x14, eq  // eq = none
  40b2cc:	ldr	x13, [x13]
  40b2d0:	add	x14, x11, x15, lsl #3
  40b2d4:	cmp	x15, x10
  40b2d8:	csel	x14, x16, x14, eq  // eq = none
  40b2dc:	str	x13, [x12]
  40b2e0:	ldr	x14, [x14]
  40b2e4:	add	x13, x13, x8
  40b2e8:	add	x14, x14, x8
  40b2ec:	stp	x13, x14, [x12]
  40b2f0:	b	40b2a0 <error@@Base+0x94f4>
  40b2f4:	cmp	w0, #0xc
  40b2f8:	b.eq	40b26c <error@@Base+0x94c0>  // b.none
  40b2fc:	adrp	x0, 419000 <error@@Base+0x17254>
  40b300:	adrp	x1, 419000 <error@@Base+0x17254>
  40b304:	adrp	x3, 419000 <error@@Base+0x17254>
  40b308:	add	x0, x0, #0x62c
  40b30c:	add	x1, x1, #0x529
  40b310:	add	x3, x3, #0x63e
  40b314:	mov	w2, #0x46c                 	// #1132
  40b318:	bl	401b90 <__assert_fail@plt>
  40b31c:	adrp	x0, 419000 <error@@Base+0x17254>
  40b320:	adrp	x1, 419000 <error@@Base+0x17254>
  40b324:	adrp	x3, 419000 <error@@Base+0x17254>
  40b328:	add	x0, x0, #0x62c
  40b32c:	add	x1, x1, #0x529
  40b330:	add	x3, x3, #0x63e
  40b334:	mov	w2, #0x435                 	// #1077
  40b338:	bl	401b90 <__assert_fail@plt>
  40b33c:	mov	x6, x4
  40b340:	mov	w7, #0x1                   	// #1
  40b344:	mov	x4, xzr
  40b348:	mov	x5, x2
  40b34c:	b	40b350 <error@@Base+0x95a4>
  40b350:	sub	sp, sp, #0x70
  40b354:	cmp	x3, x2
  40b358:	cset	w8, gt
  40b35c:	orr	x8, x8, x3, lsr #63
  40b360:	stp	x29, x30, [sp, #16]
  40b364:	stp	x28, x27, [sp, #32]
  40b368:	stp	x26, x25, [sp, #48]
  40b36c:	stp	x24, x23, [sp, #64]
  40b370:	stp	x22, x21, [sp, #80]
  40b374:	stp	x20, x19, [sp, #96]
  40b378:	add	x29, sp, #0x10
  40b37c:	cbnz	x8, 40b6f8 <error@@Base+0x994c>
  40b380:	add	x8, x4, x3
  40b384:	ldrb	w20, [x0, #56]
  40b388:	bic	x9, x8, x8, asr #63
  40b38c:	cmp	x8, x2
  40b390:	csel	x27, x2, x9, gt
  40b394:	mov	x22, x6
  40b398:	mov	x24, x5
  40b39c:	mov	x19, x3
  40b3a0:	mov	x25, x2
  40b3a4:	mov	x26, x1
  40b3a8:	mov	x21, x0
  40b3ac:	cmp	x27, x3
  40b3b0:	stur	w7, [x29, #-4]
  40b3b4:	b.le	40b46c <error@@Base+0x96c0>
  40b3b8:	tbnz	w20, #3, 40b590 <error@@Base+0x97e4>
  40b3bc:	ldr	x23, [x21, #32]
  40b3c0:	mov	w8, w20
  40b3c4:	cbz	x23, 40b470 <error@@Base+0x96c4>
  40b3c8:	ldr	x28, [x21]
  40b3cc:	movi	v0.2d, #0x0
  40b3d0:	stp	q0, q0, [x23, #224]
  40b3d4:	stp	q0, q0, [x23, #192]
  40b3d8:	stp	q0, q0, [x23, #160]
  40b3dc:	stp	q0, q0, [x23, #128]
  40b3e0:	stp	q0, q0, [x23, #96]
  40b3e4:	stp	q0, q0, [x23, #64]
  40b3e8:	stp	q0, q0, [x23, #32]
  40b3ec:	stp	q0, q0, [x23]
  40b3f0:	ldr	x1, [x28, #72]
  40b3f4:	mov	x0, x21
  40b3f8:	mov	x2, x23
  40b3fc:	bl	408090 <error@@Base+0x62e4>
  40b400:	ldp	x8, x1, [x28, #72]
  40b404:	cmp	x8, x1
  40b408:	b.eq	40b41c <error@@Base+0x9670>  // b.none
  40b40c:	mov	x0, x21
  40b410:	mov	x2, x23
  40b414:	bl	408090 <error@@Base+0x62e4>
  40b418:	ldr	x8, [x28, #72]
  40b41c:	ldr	x1, [x28, #88]
  40b420:	cmp	x8, x1
  40b424:	b.eq	40b438 <error@@Base+0x968c>  // b.none
  40b428:	mov	x0, x21
  40b42c:	mov	x2, x23
  40b430:	bl	408090 <error@@Base+0x62e4>
  40b434:	ldr	x8, [x28, #72]
  40b438:	ldr	x1, [x28, #96]
  40b43c:	cmp	x8, x1
  40b440:	b.eq	40b450 <error@@Base+0x96a4>  // b.none
  40b444:	mov	x0, x21
  40b448:	mov	x2, x23
  40b44c:	bl	408090 <error@@Base+0x62e4>
  40b450:	ldrb	w8, [x21, #56]
  40b454:	orr	w8, w8, #0x8
  40b458:	strb	w8, [x21, #56]
  40b45c:	mov	x28, xzr
  40b460:	mov	w23, #0x1                   	// #1
  40b464:	cbnz	x22, 40b47c <error@@Base+0x96d0>
  40b468:	b	40b4b8 <error@@Base+0x970c>
  40b46c:	mov	w8, w20
  40b470:	mov	x28, xzr
  40b474:	mov	w23, #0x1                   	// #1
  40b478:	cbz	x22, 40b4b8 <error@@Base+0x970c>
  40b47c:	tbnz	w8, #4, 40b4b8 <error@@Base+0x970c>
  40b480:	and	w8, w8, #0x6
  40b484:	cmp	w8, #0x4
  40b488:	b.ne	40b4ac <error@@Base+0x9700>  // b.any
  40b48c:	ldr	x8, [x22]
  40b490:	ldr	x9, [x21, #48]
  40b494:	cmp	x8, x9
  40b498:	b.hi	40b4b0 <error@@Base+0x9704>  // b.pmore
  40b49c:	cmp	x8, #0x1
  40b4a0:	csel	x28, xzr, x22, lt  // lt = tstop
  40b4a4:	csinc	x23, x8, xzr, ge  // ge = tcont
  40b4a8:	b	40b4b8 <error@@Base+0x970c>
  40b4ac:	ldr	x9, [x21, #48]
  40b4b0:	add	x23, x9, #0x1
  40b4b4:	mov	x28, x22
  40b4b8:	lsl	x0, x23, #4
  40b4bc:	bl	4018b0 <malloc@plt>
  40b4c0:	cbz	x0, 40b700 <error@@Base+0x9954>
  40b4c4:	mov	x22, x0
  40b4c8:	ubfx	w8, w20, #5, #2
  40b4cc:	mov	x0, x21
  40b4d0:	mov	x1, x26
  40b4d4:	mov	x2, x25
  40b4d8:	mov	x3, x19
  40b4dc:	mov	x4, x27
  40b4e0:	mov	x5, x24
  40b4e4:	mov	x6, x23
  40b4e8:	mov	x7, x22
  40b4ec:	str	w8, [sp]
  40b4f0:	bl	408cb8 <error@@Base+0x6f0c>
  40b4f4:	cbz	w0, 40b530 <error@@Base+0x9784>
  40b4f8:	cmp	w0, #0x1
  40b4fc:	mov	x8, #0xfffffffffffffffe    	// #-2
  40b500:	cinc	x21, x8, eq  // eq = none
  40b504:	mov	x0, x22
  40b508:	bl	401aa0 <free@plt>
  40b50c:	mov	x0, x21
  40b510:	ldp	x20, x19, [sp, #96]
  40b514:	ldp	x22, x21, [sp, #80]
  40b518:	ldp	x24, x23, [sp, #64]
  40b51c:	ldp	x26, x25, [sp, #48]
  40b520:	ldp	x28, x27, [sp, #32]
  40b524:	ldp	x29, x30, [sp, #16]
  40b528:	add	sp, sp, #0x70
  40b52c:	ret
  40b530:	cbz	x28, 40b688 <error@@Base+0x98dc>
  40b534:	ldrb	w8, [x21, #56]
  40b538:	ubfx	w8, w8, #1, #2
  40b53c:	cmp	w8, #0x2
  40b540:	b.eq	40b5d0 <error@@Base+0x9824>  // b.none
  40b544:	cmp	w8, #0x1
  40b548:	add	x20, x23, #0x1
  40b54c:	b.eq	40b5a4 <error@@Base+0x97f8>  // b.none
  40b550:	cbnz	w8, 40b748 <error@@Base+0x999c>
  40b554:	lsl	x25, x20, #3
  40b558:	mov	x0, x25
  40b55c:	bl	4018b0 <malloc@plt>
  40b560:	str	x0, [x28, #8]
  40b564:	cbz	x0, 40b740 <error@@Base+0x9994>
  40b568:	mov	x24, x0
  40b56c:	mov	x0, x25
  40b570:	bl	4018b0 <malloc@plt>
  40b574:	str	x0, [x28, #16]
  40b578:	cbz	x0, 40b738 <error@@Base+0x998c>
  40b57c:	str	x20, [x28]
  40b580:	mov	w8, #0x1                   	// #1
  40b584:	cmp	x23, #0x1
  40b588:	b.ge	40b5e8 <error@@Base+0x983c>  // b.tcont
  40b58c:	b	40b5c0 <error@@Base+0x9814>
  40b590:	mov	w8, w20
  40b594:	mov	x28, xzr
  40b598:	mov	w23, #0x1                   	// #1
  40b59c:	cbnz	x22, 40b47c <error@@Base+0x96d0>
  40b5a0:	b	40b4b8 <error@@Base+0x970c>
  40b5a4:	ldr	x9, [x28]
  40b5a8:	cmp	x20, x9
  40b5ac:	b.hi	40b708 <error@@Base+0x995c>  // b.pmore
  40b5b0:	mov	w8, #0x1                   	// #1
  40b5b4:	mov	x20, x9
  40b5b8:	cmp	x23, #0x1
  40b5bc:	b.ge	40b5e8 <error@@Base+0x983c>  // b.tcont
  40b5c0:	mov	x23, xzr
  40b5c4:	cmp	x23, x20
  40b5c8:	b.cc	40b650 <error@@Base+0x98a4>  // b.lo, b.ul, b.last
  40b5cc:	b	40b674 <error@@Base+0x98c8>
  40b5d0:	ldr	x20, [x28]
  40b5d4:	cmp	x20, x23
  40b5d8:	b.cc	40b788 <error@@Base+0x99dc>  // b.lo, b.ul, b.last
  40b5dc:	mov	w8, #0x2                   	// #2
  40b5e0:	cmp	x23, #0x1
  40b5e4:	b.lt	40b5c0 <error@@Base+0x9814>  // b.tstop
  40b5e8:	ldp	x9, x10, [x28, #8]
  40b5ec:	cmp	x23, #0x3
  40b5f0:	b.ls	40b610 <error@@Base+0x9864>  // b.plast
  40b5f4:	lsl	x11, x23, #3
  40b5f8:	add	x12, x10, x11
  40b5fc:	cmp	x9, x12
  40b600:	b.cs	40b6b0 <error@@Base+0x9904>  // b.hs, b.nlast
  40b604:	add	x11, x9, x11
  40b608:	cmp	x10, x11
  40b60c:	b.cs	40b6b0 <error@@Base+0x9904>  // b.hs, b.nlast
  40b610:	mov	x11, xzr
  40b614:	sub	x12, x23, x11
  40b618:	lsl	x13, x11, #3
  40b61c:	add	x11, x22, x11, lsl #4
  40b620:	add	x10, x10, x13
  40b624:	add	x11, x11, #0x8
  40b628:	add	x9, x9, x13
  40b62c:	ldur	x13, [x11, #-8]
  40b630:	subs	x12, x12, #0x1
  40b634:	str	x13, [x9], #8
  40b638:	ldr	x13, [x11], #16
  40b63c:	str	x13, [x10], #8
  40b640:	b.ne	40b62c <error@@Base+0x9880>  // b.any
  40b644:	ldr	x20, [x28]
  40b648:	cmp	x23, x20
  40b64c:	b.cs	40b674 <error@@Base+0x98c8>  // b.hs, b.nlast
  40b650:	ldp	x10, x9, [x28, #8]
  40b654:	mov	x11, #0xffffffffffffffff    	// #-1
  40b658:	lsl	x12, x23, #3
  40b65c:	str	x11, [x9, x12]
  40b660:	str	x11, [x10, x12]
  40b664:	ldr	x12, [x28]
  40b668:	add	x23, x23, #0x1
  40b66c:	cmp	x23, x12
  40b670:	b.cc	40b658 <error@@Base+0x98ac>  // b.lo, b.ul, b.last
  40b674:	ldrb	w9, [x21, #56]
  40b678:	and	w9, w9, #0xfffffff9
  40b67c:	orr	w9, w9, w8, lsl #1
  40b680:	strb	w9, [x21, #56]
  40b684:	cbz	w8, 40b6a8 <error@@Base+0x98fc>
  40b688:	ldr	x21, [x22]
  40b68c:	ldur	w8, [x29, #-4]
  40b690:	tbz	w8, #0, 40b504 <error@@Base+0x9758>
  40b694:	cmp	x21, x19
  40b698:	b.ne	40b768 <error@@Base+0x99bc>  // b.any
  40b69c:	ldr	x8, [x22, #8]
  40b6a0:	sub	x21, x8, x19
  40b6a4:	b	40b504 <error@@Base+0x9758>
  40b6a8:	mov	x21, #0xfffffffffffffffe    	// #-2
  40b6ac:	b	40b504 <error@@Base+0x9758>
  40b6b0:	and	x11, x23, #0xfffffffffffffffc
  40b6b4:	add	x12, x22, #0x20
  40b6b8:	add	x13, x9, #0x10
  40b6bc:	add	x14, x10, #0x10
  40b6c0:	mov	x15, x11
  40b6c4:	sub	x16, x12, #0x20
  40b6c8:	ld2	{v0.2d, v1.2d}, [x12]
  40b6cc:	ld2	{v2.2d, v3.2d}, [x16]
  40b6d0:	add	x12, x12, #0x40
  40b6d4:	subs	x15, x15, #0x4
  40b6d8:	stp	q2, q0, [x13, #-16]
  40b6dc:	stp	q3, q1, [x14, #-16]
  40b6e0:	add	x13, x13, #0x20
  40b6e4:	add	x14, x14, #0x20
  40b6e8:	b.ne	40b6c4 <error@@Base+0x9918>  // b.any
  40b6ec:	cmp	x23, x11
  40b6f0:	b.ne	40b614 <error@@Base+0x9868>  // b.any
  40b6f4:	b	40b644 <error@@Base+0x9898>
  40b6f8:	mov	x21, #0xffffffffffffffff    	// #-1
  40b6fc:	b	40b50c <error@@Base+0x9760>
  40b700:	mov	x21, #0xfffffffffffffffe    	// #-2
  40b704:	b	40b50c <error@@Base+0x9760>
  40b708:	ldr	x0, [x28, #8]
  40b70c:	lsl	x25, x20, #3
  40b710:	mov	x1, x25
  40b714:	bl	401950 <realloc@plt>
  40b718:	cbz	x0, 40b740 <error@@Base+0x9994>
  40b71c:	mov	x24, x0
  40b720:	ldr	x0, [x28, #16]
  40b724:	mov	x1, x25
  40b728:	bl	401950 <realloc@plt>
  40b72c:	cbz	x0, 40b738 <error@@Base+0x998c>
  40b730:	stp	x24, x0, [x28, #8]
  40b734:	b	40b57c <error@@Base+0x97d0>
  40b738:	mov	x0, x24
  40b73c:	bl	401aa0 <free@plt>
  40b740:	mov	w8, wzr
  40b744:	b	40b674 <error@@Base+0x98c8>
  40b748:	adrp	x0, 419000 <error@@Base+0x17254>
  40b74c:	adrp	x1, 419000 <error@@Base+0x17254>
  40b750:	adrp	x3, 419000 <error@@Base+0x17254>
  40b754:	add	x0, x0, #0x5ae
  40b758:	add	x1, x1, #0x529
  40b75c:	add	x3, x3, #0x5cb
  40b760:	mov	w2, #0x1f9                 	// #505
  40b764:	bl	401b90 <__assert_fail@plt>
  40b768:	adrp	x0, 419000 <error@@Base+0x17254>
  40b76c:	adrp	x1, 419000 <error@@Base+0x17254>
  40b770:	adrp	x3, 419000 <error@@Base+0x17254>
  40b774:	add	x0, x0, #0x510
  40b778:	add	x1, x1, #0x529
  40b77c:	add	x3, x3, #0x535
  40b780:	mov	w2, #0x1be                 	// #446
  40b784:	bl	401b90 <__assert_fail@plt>
  40b788:	adrp	x0, 419000 <error@@Base+0x17254>
  40b78c:	adrp	x1, 419000 <error@@Base+0x17254>
  40b790:	adrp	x3, 419000 <error@@Base+0x17254>
  40b794:	add	x0, x0, #0x614
  40b798:	add	x1, x1, #0x529
  40b79c:	add	x3, x3, #0x5cb
  40b7a0:	mov	w2, #0x1fb                 	// #507
  40b7a4:	bl	401b90 <__assert_fail@plt>
  40b7a8:	mov	x6, x5
  40b7ac:	mov	x5, x2
  40b7b0:	mov	w7, wzr
  40b7b4:	b	40b350 <error@@Base+0x95a4>
  40b7b8:	stp	x29, x30, [sp, #-96]!
  40b7bc:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40b7c0:	sub	x9, x9, x4
  40b7c4:	orr	x8, x4, x2
  40b7c8:	cmp	x9, x2
  40b7cc:	orr	x8, x8, x7
  40b7d0:	cset	w9, lt  // lt = tstop
  40b7d4:	orr	x8, x9, x8, lsr #63
  40b7d8:	stp	x28, x27, [sp, #16]
  40b7dc:	stp	x26, x25, [sp, #32]
  40b7e0:	stp	x24, x23, [sp, #48]
  40b7e4:	stp	x22, x21, [sp, #64]
  40b7e8:	stp	x20, x19, [sp, #80]
  40b7ec:	mov	x29, sp
  40b7f0:	cbnz	x8, 40b8bc <error@@Base+0x9b10>
  40b7f4:	mov	x19, x7
  40b7f8:	mov	x20, x6
  40b7fc:	mov	x21, x5
  40b800:	mov	x27, x4
  40b804:	mov	x28, x2
  40b808:	mov	x23, x1
  40b80c:	mov	x22, x0
  40b810:	cmp	x4, #0x1
  40b814:	add	x24, x4, x2
  40b818:	b.lt	40b85c <error@@Base+0x9ab0>  // b.tstop
  40b81c:	mov	x26, x3
  40b820:	cmp	x28, #0x1
  40b824:	b.lt	40b864 <error@@Base+0x9ab8>  // b.tstop
  40b828:	mov	x0, x24
  40b82c:	bl	4018b0 <malloc@plt>
  40b830:	cbz	x0, 40b8bc <error@@Base+0x9b10>
  40b834:	mov	x1, x23
  40b838:	mov	x2, x28
  40b83c:	mov	x25, x0
  40b840:	bl	401780 <memcpy@plt>
  40b844:	add	x0, x25, x28
  40b848:	mov	x1, x26
  40b84c:	mov	x2, x27
  40b850:	bl	401780 <memcpy@plt>
  40b854:	mov	x23, x25
  40b858:	b	40b86c <error@@Base+0x9ac0>
  40b85c:	mov	x25, xzr
  40b860:	b	40b86c <error@@Base+0x9ac0>
  40b864:	mov	x25, xzr
  40b868:	mov	x23, x26
  40b86c:	mov	w7, #0x1                   	// #1
  40b870:	mov	x0, x22
  40b874:	mov	x1, x23
  40b878:	mov	x2, x24
  40b87c:	mov	x3, x21
  40b880:	mov	x4, xzr
  40b884:	mov	x5, x19
  40b888:	mov	x6, x20
  40b88c:	bl	40b350 <error@@Base+0x95a4>
  40b890:	mov	x19, x0
  40b894:	mov	x0, x25
  40b898:	bl	401aa0 <free@plt>
  40b89c:	mov	x0, x19
  40b8a0:	ldp	x20, x19, [sp, #80]
  40b8a4:	ldp	x22, x21, [sp, #64]
  40b8a8:	ldp	x24, x23, [sp, #48]
  40b8ac:	ldp	x26, x25, [sp, #32]
  40b8b0:	ldp	x28, x27, [sp, #16]
  40b8b4:	ldp	x29, x30, [sp], #96
  40b8b8:	ret
  40b8bc:	mov	x0, #0xfffffffffffffffe    	// #-2
  40b8c0:	b	40b8a0 <error@@Base+0x9af4>
  40b8c4:	sub	sp, sp, #0x70
  40b8c8:	stp	x29, x30, [sp, #16]
  40b8cc:	add	x29, sp, #0x10
  40b8d0:	stp	x22, x21, [sp, #80]
  40b8d4:	ldr	x22, [x29, #96]
  40b8d8:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40b8dc:	sub	x9, x9, x4
  40b8e0:	orr	x8, x4, x2
  40b8e4:	cmp	x9, x2
  40b8e8:	orr	x8, x8, x22
  40b8ec:	cset	w9, lt  // lt = tstop
  40b8f0:	orr	x8, x9, x8, lsr #63
  40b8f4:	stp	x28, x27, [sp, #32]
  40b8f8:	stp	x26, x25, [sp, #48]
  40b8fc:	stp	x24, x23, [sp, #64]
  40b900:	stp	x20, x19, [sp, #96]
  40b904:	cbnz	x8, 40b9d8 <error@@Base+0x9c2c>
  40b908:	mov	x20, x6
  40b90c:	mov	x21, x5
  40b910:	mov	x28, x4
  40b914:	mov	x19, x2
  40b918:	mov	x24, x1
  40b91c:	mov	x23, x0
  40b920:	cmp	x4, #0x1
  40b924:	add	x25, x4, x2
  40b928:	b.lt	40b974 <error@@Base+0x9bc8>  // b.tstop
  40b92c:	mov	x27, x3
  40b930:	cmp	x19, #0x1
  40b934:	b.lt	40b97c <error@@Base+0x9bd0>  // b.tstop
  40b938:	mov	x0, x25
  40b93c:	str	x7, [sp, #8]
  40b940:	bl	4018b0 <malloc@plt>
  40b944:	cbz	x0, 40b9d8 <error@@Base+0x9c2c>
  40b948:	mov	x1, x24
  40b94c:	mov	x2, x19
  40b950:	mov	x26, x0
  40b954:	bl	401780 <memcpy@plt>
  40b958:	add	x0, x26, x19
  40b95c:	mov	x1, x27
  40b960:	mov	x2, x28
  40b964:	bl	401780 <memcpy@plt>
  40b968:	ldr	x7, [sp, #8]
  40b96c:	mov	x24, x26
  40b970:	b	40b984 <error@@Base+0x9bd8>
  40b974:	mov	x26, xzr
  40b978:	b	40b984 <error@@Base+0x9bd8>
  40b97c:	mov	x26, xzr
  40b980:	mov	x24, x27
  40b984:	mov	x0, x23
  40b988:	mov	x1, x24
  40b98c:	mov	x2, x25
  40b990:	mov	x3, x21
  40b994:	mov	x4, x20
  40b998:	mov	x5, x22
  40b99c:	mov	x6, x7
  40b9a0:	mov	w7, wzr
  40b9a4:	bl	40b350 <error@@Base+0x95a4>
  40b9a8:	mov	x19, x0
  40b9ac:	mov	x0, x26
  40b9b0:	bl	401aa0 <free@plt>
  40b9b4:	mov	x0, x19
  40b9b8:	ldp	x20, x19, [sp, #96]
  40b9bc:	ldp	x22, x21, [sp, #80]
  40b9c0:	ldp	x24, x23, [sp, #64]
  40b9c4:	ldp	x26, x25, [sp, #48]
  40b9c8:	ldp	x28, x27, [sp, #32]
  40b9cc:	ldp	x29, x30, [sp, #16]
  40b9d0:	add	sp, sp, #0x70
  40b9d4:	ret
  40b9d8:	mov	x0, #0xfffffffffffffffe    	// #-2
  40b9dc:	b	40b9b8 <error@@Base+0x9c0c>
  40b9e0:	ldrb	w8, [x0, #56]
  40b9e4:	cmp	x2, #0x0
  40b9e8:	csel	x9, xzr, x4, eq  // eq = none
  40b9ec:	csel	x10, xzr, x3, eq  // eq = none
  40b9f0:	and	w8, w8, #0xfffffff9
  40b9f4:	orr	w11, w8, #0x2
  40b9f8:	csel	w8, w8, w11, eq  // eq = none
  40b9fc:	strb	w8, [x0, #56]
  40ba00:	stp	x10, x9, [x1, #8]
  40ba04:	str	x2, [x1]
  40ba08:	ret
  40ba0c:	stp	x29, x30, [sp, #-32]!
  40ba10:	str	x19, [sp, #16]
  40ba14:	mov	x19, x0
  40ba18:	ldr	x0, [x0, #48]
  40ba1c:	mov	x29, sp
  40ba20:	bl	401aa0 <free@plt>
  40ba24:	ldr	x0, [x19, #72]
  40ba28:	bl	401aa0 <free@plt>
  40ba2c:	ldr	x8, [x19, #80]
  40ba30:	add	x9, x19, #0x8
  40ba34:	cmp	x8, x9
  40ba38:	b.eq	40ba4c <error@@Base+0x9ca0>  // b.none
  40ba3c:	ldr	x0, [x8, #16]
  40ba40:	bl	401aa0 <free@plt>
  40ba44:	ldr	x0, [x19, #80]
  40ba48:	bl	401aa0 <free@plt>
  40ba4c:	ldr	x0, [x19, #24]
  40ba50:	bl	401aa0 <free@plt>
  40ba54:	ldr	x0, [x19, #96]
  40ba58:	bl	401aa0 <free@plt>
  40ba5c:	ldr	x0, [x19, #88]
  40ba60:	bl	401aa0 <free@plt>
  40ba64:	mov	x0, x19
  40ba68:	ldr	x19, [sp, #16]
  40ba6c:	ldp	x29, x30, [sp], #32
  40ba70:	b	401aa0 <free@plt>
  40ba74:	sub	sp, sp, #0xb0
  40ba78:	stp	x29, x30, [sp, #80]
  40ba7c:	stp	x28, x27, [sp, #96]
  40ba80:	stp	x26, x25, [sp, #112]
  40ba84:	stp	x24, x23, [sp, #128]
  40ba88:	stp	x22, x21, [sp, #144]
  40ba8c:	stp	x20, x19, [sp, #160]
  40ba90:	ldr	x8, [x0, #64]
  40ba94:	ldr	x9, [x0, #88]
  40ba98:	ldrb	w10, [x0, #138]
  40ba9c:	ldr	x25, [x0, #48]
  40baa0:	mov	x19, x0
  40baa4:	cmp	x8, x9
  40baa8:	csel	x26, x9, x8, gt
  40baac:	add	x29, sp, #0x50
  40bab0:	cbnz	w10, 40bac4 <error@@Base+0x9d18>
  40bab4:	ldr	x8, [x19, #120]
  40bab8:	cbnz	x8, 40bac4 <error@@Base+0x9d18>
  40babc:	ldrb	w8, [x19, #140]
  40bac0:	cbz	w8, 40bacc <error@@Base+0x9d20>
  40bac4:	ldr	x22, [x19, #56]
  40bac8:	b	40bc98 <error@@Base+0x9eec>
  40bacc:	cmp	x26, x25
  40bad0:	b.le	40bc78 <error@@Base+0x9ecc>
  40bad4:	add	x20, x19, #0x20
  40bad8:	b	40bb10 <error@@Base+0x9d64>
  40badc:	and	x21, x23, #0xff
  40bae0:	bl	401960 <__ctype_toupper_loc@plt>
  40bae4:	ldr	x8, [x0]
  40bae8:	ldr	x9, [x19, #8]
  40baec:	add	x27, x25, #0x1
  40baf0:	ldr	w8, [x8, x21, lsl #2]
  40baf4:	strb	w8, [x9, x25]
  40baf8:	ldp	x8, x9, [x19, #8]
  40bafc:	ldrb	w8, [x8, x25]
  40bb00:	str	w8, [x9, x25, lsl #2]
  40bb04:	cmp	x26, x27
  40bb08:	mov	x25, x27
  40bb0c:	b.le	40bf94 <error@@Base+0xa1e8>
  40bb10:	ldr	x21, [x19, #40]
  40bb14:	ldr	x22, [x19]
  40bb18:	add	x8, x21, x25
  40bb1c:	ldrsb	w23, [x22, x8]
  40bb20:	tbnz	w23, #31, 40bb30 <error@@Base+0x9d84>
  40bb24:	mov	x0, x20
  40bb28:	bl	401a00 <mbsinit@plt>
  40bb2c:	cbnz	w0, 40badc <error@@Base+0x9d30>
  40bb30:	ldr	x8, [x20]
  40bb34:	add	x9, x22, x21
  40bb38:	sub	x2, x26, x25
  40bb3c:	add	x1, x9, x25
  40bb40:	add	x0, sp, #0x4
  40bb44:	mov	x3, x20
  40bb48:	stur	x8, [x29, #-8]
  40bb4c:	bl	406c20 <error@@Base+0x4e74>
  40bb50:	sub	x23, x0, #0x1
  40bb54:	mov	x21, x0
  40bb58:	cmn	x23, #0x4
  40bb5c:	b.hi	40bc28 <error@@Base+0x9e7c>  // b.pmore
  40bb60:	ldr	w0, [sp, #4]
  40bb64:	bl	401b60 <towupper@plt>
  40bb68:	ldr	w8, [sp, #4]
  40bb6c:	mov	w22, w0
  40bb70:	cmp	w0, w8
  40bb74:	b.ne	40bb90 <error@@Base+0x9de4>  // b.any
  40bb78:	ldp	x9, x8, [x19]
  40bb7c:	ldr	x10, [x19, #40]
  40bb80:	add	x0, x8, x25
  40bb84:	add	x8, x9, x10
  40bb88:	add	x1, x8, x25
  40bb8c:	b	40bbb4 <error@@Base+0x9e08>
  40bb90:	add	x0, sp, #0x8
  40bb94:	sub	x2, x29, #0x8
  40bb98:	mov	w1, w22
  40bb9c:	bl	401c00 <wcrtomb@plt>
  40bba0:	cmp	x21, x0
  40bba4:	b.ne	40bc80 <error@@Base+0x9ed4>  // b.any
  40bba8:	ldr	x8, [x19, #8]
  40bbac:	add	x1, sp, #0x8
  40bbb0:	add	x0, x8, x25
  40bbb4:	mov	x2, x21
  40bbb8:	bl	401780 <memcpy@plt>
  40bbbc:	ldr	x8, [x19, #16]
  40bbc0:	add	x24, x21, x25
  40bbc4:	add	x27, x25, #0x1
  40bbc8:	cmp	x27, x24
  40bbcc:	str	w22, [x8, x25, lsl #2]
  40bbd0:	b.ge	40bb04 <error@@Base+0x9d58>  // b.tcont
  40bbd4:	add	x8, x8, x25, lsl #2
  40bbd8:	lsl	x9, x21, #2
  40bbdc:	add	x0, x8, #0x4
  40bbe0:	sub	x2, x9, #0x4
  40bbe4:	mov	w1, #0xff                  	// #255
  40bbe8:	bl	401920 <memset@plt>
  40bbec:	cmp	x23, #0x2
  40bbf0:	b.cc	40bc10 <error@@Base+0x9e64>  // b.lo, b.ul, b.last
  40bbf4:	and	x8, x23, #0xfffffffffffffffe
  40bbf8:	add	x27, x27, x8
  40bbfc:	mov	x9, x8
  40bc00:	subs	x9, x9, #0x2
  40bc04:	b.ne	40bc00 <error@@Base+0x9e54>  // b.any
  40bc08:	cmp	x23, x8
  40bc0c:	b.eq	40bc20 <error@@Base+0x9e74>  // b.none
  40bc10:	add	x8, x21, x25
  40bc14:	sub	x8, x8, x27
  40bc18:	subs	x8, x8, #0x1
  40bc1c:	b.ne	40bc18 <error@@Base+0x9e6c>  // b.any
  40bc20:	mov	x27, x24
  40bc24:	b	40bb04 <error@@Base+0x9d58>
  40bc28:	add	x8, x21, #0x1
  40bc2c:	cmp	x8, #0x2
  40bc30:	b.cc	40bc44 <error@@Base+0x9e98>  // b.lo, b.ul, b.last
  40bc34:	ldr	x8, [x19, #64]
  40bc38:	ldr	x9, [x19, #88]
  40bc3c:	cmp	x8, x9
  40bc40:	b.lt	40bc88 <error@@Base+0x9edc>  // b.tstop
  40bc44:	ldr	x8, [x19, #40]
  40bc48:	ldp	x9, x10, [x19]
  40bc4c:	add	x27, x25, #0x1
  40bc50:	cmn	x21, #0x1
  40bc54:	add	x8, x8, x25
  40bc58:	ldrb	w8, [x9, x8]
  40bc5c:	strb	w8, [x10, x25]
  40bc60:	ldr	x9, [x19, #16]
  40bc64:	str	w8, [x9, x25, lsl #2]
  40bc68:	b.ne	40bb04 <error@@Base+0x9d58>  // b.any
  40bc6c:	ldur	x8, [x29, #-8]
  40bc70:	str	x8, [x20]
  40bc74:	b	40bb04 <error@@Base+0x9d58>
  40bc78:	mov	x27, x25
  40bc7c:	b	40bf94 <error@@Base+0xa1e8>
  40bc80:	mov	x27, x25
  40bc84:	b	40bca8 <error@@Base+0x9efc>
  40bc88:	ldur	x8, [x29, #-8]
  40bc8c:	mov	x27, x25
  40bc90:	str	x8, [x20]
  40bc94:	b	40bf94 <error@@Base+0xa1e8>
  40bc98:	cmp	x25, x26
  40bc9c:	mov	x27, x25
  40bca0:	mov	x25, x22
  40bca4:	b.ge	40bf94 <error@@Base+0xa1e8>  // b.tcont
  40bca8:	mov	x23, x19
  40bcac:	ldr	x8, [x23, #32]!
  40bcb0:	sub	x2, x26, x27
  40bcb4:	stur	x8, [x29, #-8]
  40bcb8:	ldr	x8, [x23, #88]
  40bcbc:	cbnz	x8, 40bdb4 <error@@Base+0xa008>
  40bcc0:	ldr	x8, [x19]
  40bcc4:	ldr	x9, [x19, #40]
  40bcc8:	add	x8, x8, x9
  40bccc:	add	x24, x8, x25
  40bcd0:	mov	x0, sp
  40bcd4:	mov	x1, x24
  40bcd8:	mov	x3, x23
  40bcdc:	bl	406c20 <error@@Base+0x4e74>
  40bce0:	sub	x28, x0, #0x1
  40bce4:	mov	x20, x0
  40bce8:	cmn	x28, #0x4
  40bcec:	b.hi	40be08 <error@@Base+0xa05c>  // b.pmore
  40bcf0:	ldr	w0, [sp]
  40bcf4:	bl	401b60 <towupper@plt>
  40bcf8:	ldr	w8, [sp]
  40bcfc:	mov	w21, w0
  40bd00:	cmp	w0, w8
  40bd04:	b.ne	40bd14 <error@@Base+0x9f68>  // b.any
  40bd08:	ldr	x8, [x19, #8]
  40bd0c:	mov	x1, x24
  40bd10:	b	40bd34 <error@@Base+0x9f88>
  40bd14:	add	x0, sp, #0x8
  40bd18:	sub	x2, x29, #0x8
  40bd1c:	mov	w1, w21
  40bd20:	bl	401c00 <wcrtomb@plt>
  40bd24:	subs	x9, x0, x20
  40bd28:	b.ne	40be70 <error@@Base+0xa0c4>  // b.any
  40bd2c:	ldr	x8, [x19, #8]
  40bd30:	add	x1, sp, #0x8
  40bd34:	add	x0, x8, x27
  40bd38:	mov	x2, x20
  40bd3c:	bl	401780 <memcpy@plt>
  40bd40:	ldrb	w8, [x19, #140]
  40bd44:	cbnz	w8, 40bec4 <error@@Base+0xa118>
  40bd48:	ldr	x8, [x19, #16]
  40bd4c:	add	x22, x20, x25
  40bd50:	add	x23, x20, x27
  40bd54:	add	x25, x27, #0x1
  40bd58:	cmp	x25, x23
  40bd5c:	str	w21, [x8, x27, lsl #2]
  40bd60:	b.ge	40bc98 <error@@Base+0x9eec>  // b.tcont
  40bd64:	add	x0, x8, x25, lsl #2
  40bd68:	lsl	x8, x20, #2
  40bd6c:	sub	x2, x8, #0x4
  40bd70:	mov	w1, #0xff                  	// #255
  40bd74:	bl	401920 <memset@plt>
  40bd78:	cmp	x28, #0x2
  40bd7c:	b.cc	40bd9c <error@@Base+0x9ff0>  // b.lo, b.ul, b.last
  40bd80:	and	x8, x28, #0xfffffffffffffffe
  40bd84:	add	x25, x25, x8
  40bd88:	mov	x9, x8
  40bd8c:	subs	x9, x9, #0x2
  40bd90:	b.ne	40bd8c <error@@Base+0x9fe0>  // b.any
  40bd94:	cmp	x28, x8
  40bd98:	b.eq	40bdac <error@@Base+0xa000>  // b.none
  40bd9c:	add	x8, x20, x27
  40bda0:	sub	x8, x8, x25
  40bda4:	subs	x8, x8, #0x1
  40bda8:	b.ne	40bda4 <error@@Base+0x9ff8>  // b.any
  40bdac:	mov	x25, x23
  40bdb0:	b	40bc98 <error@@Base+0x9eec>
  40bdb4:	ldr	w9, [x19, #144]
  40bdb8:	add	x24, sp, #0x8
  40bdbc:	cmp	w9, #0x1
  40bdc0:	b.lt	40bcd0 <error@@Base+0x9f24>  // b.tstop
  40bdc4:	cmp	x2, #0x1
  40bdc8:	b.lt	40bcd0 <error@@Base+0x9f24>  // b.tstop
  40bdcc:	ldr	x11, [x19, #40]
  40bdd0:	ldr	x12, [x19]
  40bdd4:	mov	x10, xzr
  40bdd8:	add	x11, x25, x11
  40bddc:	add	x11, x12, x11
  40bde0:	ldrb	w12, [x11, x10]
  40bde4:	add	x24, sp, #0x8
  40bde8:	ldrb	w12, [x8, x12]
  40bdec:	strb	w12, [x24, x10]
  40bdf0:	add	x10, x10, #0x1
  40bdf4:	cmp	x10, x9
  40bdf8:	b.cs	40bcd0 <error@@Base+0x9f24>  // b.hs, b.nlast
  40bdfc:	cmp	x2, x10
  40be00:	b.gt	40bde0 <error@@Base+0xa034>
  40be04:	b	40bcd0 <error@@Base+0x9f24>
  40be08:	add	x8, x20, #0x1
  40be0c:	cmp	x8, #0x2
  40be10:	b.cc	40be24 <error@@Base+0xa078>  // b.lo, b.ul, b.last
  40be14:	ldr	x8, [x19, #64]
  40be18:	ldr	x9, [x19, #88]
  40be1c:	cmp	x8, x9
  40be20:	b.lt	40bf8c <error@@Base+0xa1e0>  // b.tstop
  40be24:	ldr	x8, [x19, #40]
  40be28:	ldr	x10, [x19]
  40be2c:	ldr	x9, [x19, #120]
  40be30:	add	x8, x8, x25
  40be34:	ldrb	w8, [x10, x8]
  40be38:	cbnz	x9, 40bfc4 <error@@Base+0xa218>
  40be3c:	ldr	x9, [x19, #8]
  40be40:	strb	w8, [x9, x27]
  40be44:	ldrb	w9, [x19, #140]
  40be48:	cbnz	w9, 40bfd8 <error@@Base+0xa22c>
  40be4c:	ldr	x9, [x19, #16]
  40be50:	add	x22, x25, #0x1
  40be54:	add	x25, x27, #0x1
  40be58:	cmn	x20, #0x1
  40be5c:	str	w8, [x9, x27, lsl #2]
  40be60:	b.ne	40bc98 <error@@Base+0x9eec>  // b.any
  40be64:	ldur	x8, [x29, #-8]
  40be68:	str	x8, [x23]
  40be6c:	b	40bc98 <error@@Base+0x9eec>
  40be70:	mov	x22, x0
  40be74:	cmn	x0, #0x1
  40be78:	b.eq	40bd08 <error@@Base+0x9f5c>  // b.none
  40be7c:	ldr	x8, [x19, #64]
  40be80:	add	x24, x22, x27
  40be84:	cmp	x24, x8
  40be88:	b.hi	40bf8c <error@@Base+0xa1e0>  // b.pmore
  40be8c:	ldr	x0, [x19, #24]
  40be90:	mov	x23, x9
  40be94:	cbnz	x0, 40bea8 <error@@Base+0xa0fc>
  40be98:	lsl	x0, x8, #3
  40be9c:	bl	4018b0 <malloc@plt>
  40bea0:	str	x0, [x19, #24]
  40bea4:	cbz	x0, 40bfbc <error@@Base+0xa210>
  40bea8:	ldrb	w8, [x19, #140]
  40beac:	cbnz	w8, 40bffc <error@@Base+0xa250>
  40beb0:	cbz	x27, 40bff4 <error@@Base+0xa248>
  40beb4:	cmp	x27, #0x4
  40beb8:	b.cs	40bf4c <error@@Base+0xa1a0>  // b.hs, b.nlast
  40bebc:	mov	x8, xzr
  40bec0:	b	40bfe4 <error@@Base+0xa238>
  40bec4:	ldr	x8, [x19, #24]
  40bec8:	cmp	x20, #0x4
  40becc:	b.cs	40bed8 <error@@Base+0xa12c>  // b.hs, b.nlast
  40bed0:	mov	x9, xzr
  40bed4:	b	40bf28 <error@@Base+0xa17c>
  40bed8:	adrp	x11, 419000 <error@@Base+0x17254>
  40bedc:	ldr	q1, [x11, #16]
  40bee0:	mov	w11, #0x2                   	// #2
  40bee4:	and	x9, x20, #0xfffffffffffffffc
  40bee8:	add	x10, x8, x27, lsl #3
  40beec:	dup	v2.2d, x11
  40bef0:	mov	w11, #0x4                   	// #4
  40bef4:	dup	v0.2d, x25
  40bef8:	add	x10, x10, #0x10
  40befc:	dup	v3.2d, x11
  40bf00:	mov	x11, x9
  40bf04:	add	v4.2d, v1.2d, v0.2d
  40bf08:	add	v5.2d, v4.2d, v2.2d
  40bf0c:	add	v1.2d, v1.2d, v3.2d
  40bf10:	subs	x11, x11, #0x4
  40bf14:	stp	q4, q5, [x10, #-16]
  40bf18:	add	x10, x10, #0x20
  40bf1c:	b.ne	40bf04 <error@@Base+0xa158>  // b.any
  40bf20:	cmp	x20, x9
  40bf24:	b.eq	40bd48 <error@@Base+0x9f9c>  // b.none
  40bf28:	sub	x10, x20, x9
  40bf2c:	add	x11, x25, x9
  40bf30:	add	x9, x27, x9
  40bf34:	add	x8, x8, x9, lsl #3
  40bf38:	str	x11, [x8], #8
  40bf3c:	subs	x10, x10, #0x1
  40bf40:	add	x11, x11, #0x1
  40bf44:	b.ne	40bf38 <error@@Base+0xa18c>  // b.any
  40bf48:	b	40bd48 <error@@Base+0x9f9c>
  40bf4c:	adrp	x10, 419000 <error@@Base+0x17254>
  40bf50:	ldr	q0, [x10, #16]
  40bf54:	mov	w10, #0x2                   	// #2
  40bf58:	and	x8, x27, #0xfffffffffffffffc
  40bf5c:	dup	v1.2d, x10
  40bf60:	mov	w10, #0x4                   	// #4
  40bf64:	add	x9, x0, #0x10
  40bf68:	dup	v2.2d, x10
  40bf6c:	mov	x10, x8
  40bf70:	add	v3.2d, v0.2d, v1.2d
  40bf74:	stp	q0, q3, [x9, #-16]
  40bf78:	add	v0.2d, v0.2d, v2.2d
  40bf7c:	subs	x10, x10, #0x4
  40bf80:	add	x9, x9, #0x20
  40bf84:	b.ne	40bf70 <error@@Base+0xa1c4>  // b.any
  40bf88:	b	40bfec <error@@Base+0xa240>
  40bf8c:	ldur	x8, [x29, #-8]
  40bf90:	str	x8, [x23]
  40bf94:	mov	w0, wzr
  40bf98:	stp	x27, x25, [x19, #48]
  40bf9c:	ldp	x20, x19, [sp, #160]
  40bfa0:	ldp	x22, x21, [sp, #144]
  40bfa4:	ldp	x24, x23, [sp, #128]
  40bfa8:	ldp	x26, x25, [sp, #112]
  40bfac:	ldp	x28, x27, [sp, #96]
  40bfb0:	ldp	x29, x30, [sp, #80]
  40bfb4:	add	sp, sp, #0xb0
  40bfb8:	ret
  40bfbc:	mov	w0, #0xc                   	// #12
  40bfc0:	b	40bf9c <error@@Base+0xa1f0>
  40bfc4:	ldrb	w8, [x9, x8]
  40bfc8:	ldr	x9, [x19, #8]
  40bfcc:	strb	w8, [x9, x27]
  40bfd0:	ldrb	w9, [x19, #140]
  40bfd4:	cbz	w9, 40be4c <error@@Base+0xa0a0>
  40bfd8:	ldr	x9, [x19, #24]
  40bfdc:	str	x25, [x9, x27, lsl #3]
  40bfe0:	b	40be4c <error@@Base+0xa0a0>
  40bfe4:	str	x8, [x0, x8, lsl #3]
  40bfe8:	add	x8, x8, #0x1
  40bfec:	cmp	x27, x8
  40bff0:	b.ne	40bfe4 <error@@Base+0xa238>  // b.any
  40bff4:	mov	w8, #0x1                   	// #1
  40bff8:	strb	w8, [x19, #140]
  40bffc:	ldr	x8, [x19, #8]
  40c000:	add	x1, sp, #0x8
  40c004:	mov	x2, x22
  40c008:	add	x0, x8, x27
  40c00c:	bl	401780 <memcpy@plt>
  40c010:	ldr	x8, [x19, #16]
  40c014:	cmp	x22, #0x2
  40c018:	mov	x16, x23
  40c01c:	str	w21, [x8, x27, lsl #2]
  40c020:	ldr	x9, [x19, #24]
  40c024:	str	x25, [x9, x27, lsl #3]
  40c028:	b.cc	40c0ec <error@@Base+0xa340>  // b.lo, b.ul, b.last
  40c02c:	sub	x11, x22, #0x1
  40c030:	cmp	x11, #0x4
  40c034:	b.cs	40c040 <error@@Base+0xa294>  // b.hs, b.nlast
  40c038:	mov	w10, #0x1                   	// #1
  40c03c:	b	40c0c0 <error@@Base+0xa314>
  40c040:	adrp	x13, 419000 <error@@Base+0x17254>
  40c044:	ldr	q3, [x13, #32]
  40c048:	mov	w15, #0x2                   	// #2
  40c04c:	and	x12, x11, #0xfffffffffffffffc
  40c050:	add	x14, x27, #0x3
  40c054:	dup	v4.2d, x15
  40c058:	mov	w15, #0x4                   	// #4
  40c05c:	dup	v0.2d, x20
  40c060:	dup	v1.2d, x28
  40c064:	dup	v2.2d, x25
  40c068:	orr	x10, x12, #0x1
  40c06c:	add	x13, x8, x14, lsl #2
  40c070:	add	x14, x9, x14, lsl #3
  40c074:	movi	v5.2d, #0xffffffffffffffff
  40c078:	dup	v6.2d, x15
  40c07c:	mov	x15, x12
  40c080:	add	v7.2d, v3.2d, v4.2d
  40c084:	cmhi	v16.2d, v0.2d, v3.2d
  40c088:	cmhi	v17.2d, v0.2d, v7.2d
  40c08c:	bsl	v16.16b, v3.16b, v1.16b
  40c090:	bsl	v17.16b, v7.16b, v1.16b
  40c094:	add	v7.2d, v16.2d, v2.2d
  40c098:	add	v16.2d, v17.2d, v2.2d
  40c09c:	subs	x15, x15, #0x4
  40c0a0:	add	v3.2d, v3.2d, v6.2d
  40c0a4:	stp	q7, q16, [x14, #-16]
  40c0a8:	stp	d5, d5, [x13, #-8]
  40c0ac:	add	x13, x13, #0x10
  40c0b0:	add	x14, x14, #0x20
  40c0b4:	b.ne	40c080 <error@@Base+0xa2d4>  // b.any
  40c0b8:	cmp	x11, x12
  40c0bc:	b.eq	40c0ec <error@@Base+0xa340>  // b.none
  40c0c0:	add	x8, x8, x27, lsl #2
  40c0c4:	add	x9, x9, x27, lsl #3
  40c0c8:	mov	w11, #0xffffffff            	// #-1
  40c0cc:	cmp	x10, x20
  40c0d0:	csel	x12, x10, x28, cc  // cc = lo, ul, last
  40c0d4:	add	x12, x12, x25
  40c0d8:	str	x12, [x9, x10, lsl #3]
  40c0dc:	str	w11, [x8, x10, lsl #2]
  40c0e0:	add	x10, x10, #0x1
  40c0e4:	cmp	x22, x10
  40c0e8:	b.ne	40c0cc <error@@Base+0xa320>  // b.any
  40c0ec:	ldp	x8, x9, [x19, #88]
  40c0f0:	add	x8, x8, x16
  40c0f4:	cmp	x9, x25
  40c0f8:	str	x8, [x19, #88]
  40c0fc:	b.le	40c10c <error@@Base+0xa360>
  40c100:	ldr	x9, [x19, #104]
  40c104:	add	x9, x9, x16
  40c108:	str	x9, [x19, #104]
  40c10c:	ldr	x9, [x19, #64]
  40c110:	add	x22, x20, x25
  40c114:	mov	x25, x24
  40c118:	cmp	x9, x8
  40c11c:	csel	x26, x8, x9, gt
  40c120:	b	40bc98 <error@@Base+0x9eec>
  40c124:	sub	sp, sp, #0x90
  40c128:	stp	x29, x30, [sp, #64]
  40c12c:	stp	x24, x23, [sp, #96]
  40c130:	stp	x22, x21, [sp, #112]
  40c134:	stp	x20, x19, [sp, #128]
  40c138:	ldr	x8, [x0, #64]
  40c13c:	ldr	x9, [x0, #88]
  40c140:	ldr	x23, [x0, #48]
  40c144:	mov	x19, x0
  40c148:	str	x25, [sp, #80]
  40c14c:	cmp	x8, x9
  40c150:	csel	x22, x9, x8, gt
  40c154:	cmp	x22, x23
  40c158:	add	x29, sp, #0x40
  40c15c:	b.le	40c308 <error@@Base+0xa55c>
  40c160:	add	x20, x19, #0x20
  40c164:	ldr	x8, [x19, #120]
  40c168:	ldr	x24, [x19, #32]
  40c16c:	sub	x2, x22, x23
  40c170:	cbnz	x8, 40c260 <error@@Base+0xa4b4>
  40c174:	ldr	x8, [x19]
  40c178:	ldr	x9, [x19, #40]
  40c17c:	add	x8, x8, x9
  40c180:	add	x1, x8, x23
  40c184:	add	x0, x29, #0x1c
  40c188:	mov	x3, x20
  40c18c:	bl	406c20 <error@@Base+0x4e74>
  40c190:	add	x8, x0, #0x1
  40c194:	cmp	x8, #0x2
  40c198:	b.cc	40c1b8 <error@@Base+0xa40c>  // b.lo, b.ul, b.last
  40c19c:	mov	x21, x0
  40c1a0:	cmn	x0, #0x2
  40c1a4:	b.ne	40c1e0 <error@@Base+0xa434>  // b.any
  40c1a8:	ldr	x8, [x19, #64]
  40c1ac:	ldr	x9, [x19, #88]
  40c1b0:	cmp	x8, x9
  40c1b4:	b.lt	40c304 <error@@Base+0xa558>  // b.tstop
  40c1b8:	ldr	x8, [x19, #40]
  40c1bc:	ldr	x9, [x19]
  40c1c0:	add	x8, x8, x23
  40c1c4:	ldrb	w8, [x9, x8]
  40c1c8:	str	w8, [x29, #28]
  40c1cc:	ldr	x9, [x19, #120]
  40c1d0:	cbnz	x9, 40c2f8 <error@@Base+0xa54c>
  40c1d4:	mov	w21, #0x1                   	// #1
  40c1d8:	str	x24, [x20]
  40c1dc:	b	40c1e4 <error@@Base+0xa438>
  40c1e0:	ldr	w8, [x29, #28]
  40c1e4:	ldr	x9, [x19, #16]
  40c1e8:	add	x25, x21, x23
  40c1ec:	add	x24, x23, #0x1
  40c1f0:	cmp	x24, x25
  40c1f4:	str	w8, [x9, x23, lsl #2]
  40c1f8:	b.ge	40c250 <error@@Base+0xa4a4>  // b.tcont
  40c1fc:	add	x8, x9, x23, lsl #2
  40c200:	lsl	x9, x21, #2
  40c204:	add	x0, x8, #0x4
  40c208:	sub	x2, x9, #0x4
  40c20c:	mov	w1, #0xff                  	// #255
  40c210:	bl	401920 <memset@plt>
  40c214:	sub	x8, x21, #0x1
  40c218:	cmp	x8, #0x2
  40c21c:	b.cc	40c23c <error@@Base+0xa490>  // b.lo, b.ul, b.last
  40c220:	and	x9, x8, #0xfffffffffffffffe
  40c224:	add	x24, x24, x9
  40c228:	mov	x10, x9
  40c22c:	subs	x10, x10, #0x2
  40c230:	b.ne	40c22c <error@@Base+0xa480>  // b.any
  40c234:	cmp	x8, x9
  40c238:	b.eq	40c24c <error@@Base+0xa4a0>  // b.none
  40c23c:	add	x8, x23, x21
  40c240:	sub	x8, x8, x24
  40c244:	subs	x8, x8, #0x1
  40c248:	b.ne	40c244 <error@@Base+0xa498>  // b.any
  40c24c:	mov	x24, x25
  40c250:	cmp	x22, x24
  40c254:	mov	x23, x24
  40c258:	b.gt	40c164 <error@@Base+0xa3b8>
  40c25c:	b	40c30c <error@@Base+0xa560>
  40c260:	ldr	w9, [x19, #144]
  40c264:	mov	x1, sp
  40c268:	cmp	w9, #0x1
  40c26c:	b.lt	40c184 <error@@Base+0xa3d8>  // b.tstop
  40c270:	cmp	x2, #0x1
  40c274:	b.lt	40c184 <error@@Base+0xa3d8>  // b.tstop
  40c278:	ldr	x9, [x19, #40]
  40c27c:	ldp	x10, x11, [x19]
  40c280:	mov	x1, sp
  40c284:	add	x9, x23, x9
  40c288:	ldrb	w9, [x10, x9]
  40c28c:	ldrb	w8, [x8, x9]
  40c290:	strb	w8, [x11, x23]
  40c294:	strb	w8, [sp]
  40c298:	ldr	w8, [x19, #144]
  40c29c:	cmp	w8, #0x2
  40c2a0:	b.lt	40c184 <error@@Base+0xa3d8>  // b.tstop
  40c2a4:	cmp	x2, #0x2
  40c2a8:	b.lt	40c184 <error@@Base+0xa3d8>  // b.tstop
  40c2ac:	mov	w8, #0x1                   	// #1
  40c2b0:	ldr	x9, [x19, #40]
  40c2b4:	ldp	x10, x12, [x19]
  40c2b8:	ldr	x11, [x19, #120]
  40c2bc:	mov	x1, sp
  40c2c0:	add	x9, x10, x9
  40c2c4:	add	x9, x9, x23
  40c2c8:	ldrb	w9, [x9, x8]
  40c2cc:	add	x10, x12, x23
  40c2d0:	ldrb	w9, [x11, x9]
  40c2d4:	strb	w9, [x10, x8]
  40c2d8:	strb	w9, [x1, x8]
  40c2dc:	ldr	w9, [x19, #144]
  40c2e0:	add	x8, x8, #0x1
  40c2e4:	cmp	w9, w8
  40c2e8:	b.le	40c184 <error@@Base+0xa3d8>
  40c2ec:	cmp	x2, x8
  40c2f0:	b.gt	40c2b0 <error@@Base+0xa504>
  40c2f4:	b	40c184 <error@@Base+0xa3d8>
  40c2f8:	ldrb	w8, [x9, w8, uxtw]
  40c2fc:	str	w8, [x29, #28]
  40c300:	b	40c1d4 <error@@Base+0xa428>
  40c304:	str	x24, [x20]
  40c308:	mov	x24, x23
  40c30c:	stp	x24, x24, [x19, #48]
  40c310:	ldp	x20, x19, [sp, #128]
  40c314:	ldp	x22, x21, [sp, #112]
  40c318:	ldp	x24, x23, [sp, #96]
  40c31c:	ldr	x25, [sp, #80]
  40c320:	ldp	x29, x30, [sp, #64]
  40c324:	add	sp, sp, #0x90
  40c328:	ret
  40c32c:	sub	sp, sp, #0x80
  40c330:	stp	x29, x30, [sp, #32]
  40c334:	stp	x28, x27, [sp, #48]
  40c338:	stp	x26, x25, [sp, #64]
  40c33c:	stp	x24, x23, [sp, #80]
  40c340:	stp	x22, x21, [sp, #96]
  40c344:	stp	x20, x19, [sp, #112]
  40c348:	ldr	x28, [x1]
  40c34c:	add	x29, sp, #0x20
  40c350:	mov	x19, x5
  40c354:	mov	x22, x2
  40c358:	ldr	x8, [x28, #168]
  40c35c:	mov	x24, x0
  40c360:	stur	x3, [x29, #-8]
  40c364:	str	x4, [sp]
  40c368:	stp	x8, x1, [sp, #8]
  40c36c:	bl	40cbfc <error@@Base+0xae50>
  40c370:	mov	x20, x0
  40c374:	cbnz	x0, 40c380 <error@@Base+0xa5d4>
  40c378:	ldr	w8, [x19]
  40c37c:	cbnz	w8, 40c660 <error@@Base+0xa8b4>
  40c380:	ldrb	w8, [x22, #8]
  40c384:	cmp	w8, #0xa
  40c388:	b.ne	40c4a8 <error@@Base+0xa6fc>  // b.any
  40c38c:	ldur	x8, [x29, #-8]
  40c390:	orr	x25, x8, #0x800000
  40c394:	ldr	x8, [sp]
  40c398:	cbz	x8, 40c4cc <error@@Base+0xa720>
  40c39c:	mov	w21, #0xa                   	// #10
  40c3a0:	mov	x23, #0xffffffffffffffff    	// #-1
  40c3a4:	b	40c3b8 <error@@Base+0xa60c>
  40c3a8:	ldrb	w8, [x22, #8]
  40c3ac:	mov	x20, x0
  40c3b0:	cmp	w8, #0xa
  40c3b4:	b.ne	40c4ac <error@@Base+0xa700>  // b.any
  40c3b8:	mov	x0, x22
  40c3bc:	mov	x1, x24
  40c3c0:	mov	x2, x25
  40c3c4:	bl	40c678 <error@@Base+0xa8cc>
  40c3c8:	ldr	x8, [x24, #72]
  40c3cc:	add	x8, x8, w0, sxtw
  40c3d0:	str	x8, [x24, #72]
  40c3d4:	ldrb	w8, [x22, #8]
  40c3d8:	orr	w9, w8, #0x8
  40c3dc:	cmp	w9, #0xa
  40c3e0:	b.ne	40c430 <error@@Base+0xa684>  // b.any
  40c3e4:	mov	x27, xzr
  40c3e8:	ldr	w8, [x28, #128]
  40c3ec:	cmp	w8, #0xf
  40c3f0:	b.eq	40c484 <error@@Base+0xa6d8>  // b.none
  40c3f4:	ldr	x0, [x28, #112]
  40c3f8:	add	w9, w8, #0x1
  40c3fc:	sxtw	x8, w8
  40c400:	add	x0, x0, x8, lsl #6
  40c404:	str	w9, [x28, #128]
  40c408:	str	xzr, [x0, #8]!
  40c40c:	stp	x20, x27, [x0, #8]
  40c410:	str	w21, [x0, #48]
  40c414:	stp	xzr, xzr, [x0, #24]
  40c418:	str	x23, [x0, #56]
  40c41c:	cbz	x20, 40c424 <error@@Base+0xa678>
  40c420:	str	x0, [x20]
  40c424:	cbz	x27, 40c3a8 <error@@Base+0xa5fc>
  40c428:	str	x0, [x27]
  40c42c:	b	40c3a8 <error@@Base+0xa5fc>
  40c430:	cmp	w8, #0x9
  40c434:	b.eq	40c3e4 <error@@Base+0xa638>  // b.none
  40c438:	ldp	x8, x1, [sp, #8]
  40c43c:	ldur	x3, [x29, #-8]
  40c440:	ldr	x4, [sp]
  40c444:	ldr	x26, [x28, #168]
  40c448:	mov	x0, x24
  40c44c:	mov	x2, x22
  40c450:	mov	x5, x19
  40c454:	str	x8, [x28, #168]
  40c458:	bl	40cbfc <error@@Base+0xae50>
  40c45c:	mov	x27, x0
  40c460:	cbnz	x0, 40c46c <error@@Base+0xa6c0>
  40c464:	ldr	w8, [x19]
  40c468:	cbnz	w8, 40c5d0 <error@@Base+0xa824>
  40c46c:	ldr	x8, [x28, #168]
  40c470:	orr	x8, x8, x26
  40c474:	str	x8, [x28, #168]
  40c478:	ldr	w8, [x28, #128]
  40c47c:	cmp	w8, #0xf
  40c480:	b.ne	40c3f4 <error@@Base+0xa648>  // b.any
  40c484:	mov	w0, #0x3c8                 	// #968
  40c488:	bl	4018b0 <malloc@plt>
  40c48c:	cbz	x0, 40c668 <error@@Base+0xa8bc>
  40c490:	ldr	x9, [x28, #112]
  40c494:	mov	w8, wzr
  40c498:	str	x9, [x0]
  40c49c:	str	x0, [x28, #112]
  40c4a0:	str	wzr, [x28, #128]
  40c4a4:	b	40c3f8 <error@@Base+0xa64c>
  40c4a8:	mov	x0, x20
  40c4ac:	ldp	x20, x19, [sp, #112]
  40c4b0:	ldp	x22, x21, [sp, #96]
  40c4b4:	ldp	x24, x23, [sp, #80]
  40c4b8:	ldp	x26, x25, [sp, #64]
  40c4bc:	ldp	x28, x27, [sp, #48]
  40c4c0:	ldp	x29, x30, [sp, #32]
  40c4c4:	add	sp, sp, #0x80
  40c4c8:	ret
  40c4cc:	mov	w21, #0xa                   	// #10
  40c4d0:	mov	x23, #0xffffffffffffffff    	// #-1
  40c4d4:	b	40c4e8 <error@@Base+0xa73c>
  40c4d8:	ldrb	w8, [x22, #8]
  40c4dc:	mov	x20, x0
  40c4e0:	cmp	w8, #0xa
  40c4e4:	b.ne	40c4ac <error@@Base+0xa700>  // b.any
  40c4e8:	mov	x0, x22
  40c4ec:	mov	x1, x24
  40c4f0:	mov	x2, x25
  40c4f4:	bl	40c678 <error@@Base+0xa8cc>
  40c4f8:	ldr	x8, [x24, #72]
  40c4fc:	add	x8, x8, w0, sxtw
  40c500:	str	x8, [x24, #72]
  40c504:	ldrb	w8, [x22, #8]
  40c508:	orr	w8, w8, #0x8
  40c50c:	cmp	w8, #0xa
  40c510:	b.ne	40c560 <error@@Base+0xa7b4>  // b.any
  40c514:	mov	x26, xzr
  40c518:	ldr	w8, [x28, #128]
  40c51c:	cmp	w8, #0xf
  40c520:	b.eq	40c5ac <error@@Base+0xa800>  // b.none
  40c524:	ldr	x0, [x28, #112]
  40c528:	add	w9, w8, #0x1
  40c52c:	sxtw	x8, w8
  40c530:	add	x0, x0, x8, lsl #6
  40c534:	str	w9, [x28, #128]
  40c538:	str	xzr, [x0, #8]!
  40c53c:	stp	x20, x26, [x0, #8]
  40c540:	str	w21, [x0, #48]
  40c544:	stp	xzr, xzr, [x0, #24]
  40c548:	str	x23, [x0, #56]
  40c54c:	cbz	x20, 40c554 <error@@Base+0xa7a8>
  40c550:	str	x0, [x20]
  40c554:	cbz	x26, 40c4d8 <error@@Base+0xa72c>
  40c558:	str	x0, [x26]
  40c55c:	b	40c4d8 <error@@Base+0xa72c>
  40c560:	ldp	x8, x1, [sp, #8]
  40c564:	ldur	x3, [x29, #-8]
  40c568:	ldr	x27, [x28, #168]
  40c56c:	mov	x0, x24
  40c570:	mov	x2, x22
  40c574:	mov	x4, xzr
  40c578:	mov	x5, x19
  40c57c:	str	x8, [x28, #168]
  40c580:	bl	40cbfc <error@@Base+0xae50>
  40c584:	mov	x26, x0
  40c588:	cbnz	x0, 40c594 <error@@Base+0xa7e8>
  40c58c:	ldr	w8, [x19]
  40c590:	cbnz	w8, 40c5d0 <error@@Base+0xa824>
  40c594:	ldr	x8, [x28, #168]
  40c598:	orr	x8, x8, x27
  40c59c:	str	x8, [x28, #168]
  40c5a0:	ldr	w8, [x28, #128]
  40c5a4:	cmp	w8, #0xf
  40c5a8:	b.ne	40c524 <error@@Base+0xa778>  // b.any
  40c5ac:	mov	w0, #0x3c8                 	// #968
  40c5b0:	bl	4018b0 <malloc@plt>
  40c5b4:	cbz	x0, 40c668 <error@@Base+0xa8bc>
  40c5b8:	ldr	x9, [x28, #112]
  40c5bc:	mov	w8, wzr
  40c5c0:	str	x9, [x0]
  40c5c4:	str	x0, [x28, #112]
  40c5c8:	str	wzr, [x28, #128]
  40c5cc:	b	40c528 <error@@Base+0xa77c>
  40c5d0:	cbz	x20, 40c660 <error@@Base+0xa8b4>
  40c5d4:	mov	w21, #0xff                  	// #255
  40c5d8:	movk	w21, #0x4, lsl #16
  40c5dc:	mov	x22, x20
  40c5e0:	ldr	x20, [x20, #8]
  40c5e4:	cbnz	x20, 40c5dc <error@@Base+0xa830>
  40c5e8:	ldr	x20, [x22, #16]
  40c5ec:	cbnz	x20, 40c5dc <error@@Base+0xa830>
  40c5f0:	ldr	w8, [x22, #48]
  40c5f4:	and	w8, w8, w21
  40c5f8:	cmp	w8, #0x3
  40c5fc:	b.eq	40c630 <error@@Base+0xa884>  // b.none
  40c600:	cmp	w8, #0x6
  40c604:	b.ne	40c63c <error@@Base+0xa890>  // b.any
  40c608:	ldr	x19, [x22, #40]
  40c60c:	ldr	x0, [x19]
  40c610:	bl	401aa0 <free@plt>
  40c614:	ldr	x0, [x19, #8]
  40c618:	bl	401aa0 <free@plt>
  40c61c:	ldr	x0, [x19, #16]
  40c620:	bl	401aa0 <free@plt>
  40c624:	ldr	x0, [x19, #24]
  40c628:	bl	401aa0 <free@plt>
  40c62c:	b	40c634 <error@@Base+0xa888>
  40c630:	ldr	x19, [x22, #40]
  40c634:	mov	x0, x19
  40c638:	bl	401aa0 <free@plt>
  40c63c:	ldr	x8, [x22]
  40c640:	cbz	x8, 40c660 <error@@Base+0xa8b4>
  40c644:	ldr	x20, [x8, #16]
  40c648:	cmp	x20, x22
  40c64c:	mov	x22, x8
  40c650:	b.eq	40c5f0 <error@@Base+0xa844>  // b.none
  40c654:	mov	x22, x8
  40c658:	cbz	x20, 40c5f0 <error@@Base+0xa844>
  40c65c:	b	40c5dc <error@@Base+0xa830>
  40c660:	mov	x0, xzr
  40c664:	b	40c4ac <error@@Base+0xa700>
  40c668:	mov	x0, xzr
  40c66c:	mov	w8, #0xc                   	// #12
  40c670:	str	w8, [x19]
  40c674:	b	40c4ac <error@@Base+0xa700>
  40c678:	sub	sp, sp, #0x50
  40c67c:	stp	x29, x30, [sp, #16]
  40c680:	stp	x24, x23, [sp, #32]
  40c684:	stp	x22, x21, [sp, #48]
  40c688:	stp	x20, x19, [sp, #64]
  40c68c:	ldr	x9, [x1, #104]
  40c690:	ldr	x8, [x1, #72]
  40c694:	mov	x19, x0
  40c698:	add	x29, sp, #0x10
  40c69c:	cmp	x9, x8
  40c6a0:	b.le	40c784 <error@@Base+0xa9d8>
  40c6a4:	ldr	x9, [x1, #8]
  40c6a8:	mov	x23, x19
  40c6ac:	mov	x20, x2
  40c6b0:	mov	x21, x1
  40c6b4:	ldrb	w24, [x9, x8]
  40c6b8:	strb	w24, [x23], #8
  40c6bc:	ldr	w8, [x23]
  40c6c0:	and	w9, w8, #0xff9fffff
  40c6c4:	str	w9, [x23]
  40c6c8:	ldr	w11, [x1, #144]
  40c6cc:	cmp	w11, #0x2
  40c6d0:	b.lt	40c6f4 <error@@Base+0xa948>  // b.tstop
  40c6d4:	ldr	x9, [x21, #72]
  40c6d8:	ldr	x10, [x21, #48]
  40c6dc:	cmp	x9, x10
  40c6e0:	b.eq	40c6f4 <error@@Base+0xa948>  // b.none
  40c6e4:	ldr	x10, [x21, #16]
  40c6e8:	ldr	w9, [x10, x9, lsl #2]
  40c6ec:	cmn	w9, #0x1
  40c6f0:	b.eq	40c8c4 <error@@Base+0xab18>  // b.none
  40c6f4:	mov	w9, #0xff00                	// #65280
  40c6f8:	cmp	w24, #0x5c
  40c6fc:	movk	w9, #0xff9f, lsl #16
  40c700:	b.ne	40c794 <error@@Base+0xa9e8>  // b.any
  40c704:	ldr	x12, [x21, #72]
  40c708:	ldr	x13, [x21, #88]
  40c70c:	add	x10, x12, #0x1
  40c710:	cmp	x10, x13
  40c714:	b.ge	40c7e4 <error@@Base+0xaa38>  // b.tcont
  40c718:	ldrb	w13, [x21, #139]
  40c71c:	cbnz	w13, 40cb98 <error@@Base+0xadec>
  40c720:	ldr	x11, [x21, #8]
  40c724:	ldrb	w22, [x11, x10]
  40c728:	and	w8, w8, w9
  40c72c:	orr	w24, w8, #0x1
  40c730:	strb	w22, [x19]
  40c734:	str	w24, [x19, #8]
  40c738:	ldr	w8, [x21, #144]
  40c73c:	cmp	w8, #0x2
  40c740:	b.lt	40c854 <error@@Base+0xaaa8>  // b.tstop
  40c744:	ldr	x8, [x21, #72]
  40c748:	ldr	x9, [x21, #16]
  40c74c:	add	x8, x9, x8, lsl #2
  40c750:	ldr	w21, [x8, #4]
  40c754:	mov	w0, w21
  40c758:	bl	401b20 <iswalnum@plt>
  40c75c:	ldr	w9, [x23]
  40c760:	cmp	w0, #0x0
  40c764:	mov	w8, #0x5f                  	// #95
  40c768:	mov	w10, #0x400000              	// #4194304
  40c76c:	ccmp	w21, w8, #0x4, eq  // eq = none
  40c770:	csel	w8, w10, wzr, eq  // eq = none
  40c774:	and	w9, w9, #0xffbfffff
  40c778:	orr	w8, w8, w9
  40c77c:	and	x9, x22, #0xff
  40c780:	b	40c87c <error@@Base+0xaad0>
  40c784:	mov	w8, #0x2                   	// #2
  40c788:	mov	w0, wzr
  40c78c:	strb	w8, [x19, #8]
  40c790:	b	40c9f4 <error@@Base+0xac48>
  40c794:	and	w8, w8, w9
  40c798:	orr	w22, w8, #0x1
  40c79c:	str	w22, [x23]
  40c7a0:	ldr	w8, [x21, #144]
  40c7a4:	cmp	w8, #0x2
  40c7a8:	b.lt	40c7f4 <error@@Base+0xaa48>  // b.tstop
  40c7ac:	ldr	x8, [x21, #72]
  40c7b0:	ldr	x9, [x21, #16]
  40c7b4:	ldr	w22, [x9, x8, lsl #2]
  40c7b8:	mov	w0, w22
  40c7bc:	bl	401b20 <iswalnum@plt>
  40c7c0:	ldr	w9, [x23]
  40c7c4:	cmp	w0, #0x0
  40c7c8:	mov	w8, #0x5f                  	// #95
  40c7cc:	ccmp	w22, w8, #0x4, eq  // eq = none
  40c7d0:	mov	w8, #0x400000              	// #4194304
  40c7d4:	csel	w8, w8, wzr, eq  // eq = none
  40c7d8:	and	w9, w9, #0xffbfffff
  40c7dc:	orr	w8, w8, w9
  40c7e0:	b	40c820 <error@@Base+0xaa74>
  40c7e4:	and	w8, w8, w9
  40c7e8:	mov	w9, #0x24                  	// #36
  40c7ec:	orr	w8, w8, w9
  40c7f0:	b	40c9ec <error@@Base+0xac40>
  40c7f4:	bl	401a80 <__ctype_b_loc@plt>
  40c7f8:	ldr	x8, [x0]
  40c7fc:	cmp	w24, #0x5f
  40c800:	cset	w9, eq  // eq = none
  40c804:	ldrh	w8, [x8, x24, lsl #1]
  40c808:	and	w8, w8, #0x8
  40c80c:	orr	w8, w9, w8, lsr #3
  40c810:	cmp	w8, #0x0
  40c814:	mov	w8, #0x400000              	// #4194304
  40c818:	csel	w8, w8, wzr, ne  // ne = any
  40c81c:	orr	w8, w8, w22
  40c820:	sub	w9, w24, #0xa
  40c824:	cmp	w9, #0x73
  40c828:	mov	w0, #0x1                   	// #1
  40c82c:	str	w8, [x23]
  40c830:	b.hi	40c9f4 <error@@Base+0xac48>  // b.pmore
  40c834:	adrp	x10, 419000 <error@@Base+0x17254>
  40c838:	add	x10, x10, #0x5f
  40c83c:	adr	x11, 40c84c <error@@Base+0xaaa0>
  40c840:	ldrb	w12, [x10, x9]
  40c844:	add	x11, x11, x12, lsl #2
  40c848:	br	x11
  40c84c:	tbnz	w20, #11, 40c9e4 <error@@Base+0xac38>
  40c850:	b	40c9f0 <error@@Base+0xac44>
  40c854:	bl	401a80 <__ctype_b_loc@plt>
  40c858:	ldr	x8, [x0]
  40c85c:	and	x9, x22, #0xff
  40c860:	and	w10, w22, #0xff
  40c864:	cmp	w10, #0x5f
  40c868:	ldrh	w8, [x8, x9, lsl #1]
  40c86c:	cset	w10, eq  // eq = none
  40c870:	ubfx	w8, w8, #3, #1
  40c874:	orr	w8, w8, w10
  40c878:	orr	w8, w24, w8, lsl #22
  40c87c:	and	w10, w22, #0xff
  40c880:	sub	w10, w10, #0x27
  40c884:	cmp	w10, #0x56
  40c888:	mov	w0, #0x2                   	// #2
  40c88c:	str	w8, [x23]
  40c890:	b.hi	40c9f4 <error@@Base+0xac48>  // b.pmore
  40c894:	adrp	x11, 419000 <error@@Base+0x17254>
  40c898:	add	x11, x11, #0xd3
  40c89c:	adr	x12, 40c8ac <error@@Base+0xab00>
  40c8a0:	ldrb	w13, [x11, x10]
  40c8a4:	add	x12, x12, x13, lsl #2
  40c8a8:	br	x12
  40c8ac:	tbnz	w20, #14, 40cb90 <error@@Base+0xade4>
  40c8b0:	and	w8, w8, #0xffffff00
  40c8b4:	sub	x9, x9, #0x31
  40c8b8:	orr	w8, w8, #0x4
  40c8bc:	str	x9, [x19]
  40c8c0:	b	40cb14 <error@@Base+0xad68>
  40c8c4:	mov	w9, #0xff00                	// #65280
  40c8c8:	movk	w9, #0xff9f, lsl #16
  40c8cc:	mov	w10, #0x1                   	// #1
  40c8d0:	movk	w10, #0x20, lsl #16
  40c8d4:	and	w8, w8, w9
  40c8d8:	orr	w8, w8, w10
  40c8dc:	b	40c9ec <error@@Base+0xac40>
  40c8e0:	tbnz	w20, #3, 40c92c <error@@Base+0xab80>
  40c8e4:	ldr	x9, [x21, #72]
  40c8e8:	ldr	x10, [x21, #88]
  40c8ec:	add	x9, x9, #0x1
  40c8f0:	cmp	x9, x10
  40c8f4:	b.eq	40c92c <error@@Base+0xab80>  // b.none
  40c8f8:	mov	x0, sp
  40c8fc:	mov	x1, x21
  40c900:	mov	x2, x20
  40c904:	str	x9, [x21, #72]
  40c908:	bl	40c678 <error@@Base+0xa8cc>
  40c90c:	ldr	x8, [x21, #72]
  40c910:	sub	x8, x8, #0x1
  40c914:	str	x8, [x21, #72]
  40c918:	ldrb	w8, [sp, #8]
  40c91c:	sub	w8, w8, #0x9
  40c920:	cmp	w8, #0x1
  40c924:	b.hi	40c9f0 <error@@Base+0xac44>  // b.pmore
  40c928:	ldr	w8, [x23]
  40c92c:	and	w8, w8, #0xffffff00
  40c930:	mov	w9, #0x20                  	// #32
  40c934:	b	40c9ac <error@@Base+0xac00>
  40c938:	tbz	w20, #13, 40c9f0 <error@@Base+0xac44>
  40c93c:	and	w8, w8, #0xffffff00
  40c940:	orr	w8, w8, #0x8
  40c944:	b	40c9ec <error@@Base+0xac40>
  40c948:	tbz	w20, #13, 40c9f0 <error@@Base+0xac44>
  40c94c:	mov	w9, #0x9                   	// #9
  40c950:	b	40c9e8 <error@@Base+0xac3c>
  40c954:	mov	w9, #0xb                   	// #11
  40c958:	b	40c9e8 <error@@Base+0xac3c>
  40c95c:	mov	w9, #0x402                 	// #1026
  40c960:	tst	x20, x9
  40c964:	b.ne	40c9f0 <error@@Base+0xac44>  // b.any
  40c968:	mov	w9, #0x12                  	// #18
  40c96c:	b	40c9e8 <error@@Base+0xac3c>
  40c970:	mov	w9, #0x5                   	// #5
  40c974:	b	40c9e8 <error@@Base+0xac3c>
  40c978:	mov	w9, #0x402                 	// #1026
  40c97c:	tst	x20, x9
  40c980:	b.ne	40c9f0 <error@@Base+0xac44>  // b.any
  40c984:	mov	w9, #0x13                  	// #19
  40c988:	b	40c9e8 <error@@Base+0xac3c>
  40c98c:	mov	w9, #0x14                  	// #20
  40c990:	b	40c9e8 <error@@Base+0xac3c>
  40c994:	mov	w9, #0x8                   	// #8
  40c998:	movk	w9, #0x80, lsl #16
  40c99c:	tst	x20, x9
  40c9a0:	b.eq	40ca28 <error@@Base+0xac7c>  // b.none
  40c9a4:	and	w8, w8, #0xffffff00
  40c9a8:	mov	w9, #0x10                  	// #16
  40c9ac:	orr	w8, w8, #0xc
  40c9b0:	str	w9, [x19]
  40c9b4:	str	w8, [x19, #8]
  40c9b8:	b	40c9f0 <error@@Base+0xac44>
  40c9bc:	mvn	w9, w20
  40c9c0:	mov	w10, #0x1200                	// #4608
  40c9c4:	tst	x9, x10
  40c9c8:	b.ne	40c9f0 <error@@Base+0xac44>  // b.any
  40c9cc:	mov	w9, #0x17                  	// #23
  40c9d0:	b	40c9e8 <error@@Base+0xac3c>
  40c9d4:	mov	w9, #0x8400                	// #33792
  40c9d8:	and	x9, x20, x9
  40c9dc:	cmp	x9, #0x8, lsl #12
  40c9e0:	b.ne	40c9f0 <error@@Base+0xac44>  // b.any
  40c9e4:	mov	w9, #0xa                   	// #10
  40c9e8:	bfxil	w8, w9, #0, #8
  40c9ec:	str	w8, [x23]
  40c9f0:	mov	w0, #0x1                   	// #1
  40c9f4:	ldp	x20, x19, [sp, #64]
  40c9f8:	ldp	x22, x21, [sp, #48]
  40c9fc:	ldp	x24, x23, [sp, #32]
  40ca00:	ldp	x29, x30, [sp, #16]
  40ca04:	add	sp, sp, #0x50
  40ca08:	ret
  40ca0c:	mvn	w9, w20
  40ca10:	mov	w10, #0x1200                	// #4608
  40ca14:	tst	x9, x10
  40ca18:	b.ne	40c9f0 <error@@Base+0xac44>  // b.any
  40ca1c:	and	w8, w8, #0xffffff00
  40ca20:	orr	w8, w8, #0x18
  40ca24:	b	40c9ec <error@@Base+0xac40>
  40ca28:	ldr	x9, [x21, #72]
  40ca2c:	cbz	x9, 40c9a4 <error@@Base+0xabf8>
  40ca30:	tbz	w20, #11, 40c9f0 <error@@Base+0xac44>
  40ca34:	ldr	x10, [x21, #8]
  40ca38:	add	x9, x9, x10
  40ca3c:	ldurb	w9, [x9, #-1]
  40ca40:	cmp	w9, #0xa
  40ca44:	b.eq	40c9a4 <error@@Base+0xabf8>  // b.none
  40ca48:	b	40c9f0 <error@@Base+0xac44>
  40ca4c:	tbnz	w20, #19, 40cb90 <error@@Base+0xade4>
  40ca50:	and	w8, w8, #0xffffff00
  40ca54:	mov	w9, #0x80                  	// #128
  40ca58:	b	40cb0c <error@@Base+0xad60>
  40ca5c:	tbnz	w20, #13, 40cb90 <error@@Base+0xade4>
  40ca60:	and	w8, w8, #0xffffff00
  40ca64:	orr	w8, w8, #0x8
  40ca68:	b	40cb68 <error@@Base+0xadbc>
  40ca6c:	tbnz	w20, #13, 40cb90 <error@@Base+0xade4>
  40ca70:	mov	w9, #0x9                   	// #9
  40ca74:	b	40cb64 <error@@Base+0xadb8>
  40ca78:	mov	w9, #0x402                 	// #1026
  40ca7c:	and	x9, x20, x9
  40ca80:	cmp	x9, #0x2
  40ca84:	b.ne	40cb90 <error@@Base+0xade4>  // b.any
  40ca88:	mov	w9, #0x12                  	// #18
  40ca8c:	b	40cb64 <error@@Base+0xadb8>
  40ca90:	tbnz	w20, #19, 40cb90 <error@@Base+0xade4>
  40ca94:	and	w8, w8, #0xffffff00
  40ca98:	mov	w9, #0x6                   	// #6
  40ca9c:	b	40cb0c <error@@Base+0xad60>
  40caa0:	tbnz	w20, #19, 40cb90 <error@@Base+0xade4>
  40caa4:	and	w8, w8, #0xffffff00
  40caa8:	mov	w9, #0x9                   	// #9
  40caac:	b	40cb0c <error@@Base+0xad60>
  40cab0:	mov	w9, #0x402                 	// #1026
  40cab4:	and	x9, x20, x9
  40cab8:	cmp	x9, #0x2
  40cabc:	b.ne	40cb90 <error@@Base+0xade4>  // b.any
  40cac0:	mov	w9, #0x13                  	// #19
  40cac4:	b	40cb64 <error@@Base+0xadb8>
  40cac8:	tbnz	w20, #19, 40cb90 <error@@Base+0xade4>
  40cacc:	and	w8, w8, #0xffffff00
  40cad0:	mov	w9, #0x200                 	// #512
  40cad4:	b	40cb0c <error@@Base+0xad60>
  40cad8:	tbnz	w20, #19, 40cb90 <error@@Base+0xade4>
  40cadc:	mov	w9, #0x23                  	// #35
  40cae0:	b	40cb64 <error@@Base+0xadb8>
  40cae4:	tbnz	w20, #19, 40cb90 <error@@Base+0xade4>
  40cae8:	mov	w9, #0x21                  	// #33
  40caec:	b	40cb64 <error@@Base+0xadb8>
  40caf0:	tbnz	w20, #19, 40cb90 <error@@Base+0xade4>
  40caf4:	and	w8, w8, #0xffffff00
  40caf8:	mov	w9, #0x40                  	// #64
  40cafc:	b	40cb0c <error@@Base+0xad60>
  40cb00:	tbnz	w20, #19, 40cb90 <error@@Base+0xade4>
  40cb04:	and	w8, w8, #0xffffff00
  40cb08:	mov	w9, #0x100                 	// #256
  40cb0c:	orr	w8, w8, #0xc
  40cb10:	str	w9, [x19]
  40cb14:	str	w8, [x19, #8]
  40cb18:	mov	w0, #0x2                   	// #2
  40cb1c:	b	40c9f4 <error@@Base+0xac48>
  40cb20:	tbnz	w20, #19, 40cb90 <error@@Base+0xade4>
  40cb24:	mov	w9, #0x22                  	// #34
  40cb28:	b	40cb64 <error@@Base+0xadb8>
  40cb2c:	tbnz	w20, #19, 40cb90 <error@@Base+0xade4>
  40cb30:	and	w8, w8, #0xffffff00
  40cb34:	orr	w8, w8, #0x20
  40cb38:	b	40cb68 <error@@Base+0xadbc>
  40cb3c:	mov	w9, #0x1200                	// #4608
  40cb40:	and	x9, x20, x9
  40cb44:	cmp	x9, #0x200
  40cb48:	b.ne	40cb90 <error@@Base+0xade4>  // b.any
  40cb4c:	mov	w9, #0x17                  	// #23
  40cb50:	b	40cb64 <error@@Base+0xadb8>
  40cb54:	mov	w9, #0x8400                	// #33792
  40cb58:	tst	x20, x9
  40cb5c:	b.ne	40cb90 <error@@Base+0xade4>  // b.any
  40cb60:	mov	w9, #0xa                   	// #10
  40cb64:	bfxil	w8, w9, #0, #8
  40cb68:	str	w8, [x23]
  40cb6c:	mov	w0, #0x2                   	// #2
  40cb70:	b	40c9f4 <error@@Base+0xac48>
  40cb74:	mov	w9, #0x1200                	// #4608
  40cb78:	and	x9, x20, x9
  40cb7c:	cmp	x9, #0x200
  40cb80:	b.ne	40cb90 <error@@Base+0xade4>  // b.any
  40cb84:	and	w8, w8, #0xffffff00
  40cb88:	orr	w8, w8, #0x18
  40cb8c:	b	40cb68 <error@@Base+0xadbc>
  40cb90:	mov	w0, #0x2                   	// #2
  40cb94:	b	40c9f4 <error@@Base+0xac48>
  40cb98:	cmp	w11, #0x2
  40cb9c:	b.lt	40cbcc <error@@Base+0xae20>  // b.tstop
  40cba0:	ldr	x11, [x21, #16]
  40cba4:	ldr	w13, [x11, x10, lsl #2]
  40cba8:	cmn	w13, #0x1
  40cbac:	b.eq	40c720 <error@@Base+0xa974>  // b.none
  40cbb0:	ldr	x13, [x21, #48]
  40cbb4:	add	x12, x12, #0x2
  40cbb8:	cmp	x13, x12
  40cbbc:	b.eq	40cbcc <error@@Base+0xae20>  // b.none
  40cbc0:	ldr	w11, [x11, x12, lsl #2]
  40cbc4:	cmn	w11, #0x1
  40cbc8:	b.eq	40c720 <error@@Base+0xa974>  // b.none
  40cbcc:	ldrb	w11, [x21, #140]
  40cbd0:	mov	x12, x10
  40cbd4:	cbz	w11, 40cbe0 <error@@Base+0xae34>
  40cbd8:	ldr	x12, [x21, #24]
  40cbdc:	ldr	x12, [x12, x10, lsl #3]
  40cbe0:	ldr	x13, [x21, #40]
  40cbe4:	ldr	x14, [x21]
  40cbe8:	add	x12, x13, x12
  40cbec:	ldrsb	w22, [x14, x12]
  40cbf0:	cbz	w11, 40c728 <error@@Base+0xa97c>
  40cbf4:	tbnz	w22, #31, 40c720 <error@@Base+0xa974>
  40cbf8:	b	40c728 <error@@Base+0xa97c>
  40cbfc:	stp	x29, x30, [sp, #-96]!
  40cc00:	stp	x28, x27, [sp, #16]
  40cc04:	stp	x26, x25, [sp, #32]
  40cc08:	stp	x24, x23, [sp, #48]
  40cc0c:	stp	x22, x21, [sp, #64]
  40cc10:	stp	x20, x19, [sp, #80]
  40cc14:	ldr	x27, [x1]
  40cc18:	mov	x29, sp
  40cc1c:	mov	x19, x5
  40cc20:	mov	x26, x4
  40cc24:	mov	x21, x3
  40cc28:	mov	x22, x2
  40cc2c:	mov	x23, x1
  40cc30:	mov	x24, x0
  40cc34:	bl	40cff8 <error@@Base+0xb24c>
  40cc38:	mov	x20, x0
  40cc3c:	cbnz	x0, 40cc48 <error@@Base+0xae9c>
  40cc40:	ldr	w8, [x19]
  40cc44:	cbnz	w8, 40ceb4 <error@@Base+0xb108>
  40cc48:	cbz	x26, 40cd3c <error@@Base+0xaf90>
  40cc4c:	mov	x28, #0xffffffffffffffff    	// #-1
  40cc50:	ldrb	w8, [x22, #8]
  40cc54:	orr	w9, w8, #0x8
  40cc58:	cmp	w9, #0xa
  40cc5c:	b.ne	40cc7c <error@@Base+0xaed0>  // b.any
  40cc60:	b	40ceb8 <error@@Base+0xb10c>
  40cc64:	cmp	x20, #0x0
  40cc68:	csel	x20, x25, x20, eq  // eq = none
  40cc6c:	ldrb	w8, [x22, #8]
  40cc70:	orr	w9, w8, #0x8
  40cc74:	cmp	w9, #0xa
  40cc78:	b.eq	40ceb8 <error@@Base+0xb10c>  // b.none
  40cc7c:	cmp	w8, #0x9
  40cc80:	b.eq	40ceb8 <error@@Base+0xb10c>  // b.none
  40cc84:	mov	x0, x24
  40cc88:	mov	x1, x23
  40cc8c:	mov	x2, x22
  40cc90:	mov	x3, x21
  40cc94:	mov	x4, x26
  40cc98:	mov	x5, x19
  40cc9c:	bl	40cff8 <error@@Base+0xb24c>
  40cca0:	cmp	x20, #0x0
  40cca4:	mov	x25, x0
  40cca8:	cset	w8, ne  // ne = any
  40ccac:	cbnz	x0, 40ccb8 <error@@Base+0xaf0c>
  40ccb0:	ldr	w9, [x19]
  40ccb4:	cbnz	w9, 40ce24 <error@@Base+0xb078>
  40ccb8:	cbz	x20, 40cc64 <error@@Base+0xaeb8>
  40ccbc:	cbz	x25, 40cc64 <error@@Base+0xaeb8>
  40ccc0:	ldr	w8, [x27, #128]
  40ccc4:	cmp	w8, #0xf
  40ccc8:	b.eq	40cd18 <error@@Base+0xaf6c>  // b.none
  40cccc:	ldr	x0, [x27, #112]
  40ccd0:	add	w9, w8, #0x1
  40ccd4:	sxtw	x8, w8
  40ccd8:	add	x8, x0, x8, lsl #6
  40ccdc:	str	w9, [x27, #128]
  40cce0:	str	xzr, [x8, #8]!
  40cce4:	mov	w9, #0x10                  	// #16
  40cce8:	stp	x20, x25, [x8, #8]
  40ccec:	str	w9, [x8, #48]
  40ccf0:	stp	xzr, xzr, [x8, #24]
  40ccf4:	str	x28, [x8, #56]
  40ccf8:	str	x8, [x20]
  40ccfc:	str	x8, [x25]
  40cd00:	mov	x20, x8
  40cd04:	ldrb	w8, [x22, #8]
  40cd08:	orr	w9, w8, #0x8
  40cd0c:	cmp	w9, #0xa
  40cd10:	b.ne	40cc7c <error@@Base+0xaed0>  // b.any
  40cd14:	b	40ceb8 <error@@Base+0xb10c>
  40cd18:	mov	w0, #0x3c8                 	// #968
  40cd1c:	bl	4018b0 <malloc@plt>
  40cd20:	cbz	x0, 40ced8 <error@@Base+0xb12c>
  40cd24:	ldr	x9, [x27, #112]
  40cd28:	mov	w8, wzr
  40cd2c:	str	x9, [x0]
  40cd30:	str	x0, [x27, #112]
  40cd34:	str	wzr, [x27, #128]
  40cd38:	b	40ccd0 <error@@Base+0xaf24>
  40cd3c:	mov	w26, #0x10                  	// #16
  40cd40:	mov	x28, #0xffffffffffffffff    	// #-1
  40cd44:	ldrb	w8, [x22, #8]
  40cd48:	orr	w8, w8, #0x8
  40cd4c:	cmp	w8, #0xa
  40cd50:	b.ne	40cd70 <error@@Base+0xafc4>  // b.any
  40cd54:	b	40ceb8 <error@@Base+0xb10c>
  40cd58:	cmp	x20, #0x0
  40cd5c:	csel	x20, x25, x20, eq  // eq = none
  40cd60:	ldrb	w8, [x22, #8]
  40cd64:	orr	w8, w8, #0x8
  40cd68:	cmp	w8, #0xa
  40cd6c:	b.eq	40ceb8 <error@@Base+0xb10c>  // b.none
  40cd70:	mov	x0, x24
  40cd74:	mov	x1, x23
  40cd78:	mov	x2, x22
  40cd7c:	mov	x3, x21
  40cd80:	mov	x4, xzr
  40cd84:	mov	x5, x19
  40cd88:	bl	40cff8 <error@@Base+0xb24c>
  40cd8c:	cmp	x20, #0x0
  40cd90:	mov	x25, x0
  40cd94:	cset	w8, ne  // ne = any
  40cd98:	cbnz	x0, 40cda4 <error@@Base+0xaff8>
  40cd9c:	ldr	w9, [x19]
  40cda0:	cbnz	w9, 40ce24 <error@@Base+0xb078>
  40cda4:	cbz	x20, 40cd58 <error@@Base+0xafac>
  40cda8:	cbz	x25, 40cd58 <error@@Base+0xafac>
  40cdac:	ldr	w8, [x27, #128]
  40cdb0:	cmp	w8, #0xf
  40cdb4:	b.eq	40ce00 <error@@Base+0xb054>  // b.none
  40cdb8:	ldr	x0, [x27, #112]
  40cdbc:	add	w9, w8, #0x1
  40cdc0:	sxtw	x8, w8
  40cdc4:	add	x8, x0, x8, lsl #6
  40cdc8:	str	w9, [x27, #128]
  40cdcc:	str	xzr, [x8, #8]!
  40cdd0:	stp	x20, x25, [x8, #8]
  40cdd4:	str	w26, [x8, #48]
  40cdd8:	stp	xzr, xzr, [x8, #24]
  40cddc:	str	x28, [x8, #56]
  40cde0:	str	x8, [x20]
  40cde4:	str	x8, [x25]
  40cde8:	mov	x20, x8
  40cdec:	ldrb	w8, [x22, #8]
  40cdf0:	orr	w8, w8, #0x8
  40cdf4:	cmp	w8, #0xa
  40cdf8:	b.ne	40cd70 <error@@Base+0xafc4>  // b.any
  40cdfc:	b	40ceb8 <error@@Base+0xb10c>
  40ce00:	mov	w0, #0x3c8                 	// #968
  40ce04:	bl	4018b0 <malloc@plt>
  40ce08:	cbz	x0, 40ced8 <error@@Base+0xb12c>
  40ce0c:	ldr	x9, [x27, #112]
  40ce10:	mov	w8, wzr
  40ce14:	str	x9, [x0]
  40ce18:	str	x0, [x27, #112]
  40ce1c:	str	wzr, [x27, #128]
  40ce20:	b	40cdbc <error@@Base+0xb010>
  40ce24:	cbz	w8, 40ceb4 <error@@Base+0xb108>
  40ce28:	mov	w21, #0xff                  	// #255
  40ce2c:	movk	w21, #0x4, lsl #16
  40ce30:	mov	x22, x20
  40ce34:	ldr	x20, [x20, #8]
  40ce38:	cbnz	x20, 40ce30 <error@@Base+0xb084>
  40ce3c:	ldr	x20, [x22, #16]
  40ce40:	cbnz	x20, 40ce30 <error@@Base+0xb084>
  40ce44:	ldr	w8, [x22, #48]
  40ce48:	and	w8, w8, w21
  40ce4c:	cmp	w8, #0x3
  40ce50:	b.eq	40ce84 <error@@Base+0xb0d8>  // b.none
  40ce54:	cmp	w8, #0x6
  40ce58:	b.ne	40ce90 <error@@Base+0xb0e4>  // b.any
  40ce5c:	ldr	x19, [x22, #40]
  40ce60:	ldr	x0, [x19]
  40ce64:	bl	401aa0 <free@plt>
  40ce68:	ldr	x0, [x19, #8]
  40ce6c:	bl	401aa0 <free@plt>
  40ce70:	ldr	x0, [x19, #16]
  40ce74:	bl	401aa0 <free@plt>
  40ce78:	ldr	x0, [x19, #24]
  40ce7c:	bl	401aa0 <free@plt>
  40ce80:	b	40ce88 <error@@Base+0xb0dc>
  40ce84:	ldr	x19, [x22, #40]
  40ce88:	mov	x0, x19
  40ce8c:	bl	401aa0 <free@plt>
  40ce90:	ldr	x8, [x22]
  40ce94:	cbz	x8, 40ceb4 <error@@Base+0xb108>
  40ce98:	ldr	x20, [x8, #16]
  40ce9c:	cmp	x20, x22
  40cea0:	mov	x22, x8
  40cea4:	b.eq	40ce44 <error@@Base+0xb098>  // b.none
  40cea8:	mov	x22, x8
  40ceac:	cbz	x20, 40ce44 <error@@Base+0xb098>
  40ceb0:	b	40ce30 <error@@Base+0xb084>
  40ceb4:	mov	x20, xzr
  40ceb8:	mov	x0, x20
  40cebc:	ldp	x20, x19, [sp, #80]
  40cec0:	ldp	x22, x21, [sp, #64]
  40cec4:	ldp	x24, x23, [sp, #48]
  40cec8:	ldp	x26, x25, [sp, #32]
  40cecc:	ldp	x28, x27, [sp, #16]
  40ced0:	ldp	x29, x30, [sp], #96
  40ced4:	ret
  40ced8:	mov	w22, #0xff                  	// #255
  40cedc:	movk	w22, #0x4, lsl #16
  40cee0:	mov	x23, x25
  40cee4:	ldr	x25, [x25, #8]
  40cee8:	cbnz	x25, 40cee0 <error@@Base+0xb134>
  40ceec:	ldr	x25, [x23, #16]
  40cef0:	cbnz	x25, 40cee0 <error@@Base+0xb134>
  40cef4:	ldr	w8, [x23, #48]
  40cef8:	and	w8, w8, w22
  40cefc:	cmp	w8, #0x3
  40cf00:	b.eq	40cf34 <error@@Base+0xb188>  // b.none
  40cf04:	cmp	w8, #0x6
  40cf08:	b.ne	40cf40 <error@@Base+0xb194>  // b.any
  40cf0c:	ldr	x21, [x23, #40]
  40cf10:	ldr	x0, [x21]
  40cf14:	bl	401aa0 <free@plt>
  40cf18:	ldr	x0, [x21, #8]
  40cf1c:	bl	401aa0 <free@plt>
  40cf20:	ldr	x0, [x21, #16]
  40cf24:	bl	401aa0 <free@plt>
  40cf28:	ldr	x0, [x21, #24]
  40cf2c:	bl	401aa0 <free@plt>
  40cf30:	b	40cf38 <error@@Base+0xb18c>
  40cf34:	ldr	x21, [x23, #40]
  40cf38:	mov	x0, x21
  40cf3c:	bl	401aa0 <free@plt>
  40cf40:	ldr	x8, [x23]
  40cf44:	cbz	x8, 40cf64 <error@@Base+0xb1b8>
  40cf48:	ldr	x25, [x8, #16]
  40cf4c:	cmp	x25, x23
  40cf50:	mov	x23, x8
  40cf54:	b.eq	40cef4 <error@@Base+0xb148>  // b.none
  40cf58:	mov	x23, x8
  40cf5c:	cbz	x25, 40cef4 <error@@Base+0xb148>
  40cf60:	b	40cee0 <error@@Base+0xb134>
  40cf64:	mov	x21, x20
  40cf68:	ldr	x20, [x20, #8]
  40cf6c:	cbnz	x20, 40cf64 <error@@Base+0xb1b8>
  40cf70:	ldr	x20, [x21, #16]
  40cf74:	cbnz	x20, 40cf64 <error@@Base+0xb1b8>
  40cf78:	ldr	w8, [x21, #48]
  40cf7c:	and	w8, w8, w22
  40cf80:	cmp	w8, #0x3
  40cf84:	b.eq	40cfb8 <error@@Base+0xb20c>  // b.none
  40cf88:	cmp	w8, #0x6
  40cf8c:	b.ne	40cfc4 <error@@Base+0xb218>  // b.any
  40cf90:	ldr	x20, [x21, #40]
  40cf94:	ldr	x0, [x20]
  40cf98:	bl	401aa0 <free@plt>
  40cf9c:	ldr	x0, [x20, #8]
  40cfa0:	bl	401aa0 <free@plt>
  40cfa4:	ldr	x0, [x20, #16]
  40cfa8:	bl	401aa0 <free@plt>
  40cfac:	ldr	x0, [x20, #24]
  40cfb0:	bl	401aa0 <free@plt>
  40cfb4:	b	40cfbc <error@@Base+0xb210>
  40cfb8:	ldr	x20, [x21, #40]
  40cfbc:	mov	x0, x20
  40cfc0:	bl	401aa0 <free@plt>
  40cfc4:	ldr	x8, [x21]
  40cfc8:	cbz	x8, 40cfe8 <error@@Base+0xb23c>
  40cfcc:	ldr	x20, [x8, #16]
  40cfd0:	cmp	x20, x21
  40cfd4:	mov	x21, x8
  40cfd8:	b.eq	40cf78 <error@@Base+0xb1cc>  // b.none
  40cfdc:	mov	x21, x8
  40cfe0:	cbz	x20, 40cf78 <error@@Base+0xb1cc>
  40cfe4:	b	40cf64 <error@@Base+0xb1b8>
  40cfe8:	mov	x20, xzr
  40cfec:	mov	w8, #0xc                   	// #12
  40cff0:	str	w8, [x19]
  40cff4:	b	40ceb8 <error@@Base+0xb10c>
  40cff8:	sub	sp, sp, #0x120
  40cffc:	stp	x29, x30, [sp, #192]
  40d000:	stp	x28, x27, [sp, #208]
  40d004:	stp	x26, x25, [sp, #224]
  40d008:	stp	x24, x23, [sp, #240]
  40d00c:	stp	x22, x21, [sp, #256]
  40d010:	stp	x20, x19, [sp, #272]
  40d014:	ldr	w8, [x2, #8]
  40d018:	add	x29, sp, #0xc0
  40d01c:	str	xzr, [sp, #48]
  40d020:	and	w9, w8, #0xff
  40d024:	sub	w9, w9, #0x1
  40d028:	cmp	w9, #0x23
  40d02c:	b.hi	40e9b0 <error@@Base+0xcc04>  // b.pmore
  40d030:	stp	x0, x3, [sp, #32]
  40d034:	ldr	x23, [x1]
  40d038:	adrp	x10, 419000 <error@@Base+0x17254>
  40d03c:	add	x10, x10, #0x12a
  40d040:	adr	x11, 40d064 <error@@Base+0xb2b8>
  40d044:	ldrh	w12, [x10, x9, lsl #1]
  40d048:	add	x11, x11, x12, lsl #2
  40d04c:	mov	x28, x5
  40d050:	mov	x25, x4
  40d054:	mov	x14, x2
  40d058:	mov	x26, x1
  40d05c:	str	x2, [sp, #56]
  40d060:	br	x11
  40d064:	ldr	x9, [sp, #40]
  40d068:	tbnz	w9, #5, 40d170 <error@@Base+0xb3c4>
  40d06c:	tbnz	w9, #4, 40d6a8 <error@@Base+0xb8fc>
  40d070:	ldr	x9, [sp, #40]
  40d074:	tbnz	w9, #17, 40d10c <error@@Base+0xb360>
  40d078:	and	w9, w8, #0xff
  40d07c:	cmp	w9, #0x9
  40d080:	b.ne	40d10c <error@@Base+0xb360>  // b.any
  40d084:	mov	w8, #0x10                  	// #16
  40d088:	str	xzr, [sp, #48]
  40d08c:	str	w8, [x28]
  40d090:	b	40e9b0 <error@@Base+0xcc04>
  40d094:	ldr	x9, [sp, #32]
  40d098:	and	w8, w8, #0xff
  40d09c:	cmp	w8, #0x23
  40d0a0:	adrp	x2, 419000 <error@@Base+0x17254>
  40d0a4:	ldr	x1, [x9, #120]
  40d0a8:	adrp	x3, 418000 <error@@Base+0x16254>
  40d0ac:	cset	w4, eq  // eq = none
  40d0b0:	add	x2, x2, #0x3e2
  40d0b4:	add	x3, x3, #0x9cb
  40d0b8:	b	40d0e0 <error@@Base+0xb334>
  40d0bc:	ldr	x9, [sp, #32]
  40d0c0:	and	w8, w8, #0xff
  40d0c4:	cmp	w8, #0x21
  40d0c8:	adrp	x2, 419000 <error@@Base+0x17254>
  40d0cc:	ldr	x1, [x9, #120]
  40d0d0:	adrp	x3, 419000 <error@@Base+0x17254>
  40d0d4:	cset	w4, eq  // eq = none
  40d0d8:	add	x2, x2, #0x3da
  40d0dc:	add	x3, x3, #0x3e0
  40d0e0:	mov	x0, x23
  40d0e4:	mov	x5, x28
  40d0e8:	bl	40f12c <error@@Base+0xd380>
  40d0ec:	str	x0, [sp, #48]
  40d0f0:	cbnz	x0, 40d104 <error@@Base+0xb358>
  40d0f4:	ldr	w8, [x28]
  40d0f8:	ldr	x14, [sp, #56]
  40d0fc:	cbz	w8, 40dd98 <error@@Base+0xbfec>
  40d100:	b	40d72c <error@@Base+0xb980>
  40d104:	ldr	x14, [sp, #56]
  40d108:	b	40dd98 <error@@Base+0xbfec>
  40d10c:	and	w8, w8, #0xffffff00
  40d110:	orr	w8, w8, #0x1
  40d114:	str	w8, [x14, #8]
  40d118:	ldr	w8, [x23, #128]
  40d11c:	cmp	w8, #0xf
  40d120:	b.eq	40ecd0 <error@@Base+0xcf24>  // b.none
  40d124:	ldr	x0, [x23, #112]
  40d128:	add	w9, w8, #0x1
  40d12c:	sxtw	x8, w8
  40d130:	add	x10, x0, x8, lsl #6
  40d134:	str	w9, [x23, #128]
  40d138:	str	xzr, [x10, #8]!
  40d13c:	stp	xzr, xzr, [x10, #8]
  40d140:	ldr	q0, [x14]
  40d144:	mov	x9, #0xffffffffffffffff    	// #-1
  40d148:	stp	xzr, xzr, [x10, #24]
  40d14c:	str	x10, [sp, #48]
  40d150:	stur	q0, [x10, #40]
  40d154:	ldr	w8, [x10, #48]
  40d158:	str	x9, [x10, #56]
  40d15c:	and	w8, w8, #0xfff3ffff
  40d160:	str	w8, [x10, #48]
  40d164:	b	40dd98 <error@@Base+0xbfec>
  40d168:	ldr	x9, [sp, #40]
  40d16c:	tbz	w9, #24, 40d064 <error@@Base+0xb2b8>
  40d170:	mov	w8, #0xd                   	// #13
  40d174:	str	xzr, [sp, #48]
  40d178:	str	w8, [x28]
  40d17c:	b	40e9b0 <error@@Base+0xcc04>
  40d180:	ldr	w8, [x14]
  40d184:	ldr	x10, [x23, #168]
  40d188:	mov	w9, #0x1                   	// #1
  40d18c:	lsl	w8, w9, w8
  40d190:	sxtw	x9, w8
  40d194:	tst	x10, x9
  40d198:	b.eq	40ed00 <error@@Base+0xcf54>  // b.none
  40d19c:	ldr	x10, [x23, #160]
  40d1a0:	ldr	w8, [x23, #128]
  40d1a4:	orr	x9, x10, x9
  40d1a8:	cmp	w8, #0xf
  40d1ac:	str	x9, [x23, #160]
  40d1b0:	b.eq	40ed78 <error@@Base+0xcfcc>  // b.none
  40d1b4:	ldr	x0, [x23, #112]
  40d1b8:	add	w9, w8, #0x1
  40d1bc:	sxtw	x8, w8
  40d1c0:	add	x10, x0, x8, lsl #6
  40d1c4:	str	w9, [x23, #128]
  40d1c8:	str	xzr, [x10, #8]!
  40d1cc:	stp	xzr, xzr, [x10, #8]
  40d1d0:	ldr	q0, [x14]
  40d1d4:	mov	x8, #0xffffffffffffffff    	// #-1
  40d1d8:	str	x8, [x10, #56]
  40d1dc:	stp	xzr, xzr, [x10, #24]
  40d1e0:	stur	q0, [x10, #40]
  40d1e4:	ldr	w9, [x10, #48]
  40d1e8:	str	x10, [sp, #48]
  40d1ec:	and	w8, w9, #0xfff3ffff
  40d1f0:	str	w8, [x10, #48]
  40d1f4:	ldr	x8, [x23, #152]
  40d1f8:	ldrb	w9, [x23, #176]
  40d1fc:	add	x8, x8, #0x1
  40d200:	orr	w9, w9, #0x2
  40d204:	str	x8, [x23, #152]
  40d208:	strb	w9, [x23, #176]
  40d20c:	b	40dd98 <error@@Base+0xbfec>
  40d210:	ldr	x19, [x26, #48]
  40d214:	mov	x0, x14
  40d218:	add	x8, x19, #0x1
  40d21c:	str	x8, [x26, #48]
  40d220:	ldp	x20, x21, [sp, #32]
  40d224:	orr	x2, x21, #0x800000
  40d228:	mov	x1, x20
  40d22c:	bl	40c678 <error@@Base+0xa8cc>
  40d230:	ldr	x8, [x20, #72]
  40d234:	ldr	x14, [sp, #56]
  40d238:	add	x8, x8, w0, sxtw
  40d23c:	str	x8, [x20, #72]
  40d240:	ldrb	w8, [x14, #8]
  40d244:	cmp	w8, #0x9
  40d248:	b.ne	40d704 <error@@Base+0xb958>  // b.any
  40d24c:	mov	x25, xzr
  40d250:	cmp	x19, #0x8
  40d254:	b.hi	40d270 <error@@Base+0xb4c4>  // b.pmore
  40d258:	ldr	x8, [x23, #168]
  40d25c:	mov	w9, #0x1                   	// #1
  40d260:	lsl	w9, w9, w19
  40d264:	sxtw	x9, w9
  40d268:	orr	x8, x8, x9
  40d26c:	str	x8, [x23, #168]
  40d270:	ldr	w8, [x23, #128]
  40d274:	cmp	w8, #0xf
  40d278:	b.eq	40ee6c <error@@Base+0xd0c0>  // b.none
  40d27c:	ldr	x0, [x23, #112]
  40d280:	add	w9, w8, #0x1
  40d284:	sxtw	x8, w8
  40d288:	add	x8, x0, x8, lsl #6
  40d28c:	str	w9, [x23, #128]
  40d290:	mov	x9, x8
  40d294:	mov	w10, #0x11                  	// #17
  40d298:	mov	x11, #0xffffffffffffffff    	// #-1
  40d29c:	str	xzr, [x9, #8]!
  40d2a0:	stp	x25, xzr, [x9, #8]
  40d2a4:	str	w10, [x9, #48]
  40d2a8:	stp	xzr, xzr, [x9, #24]
  40d2ac:	str	x11, [x9, #56]
  40d2b0:	cbz	x25, 40d2b8 <error@@Base+0xb50c>
  40d2b4:	str	x9, [x25]
  40d2b8:	str	x9, [sp, #48]
  40d2bc:	str	x19, [x8, #48]
  40d2c0:	b	40dd98 <error@@Base+0xbfec>
  40d2c4:	ldr	w8, [x23, #128]
  40d2c8:	cmp	w8, #0xf
  40d2cc:	b.eq	40ed10 <error@@Base+0xcf64>  // b.none
  40d2d0:	ldr	x0, [x23, #112]
  40d2d4:	ldr	x10, [sp, #32]
  40d2d8:	add	w9, w8, #0x1
  40d2dc:	sxtw	x8, w8
  40d2e0:	add	x19, x0, x8, lsl #6
  40d2e4:	str	w9, [x23, #128]
  40d2e8:	str	xzr, [x19, #8]!
  40d2ec:	stp	xzr, xzr, [x19, #8]
  40d2f0:	ldr	q0, [x14]
  40d2f4:	mov	x9, #0xffffffffffffffff    	// #-1
  40d2f8:	stp	xzr, xzr, [x19, #24]
  40d2fc:	str	x9, [x19, #56]
  40d300:	stur	q0, [x19, #40]
  40d304:	ldr	w8, [x19, #48]
  40d308:	and	w8, w8, #0xfff3ffff
  40d30c:	str	w8, [x19, #48]
  40d310:	ldr	w8, [x23, #180]
  40d314:	cmp	w8, #0x2
  40d318:	b.lt	40d6a0 <error@@Base+0xb8f4>  // b.tstop
  40d31c:	ldr	x9, [x10, #104]
  40d320:	ldr	x8, [x10, #72]
  40d324:	cmp	x9, x8
  40d328:	b.le	40d6a0 <error@@Base+0xb8f4>
  40d32c:	mov	w20, #0x10                  	// #16
  40d330:	mov	x21, #0xffffffffffffffff    	// #-1
  40d334:	ldr	x22, [sp, #32]
  40d338:	ldr	x9, [x22, #48]
  40d33c:	cmp	x8, x9
  40d340:	b.eq	40d6a0 <error@@Base+0xb8f4>  // b.none
  40d344:	ldr	x9, [x22, #16]
  40d348:	ldr	w8, [x9, x8, lsl #2]
  40d34c:	cmn	w8, #0x1
  40d350:	b.ne	40d6a0 <error@@Base+0xb8f4>  // b.any
  40d354:	ldr	x2, [sp, #40]
  40d358:	mov	x0, x14
  40d35c:	mov	x1, x22
  40d360:	bl	40c678 <error@@Base+0xa8cc>
  40d364:	ldr	x8, [x22, #72]
  40d368:	add	x8, x8, w0, sxtw
  40d36c:	str	x8, [x22, #72]
  40d370:	ldr	w8, [x23, #128]
  40d374:	cmp	w8, #0xf
  40d378:	b.eq	40d418 <error@@Base+0xb66c>  // b.none
  40d37c:	ldr	x0, [x23, #112]
  40d380:	add	w9, w8, #0x1
  40d384:	sxtw	x8, w8
  40d388:	add	x22, x0, x8, lsl #6
  40d38c:	str	w9, [x23, #128]
  40d390:	str	xzr, [x22, #8]!
  40d394:	stp	xzr, xzr, [x22, #8]
  40d398:	ldr	x14, [sp, #56]
  40d39c:	ldr	q0, [x14]
  40d3a0:	stp	xzr, xzr, [x22, #24]
  40d3a4:	str	x21, [x22, #56]
  40d3a8:	stur	q0, [x22, #40]
  40d3ac:	ldr	w8, [x22, #48]
  40d3b0:	and	w8, w8, #0xfff3ffff
  40d3b4:	str	w8, [x22, #48]
  40d3b8:	ldr	w8, [x23, #128]
  40d3bc:	cmp	w8, #0xf
  40d3c0:	b.eq	40d450 <error@@Base+0xb6a4>  // b.none
  40d3c4:	ldr	x0, [x23, #112]
  40d3c8:	add	w9, w8, #0x1
  40d3cc:	sxtw	x8, w8
  40d3d0:	str	w9, [x23, #128]
  40d3d4:	add	x9, x0, x8, lsl #6
  40d3d8:	str	xzr, [x9, #8]!
  40d3dc:	stp	x19, x22, [x9, #8]
  40d3e0:	str	w20, [x9, #48]
  40d3e4:	stp	xzr, xzr, [x9, #24]
  40d3e8:	str	x21, [x9, #56]
  40d3ec:	str	x9, [x19]
  40d3f0:	cbz	x22, 40efdc <error@@Base+0xd230>
  40d3f4:	ldr	x8, [sp, #32]
  40d3f8:	str	x9, [x22]
  40d3fc:	mov	x19, x9
  40d400:	str	x19, [sp, #48]
  40d404:	ldr	x9, [x8, #104]
  40d408:	ldr	x8, [x8, #72]
  40d40c:	cmp	x9, x8
  40d410:	b.gt	40d334 <error@@Base+0xb588>
  40d414:	b	40dd98 <error@@Base+0xbfec>
  40d418:	mov	w0, #0x3c8                 	// #968
  40d41c:	bl	4018b0 <malloc@plt>
  40d420:	cbz	x0, 40d43c <error@@Base+0xb690>
  40d424:	ldr	x9, [x23, #112]
  40d428:	mov	w8, wzr
  40d42c:	str	x9, [x0]
  40d430:	str	x0, [x23, #112]
  40d434:	str	wzr, [x23, #128]
  40d438:	b	40d380 <error@@Base+0xb5d4>
  40d43c:	ldr	x14, [sp, #56]
  40d440:	mov	x22, xzr
  40d444:	ldr	w8, [x23, #128]
  40d448:	cmp	w8, #0xf
  40d44c:	b.ne	40d3c4 <error@@Base+0xb618>  // b.any
  40d450:	mov	w0, #0x3c8                 	// #968
  40d454:	bl	4018b0 <malloc@plt>
  40d458:	ldr	x14, [sp, #56]
  40d45c:	cbz	x0, 40efdc <error@@Base+0xd230>
  40d460:	ldr	x9, [x23, #112]
  40d464:	mov	w8, wzr
  40d468:	str	x9, [x0]
  40d46c:	str	x0, [x23, #112]
  40d470:	str	wzr, [x23, #128]
  40d474:	b	40d3c8 <error@@Base+0xb61c>
  40d478:	ldr	w8, [x23, #128]
  40d47c:	cmp	w8, #0xf
  40d480:	b.eq	40ed3c <error@@Base+0xcf90>  // b.none
  40d484:	ldr	x0, [x23, #112]
  40d488:	add	w9, w8, #0x1
  40d48c:	sxtw	x8, w8
  40d490:	add	x10, x0, x8, lsl #6
  40d494:	str	w9, [x23, #128]
  40d498:	str	xzr, [x10, #8]!
  40d49c:	stp	xzr, xzr, [x10, #8]
  40d4a0:	ldr	q0, [x14]
  40d4a4:	mov	x9, #0xffffffffffffffff    	// #-1
  40d4a8:	stp	xzr, xzr, [x10, #24]
  40d4ac:	str	x9, [x10, #56]
  40d4b0:	stur	q0, [x10, #40]
  40d4b4:	ldr	w8, [x10, #48]
  40d4b8:	str	x10, [sp, #48]
  40d4bc:	and	w8, w8, #0xfff3ffff
  40d4c0:	str	w8, [x10, #48]
  40d4c4:	ldr	w8, [x23, #180]
  40d4c8:	cmp	w8, #0x2
  40d4cc:	b.lt	40dd98 <error@@Base+0xbfec>  // b.tstop
  40d4d0:	ldrb	w8, [x23, #176]
  40d4d4:	orr	w8, w8, #0x2
  40d4d8:	strb	w8, [x23, #176]
  40d4dc:	b	40dd98 <error@@Base+0xbfec>
  40d4e0:	ldr	w8, [x14]
  40d4e4:	mov	w9, #0x30f                 	// #783
  40d4e8:	tst	w8, w9
  40d4ec:	b.eq	40d51c <error@@Base+0xb770>  // b.none
  40d4f0:	ldrb	w8, [x23, #176]
  40d4f4:	tbnz	w8, #4, 40d518 <error@@Base+0xb76c>
  40d4f8:	orr	w9, w8, #0x10
  40d4fc:	strb	w9, [x23, #176]
  40d500:	tbnz	w8, #3, 40ef18 <error@@Base+0xd16c>
  40d504:	adrp	x9, 419000 <error@@Base+0x17254>
  40d508:	ldr	q0, [x9, #48]
  40d50c:	stur	q0, [x23, #184]
  40d510:	tbz	w8, #2, 40ef24 <error@@Base+0xd178>
  40d514:	stp	xzr, xzr, [x23, #200]
  40d518:	ldr	w8, [x14]
  40d51c:	cmp	w8, #0x200
  40d520:	b.eq	40ea60 <error@@Base+0xccb4>  // b.none
  40d524:	ldr	x21, [sp, #40]
  40d528:	cmp	w8, #0x100
  40d52c:	b.ne	40eaf4 <error@@Base+0xcd48>  // b.any
  40d530:	mov	w8, #0x6                   	// #6
  40d534:	str	w8, [x14]
  40d538:	ldr	w8, [x23, #128]
  40d53c:	cmp	w8, #0xf
  40d540:	b.eq	40ee94 <error@@Base+0xd0e8>  // b.none
  40d544:	ldr	x0, [x23, #112]
  40d548:	add	w9, w8, #0x1
  40d54c:	sxtw	x8, w8
  40d550:	add	x19, x0, x8, lsl #6
  40d554:	str	w9, [x23, #128]
  40d558:	str	xzr, [x19, #8]!
  40d55c:	stp	xzr, xzr, [x19, #8]
  40d560:	ldr	q0, [x14]
  40d564:	mov	x8, #0xffffffffffffffff    	// #-1
  40d568:	str	x8, [x19, #56]
  40d56c:	stp	xzr, xzr, [x19, #24]
  40d570:	stur	q0, [x19, #40]
  40d574:	ldr	w9, [x19, #48]
  40d578:	and	w8, w9, #0xfff3ffff
  40d57c:	str	w8, [x19, #48]
  40d580:	mov	w8, #0x9                   	// #9
  40d584:	str	w8, [x14]
  40d588:	ldr	w8, [x23, #128]
  40d58c:	cmp	w8, #0xf
  40d590:	b.eq	40eac8 <error@@Base+0xcd1c>  // b.none
  40d594:	ldr	x0, [x23, #112]
  40d598:	add	w9, w8, #0x1
  40d59c:	sxtw	x8, w8
  40d5a0:	add	x20, x0, x8, lsl #6
  40d5a4:	str	w9, [x23, #128]
  40d5a8:	str	xzr, [x20, #8]!
  40d5ac:	stp	xzr, xzr, [x20, #8]
  40d5b0:	ldr	q0, [x14]
  40d5b4:	mov	x9, #0xffffffffffffffff    	// #-1
  40d5b8:	stp	xzr, xzr, [x20, #24]
  40d5bc:	str	x9, [x20, #56]
  40d5c0:	stur	q0, [x20, #40]
  40d5c4:	ldr	w8, [x20, #48]
  40d5c8:	and	w8, w8, #0xfff3ffff
  40d5cc:	str	w8, [x20, #48]
  40d5d0:	ldr	w8, [x23, #128]
  40d5d4:	cmp	w8, #0xf
  40d5d8:	b.eq	40efb4 <error@@Base+0xd208>  // b.none
  40d5dc:	ldr	x0, [x23, #112]
  40d5e0:	add	w9, w8, #0x1
  40d5e4:	sxtw	x8, w8
  40d5e8:	add	x8, x0, x8, lsl #6
  40d5ec:	mov	w10, #0xa                   	// #10
  40d5f0:	mov	x11, #0xffffffffffffffff    	// #-1
  40d5f4:	str	w9, [x23, #128]
  40d5f8:	str	xzr, [x8, #8]!
  40d5fc:	stp	x19, x20, [x8, #8]
  40d600:	str	w10, [x8, #48]
  40d604:	stp	xzr, xzr, [x8, #24]
  40d608:	str	x11, [x8, #56]
  40d60c:	cbz	x19, 40d614 <error@@Base+0xb868>
  40d610:	str	x8, [x19]
  40d614:	cbz	x20, 40efdc <error@@Base+0xd230>
  40d618:	str	x8, [x20]
  40d61c:	cbnz	x19, 40eb40 <error@@Base+0xcd94>
  40d620:	b	40efdc <error@@Base+0xd230>
  40d624:	mov	w8, #0x5                   	// #5
  40d628:	str	xzr, [sp, #48]
  40d62c:	str	w8, [x28]
  40d630:	b	40e9b0 <error@@Base+0xcc04>
  40d634:	mov	w0, #0x20                  	// #32
  40d638:	mov	w1, #0x1                   	// #1
  40d63c:	stur	xzr, [x29, #-16]
  40d640:	bl	401930 <calloc@plt>
  40d644:	mov	x25, x0
  40d648:	mov	w0, #0x50                  	// #80
  40d64c:	mov	w1, #0x1                   	// #1
  40d650:	bl	401930 <calloc@plt>
  40d654:	mov	x24, x0
  40d658:	cbz	x25, 40ed64 <error@@Base+0xcfb8>
  40d65c:	cbz	x24, 40ed64 <error@@Base+0xcfb8>
  40d660:	ldr	x21, [sp, #56]
  40d664:	ldp	x19, x20, [sp, #32]
  40d668:	mov	x0, x21
  40d66c:	mov	x1, x19
  40d670:	mov	x2, x20
  40d674:	bl	40f480 <error@@Base+0xd6d4>
  40d678:	ldr	w8, [x21, #8]
  40d67c:	mov	x2, x21
  40d680:	mov	w3, w0
  40d684:	and	w9, w8, #0xff
  40d688:	cmp	w9, #0x19
  40d68c:	b.eq	40d734 <error@@Base+0xb988>  // b.none
  40d690:	cmp	w9, #0x2
  40d694:	b.eq	40ecf8 <error@@Base+0xcf4c>  // b.none
  40d698:	str	wzr, [sp, #48]
  40d69c:	b	40d78c <error@@Base+0xb9e0>
  40d6a0:	str	x19, [sp, #48]
  40d6a4:	b	40dd98 <error@@Base+0xbfec>
  40d6a8:	ldp	x19, x20, [sp, #32]
  40d6ac:	mov	x0, x14
  40d6b0:	mov	x21, x14
  40d6b4:	mov	x1, x19
  40d6b8:	mov	x2, x20
  40d6bc:	bl	40c678 <error@@Base+0xa8cc>
  40d6c0:	ldr	x8, [x19, #72]
  40d6c4:	mov	x1, x26
  40d6c8:	mov	x2, x21
  40d6cc:	mov	x3, x20
  40d6d0:	add	x8, x8, w0, sxtw
  40d6d4:	str	x8, [x19, #72]
  40d6d8:	mov	x0, x19
  40d6dc:	mov	x4, x25
  40d6e0:	mov	x5, x28
  40d6e4:	ldp	x20, x19, [sp, #272]
  40d6e8:	ldp	x22, x21, [sp, #256]
  40d6ec:	ldp	x24, x23, [sp, #240]
  40d6f0:	ldp	x26, x25, [sp, #224]
  40d6f4:	ldp	x28, x27, [sp, #208]
  40d6f8:	ldp	x29, x30, [sp, #192]
  40d6fc:	add	sp, sp, #0x120
  40d700:	b	40cff8 <error@@Base+0xb24c>
  40d704:	add	x4, x25, #0x1
  40d708:	mov	x0, x20
  40d70c:	mov	x1, x26
  40d710:	mov	x2, x14
  40d714:	mov	x3, x21
  40d718:	mov	x5, x28
  40d71c:	mov	x20, x14
  40d720:	bl	40c32c <error@@Base+0xa580>
  40d724:	ldr	w8, [x28]
  40d728:	cbz	w8, 40eb68 <error@@Base+0xcdbc>
  40d72c:	str	xzr, [sp, #48]
  40d730:	b	40e9b0 <error@@Base+0xcc04>
  40d734:	ldrb	w8, [x24, #32]
  40d738:	orr	w8, w8, #0x1
  40d73c:	strb	w8, [x24, #32]
  40d740:	tbz	w20, #8, 40d750 <error@@Base+0xb9a4>
  40d744:	ldr	x8, [x25]
  40d748:	orr	x8, x8, #0x400
  40d74c:	str	x8, [x25]
  40d750:	ldr	x8, [x19, #72]
  40d754:	mov	x0, x2
  40d758:	mov	x1, x19
  40d75c:	mov	x2, x20
  40d760:	add	x8, x8, w3, sxtw
  40d764:	str	x8, [x19, #72]
  40d768:	bl	40f480 <error@@Base+0xd6d4>
  40d76c:	ldr	x2, [sp, #56]
  40d770:	ldr	w8, [x2, #8]
  40d774:	and	w9, w8, #0xff
  40d778:	cmp	w9, #0x2
  40d77c:	b.eq	40ecf8 <error@@Base+0xcf4c>  // b.none
  40d780:	mov	w3, w0
  40d784:	mov	w9, #0x1                   	// #1
  40d788:	str	w9, [sp, #48]
  40d78c:	and	w9, w8, #0xff
  40d790:	cmp	w9, #0x15
  40d794:	b.ne	40d7a4 <error@@Base+0xb9f8>  // b.any
  40d798:	and	w8, w8, #0xffffff00
  40d79c:	orr	w8, w8, #0x1
  40d7a0:	str	w8, [x2, #8]
  40d7a4:	ldr	x4, [sp, #40]
  40d7a8:	sub	x8, x29, #0x50
  40d7ac:	mov	w27, #0x3                   	// #3
  40d7b0:	sub	x0, x29, #0x20
  40d7b4:	mov	w5, #0x1                   	// #1
  40d7b8:	mov	x1, x19
  40d7bc:	stur	x8, [x29, #-24]
  40d7c0:	stur	w27, [x29, #-32]
  40d7c4:	mov	w21, #0x1                   	// #1
  40d7c8:	bl	40f5f8 <error@@Base+0xd84c>
  40d7cc:	cbnz	w0, 40ecc8 <error@@Base+0xcf1c>
  40d7d0:	ldr	x20, [sp, #40]
  40d7d4:	ldr	x22, [sp, #56]
  40d7d8:	stp	xzr, xzr, [sp, #8]
  40d7dc:	mov	x0, x22
  40d7e0:	mov	x1, x19
  40d7e4:	mov	x2, x20
  40d7e8:	bl	40f480 <error@@Base+0xd6d4>
  40d7ec:	ldur	w22, [x29, #-32]
  40d7f0:	mov	w26, w0
  40d7f4:	cmp	w22, #0x2
  40d7f8:	b.eq	40d974 <error@@Base+0xbbc8>  // b.none
  40d7fc:	cmp	w22, #0x4
  40d800:	b.ne	40d830 <error@@Base+0xba84>  // b.any
  40d804:	ldr	x0, [x19, #120]
  40d808:	ldur	x4, [x29, #-24]
  40d80c:	ldr	x5, [sp, #40]
  40d810:	sub	x3, x29, #0x10
  40d814:	mov	x1, x25
  40d818:	mov	x2, x24
  40d81c:	bl	40f8d8 <error@@Base+0xdb2c>
  40d820:	ldr	x14, [sp, #56]
  40d824:	str	w0, [x28]
  40d828:	cbz	w0, 40d9b0 <error@@Base+0xbc04>
  40d82c:	b	40ee28 <error@@Base+0xd07c>
  40d830:	ldr	x8, [sp, #56]
  40d834:	ldrb	w8, [x8, #8]
  40d838:	cmp	w8, #0x16
  40d83c:	b.eq	40d84c <error@@Base+0xbaa0>  // b.none
  40d840:	cmp	w8, #0x2
  40d844:	b.ne	40d950 <error@@Base+0xbba4>  // b.any
  40d848:	b	40ecbc <error@@Base+0xcf10>
  40d84c:	ldr	x8, [x19, #72]
  40d850:	ldr	x2, [sp, #40]
  40d854:	add	x0, sp, #0x40
  40d858:	mov	x1, x19
  40d85c:	add	x8, x8, w26, sxtw
  40d860:	str	x8, [x19, #72]
  40d864:	bl	40f480 <error@@Base+0xd6d4>
  40d868:	ldrb	w8, [sp, #72]
  40d86c:	cmp	w8, #0x15
  40d870:	b.eq	40d938 <error@@Base+0xbb8c>  // b.none
  40d874:	cmp	w8, #0x2
  40d878:	str	x28, [sp, #24]
  40d87c:	b.eq	40ecc0 <error@@Base+0xcf14>  // b.none
  40d880:	ldr	x20, [sp, #40]
  40d884:	mov	w3, w0
  40d888:	add	x8, sp, #0x50
  40d88c:	sub	x0, x29, #0x30
  40d890:	add	x2, sp, #0x40
  40d894:	mov	w5, #0x1                   	// #1
  40d898:	mov	x1, x19
  40d89c:	mov	x4, x20
  40d8a0:	stur	x8, [x29, #-40]
  40d8a4:	stur	w27, [x29, #-48]
  40d8a8:	bl	40f5f8 <error@@Base+0xd84c>
  40d8ac:	cbnz	w0, 40ee20 <error@@Base+0xd074>
  40d8b0:	ldr	x0, [sp, #56]
  40d8b4:	mov	x1, x19
  40d8b8:	mov	x2, x20
  40d8bc:	bl	40f480 <error@@Base+0xd6d4>
  40d8c0:	ldr	w8, [x23, #180]
  40d8c4:	ldur	w19, [x29, #-48]
  40d8c8:	mov	w26, w0
  40d8cc:	mov	w0, #0xb                   	// #11
  40d8d0:	cmp	w8, #0x1
  40d8d4:	csel	x20, x24, xzr, gt
  40d8d8:	cmp	w19, #0x2
  40d8dc:	b.eq	40ee20 <error@@Base+0xd074>  // b.none
  40d8e0:	ldr	x14, [sp, #56]
  40d8e4:	cmp	w19, #0x4
  40d8e8:	b.eq	40ee20 <error@@Base+0xd074>  // b.none
  40d8ec:	cmp	w22, #0x3
  40d8f0:	b.ne	40d908 <error@@Base+0xbb5c>  // b.any
  40d8f4:	ldur	x0, [x29, #-24]
  40d8f8:	bl	4017b0 <strlen@plt>
  40d8fc:	ldr	x14, [sp, #56]
  40d900:	cmp	x0, #0x1
  40d904:	b.hi	40ee1c <error@@Base+0xd070>  // b.pmore
  40d908:	cmp	w19, #0x3
  40d90c:	b.ne	40d924 <error@@Base+0xbb78>  // b.any
  40d910:	ldur	x0, [x29, #-40]
  40d914:	bl	4017b0 <strlen@plt>
  40d918:	ldr	x14, [sp, #56]
  40d91c:	cmp	x0, #0x1
  40d920:	b.hi	40ee1c <error@@Base+0xd070>  // b.pmore
  40d924:	cmp	w22, #0x3
  40d928:	b.eq	40da4c <error@@Base+0xbca0>  // b.none
  40d92c:	cbnz	w22, 40da58 <error@@Base+0xbcac>
  40d930:	ldurb	w27, [x29, #-24]
  40d934:	b	40da5c <error@@Base+0xbcb0>
  40d938:	ldr	x8, [x19, #72]
  40d93c:	neg	w9, w26
  40d940:	add	x8, x8, w9, sxtw
  40d944:	str	x8, [x19, #72]
  40d948:	ldr	x8, [sp, #56]
  40d94c:	strb	w21, [x8, #8]
  40d950:	cmp	w22, #0x3
  40d954:	b.hi	40f10c <error@@Base+0xd360>  // b.pmore
  40d958:	adrp	x11, 419000 <error@@Base+0x17254>
  40d95c:	mov	w8, w22
  40d960:	add	x11, x11, #0x172
  40d964:	adr	x9, 40d974 <error@@Base+0xbbc8>
  40d968:	ldrb	w10, [x11, x8]
  40d96c:	add	x9, x9, x10, lsl #2
  40d970:	br	x9
  40d974:	ldur	x27, [x29, #-24]
  40d978:	mov	x0, x27
  40d97c:	bl	4017b0 <strlen@plt>
  40d980:	cmp	x0, #0x1
  40d984:	b.ne	40ee18 <error@@Base+0xd06c>  // b.any
  40d988:	ldrb	w8, [x27]
  40d98c:	mov	w27, #0x3                   	// #3
  40d990:	lsr	x9, x8, #3
  40d994:	and	x9, x9, #0x18
  40d998:	ldr	x10, [x25, x9]
  40d99c:	lsl	x8, x21, x8
  40d9a0:	orr	x8, x8, x10
  40d9a4:	str	x8, [x25, x9]
  40d9a8:	ldr	x14, [sp, #56]
  40d9ac:	str	wzr, [x28]
  40d9b0:	ldrb	w8, [x14, #8]
  40d9b4:	cmp	w8, #0x15
  40d9b8:	b.eq	40dc00 <error@@Base+0xbe54>  // b.none
  40d9bc:	cmp	w8, #0x2
  40d9c0:	b.eq	40ecbc <error@@Base+0xcf10>  // b.none
  40d9c4:	ldr	x20, [sp, #40]
  40d9c8:	sub	x8, x29, #0x50
  40d9cc:	sub	x0, x29, #0x20
  40d9d0:	mov	x1, x19
  40d9d4:	mov	x2, x14
  40d9d8:	mov	w3, w26
  40d9dc:	mov	x4, x20
  40d9e0:	mov	w5, wzr
  40d9e4:	stur	x8, [x29, #-24]
  40d9e8:	stur	w27, [x29, #-32]
  40d9ec:	mov	x22, x14
  40d9f0:	bl	40f5f8 <error@@Base+0xd84c>
  40d9f4:	cbz	w0, 40d7dc <error@@Base+0xba30>
  40d9f8:	b	40ecc8 <error@@Base+0xcf1c>
  40d9fc:	ldurb	w8, [x29, #-24]
  40da00:	ldr	x14, [sp, #56]
  40da04:	lsr	x9, x8, #3
  40da08:	and	x9, x9, #0x18
  40da0c:	ldr	x10, [x25, x9]
  40da10:	lsl	x8, x21, x8
  40da14:	orr	x8, x8, x10
  40da18:	str	x8, [x25, x9]
  40da1c:	b	40d9b0 <error@@Base+0xbc04>
  40da20:	ldr	x8, [x24, #40]
  40da24:	ldr	x9, [sp, #16]
  40da28:	cmp	x9, x8
  40da2c:	b.eq	40db70 <error@@Base+0xbdc4>  // b.none
  40da30:	ldr	x0, [x24]
  40da34:	ldr	x14, [sp, #56]
  40da38:	ldur	w9, [x29, #-24]
  40da3c:	add	x10, x8, #0x1
  40da40:	str	x10, [x24, #40]
  40da44:	str	w9, [x0, x8, lsl #2]
  40da48:	b	40d9b0 <error@@Base+0xbc04>
  40da4c:	ldur	x8, [x29, #-24]
  40da50:	ldrb	w27, [x8]
  40da54:	b	40da5c <error@@Base+0xbcb0>
  40da58:	mov	w27, wzr
  40da5c:	cmp	w19, #0x3
  40da60:	b.eq	40da70 <error@@Base+0xbcc4>  // b.none
  40da64:	cbnz	w19, 40da7c <error@@Base+0xbcd0>
  40da68:	ldurb	w28, [x29, #-40]
  40da6c:	b	40da80 <error@@Base+0xbcd4>
  40da70:	ldur	x8, [x29, #-40]
  40da74:	ldrb	w28, [x8]
  40da78:	b	40da80 <error@@Base+0xbcd4>
  40da7c:	mov	w28, wzr
  40da80:	cmp	w22, #0x3
  40da84:	b.eq	40da8c <error@@Base+0xbce0>  // b.none
  40da88:	cbnz	w22, 40daa4 <error@@Base+0xbcf8>
  40da8c:	cbz	x20, 40daa8 <error@@Base+0xbcfc>
  40da90:	mov	w0, w27
  40da94:	bl	4019d0 <btowc@plt>
  40da98:	ldr	x14, [sp, #56]
  40da9c:	mov	w27, w0
  40daa0:	b	40daa8 <error@@Base+0xbcfc>
  40daa4:	ldur	w27, [x29, #-24]
  40daa8:	cmp	w19, #0x3
  40daac:	b.eq	40dab4 <error@@Base+0xbd08>  // b.none
  40dab0:	cbnz	w19, 40dacc <error@@Base+0xbd20>
  40dab4:	cbz	x20, 40dad0 <error@@Base+0xbd24>
  40dab8:	mov	w0, w28
  40dabc:	bl	4019d0 <btowc@plt>
  40dac0:	ldr	x14, [sp, #56]
  40dac4:	mov	w28, w0
  40dac8:	b	40dad0 <error@@Base+0xbd24>
  40dacc:	ldur	w28, [x29, #-40]
  40dad0:	cmn	w27, #0x1
  40dad4:	mov	w0, #0x3                   	// #3
  40dad8:	b.eq	40ee20 <error@@Base+0xd074>  // b.none
  40dadc:	cmn	w28, #0x1
  40dae0:	b.eq	40ee20 <error@@Base+0xd074>  // b.none
  40dae4:	ldr	x8, [sp, #40]
  40dae8:	tbz	w8, #16, 40daf4 <error@@Base+0xbd48>
  40daec:	cmp	w27, w28
  40daf0:	b.hi	40f08c <error@@Base+0xd2e0>  // b.pmore
  40daf4:	cbz	x20, 40db20 <error@@Base+0xbd74>
  40daf8:	ldr	x8, [x20, #64]
  40dafc:	ldr	x9, [sp, #8]
  40db00:	cmp	x9, x8
  40db04:	b.eq	40dba8 <error@@Base+0xbdfc>  // b.none
  40db08:	ldp	x22, x10, [x20, #8]
  40db0c:	lsl	x9, x8, #2
  40db10:	add	x8, x8, #0x1
  40db14:	str	w27, [x22, x9]
  40db18:	str	x8, [x20, #64]
  40db1c:	str	w28, [x10, x9]
  40db20:	mov	w9, w28
  40db24:	ldp	x28, x19, [sp, #24]
  40db28:	mov	x8, xzr
  40db2c:	mov	w10, w27
  40db30:	mov	w27, #0x3                   	// #3
  40db34:	b	40db44 <error@@Base+0xbd98>
  40db38:	add	x8, x8, #0x1
  40db3c:	cmp	x8, #0x100
  40db40:	b.eq	40d9ac <error@@Base+0xbc00>  // b.none
  40db44:	cmp	x8, x10
  40db48:	b.cc	40db38 <error@@Base+0xbd8c>  // b.lo, b.ul, b.last
  40db4c:	cmp	x8, x9
  40db50:	b.hi	40db38 <error@@Base+0xbd8c>  // b.pmore
  40db54:	lsr	x11, x8, #3
  40db58:	and	x11, x11, #0x1ffffffffffffff8
  40db5c:	ldr	x12, [x25, x11]
  40db60:	lsl	x13, x21, x8
  40db64:	orr	x12, x12, x13
  40db68:	str	x12, [x25, x11]
  40db6c:	b	40db38 <error@@Base+0xbd8c>
  40db70:	ldr	x8, [sp, #16]
  40db74:	ldr	x0, [x24]
  40db78:	mov	w19, #0x1                   	// #1
  40db7c:	bfi	x19, x8, #1, #63
  40db80:	lsl	x1, x19, #2
  40db84:	bl	401950 <realloc@plt>
  40db88:	cbz	x0, 40f0e8 <error@@Base+0xd33c>
  40db8c:	ldr	x8, [x24, #40]
  40db90:	str	x19, [sp, #16]
  40db94:	ldr	x19, [sp, #32]
  40db98:	ldr	x14, [sp, #56]
  40db9c:	mov	w27, #0x3                   	// #3
  40dba0:	str	x0, [x24]
  40dba4:	b	40da38 <error@@Base+0xbc8c>
  40dba8:	ldr	x8, [sp, #8]
  40dbac:	ldr	x0, [x20, #8]
  40dbb0:	mov	w19, #0x1                   	// #1
  40dbb4:	bfi	x19, x8, #1, #63
  40dbb8:	lsl	x1, x19, #2
  40dbbc:	str	x1, [sp, #8]
  40dbc0:	bl	401950 <realloc@plt>
  40dbc4:	ldr	x8, [x20, #16]
  40dbc8:	ldr	x1, [sp, #8]
  40dbcc:	mov	x22, x0
  40dbd0:	mov	x0, x8
  40dbd4:	bl	401950 <realloc@plt>
  40dbd8:	str	x0, [sp]
  40dbdc:	cbz	x22, 40f0f4 <error@@Base+0xd348>
  40dbe0:	ldr	x8, [sp]
  40dbe4:	cbz	x8, 40f0f4 <error@@Base+0xd348>
  40dbe8:	ldr	x10, [sp]
  40dbec:	ldr	x8, [x20, #64]
  40dbf0:	stp	x22, x10, [x20, #8]
  40dbf4:	ldr	x14, [sp, #56]
  40dbf8:	str	x19, [sp, #8]
  40dbfc:	b	40db0c <error@@Base+0xbd60>
  40dc00:	ldr	x8, [x19, #72]
  40dc04:	add	x8, x8, w26, sxtw
  40dc08:	str	x8, [x19, #72]
  40dc0c:	ldr	w8, [sp, #48]
  40dc10:	cbz	w8, 40dc3c <error@@Base+0xbe90>
  40dc14:	ldp	q0, q1, [x25]
  40dc18:	mvn	v0.16b, v0.16b
  40dc1c:	mvn	v1.16b, v1.16b
  40dc20:	stp	q0, q1, [x25]
  40dc24:	ldr	w8, [x23, #180]
  40dc28:	cmp	w8, #0x2
  40dc2c:	b.ge	40dc48 <error@@Base+0xbe9c>  // b.tcont
  40dc30:	ldr	x9, [x24, #40]
  40dc34:	cbnz	x9, 40dca4 <error@@Base+0xbef8>
  40dc38:	b	40dc8c <error@@Base+0xbee0>
  40dc3c:	ldr	w8, [x23, #180]
  40dc40:	cmp	w8, #0x2
  40dc44:	b.lt	40dc30 <error@@Base+0xbe84>  // b.tstop
  40dc48:	ldr	x9, [x23, #120]
  40dc4c:	ldp	x11, x12, [x25]
  40dc50:	ldr	x10, [x9]
  40dc54:	and	x10, x11, x10
  40dc58:	str	x10, [x25]
  40dc5c:	ldr	x10, [x9, #8]
  40dc60:	and	x10, x12, x10
  40dc64:	str	x10, [x25, #8]
  40dc68:	ldr	x10, [x9, #16]
  40dc6c:	ldp	x11, x12, [x25, #16]
  40dc70:	and	x10, x11, x10
  40dc74:	str	x10, [x25, #16]
  40dc78:	ldr	x9, [x9, #24]
  40dc7c:	and	x9, x12, x9
  40dc80:	str	x9, [x25, #24]
  40dc84:	ldr	x9, [x24, #40]
  40dc88:	cbnz	x9, 40dca4 <error@@Base+0xbef8>
  40dc8c:	ldr	x9, [x24, #48]
  40dc90:	cbnz	x9, 40dca4 <error@@Base+0xbef8>
  40dc94:	ldr	x9, [x24, #56]
  40dc98:	cbnz	x9, 40dca4 <error@@Base+0xbef8>
  40dc9c:	ldr	x9, [x24, #64]
  40dca0:	cbz	x9, 40ec1c <error@@Base+0xce70>
  40dca4:	ldrb	w9, [x23, #176]
  40dca8:	ldr	w8, [x23, #128]
  40dcac:	orr	w9, w9, #0x2
  40dcb0:	cmp	w8, #0xf
  40dcb4:	strb	w9, [x23, #176]
  40dcb8:	b.eq	40eda0 <error@@Base+0xcff4>  // b.none
  40dcbc:	ldr	x0, [x23, #112]
  40dcc0:	add	w9, w8, #0x1
  40dcc4:	sxtw	x8, w8
  40dcc8:	add	x19, x0, x8, lsl #6
  40dccc:	mov	w10, #0x6                   	// #6
  40dcd0:	mov	x11, #0xffffffffffffffff    	// #-1
  40dcd4:	str	w9, [x23, #128]
  40dcd8:	str	xzr, [x19, #8]!
  40dcdc:	stp	xzr, xzr, [x19, #16]
  40dce0:	str	xzr, [x19, #8]
  40dce4:	str	w10, [x19, #48]
  40dce8:	stp	xzr, x24, [x19, #32]
  40dcec:	str	x11, [x19, #56]
  40dcf0:	ldr	x8, [x25]
  40dcf4:	cbnz	x8, 40dd10 <error@@Base+0xbf64>
  40dcf8:	ldr	x8, [x25, #8]
  40dcfc:	cbnz	x8, 40dd10 <error@@Base+0xbf64>
  40dd00:	ldr	x8, [x25, #16]
  40dd04:	cbnz	x8, 40dd10 <error@@Base+0xbf64>
  40dd08:	ldr	x8, [x25, #24]
  40dd0c:	cbz	x8, 40eca8 <error@@Base+0xcefc>
  40dd10:	ldr	w8, [x23, #128]
  40dd14:	cmp	w8, #0xf
  40dd18:	b.eq	40edc8 <error@@Base+0xd01c>  // b.none
  40dd1c:	ldr	x0, [x23, #112]
  40dd20:	add	w9, w8, #0x1
  40dd24:	sxtw	x8, w8
  40dd28:	add	x20, x0, x8, lsl #6
  40dd2c:	str	w9, [x23, #128]
  40dd30:	mov	w9, #0x3                   	// #3
  40dd34:	mov	x8, #0xffffffffffffffff    	// #-1
  40dd38:	str	xzr, [x20, #8]!
  40dd3c:	stp	xzr, xzr, [x20, #16]
  40dd40:	str	xzr, [x20, #8]
  40dd44:	str	w9, [x20, #48]
  40dd48:	stp	xzr, x25, [x20, #32]
  40dd4c:	str	x8, [x20, #56]
  40dd50:	ldr	w8, [x23, #128]
  40dd54:	cmp	w8, #0xf
  40dd58:	b.eq	40edf0 <error@@Base+0xd044>  // b.none
  40dd5c:	ldr	x0, [x23, #112]
  40dd60:	add	w9, w8, #0x1
  40dd64:	sxtw	x8, w8
  40dd68:	add	x8, x0, x8, lsl #6
  40dd6c:	mov	w10, #0xa                   	// #10
  40dd70:	mov	x11, #0xffffffffffffffff    	// #-1
  40dd74:	str	w9, [x23, #128]
  40dd78:	str	xzr, [x8, #8]!
  40dd7c:	stp	x20, x19, [x8, #8]
  40dd80:	str	w10, [x8, #48]
  40dd84:	stp	xzr, xzr, [x8, #24]
  40dd88:	str	x11, [x8, #56]
  40dd8c:	str	x8, [x20]
  40dd90:	str	x8, [sp, #48]
  40dd94:	str	x8, [x19]
  40dd98:	ldp	x20, x21, [sp, #32]
  40dd9c:	mov	x0, x14
  40dda0:	str	x28, [sp, #24]
  40dda4:	mov	x1, x20
  40dda8:	mov	x2, x21
  40ddac:	bl	40c678 <error@@Base+0xa8cc>
  40ddb0:	ldr	x8, [x20, #72]
  40ddb4:	ldp	x9, x12, [sp, #48]
  40ddb8:	add	x25, x23, #0x80
  40ddbc:	add	x26, x23, #0x70
  40ddc0:	mov	w23, #0x1                   	// #1
  40ddc4:	mov	x28, #0xffffffffffffffff    	// #-1
  40ddc8:	add	x8, x8, w0, sxtw
  40ddcc:	str	x8, [x20, #72]
  40ddd0:	ldrb	w8, [x12, #8]
  40ddd4:	str	x9, [sp, #48]
  40ddd8:	cmp	w8, #0x17
  40dddc:	b.hi	40e9b0 <error@@Base+0xcc04>  // b.pmore
  40dde0:	mov	w10, #0x800                 	// #2048
  40dde4:	lsl	w9, w23, w8
  40dde8:	movk	w10, #0x8c, lsl #16
  40ddec:	tst	w9, w10
  40ddf0:	b.eq	40e9b0 <error@@Base+0xcc04>  // b.none
  40ddf4:	ldr	q0, [x12]
  40ddf8:	ldr	x19, [x20, #72]
  40ddfc:	mov	w24, #0xa                   	// #10
  40de00:	cmp	w8, #0x17
  40de04:	stur	q0, [x29, #-80]
  40de08:	b.ne	40dea8 <error@@Base+0xc0fc>  // b.any
  40de0c:	mov	x10, #0xffffffffffffffff    	// #-1
  40de10:	mov	x0, x12
  40de14:	mov	x1, x20
  40de18:	mov	x2, x21
  40de1c:	mov	x22, x10
  40de20:	bl	40c678 <error@@Base+0xa8cc>
  40de24:	ldr	x8, [x20, #72]
  40de28:	ldr	x12, [sp, #56]
  40de2c:	add	x8, x8, w0, sxtw
  40de30:	str	x8, [x20, #72]
  40de34:	ldrb	w8, [x12, #8]
  40de38:	ldrb	w9, [x12]
  40de3c:	cmp	w8, #0x18
  40de40:	b.eq	40dec0 <error@@Base+0xc114>  // b.none
  40de44:	cmp	w8, #0x2
  40de48:	b.eq	40e4fc <error@@Base+0xc750>  // b.none
  40de4c:	cmp	w9, #0x2c
  40de50:	b.eq	40dec0 <error@@Base+0xc114>  // b.none
  40de54:	cmp	w9, #0x30
  40de58:	mov	x10, #0xfffffffffffffffe    	// #-2
  40de5c:	b.cc	40de10 <error@@Base+0xc064>  // b.lo, b.ul, b.last
  40de60:	cmp	w8, #0x1
  40de64:	b.ne	40de10 <error@@Base+0xc064>  // b.any
  40de68:	cmn	x22, #0x2
  40de6c:	mov	x10, #0xfffffffffffffffe    	// #-2
  40de70:	b.eq	40de10 <error@@Base+0xc064>  // b.none
  40de74:	cmp	w9, #0x39
  40de78:	b.hi	40de10 <error@@Base+0xc064>  // b.pmore
  40de7c:	cmn	x22, #0x1
  40de80:	b.eq	40dea0 <error@@Base+0xc0f4>  // b.none
  40de84:	madd	x8, x22, x24, x9
  40de88:	mov	w10, #0x8030                	// #32816
  40de8c:	sub	x9, x8, #0x30
  40de90:	cmp	x8, x10
  40de94:	mov	w8, #0x8000                	// #32768
  40de98:	csel	x10, x8, x9, gt
  40de9c:	b	40de10 <error@@Base+0xc064>
  40dea0:	sub	x10, x9, #0x30
  40dea4:	b	40de10 <error@@Base+0xc064>
  40dea8:	cmp	w8, #0x12
  40deac:	cset	w22, eq  // eq = none
  40deb0:	cmp	w8, #0x13
  40deb4:	mov	w8, #0x1                   	// #1
  40deb8:	cneg	x23, x8, ne  // ne = any
  40debc:	b	40dff4 <error@@Base+0xc248>
  40dec0:	cmn	x22, #0x1
  40dec4:	b.ne	40dee0 <error@@Base+0xc134>  // b.any
  40dec8:	cmp	w9, #0x2c
  40decc:	b.ne	40dfa0 <error@@Base+0xc1f4>  // b.any
  40ded0:	cmp	w8, #0x1
  40ded4:	b.ne	40dfa0 <error@@Base+0xc1f4>  // b.any
  40ded8:	mov	x22, xzr
  40dedc:	b	40df00 <error@@Base+0xc154>
  40dee0:	cmn	x22, #0x2
  40dee4:	b.eq	40e4fc <error@@Base+0xc750>  // b.none
  40dee8:	cmp	w8, #0x18
  40deec:	b.eq	40dfb4 <error@@Base+0xc208>  // b.none
  40def0:	cmp	w8, #0x1
  40def4:	b.ne	40e4fc <error@@Base+0xc750>  // b.any
  40def8:	cmp	w9, #0x2c
  40defc:	b.ne	40e4fc <error@@Base+0xc750>  // b.any
  40df00:	mov	x10, #0xffffffffffffffff    	// #-1
  40df04:	mov	x0, x12
  40df08:	mov	x1, x20
  40df0c:	mov	x2, x21
  40df10:	mov	x23, x10
  40df14:	bl	40c678 <error@@Base+0xa8cc>
  40df18:	ldr	x8, [x20, #72]
  40df1c:	ldr	x12, [sp, #56]
  40df20:	add	x8, x8, w0, sxtw
  40df24:	str	x8, [x20, #72]
  40df28:	ldrb	w8, [x12, #8]
  40df2c:	cmp	w8, #0x18
  40df30:	b.eq	40dfb8 <error@@Base+0xc20c>  // b.none
  40df34:	cmp	w8, #0x2
  40df38:	b.eq	40e4f8 <error@@Base+0xc74c>  // b.none
  40df3c:	ldrb	w9, [x12]
  40df40:	mov	w11, #0xa                   	// #10
  40df44:	cmp	w9, #0x2c
  40df48:	b.eq	40dfbc <error@@Base+0xc210>  // b.none
  40df4c:	cmp	w9, #0x30
  40df50:	mov	x10, #0xfffffffffffffffe    	// #-2
  40df54:	b.cc	40df04 <error@@Base+0xc158>  // b.lo, b.ul, b.last
  40df58:	cmp	w8, #0x1
  40df5c:	b.ne	40df04 <error@@Base+0xc158>  // b.any
  40df60:	cmn	x23, #0x2
  40df64:	mov	x10, #0xfffffffffffffffe    	// #-2
  40df68:	b.eq	40df04 <error@@Base+0xc158>  // b.none
  40df6c:	cmp	w9, #0x39
  40df70:	b.hi	40df04 <error@@Base+0xc158>  // b.pmore
  40df74:	cmn	x23, #0x1
  40df78:	b.eq	40df98 <error@@Base+0xc1ec>  // b.none
  40df7c:	madd	x8, x23, x11, x9
  40df80:	mov	w10, #0x8030                	// #32816
  40df84:	sub	x9, x8, #0x30
  40df88:	cmp	x8, x10
  40df8c:	mov	w8, #0x8000                	// #32768
  40df90:	csel	x10, x8, x9, gt
  40df94:	b	40df04 <error@@Base+0xc158>
  40df98:	sub	x10, x9, #0x30
  40df9c:	b	40df04 <error@@Base+0xc158>
  40dfa0:	ldr	x8, [sp, #24]
  40dfa4:	mov	x14, xzr
  40dfa8:	mov	w9, #0xa                   	// #10
  40dfac:	str	w9, [x8]
  40dfb0:	b	40e964 <error@@Base+0xcbb8>
  40dfb4:	mov	x23, x22
  40dfb8:	mov	w11, #0xa                   	// #10
  40dfbc:	cmn	x23, #0x2
  40dfc0:	b.eq	40e4f8 <error@@Base+0xc74c>  // b.none
  40dfc4:	cmn	x23, #0x1
  40dfc8:	cset	w9, eq  // eq = none
  40dfcc:	cmp	x22, x23
  40dfd0:	cset	w10, le
  40dfd4:	cmp	w8, #0x18
  40dfd8:	b.ne	40e740 <error@@Base+0xc994>  // b.any
  40dfdc:	orr	w8, w10, w9
  40dfe0:	tbz	w8, #0, 40e740 <error@@Base+0xc994>
  40dfe4:	cmn	x23, #0x1
  40dfe8:	csel	x8, x22, x23, eq  // eq = none
  40dfec:	cmp	x8, #0x8, lsl #12
  40dff0:	b.ge	40e8c0 <error@@Base+0xcb14>  // b.tcont
  40dff4:	mov	x0, x12
  40dff8:	mov	x1, x20
  40dffc:	mov	x2, x21
  40e000:	bl	40c678 <error@@Base+0xa8cc>
  40e004:	ldr	x8, [x20, #72]
  40e008:	ldr	x19, [sp, #48]
  40e00c:	add	x8, x8, w0, sxtw
  40e010:	str	x8, [x20, #72]
  40e014:	cbz	x19, 40e3e8 <error@@Base+0xc63c>
  40e018:	ldr	x12, [sp, #56]
  40e01c:	orr	x8, x23, x22
  40e020:	mov	w13, #0xa                   	// #10
  40e024:	cbz	x8, 40e3f4 <error@@Base+0xc648>
  40e028:	cmp	x22, #0x1
  40e02c:	b.ge	40e498 <error@@Base+0xc6ec>  // b.tcont
  40e030:	mov	x14, xzr
  40e034:	mov	x21, x19
  40e038:	ldrb	w8, [x21, #48]
  40e03c:	cmp	w8, #0x11
  40e040:	b.ne	40e0a8 <error@@Base+0xc2fc>  // b.any
  40e044:	ldr	x8, [x21, #40]
  40e048:	mov	x10, x21
  40e04c:	mov	x9, x10
  40e050:	ldr	x10, [x10, #8]
  40e054:	cbnz	x10, 40e04c <error@@Base+0xc2a0>
  40e058:	ldr	x10, [x9, #16]
  40e05c:	cbnz	x10, 40e04c <error@@Base+0xc2a0>
  40e060:	ldr	w10, [x9, #48]
  40e064:	and	w11, w10, #0xff
  40e068:	cmp	w11, #0x11
  40e06c:	b.ne	40e084 <error@@Base+0xc2d8>  // b.any
  40e070:	ldr	x11, [x9, #40]
  40e074:	cmp	x11, x8
  40e078:	b.ne	40e084 <error@@Base+0xc2d8>  // b.any
  40e07c:	orr	w10, w10, #0x80000
  40e080:	str	w10, [x9, #48]
  40e084:	ldr	x11, [x9]
  40e088:	cbz	x11, 40e0a8 <error@@Base+0xc2fc>
  40e08c:	ldr	x10, [x11, #16]
  40e090:	cmp	x10, x9
  40e094:	mov	x9, x11
  40e098:	b.eq	40e060 <error@@Base+0xc2b4>  // b.none
  40e09c:	mov	x9, x11
  40e0a0:	cbz	x10, 40e060 <error@@Base+0xc2b4>
  40e0a4:	b	40e04c <error@@Base+0xc2a0>
  40e0a8:	ldr	w8, [x25]
  40e0ac:	cmn	x23, #0x1
  40e0b0:	cinc	w19, w13, eq  // eq = none
  40e0b4:	cmp	w8, #0xf
  40e0b8:	b.eq	40e4c0 <error@@Base+0xc714>  // b.none
  40e0bc:	ldr	x0, [x26]
  40e0c0:	mov	w11, #0x10                  	// #16
  40e0c4:	add	w9, w8, #0x1
  40e0c8:	sxtw	x8, w8
  40e0cc:	add	x22, x22, #0x2
  40e0d0:	add	x27, x0, x8, lsl #6
  40e0d4:	str	w9, [x25]
  40e0d8:	cmp	x22, x23
  40e0dc:	str	xzr, [x27, #8]!
  40e0e0:	stp	x21, xzr, [x27, #8]
  40e0e4:	str	w19, [x27, #48]
  40e0e8:	stp	xzr, xzr, [x27, #24]
  40e0ec:	str	x28, [x27, #56]
  40e0f0:	str	x27, [x21]
  40e0f4:	b.gt	40e38c <error@@Base+0xc5e0>
  40e0f8:	mov	x20, x27
  40e0fc:	ldr	w8, [x25]
  40e100:	cmp	w8, #0xf
  40e104:	b.eq	40e2cc <error@@Base+0xc520>  // b.none
  40e108:	ldr	x0, [x26]
  40e10c:	add	w10, w8, #0x1
  40e110:	sxtw	x8, w8
  40e114:	add	x19, x0, x8, lsl #6
  40e118:	str	w10, [x25]
  40e11c:	str	xzr, [x19, #8]!
  40e120:	add	x9, x21, #0x28
  40e124:	stp	xzr, xzr, [x19, #8]
  40e128:	ldr	q0, [x9]
  40e12c:	add	x24, sp, #0x50
  40e130:	stp	xzr, xzr, [x19, #24]
  40e134:	str	x28, [x19, #56]
  40e138:	stur	q0, [x19, #40]
  40e13c:	ldr	w8, [x19, #48]
  40e140:	and	w8, w8, #0xfff3ffff
  40e144:	str	w8, [x19, #48]
  40e148:	mov	x8, x19
  40e14c:	str	x19, [sp, #80]
  40e150:	str	x27, [x8]
  40e154:	ldr	x8, [x24]
  40e158:	ldr	w9, [x8, #48]
  40e15c:	orr	w9, w9, #0x40000
  40e160:	str	w9, [x8, #48]
  40e164:	ldr	x8, [x21, #8]
  40e168:	ldr	x27, [x24]
  40e16c:	cbz	x8, 40e1d4 <error@@Base+0xc428>
  40e170:	add	x24, x27, #0x8
  40e174:	mov	x21, x8
  40e178:	ldr	w8, [x25]
  40e17c:	cmp	w8, #0xf
  40e180:	b.eq	40e1fc <error@@Base+0xc450>  // b.none
  40e184:	ldr	x0, [x26]
  40e188:	add	w10, w8, #0x1
  40e18c:	sxtw	x8, w8
  40e190:	add	x8, x0, x8, lsl #6
  40e194:	str	w10, [x25]
  40e198:	str	xzr, [x8, #8]!
  40e19c:	add	x9, x21, #0x28
  40e1a0:	stp	xzr, xzr, [x8, #8]
  40e1a4:	ldr	q0, [x9]
  40e1a8:	stp	xzr, xzr, [x8, #24]
  40e1ac:	str	x28, [x8, #56]
  40e1b0:	stur	q0, [x8, #40]
  40e1b4:	ldr	w9, [x8, #48]
  40e1b8:	and	w9, w9, #0xfff3ffff
  40e1bc:	str	w9, [x8, #48]
  40e1c0:	str	x8, [x24]
  40e1c4:	b	40e150 <error@@Base+0xc3a4>
  40e1c8:	ldr	x21, [x8]
  40e1cc:	ldr	x27, [x27]
  40e1d0:	cbz	x21, 40e234 <error@@Base+0xc488>
  40e1d4:	mov	x9, x8
  40e1d8:	mov	x8, x21
  40e1dc:	ldr	x21, [x21, #16]
  40e1e0:	cmp	x21, x9
  40e1e4:	b.eq	40e1c8 <error@@Base+0xc41c>  // b.none
  40e1e8:	cbz	x21, 40e1c8 <error@@Base+0xc41c>
  40e1ec:	add	x24, x27, #0x10
  40e1f0:	ldr	w8, [x25]
  40e1f4:	cmp	w8, #0xf
  40e1f8:	b.ne	40e184 <error@@Base+0xc3d8>  // b.any
  40e1fc:	mov	w0, #0x3c8                 	// #968
  40e200:	str	x14, [sp, #16]
  40e204:	bl	4018b0 <malloc@plt>
  40e208:	cbz	x0, 40e34c <error@@Base+0xc5a0>
  40e20c:	ldr	x9, [x26]
  40e210:	ldr	x12, [sp, #56]
  40e214:	ldr	x14, [sp, #16]
  40e218:	mov	w8, wzr
  40e21c:	mov	w13, #0xa                   	// #10
  40e220:	mov	w11, #0x10                  	// #16
  40e224:	str	x9, [x0]
  40e228:	str	x0, [x26]
  40e22c:	str	wzr, [x25]
  40e230:	b	40e188 <error@@Base+0xc3dc>
  40e234:	ldr	w8, [x25]
  40e238:	cmp	w8, #0xf
  40e23c:	b.eq	40e304 <error@@Base+0xc558>  // b.none
  40e240:	ldr	x0, [x26]
  40e244:	add	w9, w8, #0x1
  40e248:	sxtw	x8, w8
  40e24c:	add	x21, x0, x8, lsl #6
  40e250:	str	w9, [x25]
  40e254:	str	xzr, [x21, #8]!
  40e258:	stp	x20, x19, [x21, #8]
  40e25c:	str	w11, [x21, #48]
  40e260:	stp	xzr, xzr, [x21, #24]
  40e264:	str	x28, [x21, #56]
  40e268:	str	x21, [x20]
  40e26c:	cbz	x19, 40e94c <error@@Base+0xcba0>
  40e270:	str	x21, [x19]
  40e274:	ldr	w8, [x25]
  40e278:	cmp	w8, #0xf
  40e27c:	b.eq	40e30c <error@@Base+0xc560>  // b.none
  40e280:	ldr	x0, [x26]
  40e284:	add	w9, w8, #0x1
  40e288:	sxtw	x8, w8
  40e28c:	add	x20, x0, x8, lsl #6
  40e290:	cmp	x22, x23
  40e294:	str	w9, [x25]
  40e298:	str	xzr, [x20, #8]!
  40e29c:	stp	x21, xzr, [x20, #8]
  40e2a0:	str	w13, [x20, #48]
  40e2a4:	stp	xzr, xzr, [x20, #24]
  40e2a8:	str	x28, [x20, #56]
  40e2ac:	str	x20, [x21]
  40e2b0:	b.ge	40e388 <error@@Base+0xc5dc>  // b.tcont
  40e2b4:	ldr	x27, [x19]
  40e2b8:	add	x22, x22, #0x1
  40e2bc:	mov	x21, x19
  40e2c0:	ldr	w8, [x25]
  40e2c4:	cmp	w8, #0xf
  40e2c8:	b.ne	40e108 <error@@Base+0xc35c>  // b.any
  40e2cc:	mov	w0, #0x3c8                 	// #968
  40e2d0:	str	x14, [sp, #16]
  40e2d4:	bl	4018b0 <malloc@plt>
  40e2d8:	cbz	x0, 40e344 <error@@Base+0xc598>
  40e2dc:	ldr	x9, [x26]
  40e2e0:	ldr	x12, [sp, #56]
  40e2e4:	ldr	x14, [sp, #16]
  40e2e8:	mov	w8, wzr
  40e2ec:	mov	w13, #0xa                   	// #10
  40e2f0:	mov	w11, #0x10                  	// #16
  40e2f4:	str	x9, [x0]
  40e2f8:	str	x0, [x26]
  40e2fc:	str	wzr, [x25]
  40e300:	b	40e10c <error@@Base+0xc360>
  40e304:	str	x14, [sp, #16]
  40e308:	b	40e354 <error@@Base+0xc5a8>
  40e30c:	mov	w0, #0x3c8                 	// #968
  40e310:	mov	x20, x14
  40e314:	bl	4018b0 <malloc@plt>
  40e318:	ldr	x12, [sp, #56]
  40e31c:	mov	w11, #0x10                  	// #16
  40e320:	mov	w13, #0xa                   	// #10
  40e324:	cbz	x0, 40e94c <error@@Base+0xcba0>
  40e328:	ldr	x9, [x26]
  40e32c:	mov	x14, x20
  40e330:	mov	w8, wzr
  40e334:	str	x9, [x0]
  40e338:	str	x0, [x26]
  40e33c:	str	wzr, [x25]
  40e340:	b	40e284 <error@@Base+0xc4d8>
  40e344:	str	xzr, [sp, #80]
  40e348:	b	40e350 <error@@Base+0xc5a4>
  40e34c:	str	xzr, [x24]
  40e350:	mov	x19, xzr
  40e354:	mov	w0, #0x3c8                 	// #968
  40e358:	bl	4018b0 <malloc@plt>
  40e35c:	ldr	x12, [sp, #56]
  40e360:	ldr	x14, [sp, #16]
  40e364:	mov	w13, #0xa                   	// #10
  40e368:	mov	w11, #0x10                  	// #16
  40e36c:	cbz	x0, 40e94c <error@@Base+0xcba0>
  40e370:	ldr	x9, [x26]
  40e374:	mov	w8, wzr
  40e378:	str	x9, [x0]
  40e37c:	str	x0, [x26]
  40e380:	str	wzr, [x25]
  40e384:	b	40e244 <error@@Base+0xc498>
  40e388:	mov	x27, x20
  40e38c:	ldp	x20, x21, [sp, #32]
  40e390:	mov	w23, #0x1                   	// #1
  40e394:	cbz	x14, 40e3dc <error@@Base+0xc630>
  40e398:	ldr	w8, [x25]
  40e39c:	cmp	w8, #0xf
  40e3a0:	b.eq	40e754 <error@@Base+0xc9a8>  // b.none
  40e3a4:	ldr	x0, [x26]
  40e3a8:	add	w9, w8, #0x1
  40e3ac:	sxtw	x8, w8
  40e3b0:	add	x8, x0, x8, lsl #6
  40e3b4:	str	w9, [x25]
  40e3b8:	str	xzr, [x8, #8]!
  40e3bc:	stp	x14, x27, [x8, #8]
  40e3c0:	str	w11, [x8, #48]
  40e3c4:	stp	xzr, xzr, [x8, #24]
  40e3c8:	str	x28, [x8, #56]
  40e3cc:	str	x8, [x14]
  40e3d0:	mov	x14, x8
  40e3d4:	str	x8, [x27]
  40e3d8:	b	40e3e0 <error@@Base+0xc634>
  40e3dc:	mov	x14, x27
  40e3e0:	mov	w8, wzr
  40e3e4:	b	40e97c <error@@Base+0xcbd0>
  40e3e8:	ldr	x12, [sp, #56]
  40e3ec:	mov	x14, xzr
  40e3f0:	b	40e960 <error@@Base+0xcbb4>
  40e3f4:	mov	x8, x19
  40e3f8:	mov	w23, #0x1                   	// #1
  40e3fc:	mov	x19, x8
  40e400:	ldr	x8, [x8, #8]
  40e404:	cbnz	x8, 40e3fc <error@@Base+0xc650>
  40e408:	ldr	x8, [x19, #16]
  40e40c:	cbnz	x8, 40e3fc <error@@Base+0xc650>
  40e410:	ldr	w8, [x19, #48]
  40e414:	mov	w9, #0xff                  	// #255
  40e418:	movk	w9, #0x4, lsl #16
  40e41c:	and	w8, w8, w9
  40e420:	cmp	w8, #0x3
  40e424:	b.eq	40e458 <error@@Base+0xc6ac>  // b.none
  40e428:	cmp	w8, #0x6
  40e42c:	b.ne	40e46c <error@@Base+0xc6c0>  // b.any
  40e430:	ldr	x23, [x19, #40]
  40e434:	ldr	x0, [x23]
  40e438:	bl	401aa0 <free@plt>
  40e43c:	ldr	x0, [x23, #8]
  40e440:	bl	401aa0 <free@plt>
  40e444:	ldr	x0, [x23, #16]
  40e448:	bl	401aa0 <free@plt>
  40e44c:	ldr	x0, [x23, #24]
  40e450:	bl	401aa0 <free@plt>
  40e454:	b	40e45c <error@@Base+0xc6b0>
  40e458:	ldr	x23, [x19, #40]
  40e45c:	mov	x0, x23
  40e460:	bl	401aa0 <free@plt>
  40e464:	ldr	x12, [sp, #56]
  40e468:	mov	w23, #0x1                   	// #1
  40e46c:	ldr	x9, [x19]
  40e470:	cbz	x9, 40e490 <error@@Base+0xc6e4>
  40e474:	ldr	x8, [x9, #16]
  40e478:	cmp	x8, x19
  40e47c:	mov	x19, x9
  40e480:	b.eq	40e410 <error@@Base+0xc664>  // b.none
  40e484:	mov	x19, x9
  40e488:	cbz	x8, 40e410 <error@@Base+0xc664>
  40e48c:	b	40e3fc <error@@Base+0xc650>
  40e490:	mov	x14, xzr
  40e494:	b	40e964 <error@@Base+0xcbb8>
  40e498:	mov	x14, x19
  40e49c:	mov	x15, x19
  40e4a0:	mov	w11, #0x10                  	// #16
  40e4a4:	b.ne	40e518 <error@@Base+0xc76c>  // b.any
  40e4a8:	ldr	x21, [sp, #40]
  40e4ac:	cmp	x22, x23
  40e4b0:	b.ne	40e788 <error@@Base+0xc9dc>  // b.any
  40e4b4:	ldr	x20, [sp, #32]
  40e4b8:	mov	w23, #0x1                   	// #1
  40e4bc:	b	40e3e0 <error@@Base+0xc634>
  40e4c0:	mov	w0, #0x3c8                 	// #968
  40e4c4:	mov	x20, x14
  40e4c8:	bl	4018b0 <malloc@plt>
  40e4cc:	ldr	x12, [sp, #56]
  40e4d0:	mov	w13, #0xa                   	// #10
  40e4d4:	mov	w11, #0x10                  	// #16
  40e4d8:	cbz	x0, 40e94c <error@@Base+0xcba0>
  40e4dc:	ldr	x9, [x26]
  40e4e0:	mov	x14, x20
  40e4e4:	mov	w8, wzr
  40e4e8:	str	x9, [x0]
  40e4ec:	str	x0, [x26]
  40e4f0:	str	wzr, [x25]
  40e4f4:	b	40e0c4 <error@@Base+0xc318>
  40e4f8:	mov	w23, #0x1                   	// #1
  40e4fc:	tbz	w21, #21, 40e8e4 <error@@Base+0xcb38>
  40e500:	str	x19, [x20, #72]
  40e504:	ldur	q0, [x29, #-80]
  40e508:	ldr	x14, [sp, #48]
  40e50c:	str	q0, [x12]
  40e510:	strb	w23, [x12, #8]
  40e514:	b	40e964 <error@@Base+0xcbb8>
  40e518:	ldr	x14, [x19]
  40e51c:	mov	x15, x19
  40e520:	mov	w21, #0x2                   	// #2
  40e524:	ldr	w8, [x25]
  40e528:	cmp	w8, #0xf
  40e52c:	b.eq	40e6bc <error@@Base+0xc910>  // b.none
  40e530:	ldr	x0, [x26]
  40e534:	add	w10, w8, #0x1
  40e538:	sxtw	x8, w8
  40e53c:	add	x20, x0, x8, lsl #6
  40e540:	str	w10, [x25]
  40e544:	str	xzr, [x20, #8]!
  40e548:	add	x9, x15, #0x28
  40e54c:	stp	xzr, xzr, [x20, #8]
  40e550:	ldr	q0, [x9]
  40e554:	add	x27, sp, #0x50
  40e558:	stp	xzr, xzr, [x20, #24]
  40e55c:	str	x28, [x20, #56]
  40e560:	stur	q0, [x20, #40]
  40e564:	ldr	w8, [x20, #48]
  40e568:	and	w8, w8, #0xfff3ffff
  40e56c:	str	w8, [x20, #48]
  40e570:	mov	x8, x20
  40e574:	str	x20, [sp, #80]
  40e578:	str	x14, [x8]
  40e57c:	ldr	x8, [x27]
  40e580:	ldr	w9, [x8, #48]
  40e584:	orr	w9, w9, #0x40000
  40e588:	str	w9, [x8, #48]
  40e58c:	ldr	x8, [x15, #8]
  40e590:	ldr	x14, [x27]
  40e594:	cbz	x8, 40e5fc <error@@Base+0xc850>
  40e598:	add	x27, x14, #0x8
  40e59c:	mov	x15, x8
  40e5a0:	ldr	w8, [x25]
  40e5a4:	cmp	w8, #0xf
  40e5a8:	b.eq	40e624 <error@@Base+0xc878>  // b.none
  40e5ac:	ldr	x0, [x26]
  40e5b0:	add	w10, w8, #0x1
  40e5b4:	sxtw	x8, w8
  40e5b8:	add	x8, x0, x8, lsl #6
  40e5bc:	str	w10, [x25]
  40e5c0:	str	xzr, [x8, #8]!
  40e5c4:	add	x9, x15, #0x28
  40e5c8:	stp	xzr, xzr, [x8, #8]
  40e5cc:	ldr	q0, [x9]
  40e5d0:	stp	xzr, xzr, [x8, #24]
  40e5d4:	str	x28, [x8, #56]
  40e5d8:	stur	q0, [x8, #40]
  40e5dc:	ldr	w9, [x8, #48]
  40e5e0:	and	w9, w9, #0xfff3ffff
  40e5e4:	str	w9, [x8, #48]
  40e5e8:	str	x8, [x27]
  40e5ec:	b	40e578 <error@@Base+0xc7cc>
  40e5f0:	ldr	x15, [x8]
  40e5f4:	ldr	x14, [x14]
  40e5f8:	cbz	x15, 40e664 <error@@Base+0xc8b8>
  40e5fc:	mov	x9, x8
  40e600:	mov	x8, x15
  40e604:	ldr	x15, [x15, #16]
  40e608:	cmp	x15, x9
  40e60c:	b.eq	40e5f0 <error@@Base+0xc844>  // b.none
  40e610:	cbz	x15, 40e5f0 <error@@Base+0xc844>
  40e614:	add	x27, x14, #0x10
  40e618:	ldr	w8, [x25]
  40e61c:	cmp	w8, #0xf
  40e620:	b.ne	40e5ac <error@@Base+0xc800>  // b.any
  40e624:	mov	w0, #0x3c8                 	// #968
  40e628:	str	x15, [sp, #16]
  40e62c:	mov	x24, x14
  40e630:	bl	4018b0 <malloc@plt>
  40e634:	cbz	x0, 40e704 <error@@Base+0xc958>
  40e638:	ldr	x9, [x26]
  40e63c:	ldr	x12, [sp, #56]
  40e640:	ldr	x15, [sp, #16]
  40e644:	mov	w8, wzr
  40e648:	mov	w13, #0xa                   	// #10
  40e64c:	mov	w11, #0x10                  	// #16
  40e650:	mov	x14, x24
  40e654:	str	x9, [x0]
  40e658:	str	x0, [x26]
  40e65c:	str	wzr, [x25]
  40e660:	b	40e5b0 <error@@Base+0xc804>
  40e664:	ldr	w8, [x25]
  40e668:	cmp	w8, #0xf
  40e66c:	b.eq	40e70c <error@@Base+0xc960>  // b.none
  40e670:	ldr	x0, [x26]
  40e674:	mov	x15, x20
  40e678:	add	w9, w8, #0x1
  40e67c:	sxtw	x8, w8
  40e680:	add	x14, x0, x8, lsl #6
  40e684:	str	w9, [x25]
  40e688:	str	xzr, [x14, #8]!
  40e68c:	stp	x19, x15, [x14, #8]
  40e690:	str	w11, [x14, #48]
  40e694:	stp	xzr, xzr, [x14, #24]
  40e698:	str	x28, [x14, #56]
  40e69c:	str	x14, [x19]
  40e6a0:	cbz	x15, 40e94c <error@@Base+0xcba0>
  40e6a4:	cmp	x21, x22
  40e6a8:	add	x21, x21, #0x1
  40e6ac:	mov	x19, x14
  40e6b0:	str	x14, [x15]
  40e6b4:	b.ne	40e524 <error@@Base+0xc778>  // b.any
  40e6b8:	b	40e4a8 <error@@Base+0xc6fc>
  40e6bc:	mov	w0, #0x3c8                 	// #968
  40e6c0:	mov	x24, x15
  40e6c4:	mov	x20, x14
  40e6c8:	bl	4018b0 <malloc@plt>
  40e6cc:	cbz	x0, 40e6fc <error@@Base+0xc950>
  40e6d0:	ldr	x9, [x26]
  40e6d4:	ldr	x12, [sp, #56]
  40e6d8:	mov	w8, wzr
  40e6dc:	mov	w13, #0xa                   	// #10
  40e6e0:	mov	w11, #0x10                  	// #16
  40e6e4:	mov	x14, x20
  40e6e8:	mov	x15, x24
  40e6ec:	str	x9, [x0]
  40e6f0:	str	x0, [x26]
  40e6f4:	str	wzr, [x25]
  40e6f8:	b	40e534 <error@@Base+0xc788>
  40e6fc:	str	xzr, [sp, #80]
  40e700:	b	40e708 <error@@Base+0xc95c>
  40e704:	str	xzr, [x27]
  40e708:	mov	x20, xzr
  40e70c:	mov	w0, #0x3c8                 	// #968
  40e710:	bl	4018b0 <malloc@plt>
  40e714:	ldr	x12, [sp, #56]
  40e718:	mov	w13, #0xa                   	// #10
  40e71c:	mov	w11, #0x10                  	// #16
  40e720:	cbz	x0, 40e94c <error@@Base+0xcba0>
  40e724:	ldr	x9, [x26]
  40e728:	mov	x15, x20
  40e72c:	mov	w8, wzr
  40e730:	str	x9, [x0]
  40e734:	str	x0, [x26]
  40e738:	str	wzr, [x25]
  40e73c:	b	40e678 <error@@Base+0xc8cc>
  40e740:	ldr	x8, [sp, #24]
  40e744:	mov	x14, xzr
  40e748:	mov	w23, #0x1                   	// #1
  40e74c:	str	w11, [x8]
  40e750:	b	40e964 <error@@Base+0xcbb8>
  40e754:	mov	w0, #0x3c8                 	// #968
  40e758:	mov	x19, x14
  40e75c:	bl	4018b0 <malloc@plt>
  40e760:	cbz	x0, 40e8d8 <error@@Base+0xcb2c>
  40e764:	ldr	x9, [x26]
  40e768:	ldr	x12, [sp, #56]
  40e76c:	mov	w8, wzr
  40e770:	mov	w11, #0x10                  	// #16
  40e774:	mov	x14, x19
  40e778:	str	x9, [x0]
  40e77c:	str	x0, [x26]
  40e780:	str	wzr, [x25]
  40e784:	b	40e3a8 <error@@Base+0xc5fc>
  40e788:	mov	x20, x15
  40e78c:	ldr	x19, [x20], #40
  40e790:	ldr	w8, [x25]
  40e794:	cmp	w8, #0xf
  40e798:	b.eq	40e900 <error@@Base+0xcb54>  // b.none
  40e79c:	ldr	x0, [x26]
  40e7a0:	add	w9, w8, #0x1
  40e7a4:	sxtw	x8, w8
  40e7a8:	add	x21, x0, x8, lsl #6
  40e7ac:	str	w9, [x25]
  40e7b0:	str	xzr, [x21, #8]!
  40e7b4:	stp	xzr, xzr, [x21, #8]
  40e7b8:	ldr	q0, [x20]
  40e7bc:	add	x20, sp, #0x50
  40e7c0:	stp	xzr, xzr, [x21, #24]
  40e7c4:	str	x28, [x21, #56]
  40e7c8:	stur	q0, [x21, #40]
  40e7cc:	ldr	w8, [x21, #48]
  40e7d0:	and	w8, w8, #0xfff3ffff
  40e7d4:	str	w8, [x21, #48]
  40e7d8:	mov	x8, x21
  40e7dc:	str	x21, [sp, #80]
  40e7e0:	str	x19, [x8]
  40e7e4:	ldr	x8, [x20]
  40e7e8:	ldr	w9, [x8, #48]
  40e7ec:	orr	w9, w9, #0x40000
  40e7f0:	str	w9, [x8, #48]
  40e7f4:	ldr	x8, [x15, #8]
  40e7f8:	ldr	x19, [x20]
  40e7fc:	cbz	x8, 40e818 <error@@Base+0xca6c>
  40e800:	add	x20, x19, #0x8
  40e804:	mov	x15, x8
  40e808:	b	40e834 <error@@Base+0xca88>
  40e80c:	ldr	x15, [x8]
  40e810:	ldr	x19, [x19]
  40e814:	cbz	x15, 40e038 <error@@Base+0xc28c>
  40e818:	mov	x9, x8
  40e81c:	mov	x8, x15
  40e820:	ldr	x15, [x15, #16]
  40e824:	cmp	x15, x9
  40e828:	b.eq	40e80c <error@@Base+0xca60>  // b.none
  40e82c:	cbz	x15, 40e80c <error@@Base+0xca60>
  40e830:	add	x20, x19, #0x10
  40e834:	ldr	w8, [x25]
  40e838:	cmp	w8, #0xf
  40e83c:	b.eq	40e884 <error@@Base+0xcad8>  // b.none
  40e840:	ldr	x0, [x26]
  40e844:	add	w10, w8, #0x1
  40e848:	sxtw	x8, w8
  40e84c:	add	x8, x0, x8, lsl #6
  40e850:	str	w10, [x25]
  40e854:	str	xzr, [x8, #8]!
  40e858:	add	x9, x15, #0x28
  40e85c:	stp	xzr, xzr, [x8, #8]
  40e860:	ldr	q0, [x9]
  40e864:	stp	xzr, xzr, [x8, #24]
  40e868:	str	x28, [x8, #56]
  40e86c:	stur	q0, [x8, #40]
  40e870:	ldr	w9, [x8, #48]
  40e874:	and	w9, w9, #0xfff3ffff
  40e878:	str	w9, [x8, #48]
  40e87c:	str	x8, [x20]
  40e880:	b	40e7e0 <error@@Base+0xca34>
  40e884:	mov	w0, #0x3c8                 	// #968
  40e888:	mov	x27, x15
  40e88c:	mov	x24, x14
  40e890:	bl	4018b0 <malloc@plt>
  40e894:	cbz	x0, 40e944 <error@@Base+0xcb98>
  40e898:	ldr	x9, [x26]
  40e89c:	ldr	x12, [sp, #56]
  40e8a0:	mov	w8, wzr
  40e8a4:	mov	w13, #0xa                   	// #10
  40e8a8:	mov	x14, x24
  40e8ac:	mov	x15, x27
  40e8b0:	str	x9, [x0]
  40e8b4:	str	x0, [x26]
  40e8b8:	str	wzr, [x25]
  40e8bc:	b	40e844 <error@@Base+0xca98>
  40e8c0:	ldr	x8, [sp, #24]
  40e8c4:	mov	w9, #0xf                   	// #15
  40e8c8:	mov	x14, xzr
  40e8cc:	mov	w23, #0x1                   	// #1
  40e8d0:	str	w9, [x8]
  40e8d4:	b	40e964 <error@@Base+0xcbb8>
  40e8d8:	ldr	x12, [sp, #56]
  40e8dc:	mov	x14, xzr
  40e8e0:	b	40e964 <error@@Base+0xcbb8>
  40e8e4:	ldr	x9, [sp, #24]
  40e8e8:	cmp	w8, #0x2
  40e8ec:	mov	w8, #0x9                   	// #9
  40e8f0:	cinc	w8, w8, ne  // ne = any
  40e8f4:	mov	x14, xzr
  40e8f8:	str	w8, [x9]
  40e8fc:	b	40e964 <error@@Base+0xcbb8>
  40e900:	mov	w0, #0x3c8                 	// #968
  40e904:	mov	x24, x15
  40e908:	mov	x21, x14
  40e90c:	bl	4018b0 <malloc@plt>
  40e910:	cbz	x0, 40e93c <error@@Base+0xcb90>
  40e914:	ldr	x9, [x26]
  40e918:	ldr	x12, [sp, #56]
  40e91c:	mov	w8, wzr
  40e920:	mov	w13, #0xa                   	// #10
  40e924:	mov	x14, x21
  40e928:	mov	x15, x24
  40e92c:	str	x9, [x0]
  40e930:	str	x0, [x26]
  40e934:	str	wzr, [x25]
  40e938:	b	40e7a0 <error@@Base+0xc9f4>
  40e93c:	str	xzr, [sp, #80]
  40e940:	b	40e948 <error@@Base+0xcb9c>
  40e944:	str	xzr, [x20]
  40e948:	ldr	x12, [sp, #56]
  40e94c:	ldp	x8, x20, [sp, #24]
  40e950:	ldr	x21, [sp, #40]
  40e954:	mov	w9, #0xc                   	// #12
  40e958:	mov	x14, xzr
  40e95c:	str	w9, [x8]
  40e960:	mov	w23, #0x1                   	// #1
  40e964:	cmp	x14, #0x0
  40e968:	cset	w8, eq  // eq = none
  40e96c:	cbnz	x14, 40e97c <error@@Base+0xcbd0>
  40e970:	ldr	x9, [sp, #24]
  40e974:	ldr	w9, [x9]
  40e978:	cbnz	w9, 40eb88 <error@@Base+0xcddc>
  40e97c:	mov	x9, x14
  40e980:	tbz	w21, #24, 40ddd0 <error@@Base+0xc024>
  40e984:	ldrb	w9, [x12, #8]
  40e988:	cmp	w9, #0x17
  40e98c:	b.eq	40e99c <error@@Base+0xcbf0>  // b.none
  40e990:	cmp	w9, #0xb
  40e994:	mov	x9, x14
  40e998:	b.ne	40ddd0 <error@@Base+0xc024>  // b.any
  40e99c:	ldr	x22, [sp, #24]
  40e9a0:	tbz	w8, #0, 40e9d4 <error@@Base+0xcc28>
  40e9a4:	mov	w8, #0xd                   	// #13
  40e9a8:	str	xzr, [sp, #48]
  40e9ac:	str	w8, [x22]
  40e9b0:	ldr	x0, [sp, #48]
  40e9b4:	ldp	x20, x19, [sp, #272]
  40e9b8:	ldp	x22, x21, [sp, #256]
  40e9bc:	ldp	x24, x23, [sp, #240]
  40e9c0:	ldp	x26, x25, [sp, #224]
  40e9c4:	ldp	x28, x27, [sp, #208]
  40e9c8:	ldp	x29, x30, [sp, #192]
  40e9cc:	add	sp, sp, #0x120
  40e9d0:	ret
  40e9d4:	mov	w19, #0xff                  	// #255
  40e9d8:	movk	w19, #0x4, lsl #16
  40e9dc:	mov	x21, x14
  40e9e0:	ldr	x14, [x14, #8]
  40e9e4:	cbnz	x14, 40e9dc <error@@Base+0xcc30>
  40e9e8:	ldr	x14, [x21, #16]
  40e9ec:	cbnz	x14, 40e9dc <error@@Base+0xcc30>
  40e9f0:	ldr	w8, [x21, #48]
  40e9f4:	and	w8, w8, w19
  40e9f8:	cmp	w8, #0x3
  40e9fc:	b.eq	40ea30 <error@@Base+0xcc84>  // b.none
  40ea00:	cmp	w8, #0x6
  40ea04:	b.ne	40ea3c <error@@Base+0xcc90>  // b.any
  40ea08:	ldr	x20, [x21, #40]
  40ea0c:	ldr	x0, [x20]
  40ea10:	bl	401aa0 <free@plt>
  40ea14:	ldr	x0, [x20, #8]
  40ea18:	bl	401aa0 <free@plt>
  40ea1c:	ldr	x0, [x20, #16]
  40ea20:	bl	401aa0 <free@plt>
  40ea24:	ldr	x0, [x20, #24]
  40ea28:	bl	401aa0 <free@plt>
  40ea2c:	b	40ea34 <error@@Base+0xcc88>
  40ea30:	ldr	x20, [x21, #40]
  40ea34:	mov	x0, x20
  40ea38:	bl	401aa0 <free@plt>
  40ea3c:	ldr	x8, [x21]
  40ea40:	cbz	x8, 40e9a4 <error@@Base+0xcbf8>
  40ea44:	ldr	x14, [x8, #16]
  40ea48:	cmp	x14, x21
  40ea4c:	mov	x21, x8
  40ea50:	b.eq	40e9f0 <error@@Base+0xcc44>  // b.none
  40ea54:	mov	x21, x8
  40ea58:	cbz	x14, 40e9f0 <error@@Base+0xcc44>
  40ea5c:	b	40e9dc <error@@Base+0xcc30>
  40ea60:	mov	w8, #0x5                   	// #5
  40ea64:	str	w8, [x14]
  40ea68:	ldr	w8, [x23, #128]
  40ea6c:	ldr	x21, [sp, #40]
  40ea70:	cmp	w8, #0xf
  40ea74:	b.eq	40eec0 <error@@Base+0xd114>  // b.none
  40ea78:	ldr	x0, [x23, #112]
  40ea7c:	add	w9, w8, #0x1
  40ea80:	sxtw	x8, w8
  40ea84:	add	x19, x0, x8, lsl #6
  40ea88:	str	w9, [x23, #128]
  40ea8c:	str	xzr, [x19, #8]!
  40ea90:	stp	xzr, xzr, [x19, #8]
  40ea94:	ldr	q0, [x14]
  40ea98:	mov	x8, #0xffffffffffffffff    	// #-1
  40ea9c:	str	x8, [x19, #56]
  40eaa0:	stp	xzr, xzr, [x19, #24]
  40eaa4:	stur	q0, [x19, #40]
  40eaa8:	ldr	w9, [x19, #48]
  40eaac:	and	w8, w9, #0xfff3ffff
  40eab0:	str	w8, [x19, #48]
  40eab4:	mov	w8, #0xa                   	// #10
  40eab8:	str	w8, [x14]
  40eabc:	ldr	w8, [x23, #128]
  40eac0:	cmp	w8, #0xf
  40eac4:	b.ne	40d594 <error@@Base+0xb7e8>  // b.any
  40eac8:	mov	w0, #0x3c8                 	// #968
  40eacc:	bl	4018b0 <malloc@plt>
  40ead0:	cbz	x0, 40ef9c <error@@Base+0xd1f0>
  40ead4:	ldr	x9, [x23, #112]
  40ead8:	ldr	x21, [sp, #40]
  40eadc:	ldr	x14, [sp, #56]
  40eae0:	mov	w8, wzr
  40eae4:	str	x9, [x0]
  40eae8:	str	x0, [x23, #112]
  40eaec:	str	wzr, [x23, #128]
  40eaf0:	b	40d598 <error@@Base+0xb7ec>
  40eaf4:	ldr	w8, [x23, #128]
  40eaf8:	cmp	w8, #0xf
  40eafc:	b.eq	40eeec <error@@Base+0xd140>  // b.none
  40eb00:	ldr	x0, [x23, #112]
  40eb04:	add	w9, w8, #0x1
  40eb08:	sxtw	x8, w8
  40eb0c:	add	x10, x0, x8, lsl #6
  40eb10:	str	w9, [x23, #128]
  40eb14:	str	xzr, [x10, #8]!
  40eb18:	stp	xzr, xzr, [x10, #8]
  40eb1c:	ldr	q0, [x14]
  40eb20:	mov	x9, #0xffffffffffffffff    	// #-1
  40eb24:	stp	xzr, xzr, [x10, #24]
  40eb28:	str	x9, [x10, #56]
  40eb2c:	stur	q0, [x10, #40]
  40eb30:	ldr	w8, [x10, #48]
  40eb34:	and	w8, w8, #0xfff3ffff
  40eb38:	str	w8, [x10, #48]
  40eb3c:	mov	x8, x10
  40eb40:	ldr	x19, [sp, #32]
  40eb44:	mov	x0, x14
  40eb48:	mov	x2, x21
  40eb4c:	str	x8, [sp, #48]
  40eb50:	mov	x1, x19
  40eb54:	bl	40c678 <error@@Base+0xa8cc>
  40eb58:	ldr	x8, [x19, #72]
  40eb5c:	add	x8, x8, w0, sxtw
  40eb60:	str	x8, [x19, #72]
  40eb64:	b	40e9b0 <error@@Base+0xcc04>
  40eb68:	ldrb	w8, [x20, #8]
  40eb6c:	mov	x25, x0
  40eb70:	cmp	w8, #0x9
  40eb74:	b.ne	40efec <error@@Base+0xd240>  // b.any
  40eb78:	mov	x14, x20
  40eb7c:	cmp	x19, #0x8
  40eb80:	b.ls	40d258 <error@@Base+0xb4ac>  // b.plast
  40eb84:	b	40d270 <error@@Base+0xb4c4>
  40eb88:	ldr	x9, [sp, #48]
  40eb8c:	cbz	x9, 40d72c <error@@Base+0xb980>
  40eb90:	mov	w20, #0xff                  	// #255
  40eb94:	movk	w20, #0x4, lsl #16
  40eb98:	mov	x21, x9
  40eb9c:	ldr	x9, [x9, #8]
  40eba0:	cbnz	x9, 40eb98 <error@@Base+0xcdec>
  40eba4:	ldr	x9, [x21, #16]
  40eba8:	cbnz	x9, 40eb98 <error@@Base+0xcdec>
  40ebac:	ldr	w8, [x21, #48]
  40ebb0:	and	w8, w8, w20
  40ebb4:	cmp	w8, #0x3
  40ebb8:	b.eq	40ebec <error@@Base+0xce40>  // b.none
  40ebbc:	cmp	w8, #0x6
  40ebc0:	b.ne	40ebf8 <error@@Base+0xce4c>  // b.any
  40ebc4:	ldr	x19, [x21, #40]
  40ebc8:	ldr	x0, [x19]
  40ebcc:	bl	401aa0 <free@plt>
  40ebd0:	ldr	x0, [x19, #8]
  40ebd4:	bl	401aa0 <free@plt>
  40ebd8:	ldr	x0, [x19, #16]
  40ebdc:	bl	401aa0 <free@plt>
  40ebe0:	ldr	x0, [x19, #24]
  40ebe4:	bl	401aa0 <free@plt>
  40ebe8:	b	40ebf0 <error@@Base+0xce44>
  40ebec:	ldr	x19, [x21, #40]
  40ebf0:	mov	x0, x19
  40ebf4:	bl	401aa0 <free@plt>
  40ebf8:	ldr	x8, [x21]
  40ebfc:	cbz	x8, 40d72c <error@@Base+0xb980>
  40ec00:	ldr	x9, [x8, #16]
  40ec04:	cmp	x9, x21
  40ec08:	mov	x21, x8
  40ec0c:	b.eq	40ebac <error@@Base+0xce00>  // b.none
  40ec10:	mov	x21, x8
  40ec14:	cbz	x9, 40ebac <error@@Base+0xce00>
  40ec18:	b	40eb98 <error@@Base+0xcdec>
  40ec1c:	cmp	w8, #0x2
  40ec20:	b.lt	40ec34 <error@@Base+0xce88>  // b.tstop
  40ec24:	ldr	x8, [x24, #72]
  40ec28:	cbnz	x8, 40dca4 <error@@Base+0xbef8>
  40ec2c:	ldrb	w8, [x24, #32]
  40ec30:	tbnz	w8, #0, 40dca4 <error@@Base+0xbef8>
  40ec34:	ldr	x0, [x24]
  40ec38:	bl	401aa0 <free@plt>
  40ec3c:	ldr	x0, [x24, #8]
  40ec40:	bl	401aa0 <free@plt>
  40ec44:	ldr	x0, [x24, #16]
  40ec48:	bl	401aa0 <free@plt>
  40ec4c:	ldr	x0, [x24, #24]
  40ec50:	bl	401aa0 <free@plt>
  40ec54:	mov	x0, x24
  40ec58:	bl	401aa0 <free@plt>
  40ec5c:	ldr	w8, [x23, #128]
  40ec60:	cmp	w8, #0xf
  40ec64:	b.eq	40f0c4 <error@@Base+0xd318>  // b.none
  40ec68:	ldr	x0, [x23, #112]
  40ec6c:	ldr	x14, [sp, #56]
  40ec70:	add	w9, w8, #0x1
  40ec74:	sxtw	x8, w8
  40ec78:	add	x8, x0, x8, lsl #6
  40ec7c:	mov	w10, #0x3                   	// #3
  40ec80:	mov	x11, #0xffffffffffffffff    	// #-1
  40ec84:	str	w9, [x23, #128]
  40ec88:	str	xzr, [x8, #8]!
  40ec8c:	stp	xzr, xzr, [x8, #16]
  40ec90:	str	xzr, [x8, #8]
  40ec94:	str	w10, [x8, #48]
  40ec98:	stp	xzr, x25, [x8, #32]
  40ec9c:	str	x8, [sp, #48]
  40eca0:	str	x11, [x8, #56]
  40eca4:	b	40dd98 <error@@Base+0xbfec>
  40eca8:	mov	x0, x25
  40ecac:	bl	401aa0 <free@plt>
  40ecb0:	ldr	x14, [sp, #56]
  40ecb4:	str	x19, [sp, #48]
  40ecb8:	b	40dd98 <error@@Base+0xbfec>
  40ecbc:	str	x28, [sp, #24]
  40ecc0:	mov	w0, #0x7                   	// #7
  40ecc4:	b	40ee20 <error@@Base+0xd074>
  40ecc8:	str	x28, [sp, #24]
  40eccc:	b	40ee20 <error@@Base+0xd074>
  40ecd0:	mov	w0, #0x3c8                 	// #968
  40ecd4:	bl	4018b0 <malloc@plt>
  40ecd8:	cbz	x0, 40efdc <error@@Base+0xd230>
  40ecdc:	ldr	x9, [x23, #112]
  40ece0:	ldr	x14, [sp, #56]
  40ece4:	mov	w8, wzr
  40ece8:	str	x9, [x0]
  40ecec:	str	x0, [x23, #112]
  40ecf0:	str	wzr, [x23, #128]
  40ecf4:	b	40d128 <error@@Base+0xb37c>
  40ecf8:	mov	w8, #0x2                   	// #2
  40ecfc:	b	40f0ec <error@@Base+0xd340>
  40ed00:	mov	w8, #0x6                   	// #6
  40ed04:	str	xzr, [sp, #48]
  40ed08:	str	w8, [x28]
  40ed0c:	b	40e9b0 <error@@Base+0xcc04>
  40ed10:	mov	w0, #0x3c8                 	// #968
  40ed14:	bl	4018b0 <malloc@plt>
  40ed18:	cbz	x0, 40efdc <error@@Base+0xd230>
  40ed1c:	ldr	x9, [x23, #112]
  40ed20:	ldr	x10, [sp, #32]
  40ed24:	ldr	x14, [sp, #56]
  40ed28:	mov	w8, wzr
  40ed2c:	str	x9, [x0]
  40ed30:	str	x0, [x23, #112]
  40ed34:	str	wzr, [x23, #128]
  40ed38:	b	40d2d8 <error@@Base+0xb52c>
  40ed3c:	mov	w0, #0x3c8                 	// #968
  40ed40:	bl	4018b0 <malloc@plt>
  40ed44:	cbz	x0, 40efdc <error@@Base+0xd230>
  40ed48:	ldr	x9, [x23, #112]
  40ed4c:	ldr	x14, [sp, #56]
  40ed50:	mov	w8, wzr
  40ed54:	str	x9, [x0]
  40ed58:	str	x0, [x23, #112]
  40ed5c:	str	wzr, [x23, #128]
  40ed60:	b	40d488 <error@@Base+0xb6dc>
  40ed64:	mov	x0, x25
  40ed68:	bl	401aa0 <free@plt>
  40ed6c:	mov	x0, x24
  40ed70:	bl	401aa0 <free@plt>
  40ed74:	b	40efdc <error@@Base+0xd230>
  40ed78:	mov	w0, #0x3c8                 	// #968
  40ed7c:	bl	4018b0 <malloc@plt>
  40ed80:	cbz	x0, 40efdc <error@@Base+0xd230>
  40ed84:	ldr	x9, [x23, #112]
  40ed88:	ldr	x14, [sp, #56]
  40ed8c:	mov	w8, wzr
  40ed90:	str	x9, [x0]
  40ed94:	str	x0, [x23, #112]
  40ed98:	str	wzr, [x23, #128]
  40ed9c:	b	40d1b8 <error@@Base+0xb40c>
  40eda0:	mov	w0, #0x3c8                 	// #968
  40eda4:	bl	4018b0 <malloc@plt>
  40eda8:	cbz	x0, 40f0e8 <error@@Base+0xd33c>
  40edac:	ldr	x9, [x23, #112]
  40edb0:	ldr	x14, [sp, #56]
  40edb4:	mov	w8, wzr
  40edb8:	str	x9, [x0]
  40edbc:	str	x0, [x23, #112]
  40edc0:	str	wzr, [x23, #128]
  40edc4:	b	40dcc0 <error@@Base+0xbf14>
  40edc8:	mov	w0, #0x3c8                 	// #968
  40edcc:	bl	4018b0 <malloc@plt>
  40edd0:	cbz	x0, 40f0e8 <error@@Base+0xd33c>
  40edd4:	ldr	x9, [x23, #112]
  40edd8:	ldr	x14, [sp, #56]
  40eddc:	mov	w8, wzr
  40ede0:	str	x9, [x0]
  40ede4:	str	x0, [x23, #112]
  40ede8:	str	wzr, [x23, #128]
  40edec:	b	40dd20 <error@@Base+0xbf74>
  40edf0:	mov	w0, #0x3c8                 	// #968
  40edf4:	bl	4018b0 <malloc@plt>
  40edf8:	cbz	x0, 40f0e8 <error@@Base+0xd33c>
  40edfc:	ldr	x9, [x23, #112]
  40ee00:	ldr	x14, [sp, #56]
  40ee04:	mov	w8, wzr
  40ee08:	str	x9, [x0]
  40ee0c:	str	x0, [x23, #112]
  40ee10:	str	wzr, [x23, #128]
  40ee14:	b	40dd60 <error@@Base+0xbfb4>
  40ee18:	str	x28, [sp, #24]
  40ee1c:	mov	w0, #0x3                   	// #3
  40ee20:	ldr	x28, [sp, #24]
  40ee24:	str	w0, [x28]
  40ee28:	mov	x0, x25
  40ee2c:	bl	401aa0 <free@plt>
  40ee30:	ldr	x0, [x24]
  40ee34:	bl	401aa0 <free@plt>
  40ee38:	ldr	x0, [x24, #8]
  40ee3c:	bl	401aa0 <free@plt>
  40ee40:	ldr	x0, [x24, #16]
  40ee44:	bl	401aa0 <free@plt>
  40ee48:	ldr	x0, [x24, #24]
  40ee4c:	bl	401aa0 <free@plt>
  40ee50:	mov	x0, x24
  40ee54:	bl	401aa0 <free@plt>
  40ee58:	ldr	w8, [x28]
  40ee5c:	ldr	x14, [sp, #56]
  40ee60:	str	xzr, [sp, #48]
  40ee64:	cbz	w8, 40dd98 <error@@Base+0xbfec>
  40ee68:	b	40e9b0 <error@@Base+0xcc04>
  40ee6c:	mov	w0, #0x3c8                 	// #968
  40ee70:	bl	4018b0 <malloc@plt>
  40ee74:	cbz	x0, 40efdc <error@@Base+0xd230>
  40ee78:	ldr	x9, [x23, #112]
  40ee7c:	ldr	x14, [sp, #56]
  40ee80:	mov	w8, wzr
  40ee84:	str	x9, [x0]
  40ee88:	str	x0, [x23, #112]
  40ee8c:	str	wzr, [x23, #128]
  40ee90:	b	40d280 <error@@Base+0xb4d4>
  40ee94:	mov	w0, #0x3c8                 	// #968
  40ee98:	bl	4018b0 <malloc@plt>
  40ee9c:	cbz	x0, 40f094 <error@@Base+0xd2e8>
  40eea0:	ldr	x9, [x23, #112]
  40eea4:	ldr	x21, [sp, #40]
  40eea8:	ldr	x14, [sp, #56]
  40eeac:	mov	w8, wzr
  40eeb0:	str	x9, [x0]
  40eeb4:	str	x0, [x23, #112]
  40eeb8:	str	wzr, [x23, #128]
  40eebc:	b	40d548 <error@@Base+0xb79c>
  40eec0:	mov	w0, #0x3c8                 	// #968
  40eec4:	bl	4018b0 <malloc@plt>
  40eec8:	cbz	x0, 40f0a0 <error@@Base+0xd2f4>
  40eecc:	ldr	x9, [x23, #112]
  40eed0:	ldr	x21, [sp, #40]
  40eed4:	ldr	x14, [sp, #56]
  40eed8:	mov	w8, wzr
  40eedc:	str	x9, [x0]
  40eee0:	str	x0, [x23, #112]
  40eee4:	str	wzr, [x23, #128]
  40eee8:	b	40ea7c <error@@Base+0xccd0>
  40eeec:	mov	w0, #0x3c8                 	// #968
  40eef0:	bl	4018b0 <malloc@plt>
  40eef4:	cbz	x0, 40efdc <error@@Base+0xd230>
  40eef8:	ldr	x9, [x23, #112]
  40eefc:	ldr	x21, [sp, #40]
  40ef00:	ldr	x14, [sp, #56]
  40ef04:	mov	w8, wzr
  40ef08:	str	x9, [x0]
  40ef0c:	str	x0, [x23, #112]
  40ef10:	str	wzr, [x23, #128]
  40ef14:	b	40eb04 <error@@Base+0xcd58>
  40ef18:	mov	x20, xzr
  40ef1c:	mov	x19, xzr
  40ef20:	b	40ef2c <error@@Base+0xd180>
  40ef24:	mov	w19, #0x2                   	// #2
  40ef28:	mov	w20, #0x80                  	// #128
  40ef2c:	bl	401a80 <__ctype_b_loc@plt>
  40ef30:	ldr	x8, [x0]
  40ef34:	ldr	x14, [sp, #56]
  40ef38:	mov	w9, #0x1                   	// #1
  40ef3c:	add	x8, x8, x20, lsl #1
  40ef40:	b	40ef58 <error@@Base+0xd1ac>
  40ef44:	add	x19, x19, #0x1
  40ef48:	add	x20, x20, #0x40
  40ef4c:	cmp	x19, #0x4
  40ef50:	add	x8, x8, #0x80
  40ef54:	b.eq	40d518 <error@@Base+0xb76c>  // b.none
  40ef58:	add	x11, x23, x19, lsl #3
  40ef5c:	mov	x10, xzr
  40ef60:	add	x11, x11, #0xb8
  40ef64:	b	40ef84 <error@@Base+0xd1d8>
  40ef68:	ldr	x12, [x11]
  40ef6c:	lsl	x13, x9, x10
  40ef70:	orr	x12, x12, x13
  40ef74:	str	x12, [x11]
  40ef78:	add	x10, x10, #0x1
  40ef7c:	cmp	x10, #0x40
  40ef80:	b.eq	40ef44 <error@@Base+0xd198>  // b.none
  40ef84:	add	x12, x20, x10
  40ef88:	cmp	x12, #0x5f
  40ef8c:	b.eq	40ef68 <error@@Base+0xd1bc>  // b.none
  40ef90:	ldrh	w12, [x8, x10, lsl #1]
  40ef94:	tbz	w12, #3, 40ef78 <error@@Base+0xd1cc>
  40ef98:	b	40ef68 <error@@Base+0xd1bc>
  40ef9c:	ldr	x21, [sp, #40]
  40efa0:	ldr	x14, [sp, #56]
  40efa4:	mov	x20, xzr
  40efa8:	ldr	w8, [x23, #128]
  40efac:	cmp	w8, #0xf
  40efb0:	b.ne	40d5dc <error@@Base+0xb830>  // b.any
  40efb4:	mov	w0, #0x3c8                 	// #968
  40efb8:	bl	4018b0 <malloc@plt>
  40efbc:	ldr	x14, [sp, #56]
  40efc0:	cbz	x0, 40efdc <error@@Base+0xd230>
  40efc4:	ldr	x9, [x23, #112]
  40efc8:	mov	w8, wzr
  40efcc:	str	x9, [x0]
  40efd0:	str	x0, [x23, #112]
  40efd4:	str	wzr, [x23, #128]
  40efd8:	b	40d5e0 <error@@Base+0xb834>
  40efdc:	mov	w8, #0xc                   	// #12
  40efe0:	str	xzr, [sp, #48]
  40efe4:	str	w8, [x28]
  40efe8:	b	40e9b0 <error@@Base+0xcc04>
  40efec:	cbz	x25, 40f07c <error@@Base+0xd2d0>
  40eff0:	mov	w19, #0xff                  	// #255
  40eff4:	movk	w19, #0x4, lsl #16
  40eff8:	mov	x21, x25
  40effc:	ldr	x25, [x25, #8]
  40f000:	cbnz	x25, 40eff8 <error@@Base+0xd24c>
  40f004:	ldr	x25, [x21, #16]
  40f008:	cbnz	x25, 40eff8 <error@@Base+0xd24c>
  40f00c:	ldr	w8, [x21, #48]
  40f010:	and	w8, w8, w19
  40f014:	cmp	w8, #0x3
  40f018:	b.eq	40f04c <error@@Base+0xd2a0>  // b.none
  40f01c:	cmp	w8, #0x6
  40f020:	b.ne	40f058 <error@@Base+0xd2ac>  // b.any
  40f024:	ldr	x20, [x21, #40]
  40f028:	ldr	x0, [x20]
  40f02c:	bl	401aa0 <free@plt>
  40f030:	ldr	x0, [x20, #8]
  40f034:	bl	401aa0 <free@plt>
  40f038:	ldr	x0, [x20, #16]
  40f03c:	bl	401aa0 <free@plt>
  40f040:	ldr	x0, [x20, #24]
  40f044:	bl	401aa0 <free@plt>
  40f048:	b	40f050 <error@@Base+0xd2a4>
  40f04c:	ldr	x20, [x21, #40]
  40f050:	mov	x0, x20
  40f054:	bl	401aa0 <free@plt>
  40f058:	ldr	x8, [x21]
  40f05c:	cbz	x8, 40f07c <error@@Base+0xd2d0>
  40f060:	ldr	x25, [x8, #16]
  40f064:	cmp	x25, x21
  40f068:	mov	x21, x8
  40f06c:	b.eq	40f00c <error@@Base+0xd260>  // b.none
  40f070:	mov	x21, x8
  40f074:	cbz	x25, 40f00c <error@@Base+0xd260>
  40f078:	b	40eff8 <error@@Base+0xd24c>
  40f07c:	mov	w8, #0x8                   	// #8
  40f080:	str	xzr, [sp, #48]
  40f084:	str	w8, [x28]
  40f088:	b	40e9b0 <error@@Base+0xcc04>
  40f08c:	mov	w0, #0xb                   	// #11
  40f090:	b	40ee20 <error@@Base+0xd074>
  40f094:	mov	x19, xzr
  40f098:	mov	w8, #0x9                   	// #9
  40f09c:	b	40f0a8 <error@@Base+0xd2fc>
  40f0a0:	mov	x19, xzr
  40f0a4:	mov	w8, #0xa                   	// #10
  40f0a8:	ldr	x21, [sp, #40]
  40f0ac:	ldr	x14, [sp, #56]
  40f0b0:	str	w8, [x14]
  40f0b4:	ldr	w8, [x23, #128]
  40f0b8:	cmp	w8, #0xf
  40f0bc:	b.ne	40d594 <error@@Base+0xb7e8>  // b.any
  40f0c0:	b	40eac8 <error@@Base+0xcd1c>
  40f0c4:	mov	w0, #0x3c8                 	// #968
  40f0c8:	bl	4018b0 <malloc@plt>
  40f0cc:	cbz	x0, 40f0e8 <error@@Base+0xd33c>
  40f0d0:	ldr	x9, [x23, #112]
  40f0d4:	mov	w8, wzr
  40f0d8:	str	x9, [x0]
  40f0dc:	str	x0, [x23, #112]
  40f0e0:	str	wzr, [x23, #128]
  40f0e4:	b	40ec6c <error@@Base+0xcec0>
  40f0e8:	mov	w8, #0xc                   	// #12
  40f0ec:	str	w8, [x28]
  40f0f0:	b	40ee28 <error@@Base+0xd07c>
  40f0f4:	mov	x0, x22
  40f0f8:	bl	401aa0 <free@plt>
  40f0fc:	ldr	x0, [sp]
  40f100:	bl	401aa0 <free@plt>
  40f104:	mov	w0, #0xc                   	// #12
  40f108:	b	40ee20 <error@@Base+0xd074>
  40f10c:	adrp	x0, 418000 <error@@Base+0x16254>
  40f110:	adrp	x1, 419000 <error@@Base+0x17254>
  40f114:	adrp	x3, 419000 <error@@Base+0x17254>
  40f118:	add	x0, x0, #0xffb
  40f11c:	add	x1, x1, #0x3e8
  40f120:	add	x3, x3, #0x3f4
  40f124:	mov	w2, #0xced                 	// #3309
  40f128:	bl	401b90 <__assert_fail@plt>
  40f12c:	sub	sp, sp, #0x60
  40f130:	stp	x26, x25, [sp, #32]
  40f134:	stp	x20, x19, [sp, #80]
  40f138:	mov	x26, x1
  40f13c:	mov	x20, x0
  40f140:	mov	w0, #0x20                  	// #32
  40f144:	mov	w1, #0x1                   	// #1
  40f148:	stp	x29, x30, [sp, #16]
  40f14c:	stp	x24, x23, [sp, #48]
  40f150:	stp	x22, x21, [sp, #64]
  40f154:	add	x29, sp, #0x10
  40f158:	mov	x21, x5
  40f15c:	mov	w23, w4
  40f160:	mov	x24, x3
  40f164:	mov	x25, x2
  40f168:	str	xzr, [sp, #8]
  40f16c:	bl	401930 <calloc@plt>
  40f170:	cbz	x0, 40f444 <error@@Base+0xd698>
  40f174:	mov	x22, x0
  40f178:	mov	w0, #0x50                  	// #80
  40f17c:	mov	w1, #0x1                   	// #1
  40f180:	bl	401930 <calloc@plt>
  40f184:	cbz	x0, 40f3a8 <error@@Base+0xd5fc>
  40f188:	mov	x19, x0
  40f18c:	and	w8, w23, #0x1
  40f190:	strb	w8, [x0, #32]
  40f194:	add	x3, sp, #0x8
  40f198:	mov	x0, x26
  40f19c:	mov	x1, x22
  40f1a0:	mov	x2, x19
  40f1a4:	mov	x4, x25
  40f1a8:	mov	x5, xzr
  40f1ac:	bl	40f8d8 <error@@Base+0xdb2c>
  40f1b0:	cbnz	w0, 40f3b0 <error@@Base+0xd604>
  40f1b4:	ldrb	w8, [x24]
  40f1b8:	cbz	w8, 40f1e4 <error@@Base+0xd438>
  40f1bc:	add	x9, x24, #0x1
  40f1c0:	mov	w10, #0x1                   	// #1
  40f1c4:	lsr	w11, w8, #3
  40f1c8:	and	x11, x11, #0x18
  40f1cc:	ldr	x12, [x22, x11]
  40f1d0:	lsl	x8, x10, x8
  40f1d4:	orr	x8, x12, x8
  40f1d8:	str	x8, [x22, x11]
  40f1dc:	ldrb	w8, [x9], #1
  40f1e0:	cbnz	w8, 40f1c4 <error@@Base+0xd418>
  40f1e4:	tbnz	w23, #0, 40f2d8 <error@@Base+0xd52c>
  40f1e8:	ldr	w8, [x20, #180]
  40f1ec:	cmp	w8, #0x2
  40f1f0:	b.ge	40f2f4 <error@@Base+0xd548>  // b.tcont
  40f1f4:	ldr	w8, [x20, #128]
  40f1f8:	cmp	w8, #0xf
  40f1fc:	b.eq	40f33c <error@@Base+0xd590>  // b.none
  40f200:	ldr	x0, [x20, #112]
  40f204:	add	w9, w8, #0x1
  40f208:	sxtw	x8, w8
  40f20c:	add	x23, x0, x8, lsl #6
  40f210:	str	w9, [x20, #128]
  40f214:	mov	w9, #0x3                   	// #3
  40f218:	mov	x8, #0xffffffffffffffff    	// #-1
  40f21c:	str	xzr, [x23, #8]!
  40f220:	stp	xzr, xzr, [x23, #16]
  40f224:	str	xzr, [x23, #8]
  40f228:	str	w9, [x23, #48]
  40f22c:	stp	xzr, x22, [x23, #32]
  40f230:	str	x8, [x23, #56]
  40f234:	ldr	w8, [x20, #180]
  40f238:	cmp	w8, #0x2
  40f23c:	b.lt	40f360 <error@@Base+0xd5b4>  // b.tstop
  40f240:	ldrb	w9, [x20, #176]
  40f244:	ldr	w8, [x20, #128]
  40f248:	orr	w9, w9, #0x2
  40f24c:	cmp	w8, #0xf
  40f250:	strb	w9, [x20, #176]
  40f254:	b.eq	40f3f0 <error@@Base+0xd644>  // b.none
  40f258:	ldr	x0, [x20, #112]
  40f25c:	add	w9, w8, #0x1
  40f260:	sxtw	x8, w8
  40f264:	add	x21, x0, x8, lsl #6
  40f268:	str	w9, [x20, #128]
  40f26c:	mov	w9, #0x6                   	// #6
  40f270:	mov	x8, #0xffffffffffffffff    	// #-1
  40f274:	str	xzr, [x21, #8]!
  40f278:	stp	xzr, xzr, [x21, #16]
  40f27c:	str	xzr, [x21, #8]
  40f280:	str	w9, [x21, #48]
  40f284:	stp	xzr, x19, [x21, #32]
  40f288:	str	x8, [x21, #56]
  40f28c:	ldr	w8, [x20, #128]
  40f290:	cmp	w8, #0xf
  40f294:	b.eq	40f454 <error@@Base+0xd6a8>  // b.none
  40f298:	ldr	x0, [x20, #112]
  40f29c:	add	w9, w8, #0x1
  40f2a0:	sxtw	x8, w8
  40f2a4:	add	x8, x0, x8, lsl #6
  40f2a8:	str	w9, [x20, #128]
  40f2ac:	mov	w9, #0xa                   	// #10
  40f2b0:	mov	x10, #0xffffffffffffffff    	// #-1
  40f2b4:	str	xzr, [x8, #8]!
  40f2b8:	stp	x23, x21, [x8, #8]
  40f2bc:	str	w9, [x8, #48]
  40f2c0:	stp	xzr, xzr, [x8, #24]
  40f2c4:	str	x10, [x8, #56]
  40f2c8:	str	x8, [x23]
  40f2cc:	str	x8, [x21]
  40f2d0:	mov	x23, x8
  40f2d4:	b	40f388 <error@@Base+0xd5dc>
  40f2d8:	ldp	q0, q1, [x22]
  40f2dc:	mvn	v0.16b, v0.16b
  40f2e0:	mvn	v1.16b, v1.16b
  40f2e4:	stp	q0, q1, [x22]
  40f2e8:	ldr	w8, [x20, #180]
  40f2ec:	cmp	w8, #0x2
  40f2f0:	b.lt	40f1f4 <error@@Base+0xd448>  // b.tstop
  40f2f4:	ldr	x8, [x20, #120]
  40f2f8:	ldp	x10, x11, [x22]
  40f2fc:	ldr	x9, [x8]
  40f300:	and	x9, x10, x9
  40f304:	str	x9, [x22]
  40f308:	ldr	x9, [x8, #8]
  40f30c:	and	x9, x11, x9
  40f310:	str	x9, [x22, #8]
  40f314:	ldr	x9, [x8, #16]
  40f318:	ldp	x10, x11, [x22, #16]
  40f31c:	and	x9, x10, x9
  40f320:	str	x9, [x22, #16]
  40f324:	ldr	x8, [x8, #24]
  40f328:	and	x8, x11, x8
  40f32c:	str	x8, [x22, #24]
  40f330:	ldr	w8, [x20, #128]
  40f334:	cmp	w8, #0xf
  40f338:	b.ne	40f200 <error@@Base+0xd454>  // b.any
  40f33c:	mov	w0, #0x3c8                 	// #968
  40f340:	bl	4018b0 <malloc@plt>
  40f344:	cbz	x0, 40f414 <error@@Base+0xd668>
  40f348:	ldr	x9, [x20, #112]
  40f34c:	mov	w8, wzr
  40f350:	str	x9, [x0]
  40f354:	str	x0, [x20, #112]
  40f358:	str	wzr, [x20, #128]
  40f35c:	b	40f204 <error@@Base+0xd458>
  40f360:	ldr	x0, [x19]
  40f364:	bl	401aa0 <free@plt>
  40f368:	ldr	x0, [x19, #8]
  40f36c:	bl	401aa0 <free@plt>
  40f370:	ldr	x0, [x19, #16]
  40f374:	bl	401aa0 <free@plt>
  40f378:	ldr	x0, [x19, #24]
  40f37c:	bl	401aa0 <free@plt>
  40f380:	mov	x0, x19
  40f384:	bl	401aa0 <free@plt>
  40f388:	mov	x0, x23
  40f38c:	ldp	x20, x19, [sp, #80]
  40f390:	ldp	x22, x21, [sp, #64]
  40f394:	ldp	x24, x23, [sp, #48]
  40f398:	ldp	x26, x25, [sp, #32]
  40f39c:	ldp	x29, x30, [sp, #16]
  40f3a0:	add	sp, sp, #0x60
  40f3a4:	ret
  40f3a8:	mov	x0, x22
  40f3ac:	b	40f440 <error@@Base+0xd694>
  40f3b0:	mov	w25, w0
  40f3b4:	mov	x0, x22
  40f3b8:	bl	401aa0 <free@plt>
  40f3bc:	ldr	x0, [x19]
  40f3c0:	bl	401aa0 <free@plt>
  40f3c4:	ldr	x0, [x19, #8]
  40f3c8:	bl	401aa0 <free@plt>
  40f3cc:	ldr	x0, [x19, #16]
  40f3d0:	bl	401aa0 <free@plt>
  40f3d4:	ldr	x0, [x19, #24]
  40f3d8:	bl	401aa0 <free@plt>
  40f3dc:	mov	x0, x19
  40f3e0:	bl	401aa0 <free@plt>
  40f3e4:	mov	x23, xzr
  40f3e8:	str	w25, [x21]
  40f3ec:	b	40f388 <error@@Base+0xd5dc>
  40f3f0:	mov	w0, #0x3c8                 	// #968
  40f3f4:	bl	4018b0 <malloc@plt>
  40f3f8:	cbz	x0, 40f414 <error@@Base+0xd668>
  40f3fc:	ldr	x9, [x20, #112]
  40f400:	mov	w8, wzr
  40f404:	str	x9, [x0]
  40f408:	str	x0, [x20, #112]
  40f40c:	str	wzr, [x20, #128]
  40f410:	b	40f25c <error@@Base+0xd4b0>
  40f414:	mov	x0, x22
  40f418:	bl	401aa0 <free@plt>
  40f41c:	ldr	x0, [x19]
  40f420:	bl	401aa0 <free@plt>
  40f424:	ldr	x0, [x19, #8]
  40f428:	bl	401aa0 <free@plt>
  40f42c:	ldr	x0, [x19, #16]
  40f430:	bl	401aa0 <free@plt>
  40f434:	ldr	x0, [x19, #24]
  40f438:	bl	401aa0 <free@plt>
  40f43c:	mov	x0, x19
  40f440:	bl	401aa0 <free@plt>
  40f444:	mov	x23, xzr
  40f448:	mov	w8, #0xc                   	// #12
  40f44c:	str	w8, [x21]
  40f450:	b	40f388 <error@@Base+0xd5dc>
  40f454:	mov	w0, #0x3c8                 	// #968
  40f458:	bl	4018b0 <malloc@plt>
  40f45c:	cbz	x0, 40f478 <error@@Base+0xd6cc>
  40f460:	ldr	x9, [x20, #112]
  40f464:	mov	w8, wzr
  40f468:	str	x9, [x0]
  40f46c:	str	x0, [x20, #112]
  40f470:	str	wzr, [x20, #128]
  40f474:	b	40f29c <error@@Base+0xd4f0>
  40f478:	mov	x23, xzr
  40f47c:	b	40f388 <error@@Base+0xd5dc>
  40f480:	ldr	x9, [x1, #104]
  40f484:	ldr	x8, [x1, #72]
  40f488:	cmp	x9, x8
  40f48c:	b.le	40f508 <error@@Base+0xd75c>
  40f490:	ldr	x9, [x1, #8]
  40f494:	ldrb	w8, [x9, x8]
  40f498:	strb	w8, [x0]
  40f49c:	ldr	w9, [x1, #144]
  40f4a0:	cmp	w9, #0x2
  40f4a4:	b.lt	40f4c8 <error@@Base+0xd71c>  // b.tstop
  40f4a8:	ldr	x9, [x1, #72]
  40f4ac:	ldr	x10, [x1, #48]
  40f4b0:	cmp	x9, x10
  40f4b4:	b.eq	40f4c8 <error@@Base+0xd71c>  // b.none
  40f4b8:	ldr	x10, [x1, #16]
  40f4bc:	ldr	w9, [x10, x9, lsl #2]
  40f4c0:	cmn	w9, #0x1
  40f4c4:	b.eq	40f590 <error@@Base+0xd7e4>  // b.none
  40f4c8:	tbz	w2, #0, 40f518 <error@@Base+0xd76c>
  40f4cc:	cmp	w8, #0x5c
  40f4d0:	b.ne	40f518 <error@@Base+0xd76c>  // b.any
  40f4d4:	ldr	x8, [x1, #72]
  40f4d8:	ldr	x9, [x1, #88]
  40f4dc:	add	x8, x8, #0x1
  40f4e0:	cmp	x8, x9
  40f4e4:	b.ge	40f590 <error@@Base+0xd7e4>  // b.tcont
  40f4e8:	ldr	x9, [x1, #8]
  40f4ec:	str	x8, [x1, #72]
  40f4f0:	ldrb	w9, [x9, x8]
  40f4f4:	mov	w8, #0x1                   	// #1
  40f4f8:	strb	w9, [x0]
  40f4fc:	strb	w8, [x0, #8]
  40f500:	mov	w0, w8
  40f504:	ret
  40f508:	mov	w9, #0x2                   	// #2
  40f50c:	strb	w9, [x0, #8]
  40f510:	mov	w0, wzr
  40f514:	ret
  40f518:	cmp	w8, #0x5c
  40f51c:	b.gt	40f570 <error@@Base+0xd7c4>
  40f520:	cmp	w8, #0x2d
  40f524:	b.eq	40f5a0 <error@@Base+0xd7f4>  // b.none
  40f528:	cmp	w8, #0x5b
  40f52c:	b.ne	40f590 <error@@Base+0xd7e4>  // b.any
  40f530:	ldr	x8, [x1, #72]
  40f534:	ldr	x9, [x1, #88]
  40f538:	add	x8, x8, #0x1
  40f53c:	cmp	x8, x9
  40f540:	b.ge	40f5c0 <error@@Base+0xd814>  // b.tcont
  40f544:	ldr	x9, [x1, #8]
  40f548:	ldrb	w8, [x9, x8]
  40f54c:	cmp	w8, #0x3d
  40f550:	strb	w8, [x0]
  40f554:	b.eq	40f5dc <error@@Base+0xd830>  // b.none
  40f558:	cmp	w8, #0x3a
  40f55c:	b.eq	40f5e4 <error@@Base+0xd838>  // b.none
  40f560:	cmp	w8, #0x2e
  40f564:	b.ne	40f5c4 <error@@Base+0xd818>  // b.any
  40f568:	mov	w8, #0x1a                  	// #26
  40f56c:	b	40f5ec <error@@Base+0xd840>
  40f570:	cmp	w8, #0x5d
  40f574:	b.eq	40f5b0 <error@@Base+0xd804>  // b.none
  40f578:	cmp	w8, #0x5e
  40f57c:	b.ne	40f590 <error@@Base+0xd7e4>  // b.any
  40f580:	mov	w8, #0x19                  	// #25
  40f584:	strb	w8, [x0, #8]
  40f588:	mov	w0, #0x1                   	// #1
  40f58c:	ret
  40f590:	mov	w8, #0x1                   	// #1
  40f594:	strb	w8, [x0, #8]
  40f598:	mov	w0, w8
  40f59c:	ret
  40f5a0:	mov	w8, #0x16                  	// #22
  40f5a4:	strb	w8, [x0, #8]
  40f5a8:	mov	w0, #0x1                   	// #1
  40f5ac:	ret
  40f5b0:	mov	w8, #0x15                  	// #21
  40f5b4:	strb	w8, [x0, #8]
  40f5b8:	mov	w0, #0x1                   	// #1
  40f5bc:	ret
  40f5c0:	strb	wzr, [x0]
  40f5c4:	mov	w8, #0x1                   	// #1
  40f5c8:	mov	w9, #0x5b                  	// #91
  40f5cc:	strb	w8, [x0, #8]
  40f5d0:	strb	w9, [x0]
  40f5d4:	mov	w0, w8
  40f5d8:	ret
  40f5dc:	mov	w8, #0x1c                  	// #28
  40f5e0:	b	40f5ec <error@@Base+0xd840>
  40f5e4:	tbz	w2, #2, 40f5c4 <error@@Base+0xd818>
  40f5e8:	mov	w8, #0x1e                  	// #30
  40f5ec:	strb	w8, [x0, #8]
  40f5f0:	mov	w0, #0x2                   	// #2
  40f5f4:	ret
  40f5f8:	sub	sp, sp, #0x30
  40f5fc:	stp	x29, x30, [sp, #32]
  40f600:	ldr	w8, [x1, #144]
  40f604:	ldr	x9, [x1, #72]
  40f608:	add	x29, sp, #0x20
  40f60c:	cmp	w8, #0x1
  40f610:	b.eq	40f68c <error@@Base+0xd8e0>  // b.none
  40f614:	ldr	x8, [x1, #48]
  40f618:	add	x10, x9, #0x1
  40f61c:	cmp	x10, x8
  40f620:	b.ge	40f68c <error@@Base+0xd8e0>  // b.tcont
  40f624:	ldr	x10, [x1, #16]
  40f628:	sub	x8, x8, x9
  40f62c:	mov	w11, #0x1                   	// #1
  40f630:	add	x12, x10, x9, lsl #2
  40f634:	ldr	w13, [x12, x11, lsl #2]
  40f638:	cmn	w13, #0x1
  40f63c:	b.ne	40f654 <error@@Base+0xd8a8>  // b.any
  40f640:	add	x11, x11, #0x1
  40f644:	cmp	x8, x11
  40f648:	b.ne	40f634 <error@@Base+0xd888>  // b.any
  40f64c:	mov	x11, x8
  40f650:	b	40f65c <error@@Base+0xd8b0>
  40f654:	cmp	w11, #0x2
  40f658:	b.lt	40f68c <error@@Base+0xd8e0>  // b.tstop
  40f65c:	mov	w12, #0x1                   	// #1
  40f660:	str	w12, [x0]
  40f664:	ldr	w9, [x10, x9, lsl #2]
  40f668:	mov	w8, wzr
  40f66c:	str	w9, [x0, #8]
  40f670:	ldr	x9, [x1, #72]
  40f674:	add	x9, x9, w11, sxtw
  40f678:	str	x9, [x1, #72]
  40f67c:	ldp	x29, x30, [sp, #32]
  40f680:	mov	w0, w8
  40f684:	add	sp, sp, #0x30
  40f688:	ret
  40f68c:	add	x8, x9, w3, sxtw
  40f690:	str	x8, [x1, #72]
  40f694:	ldrb	w10, [x2, #8]
  40f698:	sub	w9, w10, #0x16
  40f69c:	cmp	w9, #0x8
  40f6a0:	b.hi	40f8a4 <error@@Base+0xdaf8>  // b.pmore
  40f6a4:	adrp	x11, 419000 <error@@Base+0x17254>
  40f6a8:	add	x11, x11, #0x176
  40f6ac:	adr	x12, 40f6bc <error@@Base+0xd910>
  40f6b0:	ldrb	w13, [x11, x9]
  40f6b4:	add	x12, x12, x13, lsl #2
  40f6b8:	br	x12
  40f6bc:	ldr	x9, [x1, #104]
  40f6c0:	cmp	x9, x8
  40f6c4:	b.le	40f810 <error@@Base+0xda64>
  40f6c8:	ldrb	w9, [x2]
  40f6cc:	mov	x8, xzr
  40f6d0:	and	w10, w10, #0xff
  40f6d4:	cmp	w10, #0x1e
  40f6d8:	b.ne	40f7b0 <error@@Base+0xda04>  // b.any
  40f6dc:	ldrb	w10, [x1, #139]
  40f6e0:	cbz	w10, 40f7b0 <error@@Base+0xda04>
  40f6e4:	ldrb	w10, [x1, #140]
  40f6e8:	cbz	w10, 40f76c <error@@Base+0xd9c0>
  40f6ec:	ldr	x11, [x1, #72]
  40f6f0:	ldr	x13, [x1, #48]
  40f6f4:	subs	x12, x13, x11
  40f6f8:	b.eq	40f70c <error@@Base+0xd960>  // b.none
  40f6fc:	ldr	x10, [x1, #16]
  40f700:	ldr	w10, [x10, x11, lsl #2]
  40f704:	cmn	w10, #0x1
  40f708:	b.eq	40f78c <error@@Base+0xd9e0>  // b.none
  40f70c:	ldr	x10, [x1, #24]
  40f710:	ldr	x14, [x1, #40]
  40f714:	ldr	x15, [x1]
  40f718:	ldr	x10, [x10, x11, lsl #3]
  40f71c:	add	x10, x14, x10
  40f720:	ldrsb	w10, [x15, x10]
  40f724:	tbnz	w10, #31, 40f78c <error@@Base+0xd9e0>
  40f728:	ldr	w14, [x1, #144]
  40f72c:	cmp	w14, #0x1
  40f730:	b.eq	40f7a0 <error@@Base+0xd9f4>  // b.none
  40f734:	add	x14, x11, #0x1
  40f738:	cmp	x14, x13
  40f73c:	b.ge	40f7a0 <error@@Base+0xd9f4>  // b.tcont
  40f740:	ldr	x13, [x1, #16]
  40f744:	add	x14, x13, x11, lsl #2
  40f748:	mov	w13, #0x1                   	// #1
  40f74c:	ldr	w15, [x14, x13, lsl #2]
  40f750:	cmn	w15, #0x1
  40f754:	b.ne	40f7a4 <error@@Base+0xd9f8>  // b.any
  40f758:	add	x13, x13, #0x1
  40f75c:	cmp	x12, x13
  40f760:	b.ne	40f74c <error@@Base+0xd9a0>  // b.any
  40f764:	mov	x13, x12
  40f768:	b	40f7a4 <error@@Base+0xd9f8>
  40f76c:	ldr	x10, [x1, #72]
  40f770:	ldr	x11, [x1, #40]
  40f774:	ldr	x13, [x1]
  40f778:	add	x12, x10, #0x1
  40f77c:	str	x12, [x1, #72]
  40f780:	add	x10, x10, x11
  40f784:	ldrb	w10, [x13, x10]
  40f788:	b	40f7c4 <error@@Base+0xda18>
  40f78c:	ldr	x10, [x1, #8]
  40f790:	add	x12, x11, #0x1
  40f794:	str	x12, [x1, #72]
  40f798:	ldrb	w10, [x10, x11]
  40f79c:	b	40f7c4 <error@@Base+0xda18>
  40f7a0:	mov	w13, #0x1                   	// #1
  40f7a4:	add	x12, x11, w13, sxtw
  40f7a8:	str	x12, [x1, #72]
  40f7ac:	b	40f7c4 <error@@Base+0xda18>
  40f7b0:	ldr	x10, [x1, #72]
  40f7b4:	ldr	x11, [x1, #8]
  40f7b8:	add	x12, x10, #0x1
  40f7bc:	str	x12, [x1, #72]
  40f7c0:	ldrb	w10, [x11, x10]
  40f7c4:	ldr	x11, [x1, #104]
  40f7c8:	cmp	x11, x12
  40f7cc:	b.le	40f810 <error@@Base+0xda64>
  40f7d0:	cmp	w9, w10, uxtb
  40f7d4:	b.ne	40f7e8 <error@@Base+0xda3c>  // b.any
  40f7d8:	ldr	x11, [x1, #8]
  40f7dc:	ldrb	w11, [x11, x12]
  40f7e0:	cmp	w11, #0x5d
  40f7e4:	b.eq	40f824 <error@@Base+0xda78>  // b.none
  40f7e8:	ldr	x11, [x0, #8]
  40f7ec:	strb	w10, [x11, x8]
  40f7f0:	add	x8, x8, #0x1
  40f7f4:	cmp	x8, #0x20
  40f7f8:	b.eq	40f810 <error@@Base+0xda64>  // b.none
  40f7fc:	ldrb	w10, [x2, #8]
  40f800:	and	w10, w10, #0xff
  40f804:	cmp	w10, #0x1e
  40f808:	b.eq	40f6dc <error@@Base+0xd930>  // b.none
  40f80c:	b	40f7b0 <error@@Base+0xda04>
  40f810:	mov	w8, #0x7                   	// #7
  40f814:	ldp	x29, x30, [sp, #32]
  40f818:	mov	w0, w8
  40f81c:	add	sp, sp, #0x30
  40f820:	ret
  40f824:	add	x9, x12, #0x1
  40f828:	str	x9, [x1, #72]
  40f82c:	ldr	x9, [x0, #8]
  40f830:	strb	wzr, [x9, w8, uxtw]
  40f834:	ldrb	w8, [x2, #8]
  40f838:	cmp	w8, #0x1e
  40f83c:	b.eq	40f85c <error@@Base+0xdab0>  // b.none
  40f840:	cmp	w8, #0x1c
  40f844:	b.eq	40f864 <error@@Base+0xdab8>  // b.none
  40f848:	cmp	w8, #0x1a
  40f84c:	mov	w8, wzr
  40f850:	b.ne	40f67c <error@@Base+0xd8d0>  // b.any
  40f854:	mov	w9, #0x3                   	// #3
  40f858:	b	40f868 <error@@Base+0xdabc>
  40f85c:	mov	w9, #0x4                   	// #4
  40f860:	b	40f868 <error@@Base+0xdabc>
  40f864:	mov	w9, #0x2                   	// #2
  40f868:	mov	w8, wzr
  40f86c:	str	w9, [x0]
  40f870:	ldp	x29, x30, [sp, #32]
  40f874:	mov	w0, w8
  40f878:	add	sp, sp, #0x30
  40f87c:	ret
  40f880:	tbnz	w5, #0, 40f8a4 <error@@Base+0xdaf8>
  40f884:	stp	x2, x0, [sp]
  40f888:	add	x0, sp, #0x10
  40f88c:	mov	x2, x4
  40f890:	bl	40f480 <error@@Base+0xd6d4>
  40f894:	ldrb	w8, [sp, #24]
  40f898:	ldp	x2, x0, [sp]
  40f89c:	cmp	w8, #0x15
  40f8a0:	b.ne	40f8c4 <error@@Base+0xdb18>  // b.any
  40f8a4:	str	wzr, [x0]
  40f8a8:	ldrb	w9, [x2]
  40f8ac:	mov	w8, wzr
  40f8b0:	strb	w9, [x0, #8]
  40f8b4:	ldp	x29, x30, [sp, #32]
  40f8b8:	mov	w0, w8
  40f8bc:	add	sp, sp, #0x30
  40f8c0:	ret
  40f8c4:	mov	w8, #0xb                   	// #11
  40f8c8:	ldp	x29, x30, [sp, #32]
  40f8cc:	mov	w0, w8
  40f8d0:	add	sp, sp, #0x30
  40f8d4:	ret
  40f8d8:	stp	x29, x30, [sp, #-64]!
  40f8dc:	stp	x24, x23, [sp, #16]
  40f8e0:	stp	x22, x21, [sp, #32]
  40f8e4:	stp	x20, x19, [sp, #48]
  40f8e8:	mov	x21, x4
  40f8ec:	mov	x23, x3
  40f8f0:	mov	x22, x2
  40f8f4:	mov	x19, x1
  40f8f8:	mov	x20, x0
  40f8fc:	mov	x29, sp
  40f900:	tbz	w5, #22, 40f934 <error@@Base+0xdb88>
  40f904:	adrp	x1, 419000 <error@@Base+0x17254>
  40f908:	add	x1, x1, #0x45a
  40f90c:	mov	x0, x21
  40f910:	bl	401a70 <strcmp@plt>
  40f914:	cbz	w0, 40f92c <error@@Base+0xdb80>
  40f918:	adrp	x1, 419000 <error@@Base+0x17254>
  40f91c:	add	x1, x1, #0x460
  40f920:	mov	x0, x21
  40f924:	bl	401a70 <strcmp@plt>
  40f928:	cbnz	w0, 40f934 <error@@Base+0xdb88>
  40f92c:	adrp	x21, 419000 <error@@Base+0x17254>
  40f930:	add	x21, x21, #0x466
  40f934:	ldr	x8, [x23]
  40f938:	ldr	x9, [x22, #72]
  40f93c:	cmp	x8, x9
  40f940:	b.eq	40ff38 <error@@Base+0xe18c>  // b.none
  40f944:	mov	x0, x21
  40f948:	bl	4017f0 <wctype@plt>
  40f94c:	ldr	x8, [x22, #72]
  40f950:	ldr	x9, [x22, #24]
  40f954:	adrp	x1, 419000 <error@@Base+0x17254>
  40f958:	add	x1, x1, #0x3da
  40f95c:	add	x10, x8, #0x1
  40f960:	str	x10, [x22, #72]
  40f964:	str	x0, [x9, x8, lsl #3]
  40f968:	mov	x0, x21
  40f96c:	bl	401a70 <strcmp@plt>
  40f970:	cbz	w0, 40fa58 <error@@Base+0xdcac>
  40f974:	adrp	x1, 419000 <error@@Base+0x17254>
  40f978:	add	x1, x1, #0x46c
  40f97c:	mov	x0, x21
  40f980:	bl	401a70 <strcmp@plt>
  40f984:	cbz	w0, 40faa0 <error@@Base+0xdcf4>
  40f988:	adrp	x1, 419000 <error@@Base+0x17254>
  40f98c:	add	x1, x1, #0x460
  40f990:	mov	x0, x21
  40f994:	bl	401a70 <strcmp@plt>
  40f998:	cbz	w0, 40fae8 <error@@Base+0xdd3c>
  40f99c:	adrp	x1, 419000 <error@@Base+0x17254>
  40f9a0:	add	x1, x1, #0x3e2
  40f9a4:	mov	x0, x21
  40f9a8:	bl	401a70 <strcmp@plt>
  40f9ac:	cbz	w0, 40fb30 <error@@Base+0xdd84>
  40f9b0:	adrp	x1, 419000 <error@@Base+0x17254>
  40f9b4:	add	x1, x1, #0x466
  40f9b8:	mov	x0, x21
  40f9bc:	bl	401a70 <strcmp@plt>
  40f9c0:	cbz	w0, 40fb78 <error@@Base+0xddcc>
  40f9c4:	adrp	x1, 419000 <error@@Base+0x17254>
  40f9c8:	add	x1, x1, #0x48b
  40f9cc:	mov	x0, x21
  40f9d0:	bl	401a70 <strcmp@plt>
  40f9d4:	cbz	w0, 40fbc0 <error@@Base+0xde14>
  40f9d8:	adrp	x1, 419000 <error@@Base+0x17254>
  40f9dc:	add	x1, x1, #0x472
  40f9e0:	mov	x0, x21
  40f9e4:	bl	401a70 <strcmp@plt>
  40f9e8:	cbz	w0, 40fc20 <error@@Base+0xde74>
  40f9ec:	adrp	x1, 419000 <error@@Base+0x17254>
  40f9f0:	add	x1, x1, #0x45a
  40f9f4:	mov	x0, x21
  40f9f8:	bl	401a70 <strcmp@plt>
  40f9fc:	cbz	w0, 40fc6c <error@@Base+0xdec0>
  40fa00:	adrp	x1, 419000 <error@@Base+0x17254>
  40fa04:	add	x1, x1, #0x478
  40fa08:	mov	x0, x21
  40fa0c:	bl	401a70 <strcmp@plt>
  40fa10:	cbz	w0, 40fcb8 <error@@Base+0xdf0c>
  40fa14:	adrp	x1, 419000 <error@@Base+0x17254>
  40fa18:	add	x1, x1, #0x47e
  40fa1c:	mov	x0, x21
  40fa20:	bl	401a70 <strcmp@plt>
  40fa24:	cbz	w0, 40fd3c <error@@Base+0xdf90>
  40fa28:	adrp	x1, 419000 <error@@Base+0x17254>
  40fa2c:	add	x1, x1, #0x484
  40fa30:	mov	x0, x21
  40fa34:	bl	401a70 <strcmp@plt>
  40fa38:	cbz	w0, 40fdc0 <error@@Base+0xe014>
  40fa3c:	adrp	x1, 419000 <error@@Base+0x17254>
  40fa40:	add	x1, x1, #0x48a
  40fa44:	mov	x0, x21
  40fa48:	bl	401a70 <strcmp@plt>
  40fa4c:	cbz	w0, 40fe44 <error@@Base+0xe098>
  40fa50:	mov	w0, #0x4                   	// #4
  40fa54:	b	40fc0c <error@@Base+0xde60>
  40fa58:	bl	401a80 <__ctype_b_loc@plt>
  40fa5c:	ldr	x8, [x0]
  40fa60:	mov	x9, xzr
  40fa64:	mov	w10, #0x1                   	// #1
  40fa68:	cbz	x20, 40fa7c <error@@Base+0xdcd0>
  40fa6c:	b	40fd14 <error@@Base+0xdf68>
  40fa70:	add	x9, x9, #0x1
  40fa74:	cmp	x9, #0x100
  40fa78:	b.eq	40fc08 <error@@Base+0xde5c>  // b.none
  40fa7c:	ldrh	w11, [x8, x9, lsl #1]
  40fa80:	tbz	w11, #3, 40fa70 <error@@Base+0xdcc4>
  40fa84:	ubfx	x11, x9, #6, #2
  40fa88:	lsl	x11, x11, #3
  40fa8c:	ldr	x12, [x19, x11]
  40fa90:	lsl	x13, x10, x9
  40fa94:	orr	x12, x12, x13
  40fa98:	str	x12, [x19, x11]
  40fa9c:	b	40fa70 <error@@Base+0xdcc4>
  40faa0:	bl	401a80 <__ctype_b_loc@plt>
  40faa4:	ldr	x8, [x0]
  40faa8:	mov	x9, xzr
  40faac:	mov	w10, #0x1                   	// #1
  40fab0:	cbz	x20, 40fac4 <error@@Base+0xdd18>
  40fab4:	b	40fd98 <error@@Base+0xdfec>
  40fab8:	add	x9, x9, #0x1
  40fabc:	cmp	x9, #0x100
  40fac0:	b.eq	40fc08 <error@@Base+0xde5c>  // b.none
  40fac4:	ldrh	w11, [x8, x9, lsl #1]
  40fac8:	tbz	w11, #1, 40fab8 <error@@Base+0xdd0c>
  40facc:	ubfx	x11, x9, #6, #2
  40fad0:	lsl	x11, x11, #3
  40fad4:	ldr	x12, [x19, x11]
  40fad8:	lsl	x13, x10, x9
  40fadc:	orr	x12, x12, x13
  40fae0:	str	x12, [x19, x11]
  40fae4:	b	40fab8 <error@@Base+0xdd0c>
  40fae8:	bl	401a80 <__ctype_b_loc@plt>
  40faec:	ldr	x8, [x0]
  40faf0:	mov	x9, xzr
  40faf4:	mov	w10, #0x1                   	// #1
  40faf8:	cbz	x20, 40fb0c <error@@Base+0xdd60>
  40fafc:	b	40fe1c <error@@Base+0xe070>
  40fb00:	add	x9, x9, #0x1
  40fb04:	cmp	x9, #0x100
  40fb08:	b.eq	40fc08 <error@@Base+0xde5c>  // b.none
  40fb0c:	ldrh	w11, [x8, x9, lsl #1]
  40fb10:	tbz	w11, #9, 40fb00 <error@@Base+0xdd54>
  40fb14:	ubfx	x11, x9, #6, #2
  40fb18:	lsl	x11, x11, #3
  40fb1c:	ldr	x12, [x19, x11]
  40fb20:	lsl	x13, x10, x9
  40fb24:	orr	x12, x12, x13
  40fb28:	str	x12, [x19, x11]
  40fb2c:	b	40fb00 <error@@Base+0xdd54>
  40fb30:	bl	401a80 <__ctype_b_loc@plt>
  40fb34:	ldr	x8, [x0]
  40fb38:	mov	x9, xzr
  40fb3c:	mov	w10, #0x1                   	// #1
  40fb40:	cbz	x20, 40fb54 <error@@Base+0xdda8>
  40fb44:	b	40fea0 <error@@Base+0xe0f4>
  40fb48:	add	x9, x9, #0x1
  40fb4c:	cmp	x9, #0x100
  40fb50:	b.eq	40fc08 <error@@Base+0xde5c>  // b.none
  40fb54:	ldrh	w11, [x8, x9, lsl #1]
  40fb58:	tbz	w11, #13, 40fb48 <error@@Base+0xdd9c>
  40fb5c:	ubfx	x11, x9, #6, #2
  40fb60:	lsl	x11, x11, #3
  40fb64:	ldr	x12, [x19, x11]
  40fb68:	lsl	x13, x10, x9
  40fb6c:	orr	x12, x12, x13
  40fb70:	str	x12, [x19, x11]
  40fb74:	b	40fb48 <error@@Base+0xdd9c>
  40fb78:	bl	401a80 <__ctype_b_loc@plt>
  40fb7c:	ldr	x8, [x0]
  40fb80:	mov	x9, xzr
  40fb84:	mov	w10, #0x1                   	// #1
  40fb88:	cbz	x20, 40fb9c <error@@Base+0xddf0>
  40fb8c:	b	40fed8 <error@@Base+0xe12c>
  40fb90:	add	x9, x9, #0x1
  40fb94:	cmp	x9, #0x100
  40fb98:	b.eq	40fc08 <error@@Base+0xde5c>  // b.none
  40fb9c:	ldrh	w11, [x8, x9, lsl #1]
  40fba0:	tbz	w11, #10, 40fb90 <error@@Base+0xdde4>
  40fba4:	ubfx	x11, x9, #6, #2
  40fba8:	lsl	x11, x11, #3
  40fbac:	ldr	x12, [x19, x11]
  40fbb0:	lsl	x13, x10, x9
  40fbb4:	orr	x12, x12, x13
  40fbb8:	str	x12, [x19, x11]
  40fbbc:	b	40fb90 <error@@Base+0xdde4>
  40fbc0:	bl	401a80 <__ctype_b_loc@plt>
  40fbc4:	ldr	x8, [x0]
  40fbc8:	mov	x9, xzr
  40fbcc:	mov	w10, #0x1                   	// #1
  40fbd0:	cbz	x20, 40fbe4 <error@@Base+0xde38>
  40fbd4:	b	40ff10 <error@@Base+0xe164>
  40fbd8:	add	x9, x9, #0x1
  40fbdc:	cmp	x9, #0x100
  40fbe0:	b.eq	40fc08 <error@@Base+0xde5c>  // b.none
  40fbe4:	ldrh	w11, [x8, x9, lsl #1]
  40fbe8:	tbz	w11, #11, 40fbd8 <error@@Base+0xde2c>
  40fbec:	ubfx	x11, x9, #6, #2
  40fbf0:	lsl	x11, x11, #3
  40fbf4:	ldr	x12, [x19, x11]
  40fbf8:	lsl	x13, x10, x9
  40fbfc:	orr	x12, x12, x13
  40fc00:	str	x12, [x19, x11]
  40fc04:	b	40fbd8 <error@@Base+0xde2c>
  40fc08:	mov	w0, wzr
  40fc0c:	ldp	x20, x19, [sp, #48]
  40fc10:	ldp	x22, x21, [sp, #32]
  40fc14:	ldp	x24, x23, [sp, #16]
  40fc18:	ldp	x29, x30, [sp], #64
  40fc1c:	ret
  40fc20:	bl	401a80 <__ctype_b_loc@plt>
  40fc24:	ldr	x8, [x0]
  40fc28:	mov	x9, xzr
  40fc2c:	mov	w10, #0x1                   	// #1
  40fc30:	cbz	x20, 40fc48 <error@@Base+0xde9c>
  40fc34:	b	40ff6c <error@@Base+0xe1c0>
  40fc38:	add	x9, x9, #0x1
  40fc3c:	cmp	x9, #0x100
  40fc40:	mov	w0, wzr
  40fc44:	b.eq	40fc0c <error@@Base+0xde60>  // b.none
  40fc48:	ldrh	w11, [x8, x9, lsl #1]
  40fc4c:	tbz	w11, #14, 40fc38 <error@@Base+0xde8c>
  40fc50:	ubfx	x11, x9, #6, #2
  40fc54:	lsl	x11, x11, #3
  40fc58:	ldr	x12, [x19, x11]
  40fc5c:	lsl	x13, x10, x9
  40fc60:	orr	x12, x12, x13
  40fc64:	str	x12, [x19, x11]
  40fc68:	b	40fc38 <error@@Base+0xde8c>
  40fc6c:	bl	401a80 <__ctype_b_loc@plt>
  40fc70:	ldr	x8, [x0]
  40fc74:	mov	x9, xzr
  40fc78:	mov	w10, #0x1                   	// #1
  40fc7c:	cbz	x20, 40fc94 <error@@Base+0xdee8>
  40fc80:	b	40ffa4 <error@@Base+0xe1f8>
  40fc84:	add	x9, x9, #0x1
  40fc88:	cmp	x9, #0x100
  40fc8c:	mov	w0, wzr
  40fc90:	b.eq	40fc0c <error@@Base+0xde60>  // b.none
  40fc94:	ldrh	w11, [x8, x9, lsl #1]
  40fc98:	tbz	w11, #8, 40fc84 <error@@Base+0xded8>
  40fc9c:	ubfx	x11, x9, #6, #2
  40fca0:	lsl	x11, x11, #3
  40fca4:	ldr	x12, [x19, x11]
  40fca8:	lsl	x13, x10, x9
  40fcac:	orr	x12, x12, x13
  40fcb0:	str	x12, [x19, x11]
  40fcb4:	b	40fc84 <error@@Base+0xded8>
  40fcb8:	bl	401a80 <__ctype_b_loc@plt>
  40fcbc:	ldr	x8, [x0]
  40fcc0:	mov	x9, xzr
  40fcc4:	mov	w10, #0x1                   	// #1
  40fcc8:	cbz	x20, 40fce0 <error@@Base+0xdf34>
  40fccc:	b	40ffdc <error@@Base+0xe230>
  40fcd0:	add	x9, x9, #0x1
  40fcd4:	cmp	x9, #0x100
  40fcd8:	mov	w0, wzr
  40fcdc:	b.eq	40fc0c <error@@Base+0xde60>  // b.none
  40fce0:	ldrh	w11, [x8, x9, lsl #1]
  40fce4:	tbz	w11, #0, 40fcd0 <error@@Base+0xdf24>
  40fce8:	ubfx	x11, x9, #6, #2
  40fcec:	lsl	x11, x11, #3
  40fcf0:	ldr	x12, [x19, x11]
  40fcf4:	lsl	x13, x10, x9
  40fcf8:	orr	x12, x12, x13
  40fcfc:	str	x12, [x19, x11]
  40fd00:	b	40fcd0 <error@@Base+0xdf24>
  40fd04:	add	x9, x9, #0x1
  40fd08:	cmp	x9, #0x100
  40fd0c:	mov	w0, wzr
  40fd10:	b.eq	40fc0c <error@@Base+0xde60>  // b.none
  40fd14:	ldrh	w11, [x8, x9, lsl #1]
  40fd18:	tbz	w11, #3, 40fd04 <error@@Base+0xdf58>
  40fd1c:	ldrb	w11, [x20, x9]
  40fd20:	lsr	x12, x11, #3
  40fd24:	and	x12, x12, #0x18
  40fd28:	ldr	x13, [x19, x12]
  40fd2c:	lsl	x11, x10, x11
  40fd30:	orr	x11, x11, x13
  40fd34:	str	x11, [x19, x12]
  40fd38:	b	40fd04 <error@@Base+0xdf58>
  40fd3c:	bl	401a80 <__ctype_b_loc@plt>
  40fd40:	ldr	x8, [x0]
  40fd44:	mov	x9, xzr
  40fd48:	mov	w10, #0x1                   	// #1
  40fd4c:	cbz	x20, 40fd64 <error@@Base+0xdfb8>
  40fd50:	b	410014 <error@@Base+0xe268>
  40fd54:	add	x9, x9, #0x1
  40fd58:	cmp	x9, #0x100
  40fd5c:	mov	w0, wzr
  40fd60:	b.eq	40fc0c <error@@Base+0xde60>  // b.none
  40fd64:	ldrsh	w11, [x8, x9, lsl #1]
  40fd68:	tbz	w11, #31, 40fd54 <error@@Base+0xdfa8>
  40fd6c:	ubfx	x11, x9, #6, #2
  40fd70:	lsl	x11, x11, #3
  40fd74:	ldr	x12, [x19, x11]
  40fd78:	lsl	x13, x10, x9
  40fd7c:	orr	x12, x12, x13
  40fd80:	str	x12, [x19, x11]
  40fd84:	b	40fd54 <error@@Base+0xdfa8>
  40fd88:	add	x9, x9, #0x1
  40fd8c:	cmp	x9, #0x100
  40fd90:	mov	w0, wzr
  40fd94:	b.eq	40fc0c <error@@Base+0xde60>  // b.none
  40fd98:	ldrh	w11, [x8, x9, lsl #1]
  40fd9c:	tbz	w11, #1, 40fd88 <error@@Base+0xdfdc>
  40fda0:	ldrb	w11, [x20, x9]
  40fda4:	lsr	x12, x11, #3
  40fda8:	and	x12, x12, #0x18
  40fdac:	ldr	x13, [x19, x12]
  40fdb0:	lsl	x11, x10, x11
  40fdb4:	orr	x11, x11, x13
  40fdb8:	str	x11, [x19, x12]
  40fdbc:	b	40fd88 <error@@Base+0xdfdc>
  40fdc0:	bl	401a80 <__ctype_b_loc@plt>
  40fdc4:	ldr	x8, [x0]
  40fdc8:	mov	x9, xzr
  40fdcc:	mov	w10, #0x1                   	// #1
  40fdd0:	cbz	x20, 40fde8 <error@@Base+0xe03c>
  40fdd4:	b	41004c <error@@Base+0xe2a0>
  40fdd8:	add	x9, x9, #0x1
  40fddc:	cmp	x9, #0x100
  40fde0:	mov	w0, wzr
  40fde4:	b.eq	40fc0c <error@@Base+0xde60>  // b.none
  40fde8:	ldrh	w11, [x8, x9, lsl #1]
  40fdec:	tbz	w11, #2, 40fdd8 <error@@Base+0xe02c>
  40fdf0:	ubfx	x11, x9, #6, #2
  40fdf4:	lsl	x11, x11, #3
  40fdf8:	ldr	x12, [x19, x11]
  40fdfc:	lsl	x13, x10, x9
  40fe00:	orr	x12, x12, x13
  40fe04:	str	x12, [x19, x11]
  40fe08:	b	40fdd8 <error@@Base+0xe02c>
  40fe0c:	add	x9, x9, #0x1
  40fe10:	cmp	x9, #0x100
  40fe14:	mov	w0, wzr
  40fe18:	b.eq	40fc0c <error@@Base+0xde60>  // b.none
  40fe1c:	ldrh	w11, [x8, x9, lsl #1]
  40fe20:	tbz	w11, #9, 40fe0c <error@@Base+0xe060>
  40fe24:	ldrb	w11, [x20, x9]
  40fe28:	lsr	x12, x11, #3
  40fe2c:	and	x12, x12, #0x18
  40fe30:	ldr	x13, [x19, x12]
  40fe34:	lsl	x11, x10, x11
  40fe38:	orr	x11, x11, x13
  40fe3c:	str	x11, [x19, x12]
  40fe40:	b	40fe0c <error@@Base+0xe060>
  40fe44:	bl	401a80 <__ctype_b_loc@plt>
  40fe48:	ldr	x8, [x0]
  40fe4c:	mov	x9, xzr
  40fe50:	mov	w10, #0x1                   	// #1
  40fe54:	cbz	x20, 40fe6c <error@@Base+0xe0c0>
  40fe58:	b	410084 <error@@Base+0xe2d8>
  40fe5c:	add	x9, x9, #0x1
  40fe60:	cmp	x9, #0x100
  40fe64:	mov	w0, wzr
  40fe68:	b.eq	40fc0c <error@@Base+0xde60>  // b.none
  40fe6c:	ldrh	w11, [x8, x9, lsl #1]
  40fe70:	tbz	w11, #12, 40fe5c <error@@Base+0xe0b0>
  40fe74:	ubfx	x11, x9, #6, #2
  40fe78:	lsl	x11, x11, #3
  40fe7c:	ldr	x12, [x19, x11]
  40fe80:	lsl	x13, x10, x9
  40fe84:	orr	x12, x12, x13
  40fe88:	str	x12, [x19, x11]
  40fe8c:	b	40fe5c <error@@Base+0xe0b0>
  40fe90:	add	x9, x9, #0x1
  40fe94:	cmp	x9, #0x100
  40fe98:	mov	w0, wzr
  40fe9c:	b.eq	40fc0c <error@@Base+0xde60>  // b.none
  40fea0:	ldrh	w11, [x8, x9, lsl #1]
  40fea4:	tbz	w11, #13, 40fe90 <error@@Base+0xe0e4>
  40fea8:	ldrb	w11, [x20, x9]
  40feac:	lsr	x12, x11, #3
  40feb0:	and	x12, x12, #0x18
  40feb4:	ldr	x13, [x19, x12]
  40feb8:	lsl	x11, x10, x11
  40febc:	orr	x11, x11, x13
  40fec0:	str	x11, [x19, x12]
  40fec4:	b	40fe90 <error@@Base+0xe0e4>
  40fec8:	add	x9, x9, #0x1
  40fecc:	cmp	x9, #0x100
  40fed0:	mov	w0, wzr
  40fed4:	b.eq	40fc0c <error@@Base+0xde60>  // b.none
  40fed8:	ldrh	w11, [x8, x9, lsl #1]
  40fedc:	tbz	w11, #10, 40fec8 <error@@Base+0xe11c>
  40fee0:	ldrb	w11, [x20, x9]
  40fee4:	lsr	x12, x11, #3
  40fee8:	and	x12, x12, #0x18
  40feec:	ldr	x13, [x19, x12]
  40fef0:	lsl	x11, x10, x11
  40fef4:	orr	x11, x11, x13
  40fef8:	str	x11, [x19, x12]
  40fefc:	b	40fec8 <error@@Base+0xe11c>
  40ff00:	add	x9, x9, #0x1
  40ff04:	cmp	x9, #0x100
  40ff08:	mov	w0, wzr
  40ff0c:	b.eq	40fc0c <error@@Base+0xde60>  // b.none
  40ff10:	ldrh	w11, [x8, x9, lsl #1]
  40ff14:	tbz	w11, #11, 40ff00 <error@@Base+0xe154>
  40ff18:	ldrb	w11, [x20, x9]
  40ff1c:	lsr	x12, x11, #3
  40ff20:	and	x12, x12, #0x18
  40ff24:	ldr	x13, [x19, x12]
  40ff28:	lsl	x11, x10, x11
  40ff2c:	orr	x11, x11, x13
  40ff30:	str	x11, [x19, x12]
  40ff34:	b	40ff00 <error@@Base+0xe154>
  40ff38:	ldr	x0, [x22, #24]
  40ff3c:	mov	w24, #0x1                   	// #1
  40ff40:	bfi	x24, x8, #1, #63
  40ff44:	lsl	x1, x24, #3
  40ff48:	bl	401950 <realloc@plt>
  40ff4c:	cbz	x0, 4100ac <error@@Base+0xe300>
  40ff50:	str	x0, [x22, #24]
  40ff54:	str	x24, [x23]
  40ff58:	b	40f944 <error@@Base+0xdb98>
  40ff5c:	add	x9, x9, #0x1
  40ff60:	cmp	x9, #0x100
  40ff64:	mov	w0, wzr
  40ff68:	b.eq	40fc0c <error@@Base+0xde60>  // b.none
  40ff6c:	ldrh	w11, [x8, x9, lsl #1]
  40ff70:	tbz	w11, #14, 40ff5c <error@@Base+0xe1b0>
  40ff74:	ldrb	w11, [x20, x9]
  40ff78:	lsr	x12, x11, #3
  40ff7c:	and	x12, x12, #0x18
  40ff80:	ldr	x13, [x19, x12]
  40ff84:	lsl	x11, x10, x11
  40ff88:	orr	x11, x11, x13
  40ff8c:	str	x11, [x19, x12]
  40ff90:	b	40ff5c <error@@Base+0xe1b0>
  40ff94:	add	x9, x9, #0x1
  40ff98:	cmp	x9, #0x100
  40ff9c:	mov	w0, wzr
  40ffa0:	b.eq	40fc0c <error@@Base+0xde60>  // b.none
  40ffa4:	ldrh	w11, [x8, x9, lsl #1]
  40ffa8:	tbz	w11, #8, 40ff94 <error@@Base+0xe1e8>
  40ffac:	ldrb	w11, [x20, x9]
  40ffb0:	lsr	x12, x11, #3
  40ffb4:	and	x12, x12, #0x18
  40ffb8:	ldr	x13, [x19, x12]
  40ffbc:	lsl	x11, x10, x11
  40ffc0:	orr	x11, x11, x13
  40ffc4:	str	x11, [x19, x12]
  40ffc8:	b	40ff94 <error@@Base+0xe1e8>
  40ffcc:	add	x9, x9, #0x1
  40ffd0:	cmp	x9, #0x100
  40ffd4:	mov	w0, wzr
  40ffd8:	b.eq	40fc0c <error@@Base+0xde60>  // b.none
  40ffdc:	ldrh	w11, [x8, x9, lsl #1]
  40ffe0:	tbz	w11, #0, 40ffcc <error@@Base+0xe220>
  40ffe4:	ldrb	w11, [x20, x9]
  40ffe8:	lsr	x12, x11, #3
  40ffec:	and	x12, x12, #0x18
  40fff0:	ldr	x13, [x19, x12]
  40fff4:	lsl	x11, x10, x11
  40fff8:	orr	x11, x11, x13
  40fffc:	str	x11, [x19, x12]
  410000:	b	40ffcc <error@@Base+0xe220>
  410004:	add	x9, x9, #0x1
  410008:	cmp	x9, #0x100
  41000c:	mov	w0, wzr
  410010:	b.eq	40fc0c <error@@Base+0xde60>  // b.none
  410014:	ldrsh	w11, [x8, x9, lsl #1]
  410018:	tbz	w11, #31, 410004 <error@@Base+0xe258>
  41001c:	ldrb	w11, [x20, x9]
  410020:	lsr	x12, x11, #3
  410024:	and	x12, x12, #0x18
  410028:	ldr	x13, [x19, x12]
  41002c:	lsl	x11, x10, x11
  410030:	orr	x11, x11, x13
  410034:	str	x11, [x19, x12]
  410038:	b	410004 <error@@Base+0xe258>
  41003c:	add	x9, x9, #0x1
  410040:	cmp	x9, #0x100
  410044:	mov	w0, wzr
  410048:	b.eq	40fc0c <error@@Base+0xde60>  // b.none
  41004c:	ldrh	w11, [x8, x9, lsl #1]
  410050:	tbz	w11, #2, 41003c <error@@Base+0xe290>
  410054:	ldrb	w11, [x20, x9]
  410058:	lsr	x12, x11, #3
  41005c:	and	x12, x12, #0x18
  410060:	ldr	x13, [x19, x12]
  410064:	lsl	x11, x10, x11
  410068:	orr	x11, x11, x13
  41006c:	str	x11, [x19, x12]
  410070:	b	41003c <error@@Base+0xe290>
  410074:	add	x9, x9, #0x1
  410078:	cmp	x9, #0x100
  41007c:	mov	w0, wzr
  410080:	b.eq	40fc0c <error@@Base+0xde60>  // b.none
  410084:	ldrh	w11, [x8, x9, lsl #1]
  410088:	tbz	w11, #12, 410074 <error@@Base+0xe2c8>
  41008c:	ldrb	w11, [x20, x9]
  410090:	lsr	x12, x11, #3
  410094:	and	x12, x12, #0x18
  410098:	ldr	x13, [x19, x12]
  41009c:	lsl	x11, x10, x11
  4100a0:	orr	x11, x11, x13
  4100a4:	str	x11, [x19, x12]
  4100a8:	b	410074 <error@@Base+0xe2c8>
  4100ac:	mov	w0, #0xc                   	// #12
  4100b0:	b	40fc0c <error@@Base+0xde60>
  4100b4:	stp	x29, x30, [sp, #-64]!
  4100b8:	stp	x22, x21, [sp, #32]
  4100bc:	stp	x20, x19, [sp, #48]
  4100c0:	ldr	w9, [x1, #48]
  4100c4:	ldr	x19, [x1, #56]
  4100c8:	str	x23, [sp, #16]
  4100cc:	mov	x29, sp
  4100d0:	and	w8, w9, #0xff
  4100d4:	sub	w10, w8, #0x2
  4100d8:	cmp	w10, #0xe
  4100dc:	mov	x8, x0
  4100e0:	b.hi	410218 <error@@Base+0xe46c>  // b.pmore
  4100e4:	adrp	x11, 419000 <error@@Base+0x17254>
  4100e8:	add	x11, x11, #0x17f
  4100ec:	adr	x12, 410100 <error@@Base+0xe354>
  4100f0:	ldrb	w13, [x11, x10]
  4100f4:	add	x12, x12, x13, lsl #2
  4100f8:	mov	w0, wzr
  4100fc:	br	x12
  410100:	ldr	x9, [x1, #32]
  410104:	ldr	x8, [x8, #40]
  410108:	mov	w10, #0x18                  	// #24
  41010c:	ldr	x20, [x9, #56]
  410110:	madd	x19, x19, x10, x8
  410114:	mov	w8, #0x1                   	// #1
  410118:	dup	v0.2d, x8
  41011c:	mov	w0, #0x8                   	// #8
  410120:	str	q0, [x19]
  410124:	bl	4018b0 <malloc@plt>
  410128:	str	x0, [x19, #16]
  41012c:	cbz	x0, 410268 <error@@Base+0xe4bc>
  410130:	mov	x8, x0
  410134:	mov	w0, wzr
  410138:	str	x20, [x8]
  41013c:	b	410254 <error@@Base+0xe4a8>
  410140:	ldrb	w9, [x8, #176]
  410144:	add	x10, x1, #0x20
  410148:	orr	w9, w9, #0x1
  41014c:	strb	w9, [x8, #176]
  410150:	ldp	x9, x11, [x1, #8]
  410154:	add	x12, x9, #0x18
  410158:	cmp	x9, #0x0
  41015c:	csel	x9, x10, x12, eq  // eq = none
  410160:	ldr	x9, [x9]
  410164:	cmp	x11, #0x0
  410168:	ldr	x20, [x9, #56]
  41016c:	add	x9, x11, #0x18
  410170:	csel	x9, x10, x9, eq  // eq = none
  410174:	tbnz	x20, #63, 410274 <error@@Base+0xe4c8>
  410178:	ldr	x9, [x9]
  41017c:	ldr	x21, [x9, #56]
  410180:	tbnz	x21, #63, 410294 <error@@Base+0xe4e8>
  410184:	ldr	x22, [x8, #40]
  410188:	mov	w8, #0x18                  	// #24
  41018c:	mov	w0, #0x10                  	// #16
  410190:	madd	x23, x19, x8, x22
  410194:	mov	w8, #0x2                   	// #2
  410198:	str	x8, [x23]
  41019c:	bl	4018b0 <malloc@plt>
  4101a0:	str	x0, [x23, #16]
  4101a4:	cbz	x0, 41026c <error@@Base+0xe4c0>
  4101a8:	mov	w9, #0x18                  	// #24
  4101ac:	madd	x9, x19, x9, x22
  4101b0:	mov	x8, x0
  4101b4:	cmp	x20, x21
  4101b8:	add	x9, x9, #0x8
  4101bc:	b.ne	410234 <error@@Base+0xe488>  // b.any
  4101c0:	mov	w10, #0x1                   	// #1
  4101c4:	mov	w0, wzr
  4101c8:	str	x10, [x9]
  4101cc:	str	x20, [x8]
  4101d0:	b	410254 <error@@Base+0xe4a8>
  4101d4:	ldr	x9, [x1, #32]
  4101d8:	ldr	x20, [x9, #56]
  4101dc:	ldr	x9, [x8, #24]
  4101e0:	str	x20, [x9, x19, lsl #3]
  4101e4:	ldrb	w9, [x1, #48]
  4101e8:	cmp	w9, #0x4
  4101ec:	b.ne	410210 <error@@Base+0xe464>  // b.any
  4101f0:	ldr	x8, [x8, #40]
  4101f4:	mov	w9, #0x18                  	// #24
  4101f8:	mov	w10, #0x1                   	// #1
  4101fc:	dup	v0.2d, x10
  410200:	madd	x19, x19, x9, x8
  410204:	b	41011c <error@@Base+0xe370>
  410208:	ldr	x8, [x1, #32]
  41020c:	cbnz	x8, 4102b4 <error@@Base+0xe508>
  410210:	mov	w0, wzr
  410214:	b	410254 <error@@Base+0xe4a8>
  410218:	tbnz	w9, #3, 4102d4 <error@@Base+0xe528>
  41021c:	ldr	x9, [x1, #32]
  410220:	ldr	x8, [x8, #24]
  410224:	mov	w0, wzr
  410228:	ldr	x9, [x9, #56]
  41022c:	str	x9, [x8, x19, lsl #3]
  410230:	b	410254 <error@@Base+0xe4a8>
  410234:	mov	w10, #0x2                   	// #2
  410238:	cmp	x20, x21
  41023c:	mov	w0, wzr
  410240:	str	x10, [x9]
  410244:	b.ge	410250 <error@@Base+0xe4a4>  // b.tcont
  410248:	stp	x20, x21, [x8]
  41024c:	b	410254 <error@@Base+0xe4a8>
  410250:	stp	x21, x20, [x8]
  410254:	ldp	x20, x19, [sp, #48]
  410258:	ldp	x22, x21, [sp, #32]
  41025c:	ldr	x23, [sp, #16]
  410260:	ldp	x29, x30, [sp], #64
  410264:	ret
  410268:	stp	xzr, xzr, [x19]
  41026c:	mov	w0, #0xc                   	// #12
  410270:	b	410254 <error@@Base+0xe4a8>
  410274:	adrp	x0, 419000 <error@@Base+0x17254>
  410278:	adrp	x1, 419000 <error@@Base+0x17254>
  41027c:	adrp	x3, 419000 <error@@Base+0x17254>
  410280:	add	x0, x0, #0x4d7
  410284:	add	x1, x1, #0x3e8
  410288:	add	x3, x3, #0x4a4
  41028c:	mov	w2, #0x5af                 	// #1455
  410290:	bl	401b90 <__assert_fail@plt>
  410294:	adrp	x0, 419000 <error@@Base+0x17254>
  410298:	adrp	x1, 419000 <error@@Base+0x17254>
  41029c:	adrp	x3, 419000 <error@@Base+0x17254>
  4102a0:	add	x0, x0, #0x4e1
  4102a4:	add	x1, x1, #0x3e8
  4102a8:	add	x3, x3, #0x4a4
  4102ac:	mov	w2, #0x5b0                 	// #1456
  4102b0:	bl	401b90 <__assert_fail@plt>
  4102b4:	adrp	x0, 419000 <error@@Base+0x17254>
  4102b8:	adrp	x1, 419000 <error@@Base+0x17254>
  4102bc:	adrp	x3, 419000 <error@@Base+0x17254>
  4102c0:	add	x0, x0, #0x491
  4102c4:	add	x1, x1, #0x3e8
  4102c8:	add	x3, x3, #0x4a4
  4102cc:	mov	w2, #0x59f                 	// #1439
  4102d0:	bl	401b90 <__assert_fail@plt>
  4102d4:	adrp	x0, 419000 <error@@Base+0x17254>
  4102d8:	adrp	x1, 419000 <error@@Base+0x17254>
  4102dc:	adrp	x3, 419000 <error@@Base+0x17254>
  4102e0:	add	x0, x0, #0x4ec
  4102e4:	add	x1, x1, #0x3e8
  4102e8:	add	x3, x3, #0x4a4
  4102ec:	mov	w2, #0x5c2                 	// #1474
  4102f0:	bl	401b90 <__assert_fail@plt>
  4102f4:	stp	x29, x30, [sp, #-80]!
  4102f8:	stp	x24, x23, [sp, #32]
  4102fc:	stp	x22, x21, [sp, #48]
  410300:	stp	x20, x19, [sp, #64]
  410304:	ldr	x22, [x3, #8]
  410308:	mov	x19, x3
  41030c:	mov	x21, x1
  410310:	mov	x20, x0
  410314:	str	x25, [sp, #16]
  410318:	mov	x29, sp
  41031c:	tbz	w2, #4, 41033c <error@@Base+0xe590>
  410320:	cbz	x22, 41033c <error@@Base+0xe590>
  410324:	ldr	x8, [x19, #40]
  410328:	cmp	x8, #0x3f
  41032c:	b.gt	41049c <error@@Base+0xe6f0>
  410330:	ldr	x9, [x21, #160]
  410334:	lsr	x8, x9, x8
  410338:	tbz	w8, #0, 41049c <error@@Base+0xe6f0>
  41033c:	ldr	w8, [x21, #128]
  410340:	cmp	w8, #0xf
  410344:	b.eq	4104b8 <error@@Base+0xe70c>  // b.none
  410348:	ldr	x0, [x21, #112]
  41034c:	add	w9, w8, #0x1
  410350:	sxtw	x8, w8
  410354:	add	x23, x0, x8, lsl #6
  410358:	mov	w10, #0x8                   	// #8
  41035c:	mov	x11, #0xffffffffffffffff    	// #-1
  410360:	str	w9, [x21, #128]
  410364:	str	xzr, [x23, #8]!
  410368:	stp	xzr, xzr, [x23, #16]
  41036c:	str	xzr, [x23, #8]
  410370:	str	w10, [x23, #48]
  410374:	str	xzr, [x23, #32]
  410378:	str	x11, [x23, #56]
  41037c:	ldr	w8, [x21, #128]
  410380:	cmp	w8, #0xf
  410384:	b.eq	410504 <error@@Base+0xe758>  // b.none
  410388:	ldr	x0, [x21, #112]
  41038c:	add	w9, w8, #0x1
  410390:	sxtw	x8, w8
  410394:	add	x24, x0, x8, lsl #6
  410398:	mov	w10, #0x9                   	// #9
  41039c:	mov	x11, #0xffffffffffffffff    	// #-1
  4103a0:	str	w9, [x21, #128]
  4103a4:	str	xzr, [x24, #8]!
  4103a8:	stp	xzr, xzr, [x24, #16]
  4103ac:	str	xzr, [x24, #8]
  4103b0:	str	w10, [x24, #48]
  4103b4:	str	xzr, [x24, #32]
  4103b8:	str	x11, [x24, #56]
  4103bc:	mov	x25, x24
  4103c0:	cbz	x22, 41040c <error@@Base+0xe660>
  4103c4:	ldr	w8, [x21, #128]
  4103c8:	cmp	w8, #0xf
  4103cc:	b.eq	4104dc <error@@Base+0xe730>  // b.none
  4103d0:	ldr	x0, [x21, #112]
  4103d4:	add	w9, w8, #0x1
  4103d8:	sxtw	x8, w8
  4103dc:	add	x25, x0, x8, lsl #6
  4103e0:	mov	w10, #0x10                  	// #16
  4103e4:	mov	x11, #0xffffffffffffffff    	// #-1
  4103e8:	str	w9, [x21, #128]
  4103ec:	str	xzr, [x25, #8]!
  4103f0:	stp	x22, x24, [x25, #8]
  4103f4:	str	w10, [x25, #48]
  4103f8:	stp	xzr, xzr, [x25, #24]
  4103fc:	str	x11, [x25, #56]
  410400:	str	x25, [x22]
  410404:	cbz	x24, 41040c <error@@Base+0xe660>
  410408:	str	x25, [x24]
  41040c:	ldr	w8, [x21, #128]
  410410:	cmp	w8, #0xf
  410414:	b.eq	41053c <error@@Base+0xe790>  // b.none
  410418:	ldr	x0, [x21, #112]
  41041c:	add	w9, w8, #0x1
  410420:	sxtw	x8, w8
  410424:	add	x22, x0, x8, lsl #6
  410428:	mov	w10, #0x10                  	// #16
  41042c:	mov	x11, #0xffffffffffffffff    	// #-1
  410430:	str	w9, [x21, #128]
  410434:	str	xzr, [x22, #8]!
  410438:	stp	x23, x25, [x22, #8]
  41043c:	str	w10, [x22, #48]
  410440:	stp	xzr, xzr, [x22, #24]
  410444:	str	x11, [x22, #56]
  410448:	cbz	x23, 410450 <error@@Base+0xe6a4>
  41044c:	str	x22, [x23]
  410450:	cbz	x25, 410458 <error@@Base+0xe6ac>
  410454:	str	x22, [x25]
  410458:	cbz	x24, 410568 <error@@Base+0xe7bc>
  41045c:	cbz	x23, 410568 <error@@Base+0xe7bc>
  410460:	cbz	x25, 410568 <error@@Base+0xe7bc>
  410464:	cbz	x22, 410568 <error@@Base+0xe7bc>
  410468:	ldr	x8, [x19, #40]
  41046c:	str	x8, [x24, #40]
  410470:	str	x8, [x23, #40]
  410474:	ldr	w8, [x19, #48]
  410478:	ldr	w9, [x24, #48]
  41047c:	and	w8, w8, #0x80000
  410480:	and	w9, w9, #0xfff7ffff
  410484:	orr	w9, w9, w8
  410488:	str	w9, [x24, #48]
  41048c:	ldr	w9, [x23, #48]
  410490:	and	w9, w9, #0xfff7ffff
  410494:	orr	w8, w9, w8
  410498:	str	w8, [x23, #48]
  41049c:	mov	x0, x22
  4104a0:	ldp	x20, x19, [sp, #64]
  4104a4:	ldp	x22, x21, [sp, #48]
  4104a8:	ldp	x24, x23, [sp, #32]
  4104ac:	ldr	x25, [sp, #16]
  4104b0:	ldp	x29, x30, [sp], #80
  4104b4:	ret
  4104b8:	mov	w0, #0x3c8                 	// #968
  4104bc:	bl	4018b0 <malloc@plt>
  4104c0:	cbz	x0, 410500 <error@@Base+0xe754>
  4104c4:	ldr	x9, [x21, #112]
  4104c8:	mov	w8, wzr
  4104cc:	str	x9, [x0]
  4104d0:	str	x0, [x21, #112]
  4104d4:	str	wzr, [x21, #128]
  4104d8:	b	41034c <error@@Base+0xe5a0>
  4104dc:	mov	w0, #0x3c8                 	// #968
  4104e0:	bl	4018b0 <malloc@plt>
  4104e4:	cbz	x0, 410538 <error@@Base+0xe78c>
  4104e8:	ldr	x9, [x21, #112]
  4104ec:	mov	w8, wzr
  4104f0:	str	x9, [x0]
  4104f4:	str	x0, [x21, #112]
  4104f8:	str	wzr, [x21, #128]
  4104fc:	b	4103d4 <error@@Base+0xe628>
  410500:	mov	x23, xzr
  410504:	mov	w0, #0x3c8                 	// #968
  410508:	bl	4018b0 <malloc@plt>
  41050c:	cbz	x0, 410528 <error@@Base+0xe77c>
  410510:	ldr	x9, [x21, #112]
  410514:	mov	w8, wzr
  410518:	str	x9, [x0]
  41051c:	str	x0, [x21, #112]
  410520:	str	wzr, [x21, #128]
  410524:	b	41038c <error@@Base+0xe5e0>
  410528:	mov	x24, xzr
  41052c:	mov	x25, x24
  410530:	cbnz	x22, 4103c4 <error@@Base+0xe618>
  410534:	b	41040c <error@@Base+0xe660>
  410538:	mov	x25, xzr
  41053c:	mov	w0, #0x3c8                 	// #968
  410540:	bl	4018b0 <malloc@plt>
  410544:	cbz	x0, 410560 <error@@Base+0xe7b4>
  410548:	ldr	x9, [x21, #112]
  41054c:	mov	w8, wzr
  410550:	str	x9, [x0]
  410554:	str	x0, [x21, #112]
  410558:	str	wzr, [x21, #128]
  41055c:	b	41041c <error@@Base+0xe670>
  410560:	mov	x22, xzr
  410564:	cbnz	x24, 41045c <error@@Base+0xe6b0>
  410568:	mov	w8, #0xc                   	// #12
  41056c:	mov	x22, xzr
  410570:	str	w8, [x20]
  410574:	b	41049c <error@@Base+0xe6f0>
  410578:	stp	x29, x30, [sp, #-80]!
  41057c:	stp	x26, x25, [sp, #16]
  410580:	stp	x24, x23, [sp, #32]
  410584:	stp	x22, x21, [sp, #48]
  410588:	stp	x20, x19, [sp, #64]
  41058c:	ldp	x24, x8, [x0, #8]
  410590:	mov	x20, x2
  410594:	mov	x19, x0
  410598:	mov	x21, x1
  41059c:	cmp	x8, x24
  4105a0:	mov	x29, sp
  4105a4:	b.cs	410670 <error@@Base+0xe8c4>  // b.hs, b.nlast
  4105a8:	ldr	x9, [x19]
  4105ac:	add	x8, x9, x8, lsl #4
  4105b0:	stp	x21, x20, [x8]
  4105b4:	ldr	x8, [x19]
  4105b8:	ldr	x9, [x19, #16]
  4105bc:	add	x9, x8, x9, lsl #4
  4105c0:	ldr	w10, [x9, #8]
  4105c4:	and	w8, w20, #0xff
  4105c8:	cmp	w8, #0x5
  4105cc:	and	w10, w10, #0xfffc00ff
  4105d0:	str	w10, [x9, #8]
  4105d4:	b.ne	4105ec <error@@Base+0xe840>  // b.any
  4105d8:	ldr	w9, [x19, #180]
  4105dc:	cmp	w9, #0x1
  4105e0:	b.le	4105ec <error@@Base+0xe840>
  4105e4:	mov	w8, #0x100000              	// #1048576
  4105e8:	b	4105f8 <error@@Base+0xe84c>
  4105ec:	cmp	w8, #0x6
  4105f0:	cset	w8, eq  // eq = none
  4105f4:	lsl	w8, w8, #20
  4105f8:	ldr	x9, [x19]
  4105fc:	ldr	x10, [x19, #16]
  410600:	add	x9, x9, x10, lsl #4
  410604:	ldr	w10, [x9, #8]
  410608:	and	w10, w10, #0xffefffff
  41060c:	orr	w8, w10, w8
  410610:	str	w8, [x9, #8]
  410614:	ldp	x9, x8, [x19, #16]
  410618:	mov	x10, #0xffffffffffffffff    	// #-1
  41061c:	str	x10, [x8, x9, lsl #3]
  410620:	ldr	x8, [x19, #40]
  410624:	ldr	x9, [x19, #16]
  410628:	mov	w10, #0x18                  	// #24
  41062c:	madd	x8, x9, x10, x8
  410630:	stp	xzr, xzr, [x8]
  410634:	str	xzr, [x8, #16]
  410638:	ldr	x8, [x19, #48]
  41063c:	ldr	x9, [x19, #16]
  410640:	madd	x8, x9, x10, x8
  410644:	stp	xzr, xzr, [x8]
  410648:	str	xzr, [x8, #16]
  41064c:	ldr	x0, [x19, #16]
  410650:	add	x8, x0, #0x1
  410654:	str	x8, [x19, #16]
  410658:	ldp	x20, x19, [sp, #64]
  41065c:	ldp	x22, x21, [sp, #48]
  410660:	ldp	x24, x23, [sp, #32]
  410664:	ldp	x26, x25, [sp, #16]
  410668:	ldp	x29, x30, [sp], #80
  41066c:	ret
  410670:	mov	x8, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  410674:	lsl	x26, x24, #1
  410678:	movk	x8, #0xaaa, lsl #48
  41067c:	cmp	x26, x8
  410680:	b.hi	410710 <error@@Base+0xe964>  // b.pmore
  410684:	ldr	x0, [x19]
  410688:	lsl	x1, x24, #5
  41068c:	bl	401950 <realloc@plt>
  410690:	cbz	x0, 410710 <error@@Base+0xe964>
  410694:	ldr	x8, [x19, #24]
  410698:	lsl	x23, x24, #4
  41069c:	str	x0, [x19]
  4106a0:	mov	x1, x23
  4106a4:	mov	x0, x8
  4106a8:	bl	401950 <realloc@plt>
  4106ac:	ldr	x8, [x19, #32]
  4106b0:	mov	x22, x0
  4106b4:	mov	x1, x23
  4106b8:	mov	x0, x8
  4106bc:	bl	401950 <realloc@plt>
  4106c0:	mov	x23, x0
  4106c4:	ldr	x0, [x19, #40]
  4106c8:	add	x8, x24, x24, lsl #1
  4106cc:	lsl	x25, x8, #4
  4106d0:	mov	x1, x25
  4106d4:	bl	401950 <realloc@plt>
  4106d8:	ldr	x8, [x19, #48]
  4106dc:	mov	x24, x0
  4106e0:	mov	x1, x25
  4106e4:	mov	x0, x8
  4106e8:	bl	401950 <realloc@plt>
  4106ec:	cbz	x22, 410718 <error@@Base+0xe96c>
  4106f0:	cbz	x23, 410718 <error@@Base+0xe96c>
  4106f4:	cbz	x24, 410718 <error@@Base+0xe96c>
  4106f8:	cbz	x0, 410718 <error@@Base+0xe96c>
  4106fc:	ldr	x8, [x19, #16]
  410700:	stp	x22, x23, [x19, #24]
  410704:	stp	x24, x0, [x19, #40]
  410708:	str	x26, [x19, #8]
  41070c:	b	4105a8 <error@@Base+0xe7fc>
  410710:	mov	x0, #0xffffffffffffffff    	// #-1
  410714:	b	410658 <error@@Base+0xe8ac>
  410718:	mov	x19, x0
  41071c:	mov	x0, x22
  410720:	bl	401aa0 <free@plt>
  410724:	mov	x0, x23
  410728:	bl	401aa0 <free@plt>
  41072c:	mov	x0, x24
  410730:	bl	401aa0 <free@plt>
  410734:	mov	x0, x19
  410738:	bl	401aa0 <free@plt>
  41073c:	mov	x0, #0xffffffffffffffff    	// #-1
  410740:	b	410658 <error@@Base+0xe8ac>
  410744:	sub	sp, sp, #0x90
  410748:	stp	x29, x30, [sp, #64]
  41074c:	stp	x26, x25, [sp, #80]
  410750:	stp	x24, x23, [sp, #96]
  410754:	stp	x22, x21, [sp, #112]
  410758:	stp	x20, x19, [sp, #128]
  41075c:	ldr	x23, [x1, #40]
  410760:	mov	w8, #0x18                  	// #24
  410764:	mov	x19, x0
  410768:	add	x29, sp, #0x40
  41076c:	madd	x25, x2, x8, x23
  410770:	ldr	x8, [x25, #8]!
  410774:	mov	w21, w3
  410778:	mov	x20, x2
  41077c:	mov	x22, x1
  410780:	add	x24, x8, #0x1
  410784:	lsl	x0, x24, #3
  410788:	stp	x24, xzr, [sp, #32]
  41078c:	bl	4018b0 <malloc@plt>
  410790:	str	x0, [sp, #48]
  410794:	cbz	x0, 4109b8 <error@@Base+0xec0c>
  410798:	ldr	x8, [x22, #48]
  41079c:	mov	w9, #0x18                  	// #24
  4107a0:	madd	x8, x20, x9, x8
  4107a4:	mov	x9, #0xffffffffffffffff    	// #-1
  4107a8:	str	x9, [x8, #8]
  4107ac:	ldr	x9, [x22]
  4107b0:	add	x8, x9, x20, lsl #4
  4107b4:	ldr	w8, [x8, #8]
  4107b8:	ubfx	w4, w8, #8, #10
  4107bc:	cbz	w4, 410808 <error@@Base+0xea5c>
  4107c0:	ldr	x10, [x25]
  4107c4:	cbz	x10, 410808 <error@@Base+0xea5c>
  4107c8:	mov	w10, #0x18                  	// #24
  4107cc:	madd	x10, x20, x10, x23
  4107d0:	ldr	x10, [x10, #16]
  4107d4:	ldr	x10, [x10]
  4107d8:	add	x9, x9, x10, lsl #4
  4107dc:	ldrb	w9, [x9, #10]
  4107e0:	tbnz	w9, #2, 410808 <error@@Base+0xea5c>
  4107e4:	mov	x0, x22
  4107e8:	mov	x1, x20
  4107ec:	mov	x2, x20
  4107f0:	mov	x3, x20
  4107f4:	bl	410a54 <error@@Base+0xeca8>
  4107f8:	cbnz	w0, 410974 <error@@Base+0xebc8>
  4107fc:	ldr	x8, [x22]
  410800:	add	x8, x8, x20, lsl #4
  410804:	ldr	w8, [x8, #8]
  410808:	tbz	w8, #3, 4108d0 <error@@Base+0xeb24>
  41080c:	ldr	x8, [x22, #40]
  410810:	mov	w9, #0x18                  	// #24
  410814:	madd	x9, x20, x9, x8
  410818:	ldr	x9, [x9, #8]
  41081c:	cmp	x9, #0x1
  410820:	b.lt	4108d0 <error@@Base+0xeb24>  // b.tstop
  410824:	mov	w25, wzr
  410828:	mov	x24, xzr
  41082c:	mov	w26, #0x18                  	// #24
  410830:	b	410850 <error@@Base+0xeaa4>
  410834:	mov	w25, #0x1                   	// #1
  410838:	ldr	x8, [x22, #40]
  41083c:	add	x24, x24, #0x1
  410840:	madd	x9, x20, x26, x8
  410844:	ldr	x9, [x9, #8]
  410848:	cmp	x24, x9
  41084c:	b.ge	410918 <error@@Base+0xeb6c>  // b.tcont
  410850:	madd	x8, x20, x26, x8
  410854:	ldr	x8, [x8, #16]
  410858:	ldr	x23, [x8, x24, lsl #3]
  41085c:	ldr	x8, [x22, #48]
  410860:	madd	x9, x23, x26, x8
  410864:	ldr	x9, [x9, #8]
  410868:	cmn	x9, #0x1
  41086c:	b.eq	410834 <error@@Base+0xea88>  // b.none
  410870:	cbnz	x9, 410890 <error@@Base+0xeae4>
  410874:	mov	x0, sp
  410878:	mov	x1, x22
  41087c:	mov	x2, x23
  410880:	mov	w3, wzr
  410884:	bl	410744 <error@@Base+0xe998>
  410888:	cbz	w0, 4108a4 <error@@Base+0xeaf8>
  41088c:	b	410974 <error@@Base+0xebc8>
  410890:	madd	x8, x23, x26, x8
  410894:	ldr	x9, [x8, #16]
  410898:	ldr	q0, [x8]
  41089c:	str	x9, [sp, #16]
  4108a0:	str	q0, [sp]
  4108a4:	add	x0, sp, #0x20
  4108a8:	mov	x1, sp
  4108ac:	bl	410e28 <error@@Base+0xf07c>
  4108b0:	cbnz	w0, 410974 <error@@Base+0xebc8>
  4108b4:	ldr	x8, [x22, #48]
  4108b8:	madd	x8, x23, x26, x8
  4108bc:	ldr	x8, [x8, #8]
  4108c0:	cbnz	x8, 410838 <error@@Base+0xea8c>
  4108c4:	ldr	x0, [sp, #16]
  4108c8:	bl	401aa0 <free@plt>
  4108cc:	b	410834 <error@@Base+0xea88>
  4108d0:	mov	w23, #0x1                   	// #1
  4108d4:	cbz	x24, 410928 <error@@Base+0xeb7c>
  4108d8:	ldr	x25, [sp, #40]
  4108dc:	cbnz	x25, 410990 <error@@Base+0xebe4>
  4108e0:	ldr	x8, [sp, #48]
  4108e4:	mov	w9, #0x1                   	// #1
  4108e8:	str	x20, [x8]
  4108ec:	str	x9, [sp, #40]
  4108f0:	ldr	x8, [x22, #48]
  4108f4:	orr	w9, w23, w21
  4108f8:	tbz	w9, #0, 410954 <error@@Base+0xeba8>
  4108fc:	ldr	x9, [sp, #48]
  410900:	ldr	q0, [sp, #32]
  410904:	mov	w10, #0x18                  	// #24
  410908:	madd	x8, x20, x10, x8
  41090c:	str	x9, [x8, #16]
  410910:	str	q0, [x8]
  410914:	b	410960 <error@@Base+0xebb4>
  410918:	ldr	x24, [sp, #32]
  41091c:	tst	w25, #0x1
  410920:	cset	w23, eq  // eq = none
  410924:	cbnz	x24, 4108d8 <error@@Base+0xeb2c>
  410928:	mov	w8, #0x1                   	// #1
  41092c:	dup	v0.2d, x8
  410930:	mov	w0, #0x8                   	// #8
  410934:	str	q0, [sp, #32]
  410938:	bl	4018b0 <malloc@plt>
  41093c:	str	x0, [sp, #48]
  410940:	cbz	x0, 4109c0 <error@@Base+0xec14>
  410944:	str	x20, [x0]
  410948:	ldr	x8, [x22, #48]
  41094c:	orr	w9, w23, w21
  410950:	tbnz	w9, #0, 4108fc <error@@Base+0xeb50>
  410954:	mov	w9, #0x18                  	// #24
  410958:	madd	x8, x20, x9, x8
  41095c:	str	xzr, [x8, #8]
  410960:	ldr	x8, [sp, #48]
  410964:	ldr	q0, [sp, #32]
  410968:	mov	w0, wzr
  41096c:	str	x8, [x19, #16]
  410970:	str	q0, [x19]
  410974:	ldp	x20, x19, [sp, #128]
  410978:	ldp	x22, x21, [sp, #112]
  41097c:	ldp	x24, x23, [sp, #96]
  410980:	ldp	x26, x25, [sp, #80]
  410984:	ldp	x29, x30, [sp, #64]
  410988:	add	sp, sp, #0x90
  41098c:	ret
  410990:	cmp	x24, x25
  410994:	b.ne	4109cc <error@@Base+0xec20>  // b.any
  410998:	ldr	x0, [sp, #48]
  41099c:	lsl	x8, x24, #1
  4109a0:	lsl	x1, x24, #4
  4109a4:	str	x8, [sp, #32]
  4109a8:	bl	401950 <realloc@plt>
  4109ac:	cbz	x0, 4109b8 <error@@Base+0xec0c>
  4109b0:	str	x0, [sp, #48]
  4109b4:	b	4109d0 <error@@Base+0xec24>
  4109b8:	mov	w0, #0xc                   	// #12
  4109bc:	b	410974 <error@@Base+0xebc8>
  4109c0:	stp	xzr, xzr, [sp, #32]
  4109c4:	mov	w0, #0xc                   	// #12
  4109c8:	b	410974 <error@@Base+0xebc8>
  4109cc:	ldr	x0, [sp, #48]
  4109d0:	ldr	x8, [x0]
  4109d4:	cmp	x8, x20
  4109d8:	b.le	410a04 <error@@Base+0xec58>
  4109dc:	cmp	x25, #0x1
  4109e0:	b.lt	410a34 <error@@Base+0xec88>  // b.tstop
  4109e4:	mov	x9, x25
  4109e8:	add	x10, x0, x9, lsl #3
  4109ec:	ldur	x11, [x10, #-8]
  4109f0:	subs	x8, x9, #0x1
  4109f4:	mov	x9, x8
  4109f8:	str	x11, [x10]
  4109fc:	b.gt	4109e8 <error@@Base+0xec3c>
  410a00:	b	410a38 <error@@Base+0xec8c>
  410a04:	add	x8, x0, x25, lsl #3
  410a08:	ldur	x9, [x8, #-8]
  410a0c:	mov	x8, x25
  410a10:	cmp	x9, x20
  410a14:	b.le	410a38 <error@@Base+0xec8c>
  410a18:	add	x10, x0, x8, lsl #3
  410a1c:	str	x9, [x10]
  410a20:	ldur	x9, [x10, #-16]
  410a24:	sub	x8, x8, #0x1
  410a28:	cmp	x9, x20
  410a2c:	b.gt	410a18 <error@@Base+0xec6c>
  410a30:	b	410a38 <error@@Base+0xec8c>
  410a34:	mov	x8, x25
  410a38:	str	x20, [x0, x8, lsl #3]
  410a3c:	add	x8, x25, #0x1
  410a40:	str	x8, [sp, #40]
  410a44:	ldr	x8, [x22, #48]
  410a48:	orr	w9, w23, w21
  410a4c:	tbnz	w9, #0, 4108fc <error@@Base+0xeb50>
  410a50:	b	410954 <error@@Base+0xeba8>
  410a54:	stp	x29, x30, [sp, #-96]!
  410a58:	stp	x26, x25, [sp, #32]
  410a5c:	stp	x24, x23, [sp, #48]
  410a60:	stp	x22, x21, [sp, #64]
  410a64:	stp	x20, x19, [sp, #80]
  410a68:	mov	w19, w4
  410a6c:	mov	x20, x3
  410a70:	mov	x22, x2
  410a74:	mov	x23, x1
  410a78:	mov	x21, x0
  410a7c:	mov	w25, #0x18                  	// #24
  410a80:	str	x27, [sp, #16]
  410a84:	mov	x29, sp
  410a88:	ubfiz	w26, w19, #8, #10
  410a8c:	mov	x27, x23
  410a90:	b	410b44 <error@@Base+0xed98>
  410a94:	ldr	x9, [x21, #24]
  410a98:	ldr	x10, [x21, #40]
  410a9c:	mov	x0, x21
  410aa0:	ldr	x24, [x9, x27, lsl #3]
  410aa4:	madd	x9, x22, x25, x10
  410aa8:	str	xzr, [x9, #8]
  410aac:	add	x8, x8, x24, lsl #4
  410ab0:	ldp	x1, x2, [x8]
  410ab4:	bl	410578 <error@@Base+0xe7cc>
  410ab8:	cmn	x0, #0x1
  410abc:	b.eq	410e20 <error@@Base+0xf074>  // b.none
  410ac0:	ldr	x8, [x21]
  410ac4:	lsl	x9, x0, #4
  410ac8:	mov	x23, x0
  410acc:	mov	x1, x23
  410ad0:	add	x8, x8, x9
  410ad4:	ldr	w10, [x8, #8]
  410ad8:	and	w10, w10, #0xfffc00ff
  410adc:	orr	w10, w10, w26
  410ae0:	str	w10, [x8, #8]
  410ae4:	ldr	x8, [x21]
  410ae8:	add	x10, x8, x24, lsl #4
  410aec:	ldr	w10, [x10, #8]
  410af0:	add	x8, x8, x9
  410af4:	ldr	w11, [x8, #8]
  410af8:	and	w10, w10, #0x3ff00
  410afc:	orr	w10, w10, w11
  410b00:	str	w10, [x8, #8]
  410b04:	ldr	x8, [x21]
  410b08:	add	x8, x8, x9
  410b0c:	ldr	w9, [x8, #8]
  410b10:	orr	w9, w9, #0x40000
  410b14:	str	w9, [x8, #8]
  410b18:	ldr	x8, [x21, #32]
  410b1c:	str	x24, [x8, x0, lsl #3]
  410b20:	ldr	x8, [x21, #24]
  410b24:	ldr	x9, [x8, x27, lsl #3]
  410b28:	str	x9, [x8, x22, lsl #3]
  410b2c:	ldr	x8, [x21, #40]
  410b30:	madd	x0, x22, x25, x8
  410b34:	bl	410fc0 <error@@Base+0xf214>
  410b38:	mov	x27, x24
  410b3c:	mov	x22, x23
  410b40:	tbz	w0, #0, 410e20 <error@@Base+0xf074>
  410b44:	ldr	x8, [x21]
  410b48:	add	x10, x8, x27, lsl #4
  410b4c:	ldrb	w9, [x10, #8]!
  410b50:	cmp	w9, #0x4
  410b54:	b.eq	410a94 <error@@Base+0xece8>  // b.none
  410b58:	ldr	x9, [x21, #40]
  410b5c:	madd	x11, x27, x25, x9
  410b60:	ldr	x11, [x11, #8]
  410b64:	cbz	x11, 410dd8 <error@@Base+0xf02c>
  410b68:	madd	x12, x27, x25, x9
  410b6c:	ldr	x12, [x12, #16]
  410b70:	cmp	x11, #0x1
  410b74:	ldr	x23, [x12]
  410b78:	madd	x12, x22, x25, x9
  410b7c:	str	xzr, [x12, #8]
  410b80:	b.eq	410d30 <error@@Base+0xef84>  // b.none
  410b84:	ldr	x12, [x21, #16]
  410b88:	sub	x1, x12, #0x1
  410b8c:	cmp	x1, #0x1
  410b90:	b.lt	410bd8 <error@@Base+0xee2c>  // b.tstop
  410b94:	add	x10, x8, x1, lsl #4
  410b98:	ldr	w11, [x10, #8]
  410b9c:	tbz	w11, #18, 410bd8 <error@@Base+0xee2c>
  410ba0:	ldr	x10, [x21, #32]
  410ba4:	add	x12, x8, x12, lsl #4
  410ba8:	sub	x12, x12, #0x18
  410bac:	ldr	x13, [x10, x1, lsl #3]
  410bb0:	cmp	x13, x23
  410bb4:	b.ne	410bc4 <error@@Base+0xee18>  // b.any
  410bb8:	ubfx	w11, w11, #8, #10
  410bbc:	cmp	w11, w19
  410bc0:	b.eq	410d20 <error@@Base+0xef74>  // b.none
  410bc4:	ldr	w11, [x12], #-16
  410bc8:	sub	x1, x1, #0x1
  410bcc:	cmp	x1, #0x1
  410bd0:	b.lt	410bd8 <error@@Base+0xee2c>  // b.tstop
  410bd4:	tbnz	w11, #18, 410bac <error@@Base+0xee00>
  410bd8:	add	x8, x8, x23, lsl #4
  410bdc:	ldp	x1, x2, [x8]
  410be0:	mov	x0, x21
  410be4:	bl	410578 <error@@Base+0xe7cc>
  410be8:	cmn	x0, #0x1
  410bec:	b.eq	410e20 <error@@Base+0xf074>  // b.none
  410bf0:	ldr	x8, [x21]
  410bf4:	lsl	x9, x0, #4
  410bf8:	mov	x24, x0
  410bfc:	mov	x1, x24
  410c00:	add	x8, x8, x9
  410c04:	ldr	w10, [x8, #8]
  410c08:	and	w10, w10, #0xfffc00ff
  410c0c:	orr	w10, w10, w26
  410c10:	str	w10, [x8, #8]
  410c14:	ldr	x8, [x21]
  410c18:	add	x10, x8, x23, lsl #4
  410c1c:	ldr	w10, [x10, #8]
  410c20:	add	x8, x8, x9
  410c24:	ldr	w11, [x8, #8]
  410c28:	and	w10, w10, #0x3ff00
  410c2c:	orr	w10, w10, w11
  410c30:	str	w10, [x8, #8]
  410c34:	ldr	x8, [x21]
  410c38:	add	x8, x8, x9
  410c3c:	ldr	w9, [x8, #8]
  410c40:	orr	w9, w9, #0x40000
  410c44:	str	w9, [x8, #8]
  410c48:	ldr	x8, [x21, #32]
  410c4c:	str	x23, [x8, x0, lsl #3]
  410c50:	ldr	x8, [x21, #40]
  410c54:	madd	x0, x22, x25, x8
  410c58:	bl	410fc0 <error@@Base+0xf214>
  410c5c:	tbz	w0, #0, 410e20 <error@@Base+0xf074>
  410c60:	mov	x0, x21
  410c64:	mov	x1, x23
  410c68:	mov	x2, x24
  410c6c:	mov	x3, x20
  410c70:	mov	w4, w19
  410c74:	bl	410a54 <error@@Base+0xeca8>
  410c78:	cbnz	w0, 410de8 <error@@Base+0xf03c>
  410c7c:	ldr	x8, [x21, #40]
  410c80:	ldr	x9, [x21]
  410c84:	mov	x0, x21
  410c88:	madd	x8, x27, x25, x8
  410c8c:	ldr	x8, [x8, #16]
  410c90:	ldr	x27, [x8, #8]
  410c94:	add	x8, x9, x27, lsl #4
  410c98:	ldp	x1, x2, [x8]
  410c9c:	bl	410578 <error@@Base+0xe7cc>
  410ca0:	cmn	x0, #0x1
  410ca4:	b.eq	410e20 <error@@Base+0xf074>  // b.none
  410ca8:	ldr	x8, [x21]
  410cac:	lsl	x9, x0, #4
  410cb0:	mov	x23, x0
  410cb4:	mov	x1, x23
  410cb8:	add	x8, x8, x9
  410cbc:	ldr	w10, [x8, #8]
  410cc0:	and	w10, w10, #0xfffc00ff
  410cc4:	orr	w10, w10, w26
  410cc8:	str	w10, [x8, #8]
  410ccc:	ldr	x8, [x21]
  410cd0:	add	x10, x8, x27, lsl #4
  410cd4:	ldr	w10, [x10, #8]
  410cd8:	add	x8, x8, x9
  410cdc:	ldr	w11, [x8, #8]
  410ce0:	and	w10, w10, #0x3ff00
  410ce4:	orr	w10, w10, w11
  410ce8:	str	w10, [x8, #8]
  410cec:	ldr	x8, [x21]
  410cf0:	add	x8, x8, x9
  410cf4:	ldr	w9, [x8, #8]
  410cf8:	orr	w9, w9, #0x40000
  410cfc:	str	w9, [x8, #8]
  410d00:	ldr	x8, [x21, #32]
  410d04:	str	x27, [x8, x0, lsl #3]
  410d08:	ldr	x8, [x21, #40]
  410d0c:	madd	x0, x22, x25, x8
  410d10:	bl	410fc0 <error@@Base+0xf214>
  410d14:	mov	x22, x23
  410d18:	tbnz	w0, #0, 410b44 <error@@Base+0xed98>
  410d1c:	b	410e20 <error@@Base+0xf074>
  410d20:	madd	x0, x22, x25, x9
  410d24:	bl	410fc0 <error@@Base+0xf214>
  410d28:	tbnz	w0, #0, 410c7c <error@@Base+0xeed0>
  410d2c:	b	410e20 <error@@Base+0xf074>
  410d30:	cmp	x27, x20
  410d34:	b.ne	410d40 <error@@Base+0xef94>  // b.any
  410d38:	cmp	x22, x27
  410d3c:	b.ne	410e04 <error@@Base+0xf058>  // b.any
  410d40:	add	x8, x8, x23, lsl #4
  410d44:	ldp	x1, x2, [x8]
  410d48:	ldr	w26, [x10]
  410d4c:	mov	x0, x21
  410d50:	bl	410578 <error@@Base+0xe7cc>
  410d54:	cmn	x0, #0x1
  410d58:	b.eq	410e20 <error@@Base+0xf074>  // b.none
  410d5c:	ldr	x8, [x21]
  410d60:	lsl	x9, x0, #4
  410d64:	ubfx	w11, w26, #8, #10
  410d68:	orr	w19, w11, w19
  410d6c:	add	x8, x8, x9
  410d70:	ldr	w10, [x8, #8]
  410d74:	mov	x24, x0
  410d78:	mov	x1, x24
  410d7c:	bfi	w10, w19, #8, #10
  410d80:	str	w10, [x8, #8]
  410d84:	ldr	x8, [x21]
  410d88:	add	x10, x8, x23, lsl #4
  410d8c:	ldr	w10, [x10, #8]
  410d90:	add	x8, x8, x9
  410d94:	ldr	w11, [x8, #8]
  410d98:	and	w10, w10, #0x3ff00
  410d9c:	orr	w10, w10, w11
  410da0:	str	w10, [x8, #8]
  410da4:	ldr	x8, [x21]
  410da8:	add	x8, x8, x9
  410dac:	ldr	w9, [x8, #8]
  410db0:	orr	w9, w9, #0x40000
  410db4:	str	w9, [x8, #8]
  410db8:	ldr	x8, [x21, #32]
  410dbc:	str	x23, [x8, x0, lsl #3]
  410dc0:	ldr	x8, [x21, #40]
  410dc4:	madd	x0, x22, x25, x8
  410dc8:	bl	410fc0 <error@@Base+0xf214>
  410dcc:	mov	x22, x24
  410dd0:	tbnz	w0, #0, 410a88 <error@@Base+0xecdc>
  410dd4:	b	410e20 <error@@Base+0xf074>
  410dd8:	ldr	x8, [x21, #24]
  410ddc:	mov	w0, wzr
  410de0:	ldr	x9, [x8, x27, lsl #3]
  410de4:	str	x9, [x8, x22, lsl #3]
  410de8:	ldp	x20, x19, [sp, #80]
  410dec:	ldp	x22, x21, [sp, #64]
  410df0:	ldp	x24, x23, [sp, #48]
  410df4:	ldp	x26, x25, [sp, #32]
  410df8:	ldr	x27, [sp, #16]
  410dfc:	ldp	x29, x30, [sp], #96
  410e00:	ret
  410e04:	mov	w8, #0x18                  	// #24
  410e08:	madd	x0, x22, x8, x9
  410e0c:	mov	x1, x23
  410e10:	bl	410fc0 <error@@Base+0xf214>
  410e14:	tbz	w0, #0, 410e20 <error@@Base+0xf074>
  410e18:	mov	w0, wzr
  410e1c:	b	410de8 <error@@Base+0xf03c>
  410e20:	mov	w0, #0xc                   	// #12
  410e24:	b	410de8 <error@@Base+0xf03c>
  410e28:	stp	x29, x30, [sp, #-48]!
  410e2c:	str	x21, [sp, #16]
  410e30:	stp	x20, x19, [sp, #32]
  410e34:	mov	x29, sp
  410e38:	cbz	x1, 410f20 <error@@Base+0xf174>
  410e3c:	ldr	x10, [x1, #8]
  410e40:	mov	x20, x1
  410e44:	cbz	x10, 410f20 <error@@Base+0xf174>
  410e48:	ldp	x8, x11, [x0]
  410e4c:	mov	x19, x0
  410e50:	add	x9, x11, x10, lsl #1
  410e54:	cmp	x8, x9
  410e58:	b.ge	410e84 <error@@Base+0xf0d8>  // b.tcont
  410e5c:	ldr	x0, [x19, #16]
  410e60:	add	x21, x8, x10
  410e64:	lsl	x1, x21, #4
  410e68:	bl	401950 <realloc@plt>
  410e6c:	cbz	x0, 410fac <error@@Base+0xf200>
  410e70:	lsl	x8, x21, #1
  410e74:	str	x0, [x19, #16]
  410e78:	str	x8, [x19]
  410e7c:	ldr	x11, [x19, #8]
  410e80:	ldr	x10, [x20, #8]
  410e84:	cbz	x11, 410f98 <error@@Base+0xf1ec>
  410e88:	sub	x8, x10, #0x1
  410e8c:	sub	x9, x11, #0x1
  410e90:	orr	x12, x8, x9
  410e94:	add	x21, x11, x10, lsl #1
  410e98:	tbnz	x12, #63, 410ee4 <error@@Base+0xf138>
  410e9c:	ldr	x10, [x19, #16]
  410ea0:	ldr	x11, [x20, #16]
  410ea4:	b	410ebc <error@@Base+0xf110>
  410ea8:	sub	x8, x8, #0x1
  410eac:	sub	x21, x21, #0x1
  410eb0:	str	x12, [x10, x21, lsl #3]
  410eb4:	orr	x12, x8, x9
  410eb8:	tbnz	x12, #63, 410ee4 <error@@Base+0xf138>
  410ebc:	ldr	x13, [x10, x9, lsl #3]
  410ec0:	ldr	x12, [x11, x8, lsl #3]
  410ec4:	cmp	x13, x12
  410ec8:	b.ne	410ed4 <error@@Base+0xf128>  // b.any
  410ecc:	sub	x8, x8, #0x1
  410ed0:	b	410ed8 <error@@Base+0xf12c>
  410ed4:	b.lt	410ea8 <error@@Base+0xf0fc>  // b.tstop
  410ed8:	sub	x9, x9, #0x1
  410edc:	orr	x12, x8, x9
  410ee0:	tbz	x12, #63, 410ebc <error@@Base+0xf110>
  410ee4:	tbnz	x8, #63, 410f04 <error@@Base+0xf158>
  410ee8:	ldr	x9, [x19, #16]
  410eec:	ldr	x1, [x20, #16]
  410ef0:	add	x8, x8, #0x1
  410ef4:	sub	x21, x21, x8
  410ef8:	add	x0, x9, x21, lsl #3
  410efc:	lsl	x2, x8, #3
  410f00:	bl	401780 <memcpy@plt>
  410f04:	ldr	x10, [x19, #8]
  410f08:	ldr	x8, [x20, #8]
  410f0c:	sub	x9, x10, #0x1
  410f10:	add	x8, x9, x8, lsl #1
  410f14:	sub	x11, x8, x21
  410f18:	adds	x11, x11, #0x1
  410f1c:	b.cc	410f34 <error@@Base+0xf188>  // b.lo, b.ul, b.last
  410f20:	mov	w0, wzr
  410f24:	ldp	x20, x19, [sp, #32]
  410f28:	ldr	x21, [sp, #16]
  410f2c:	ldp	x29, x30, [sp], #48
  410f30:	ret
  410f34:	ldr	x0, [x19, #16]
  410f38:	add	x10, x11, x10
  410f3c:	str	x10, [x19, #8]
  410f40:	add	x10, x0, x9, lsl #3
  410f44:	lsl	x2, x11, #3
  410f48:	neg	x11, x11
  410f4c:	ldr	x12, [x0, x8, lsl #3]
  410f50:	ldr	x13, [x0, x9, lsl #3]
  410f54:	cmp	x12, x13
  410f58:	b.le	410f74 <error@@Base+0xf1c8>
  410f5c:	sub	x8, x8, #0x1
  410f60:	str	x12, [x10, x2]
  410f64:	adds	x11, x11, #0x1
  410f68:	sub	x2, x2, #0x8
  410f6c:	b.cc	410f4c <error@@Base+0xf1a0>  // b.lo, b.ul, b.last
  410f70:	b	410f20 <error@@Base+0xf174>
  410f74:	str	x13, [x10, x2]
  410f78:	cmp	x9, #0x0
  410f7c:	sub	x9, x9, #0x1
  410f80:	neg	x11, x11
  410f84:	sub	x10, x10, #0x8
  410f88:	b.gt	410f44 <error@@Base+0xf198>
  410f8c:	add	x1, x0, x21, lsl #3
  410f90:	bl	401780 <memcpy@plt>
  410f94:	b	410f20 <error@@Base+0xf174>
  410f98:	str	x10, [x19, #8]
  410f9c:	ldp	x8, x1, [x20, #8]
  410fa0:	ldr	x0, [x19, #16]
  410fa4:	lsl	x2, x8, #3
  410fa8:	b	410f90 <error@@Base+0xf1e4>
  410fac:	mov	w0, #0xc                   	// #12
  410fb0:	ldp	x20, x19, [sp, #32]
  410fb4:	ldr	x21, [sp, #16]
  410fb8:	ldp	x29, x30, [sp], #48
  410fbc:	ret
  410fc0:	stp	x29, x30, [sp, #-32]!
  410fc4:	stp	x20, x19, [sp, #16]
  410fc8:	ldr	x9, [x0]
  410fcc:	mov	x19, x0
  410fd0:	mov	x20, x1
  410fd4:	mov	x29, sp
  410fd8:	cbz	x9, 410ffc <error@@Base+0xf250>
  410fdc:	ldr	x8, [x19, #8]
  410fe0:	cbnz	x8, 41102c <error@@Base+0xf280>
  410fe4:	ldr	x8, [x19, #16]
  410fe8:	str	x20, [x8]
  410fec:	ldr	x8, [x19, #8]
  410ff0:	add	x8, x8, #0x1
  410ff4:	str	x8, [x19, #8]
  410ff8:	b	41101c <error@@Base+0xf270>
  410ffc:	mov	w8, #0x1                   	// #1
  411000:	dup	v0.2d, x8
  411004:	mov	w0, #0x8                   	// #8
  411008:	str	q0, [x19]
  41100c:	bl	4018b0 <malloc@plt>
  411010:	str	x0, [x19, #16]
  411014:	cbz	x0, 411058 <error@@Base+0xf2ac>
  411018:	str	x20, [x0]
  41101c:	mov	w0, #0x1                   	// #1
  411020:	ldp	x20, x19, [sp, #16]
  411024:	ldp	x29, x30, [sp], #32
  411028:	ret
  41102c:	cmp	x9, x8
  411030:	b.ne	411068 <error@@Base+0xf2bc>  // b.any
  411034:	ldr	x0, [x19, #16]
  411038:	lsl	x8, x9, #1
  41103c:	lsl	x1, x9, #4
  411040:	str	x8, [x19]
  411044:	bl	401950 <realloc@plt>
  411048:	cbz	x0, 411020 <error@@Base+0xf274>
  41104c:	ldr	x8, [x19, #8]
  411050:	str	x0, [x19, #16]
  411054:	b	41106c <error@@Base+0xf2c0>
  411058:	stp	xzr, xzr, [x19]
  41105c:	ldp	x20, x19, [sp, #16]
  411060:	ldp	x29, x30, [sp], #32
  411064:	ret
  411068:	ldr	x0, [x19, #16]
  41106c:	ldr	x9, [x0]
  411070:	cmp	x9, x20
  411074:	b.le	4110a0 <error@@Base+0xf2f4>
  411078:	cmp	x8, #0x1
  41107c:	b.lt	4110c8 <error@@Base+0xf31c>  // b.tstop
  411080:	mov	x9, x8
  411084:	add	x10, x0, x9, lsl #3
  411088:	ldur	x11, [x10, #-8]
  41108c:	subs	x8, x9, #0x1
  411090:	mov	x9, x8
  411094:	str	x11, [x10]
  411098:	b.gt	411084 <error@@Base+0xf2d8>
  41109c:	b	4110c8 <error@@Base+0xf31c>
  4110a0:	add	x9, x0, x8, lsl #3
  4110a4:	ldur	x9, [x9, #-8]
  4110a8:	cmp	x9, x20
  4110ac:	b.le	4110c8 <error@@Base+0xf31c>
  4110b0:	add	x10, x0, x8, lsl #3
  4110b4:	str	x9, [x10]
  4110b8:	ldur	x9, [x10, #-16]
  4110bc:	sub	x8, x8, #0x1
  4110c0:	cmp	x9, x20
  4110c4:	b.gt	4110b0 <error@@Base+0xf304>
  4110c8:	str	x20, [x0, x8, lsl #3]
  4110cc:	b	410fec <error@@Base+0xf240>
  4110d0:	sub	sp, sp, #0xb0
  4110d4:	stp	x29, x30, [sp, #80]
  4110d8:	stp	x28, x27, [sp, #96]
  4110dc:	stp	x26, x25, [sp, #112]
  4110e0:	stp	x24, x23, [sp, #128]
  4110e4:	stp	x22, x21, [sp, #144]
  4110e8:	stp	x20, x19, [sp, #160]
  4110ec:	ldr	x28, [x2, #8]
  4110f0:	mov	x19, x0
  4110f4:	add	x29, sp, #0x50
  4110f8:	cbz	x28, 411128 <error@@Base+0xf37c>
  4110fc:	mov	w24, w3
  411100:	mov	x26, x2
  411104:	mov	x21, x1
  411108:	subs	x8, x28, #0x1
  41110c:	add	x22, x28, w3, uxtw
  411110:	b.lt	411190 <error@@Base+0xf3e4>  // b.tstop
  411114:	ldr	x9, [x26, #16]
  411118:	cmp	x28, #0x4
  41111c:	b.cs	411134 <error@@Base+0xf388>  // b.hs, b.nlast
  411120:	mov	x10, xzr
  411124:	b	411178 <error@@Base+0xf3cc>
  411128:	mov	x23, xzr
  41112c:	str	wzr, [x19]
  411130:	b	41149c <error@@Base+0xf6f0>
  411134:	and	x10, x28, #0xfffffffffffffffc
  411138:	movi	v1.2d, #0x0
  41113c:	movi	v0.2d, #0x0
  411140:	mov	v1.d[0], x22
  411144:	add	x11, x9, #0x10
  411148:	mov	x12, x10
  41114c:	ldp	q2, q3, [x11, #-16]
  411150:	subs	x12, x12, #0x4
  411154:	add	x11, x11, #0x20
  411158:	add	v1.2d, v2.2d, v1.2d
  41115c:	add	v0.2d, v3.2d, v0.2d
  411160:	b.ne	41114c <error@@Base+0xf3a0>  // b.any
  411164:	add	v0.2d, v0.2d, v1.2d
  411168:	addp	d0, v0.2d
  41116c:	cmp	x28, x10
  411170:	fmov	x22, d0
  411174:	b.eq	411190 <error@@Base+0xf3e4>  // b.none
  411178:	sub	x11, x28, x10
  41117c:	add	x9, x9, x10, lsl #3
  411180:	ldr	x10, [x9], #8
  411184:	subs	x11, x11, #0x1
  411188:	add	x22, x10, x22
  41118c:	b.ne	411180 <error@@Base+0xf3d4>  // b.any
  411190:	ldr	x9, [x21, #136]
  411194:	ldr	x10, [x21, #64]
  411198:	and	x11, x9, x22
  41119c:	mov	w9, #0x18                  	// #24
  4111a0:	mul	x9, x11, x9
  4111a4:	ldr	x9, [x10, x9]
  4111a8:	cmp	x9, #0x1
  4111ac:	b.lt	41123c <error@@Base+0xf490>  // b.tstop
  4111b0:	cbz	x26, 41123c <error@@Base+0xf490>
  4111b4:	mov	w12, #0x18                  	// #24
  4111b8:	madd	x10, x11, x12, x10
  4111bc:	ldr	x10, [x10, #16]
  4111c0:	mov	x11, xzr
  4111c4:	b	4111d4 <error@@Base+0xf428>
  4111c8:	add	x11, x11, #0x1
  4111cc:	cmp	x11, x9
  4111d0:	b.ge	41123c <error@@Base+0xf490>  // b.tcont
  4111d4:	ldr	x23, [x10, x11, lsl #3]
  4111d8:	ldr	x12, [x23]
  4111dc:	cmp	x12, x22
  4111e0:	b.ne	4111c8 <error@@Base+0xf41c>  // b.any
  4111e4:	ldrb	w12, [x23, #104]
  4111e8:	and	w12, w12, #0xf
  4111ec:	cmp	w12, w24
  4111f0:	b.ne	4111c8 <error@@Base+0xf41c>  // b.any
  4111f4:	ldr	x12, [x23, #80]
  4111f8:	cbz	x12, 4111c8 <error@@Base+0xf41c>
  4111fc:	ldr	x13, [x12, #8]
  411200:	cmp	x13, x28
  411204:	b.ne	4111c8 <error@@Base+0xf41c>  // b.any
  411208:	mov	x13, x8
  41120c:	add	x14, x13, #0x1
  411210:	cmp	x14, #0x1
  411214:	b.lt	41149c <error@@Base+0xf6f0>  // b.tstop
  411218:	ldr	x14, [x12, #16]
  41121c:	ldr	x15, [x26, #16]
  411220:	lsl	x16, x13, #3
  411224:	sub	x13, x13, #0x1
  411228:	ldr	x14, [x14, x16]
  41122c:	ldr	x15, [x15, x16]
  411230:	cmp	x14, x15
  411234:	b.eq	41120c <error@@Base+0xf460>  // b.none
  411238:	b	4111c8 <error@@Base+0xf41c>
  41123c:	mov	w0, #0x70                  	// #112
  411240:	mov	w1, #0x1                   	// #1
  411244:	bl	401930 <calloc@plt>
  411248:	cbz	x0, 4119b4 <error@@Base+0xfc08>
  41124c:	mov	x23, x0
  411250:	add	x9, x0, #0x8
  411254:	cmp	x28, #0x1
  411258:	str	x28, [x0, #16]
  41125c:	str	x19, [sp, #8]
  411260:	str	x21, [sp, #24]
  411264:	b.lt	411474 <error@@Base+0xf6c8>  // b.tstop
  411268:	lsl	x27, x28, #3
  41126c:	mov	x0, x27
  411270:	stur	x9, [x29, #-8]
  411274:	str	x28, [x23, #8]
  411278:	bl	4018b0 <malloc@plt>
  41127c:	str	x0, [x23, #24]
  411280:	cbz	x0, 4119ac <error@@Base+0xfc00>
  411284:	ldr	x26, [x26, #16]
  411288:	mov	x2, x27
  41128c:	mov	x25, x0
  411290:	mov	x1, x26
  411294:	bl	401780 <memcpy@plt>
  411298:	ldur	x15, [x29, #-8]
  41129c:	and	w20, w24, #0xf
  4112a0:	strb	w20, [x23, #104]
  4112a4:	mov	x19, xzr
  4112a8:	str	x15, [x23, #80]
  4112ac:	ldr	x16, [x21]
  4112b0:	mov	x8, xzr
  4112b4:	add	x9, x25, #0x8
  4112b8:	stur	x27, [x29, #-32]
  4112bc:	stp	x16, x26, [sp, #32]
  4112c0:	stur	x28, [x29, #-16]
  4112c4:	stur	w24, [x29, #-20]
  4112c8:	tbnz	w24, #0, 4114c0 <error@@Base+0xf714>
  4112cc:	tbnz	w24, #1, 411668 <error@@Base+0xf8bc>
  4112d0:	mov	x21, #0xffffffffffffffff    	// #-1
  4112d4:	mov	w17, #0x1100                	// #4352
  4112d8:	mov	x18, x28
  4112dc:	mov	x27, x15
  4112e0:	str	x9, [sp]
  4112e4:	b	411304 <error@@Base+0xf558>
  4112e8:	mov	x18, x9
  4112ec:	add	x8, x8, #0x1
  4112f0:	add	x19, x19, #0x1
  4112f4:	sub	x21, x21, #0x1
  4112f8:	cmp	x19, x28
  4112fc:	add	x25, x25, #0x8
  411300:	b.eq	411488 <error@@Base+0xf6dc>  // b.none
  411304:	ldr	x9, [x26, x19, lsl #3]
  411308:	add	x9, x16, x9, lsl #4
  41130c:	ldr	w24, [x9, #8]
  411310:	and	w9, w24, #0x3ffff
  411314:	cmp	w9, #0x1
  411318:	b.eq	4112f0 <error@@Base+0xf544>  // b.none
  41131c:	lsr	w11, w24, #15
  411320:	and	w10, w24, #0xff
  411324:	and	w11, w11, #0x20
  411328:	and	w9, w24, #0x3ff00
  41132c:	orr	w20, w20, w11
  411330:	cmp	w10, #0x4
  411334:	strb	w20, [x23, #104]
  411338:	b.eq	41134c <error@@Base+0xf5a0>  // b.none
  41133c:	cmp	w10, #0x2
  411340:	b.ne	411358 <error@@Base+0xf5ac>  // b.any
  411344:	mov	w10, #0x10                  	// #16
  411348:	b	411350 <error@@Base+0xf5a4>
  41134c:	mov	w10, #0x40                  	// #64
  411350:	orr	w20, w20, w10
  411354:	strb	w20, [x23, #104]
  411358:	cbz	w9, 4112f0 <error@@Base+0xf544>
  41135c:	cmp	x27, x15
  411360:	b.eq	411370 <error@@Base+0xf5c4>  // b.none
  411364:	tst	w24, w17
  411368:	b.ne	4113e8 <error@@Base+0xf63c>  // b.any
  41136c:	b	4113dc <error@@Base+0xf630>
  411370:	mov	w0, #0x18                  	// #24
  411374:	str	x18, [sp, #16]
  411378:	bl	4018b0 <malloc@plt>
  41137c:	str	x0, [x23, #80]
  411380:	cbz	x0, 411990 <error@@Base+0xfbe4>
  411384:	ldur	x8, [x29, #-16]
  411388:	ldur	x26, [x29, #-32]
  41138c:	mov	x27, x0
  411390:	stp	x8, x8, [x0]
  411394:	mov	x0, x26
  411398:	mov	x28, x8
  41139c:	bl	4018b0 <malloc@plt>
  4113a0:	str	x0, [x27, #16]
  4113a4:	cbz	x0, 4119a0 <error@@Base+0xfbf4>
  4113a8:	ldr	x1, [sp, #40]
  4113ac:	mov	x2, x26
  4113b0:	mov	x26, x1
  4113b4:	bl	401780 <memcpy@plt>
  4113b8:	ldur	x15, [x29, #-8]
  4113bc:	ldr	x16, [sp, #32]
  4113c0:	ldr	x18, [sp, #16]
  4113c4:	mov	x8, xzr
  4113c8:	orr	w20, w20, #0xffffff80
  4113cc:	mov	w17, #0x1100                	// #4352
  4113d0:	strb	w20, [x23, #104]
  4113d4:	tst	w24, w17
  4113d8:	b.ne	4113e8 <error@@Base+0xf63c>  // b.any
  4113dc:	ldur	w9, [x29, #-20]
  4113e0:	tbnz	w9, #2, 4112f0 <error@@Base+0xf544>
  4113e4:	tbz	w24, #14, 4112f0 <error@@Base+0xf544>
  4113e8:	subs	x10, x19, x8
  4113ec:	b.mi	4112ec <error@@Base+0xf540>  // b.first
  4113f0:	cmp	x18, x10
  4113f4:	b.le	4112ec <error@@Base+0xf540>
  4113f8:	sub	x9, x18, #0x1
  4113fc:	cmp	x9, x10
  411400:	str	x9, [x23, #16]
  411404:	b.le	4112e8 <error@@Base+0xf53c>
  411408:	mvn	x11, x19
  41140c:	add	x13, x18, x8
  411410:	add	x11, x13, x11
  411414:	cmp	x11, #0x4
  411418:	b.cc	41144c <error@@Base+0xf6a0>  // b.lo, b.ul, b.last
  41141c:	and	x12, x11, #0xfffffffffffffffc
  411420:	add	x13, x13, x21
  411424:	add	x10, x10, x12
  411428:	and	x13, x13, #0xfffffffffffffffc
  41142c:	sub	x14, x25, x8, lsl #3
  411430:	ldur	q0, [x14, #8]
  411434:	ldur	q1, [x14, #24]
  411438:	subs	x13, x13, #0x4
  41143c:	stp	q0, q1, [x14], #32
  411440:	b.ne	411430 <error@@Base+0xf684>  // b.any
  411444:	cmp	x11, x12
  411448:	b.eq	4112e8 <error@@Base+0xf53c>  // b.none
  41144c:	ldr	x11, [sp]
  411450:	add	x11, x11, x10, lsl #3
  411454:	mvn	x10, x10
  411458:	add	x10, x10, x18
  41145c:	ldr	x12, [x11]
  411460:	subs	x10, x10, #0x1
  411464:	stur	x12, [x11, #-8]
  411468:	add	x11, x11, #0x8
  41146c:	b.ne	41145c <error@@Base+0xf6b0>  // b.any
  411470:	b	4112e8 <error@@Base+0xf53c>
  411474:	and	w8, w24, #0xf
  411478:	stp	xzr, xzr, [x9]
  41147c:	str	xzr, [x9, #16]
  411480:	strb	w8, [x23, #104]
  411484:	str	x9, [x23, #80]
  411488:	ldr	x0, [sp, #24]
  41148c:	mov	x1, x23
  411490:	mov	x2, x22
  411494:	bl	4119c4 <error@@Base+0xfc18>
  411498:	cbnz	w0, 411990 <error@@Base+0xfbe4>
  41149c:	mov	x0, x23
  4114a0:	ldp	x20, x19, [sp, #160]
  4114a4:	ldp	x22, x21, [sp, #144]
  4114a8:	ldp	x24, x23, [sp, #128]
  4114ac:	ldp	x26, x25, [sp, #112]
  4114b0:	ldp	x28, x27, [sp, #96]
  4114b4:	ldp	x29, x30, [sp, #80]
  4114b8:	add	sp, sp, #0xb0
  4114bc:	ret
  4114c0:	tbnz	w24, #1, 4117fc <error@@Base+0xfa50>
  4114c4:	mov	x21, #0xffffffffffffffff    	// #-1
  4114c8:	mov	w17, #0x1200                	// #4608
  4114cc:	mov	x18, x28
  4114d0:	mov	x27, x15
  4114d4:	str	x9, [sp]
  4114d8:	b	4114f8 <error@@Base+0xf74c>
  4114dc:	mov	x18, x9
  4114e0:	add	x8, x8, #0x1
  4114e4:	add	x19, x19, #0x1
  4114e8:	sub	x21, x21, #0x1
  4114ec:	cmp	x19, x28
  4114f0:	add	x25, x25, #0x8
  4114f4:	b.eq	411488 <error@@Base+0xf6dc>  // b.none
  4114f8:	ldr	x9, [x26, x19, lsl #3]
  4114fc:	add	x9, x16, x9, lsl #4
  411500:	ldr	w24, [x9, #8]
  411504:	and	w9, w24, #0x3ffff
  411508:	cmp	w9, #0x1
  41150c:	b.eq	4114e4 <error@@Base+0xf738>  // b.none
  411510:	lsr	w11, w24, #15
  411514:	and	w10, w24, #0xff
  411518:	and	w11, w11, #0x20
  41151c:	and	w9, w24, #0x3ff00
  411520:	orr	w20, w20, w11
  411524:	cmp	w10, #0x4
  411528:	strb	w20, [x23, #104]
  41152c:	b.eq	411540 <error@@Base+0xf794>  // b.none
  411530:	cmp	w10, #0x2
  411534:	b.ne	41154c <error@@Base+0xf7a0>  // b.any
  411538:	mov	w10, #0x10                  	// #16
  41153c:	b	411544 <error@@Base+0xf798>
  411540:	mov	w10, #0x40                  	// #64
  411544:	orr	w20, w20, w10
  411548:	strb	w20, [x23, #104]
  41154c:	cbz	w9, 4114e4 <error@@Base+0xf738>
  411550:	cmp	x27, x15
  411554:	b.eq	411564 <error@@Base+0xf7b8>  // b.none
  411558:	tst	w24, w17
  41155c:	b.ne	4115dc <error@@Base+0xf830>  // b.any
  411560:	b	4115d0 <error@@Base+0xf824>
  411564:	mov	w0, #0x18                  	// #24
  411568:	str	x18, [sp, #16]
  41156c:	bl	4018b0 <malloc@plt>
  411570:	str	x0, [x23, #80]
  411574:	cbz	x0, 411990 <error@@Base+0xfbe4>
  411578:	ldur	x8, [x29, #-16]
  41157c:	ldur	x26, [x29, #-32]
  411580:	mov	x27, x0
  411584:	stp	x8, x8, [x0]
  411588:	mov	x0, x26
  41158c:	mov	x28, x8
  411590:	bl	4018b0 <malloc@plt>
  411594:	str	x0, [x27, #16]
  411598:	cbz	x0, 4119a0 <error@@Base+0xfbf4>
  41159c:	ldr	x1, [sp, #40]
  4115a0:	mov	x2, x26
  4115a4:	mov	x26, x1
  4115a8:	bl	401780 <memcpy@plt>
  4115ac:	ldur	x15, [x29, #-8]
  4115b0:	ldr	x16, [sp, #32]
  4115b4:	ldr	x18, [sp, #16]
  4115b8:	mov	x8, xzr
  4115bc:	orr	w20, w20, #0xffffff80
  4115c0:	mov	w17, #0x1200                	// #4608
  4115c4:	strb	w20, [x23, #104]
  4115c8:	tst	w24, w17
  4115cc:	b.ne	4115dc <error@@Base+0xf830>  // b.any
  4115d0:	ldur	w9, [x29, #-20]
  4115d4:	tbnz	w9, #2, 4114e4 <error@@Base+0xf738>
  4115d8:	tbz	w24, #14, 4114e4 <error@@Base+0xf738>
  4115dc:	subs	x10, x19, x8
  4115e0:	b.mi	4114e0 <error@@Base+0xf734>  // b.first
  4115e4:	cmp	x18, x10
  4115e8:	b.le	4114e0 <error@@Base+0xf734>
  4115ec:	sub	x9, x18, #0x1
  4115f0:	cmp	x9, x10
  4115f4:	str	x9, [x23, #16]
  4115f8:	b.le	4114dc <error@@Base+0xf730>
  4115fc:	mvn	x11, x19
  411600:	add	x13, x18, x8
  411604:	add	x11, x13, x11
  411608:	cmp	x11, #0x4
  41160c:	b.cc	411640 <error@@Base+0xf894>  // b.lo, b.ul, b.last
  411610:	and	x12, x11, #0xfffffffffffffffc
  411614:	add	x13, x13, x21
  411618:	add	x10, x10, x12
  41161c:	and	x13, x13, #0xfffffffffffffffc
  411620:	sub	x14, x25, x8, lsl #3
  411624:	ldur	q0, [x14, #8]
  411628:	ldur	q1, [x14, #24]
  41162c:	subs	x13, x13, #0x4
  411630:	stp	q0, q1, [x14], #32
  411634:	b.ne	411624 <error@@Base+0xf878>  // b.any
  411638:	cmp	x11, x12
  41163c:	b.eq	4114dc <error@@Base+0xf730>  // b.none
  411640:	ldr	x11, [sp]
  411644:	add	x11, x11, x10, lsl #3
  411648:	mvn	x10, x10
  41164c:	add	x10, x10, x18
  411650:	ldr	x12, [x11]
  411654:	subs	x10, x10, #0x1
  411658:	stur	x12, [x11, #-8]
  41165c:	add	x11, x11, #0x8
  411660:	b.ne	411650 <error@@Base+0xf8a4>  // b.any
  411664:	b	4114dc <error@@Base+0xf730>
  411668:	mov	x21, #0xffffffffffffffff    	// #-1
  41166c:	mov	x17, x28
  411670:	mov	x27, x15
  411674:	str	x9, [sp]
  411678:	b	411698 <error@@Base+0xf8ec>
  41167c:	mov	x17, x9
  411680:	add	x8, x8, #0x1
  411684:	add	x19, x19, #0x1
  411688:	sub	x21, x21, #0x1
  41168c:	cmp	x19, x28
  411690:	add	x25, x25, #0x8
  411694:	b.eq	411488 <error@@Base+0xf6dc>  // b.none
  411698:	ldr	x9, [x26, x19, lsl #3]
  41169c:	add	x9, x16, x9, lsl #4
  4116a0:	ldr	w24, [x9, #8]
  4116a4:	and	w9, w24, #0x3ffff
  4116a8:	cmp	w9, #0x1
  4116ac:	b.eq	411684 <error@@Base+0xf8d8>  // b.none
  4116b0:	lsr	w11, w24, #15
  4116b4:	and	w10, w24, #0xff
  4116b8:	and	w11, w11, #0x20
  4116bc:	and	w9, w24, #0x3ff00
  4116c0:	orr	w20, w20, w11
  4116c4:	cmp	w10, #0x4
  4116c8:	strb	w20, [x23, #104]
  4116cc:	b.eq	4116e0 <error@@Base+0xf934>  // b.none
  4116d0:	cmp	w10, #0x2
  4116d4:	b.ne	4116ec <error@@Base+0xf940>  // b.any
  4116d8:	mov	w10, #0x10                  	// #16
  4116dc:	b	4116e4 <error@@Base+0xf938>
  4116e0:	mov	w10, #0x40                  	// #64
  4116e4:	orr	w20, w20, w10
  4116e8:	strb	w20, [x23, #104]
  4116ec:	cbz	w9, 411684 <error@@Base+0xf8d8>
  4116f0:	cmp	x27, x15
  4116f4:	b.eq	411700 <error@@Base+0xf954>  // b.none
  4116f8:	tbz	w24, #8, 411764 <error@@Base+0xf9b8>
  4116fc:	b	411770 <error@@Base+0xf9c4>
  411700:	mov	w0, #0x18                  	// #24
  411704:	str	x17, [sp, #16]
  411708:	bl	4018b0 <malloc@plt>
  41170c:	str	x0, [x23, #80]
  411710:	cbz	x0, 411990 <error@@Base+0xfbe4>
  411714:	ldur	x8, [x29, #-16]
  411718:	ldur	x26, [x29, #-32]
  41171c:	mov	x28, x0
  411720:	stp	x8, x8, [x0]
  411724:	mov	x0, x26
  411728:	bl	4018b0 <malloc@plt>
  41172c:	mov	x27, x28
  411730:	str	x0, [x28, #16]
  411734:	cbz	x0, 4119a0 <error@@Base+0xfbf4>
  411738:	ldr	x1, [sp, #40]
  41173c:	mov	x2, x26
  411740:	mov	x26, x1
  411744:	bl	401780 <memcpy@plt>
  411748:	ldp	x28, x15, [x29, #-16]
  41174c:	ldr	x16, [sp, #32]
  411750:	ldr	x17, [sp, #16]
  411754:	mov	x8, xzr
  411758:	orr	w20, w20, #0xffffff80
  41175c:	strb	w20, [x23, #104]
  411760:	tbnz	w24, #8, 411770 <error@@Base+0xf9c4>
  411764:	ldur	w9, [x29, #-20]
  411768:	tbnz	w9, #2, 411684 <error@@Base+0xf8d8>
  41176c:	tbz	w24, #14, 411684 <error@@Base+0xf8d8>
  411770:	subs	x10, x19, x8
  411774:	b.mi	411680 <error@@Base+0xf8d4>  // b.first
  411778:	cmp	x17, x10
  41177c:	b.le	411680 <error@@Base+0xf8d4>
  411780:	sub	x9, x17, #0x1
  411784:	cmp	x9, x10
  411788:	str	x9, [x23, #16]
  41178c:	b.le	41167c <error@@Base+0xf8d0>
  411790:	mvn	x11, x19
  411794:	add	x13, x17, x8
  411798:	add	x11, x13, x11
  41179c:	cmp	x11, #0x4
  4117a0:	b.cc	4117d4 <error@@Base+0xfa28>  // b.lo, b.ul, b.last
  4117a4:	and	x12, x11, #0xfffffffffffffffc
  4117a8:	add	x13, x13, x21
  4117ac:	add	x10, x10, x12
  4117b0:	and	x13, x13, #0xfffffffffffffffc
  4117b4:	sub	x14, x25, x8, lsl #3
  4117b8:	ldur	q0, [x14, #8]
  4117bc:	ldur	q1, [x14, #24]
  4117c0:	subs	x13, x13, #0x4
  4117c4:	stp	q0, q1, [x14], #32
  4117c8:	b.ne	4117b8 <error@@Base+0xfa0c>  // b.any
  4117cc:	cmp	x11, x12
  4117d0:	b.eq	41167c <error@@Base+0xf8d0>  // b.none
  4117d4:	ldr	x11, [sp]
  4117d8:	add	x11, x11, x10, lsl #3
  4117dc:	mvn	x10, x10
  4117e0:	add	x10, x10, x17
  4117e4:	ldr	x12, [x11]
  4117e8:	subs	x10, x10, #0x1
  4117ec:	stur	x12, [x11, #-8]
  4117f0:	add	x11, x11, #0x8
  4117f4:	b.ne	4117e4 <error@@Base+0xfa38>  // b.any
  4117f8:	b	41167c <error@@Base+0xf8d0>
  4117fc:	mov	x21, #0xffffffffffffffff    	// #-1
  411800:	mov	x17, x28
  411804:	mov	x27, x15
  411808:	str	x9, [sp]
  41180c:	b	41182c <error@@Base+0xfa80>
  411810:	mov	x17, x9
  411814:	add	x8, x8, #0x1
  411818:	add	x19, x19, #0x1
  41181c:	sub	x21, x21, #0x1
  411820:	cmp	x19, x28
  411824:	add	x25, x25, #0x8
  411828:	b.eq	411488 <error@@Base+0xf6dc>  // b.none
  41182c:	ldr	x9, [x26, x19, lsl #3]
  411830:	add	x9, x16, x9, lsl #4
  411834:	ldr	w24, [x9, #8]
  411838:	and	w9, w24, #0x3ffff
  41183c:	cmp	w9, #0x1
  411840:	b.eq	411818 <error@@Base+0xfa6c>  // b.none
  411844:	lsr	w11, w24, #15
  411848:	and	w10, w24, #0xff
  41184c:	and	w11, w11, #0x20
  411850:	and	w9, w24, #0x3ff00
  411854:	orr	w20, w20, w11
  411858:	cmp	w10, #0x2
  41185c:	strb	w20, [x23, #104]
  411860:	b.eq	411874 <error@@Base+0xfac8>  // b.none
  411864:	cmp	w10, #0x4
  411868:	b.ne	411880 <error@@Base+0xfad4>  // b.any
  41186c:	mov	w10, #0x40                  	// #64
  411870:	b	411878 <error@@Base+0xfacc>
  411874:	mov	w10, #0x10                  	// #16
  411878:	orr	w20, w20, w10
  41187c:	strb	w20, [x23, #104]
  411880:	cbz	w9, 411818 <error@@Base+0xfa6c>
  411884:	cmp	x27, x15
  411888:	b.eq	411894 <error@@Base+0xfae8>  // b.none
  41188c:	tbz	w24, #9, 4118f8 <error@@Base+0xfb4c>
  411890:	b	411904 <error@@Base+0xfb58>
  411894:	mov	w0, #0x18                  	// #24
  411898:	str	x17, [sp, #16]
  41189c:	bl	4018b0 <malloc@plt>
  4118a0:	str	x0, [x23, #80]
  4118a4:	cbz	x0, 411990 <error@@Base+0xfbe4>
  4118a8:	ldur	x8, [x29, #-16]
  4118ac:	ldur	x26, [x29, #-32]
  4118b0:	mov	x27, x0
  4118b4:	stp	x8, x8, [x0]
  4118b8:	mov	x0, x26
  4118bc:	mov	x28, x8
  4118c0:	bl	4018b0 <malloc@plt>
  4118c4:	str	x0, [x27, #16]
  4118c8:	cbz	x0, 4119a0 <error@@Base+0xfbf4>
  4118cc:	ldr	x1, [sp, #40]
  4118d0:	mov	x2, x26
  4118d4:	mov	x26, x1
  4118d8:	bl	401780 <memcpy@plt>
  4118dc:	ldur	x15, [x29, #-8]
  4118e0:	ldr	x16, [sp, #32]
  4118e4:	ldr	x17, [sp, #16]
  4118e8:	mov	x8, xzr
  4118ec:	orr	w20, w20, #0xffffff80
  4118f0:	strb	w20, [x23, #104]
  4118f4:	tbnz	w24, #9, 411904 <error@@Base+0xfb58>
  4118f8:	ldur	w9, [x29, #-20]
  4118fc:	tbnz	w9, #2, 411818 <error@@Base+0xfa6c>
  411900:	tbz	w24, #14, 411818 <error@@Base+0xfa6c>
  411904:	subs	x10, x19, x8
  411908:	b.mi	411814 <error@@Base+0xfa68>  // b.first
  41190c:	cmp	x17, x10
  411910:	b.le	411814 <error@@Base+0xfa68>
  411914:	sub	x9, x17, #0x1
  411918:	cmp	x9, x10
  41191c:	str	x9, [x23, #16]
  411920:	b.le	411810 <error@@Base+0xfa64>
  411924:	mvn	x11, x19
  411928:	add	x13, x17, x8
  41192c:	add	x11, x13, x11
  411930:	cmp	x11, #0x4
  411934:	b.cc	411968 <error@@Base+0xfbbc>  // b.lo, b.ul, b.last
  411938:	and	x12, x11, #0xfffffffffffffffc
  41193c:	add	x13, x13, x21
  411940:	add	x10, x10, x12
  411944:	and	x13, x13, #0xfffffffffffffffc
  411948:	sub	x14, x25, x8, lsl #3
  41194c:	ldur	q0, [x14, #8]
  411950:	ldur	q1, [x14, #24]
  411954:	subs	x13, x13, #0x4
  411958:	stp	q0, q1, [x14], #32
  41195c:	b.ne	41194c <error@@Base+0xfba0>  // b.any
  411960:	cmp	x11, x12
  411964:	b.eq	411810 <error@@Base+0xfa64>  // b.none
  411968:	ldr	x11, [sp]
  41196c:	add	x11, x11, x10, lsl #3
  411970:	mvn	x10, x10
  411974:	add	x10, x10, x17
  411978:	ldr	x12, [x11]
  41197c:	subs	x10, x10, #0x1
  411980:	stur	x12, [x11, #-8]
  411984:	add	x11, x11, #0x8
  411988:	b.ne	411978 <error@@Base+0xfbcc>  // b.any
  41198c:	b	411810 <error@@Base+0xfa64>
  411990:	mov	x0, x23
  411994:	bl	40ba0c <error@@Base+0x9c60>
  411998:	ldr	x19, [sp, #8]
  41199c:	b	4119b4 <error@@Base+0xfc08>
  4119a0:	ldr	x19, [sp, #8]
  4119a4:	stp	xzr, xzr, [x27]
  4119a8:	b	4119b4 <error@@Base+0xfc08>
  4119ac:	mov	x0, x23
  4119b0:	bl	401aa0 <free@plt>
  4119b4:	mov	x23, xzr
  4119b8:	mov	w8, #0xc                   	// #12
  4119bc:	str	w8, [x19]
  4119c0:	b	41149c <error@@Base+0xf6f0>
  4119c4:	stp	x29, x30, [sp, #-64]!
  4119c8:	stp	x24, x23, [sp, #16]
  4119cc:	stp	x22, x21, [sp, #32]
  4119d0:	stp	x20, x19, [sp, #48]
  4119d4:	ldr	x22, [x1, #16]
  4119d8:	mov	x21, x0
  4119dc:	mov	x29, sp
  4119e0:	mov	x20, x2
  4119e4:	lsl	x0, x22, #3
  4119e8:	mov	x19, x1
  4119ec:	str	x2, [x1]
  4119f0:	stp	x22, xzr, [x1, #32]
  4119f4:	bl	4018b0 <malloc@plt>
  4119f8:	str	x0, [x19, #48]
  4119fc:	cbz	x0, 411b00 <error@@Base+0xfd54>
  411a00:	cmp	x22, #0x1
  411a04:	b.lt	411a74 <error@@Base+0xfcc8>  // b.tstop
  411a08:	mov	x23, xzr
  411a0c:	b	411a28 <error@@Base+0xfc7c>
  411a10:	add	x9, x8, #0x1
  411a14:	str	x9, [x19, #40]
  411a18:	str	x24, [x0, x8, lsl #3]
  411a1c:	add	x23, x23, #0x1
  411a20:	cmp	x23, x22
  411a24:	b.ge	411a74 <error@@Base+0xfcc8>  // b.tcont
  411a28:	ldr	x8, [x19, #24]
  411a2c:	ldr	x24, [x8, x23, lsl #3]
  411a30:	ldr	x8, [x21]
  411a34:	add	x8, x8, x24, lsl #4
  411a38:	ldrb	w8, [x8, #8]
  411a3c:	tbnz	w8, #3, 411a1c <error@@Base+0xfc70>
  411a40:	ldp	x9, x8, [x19, #32]
  411a44:	cmp	x9, x8
  411a48:	b.ne	411a10 <error@@Base+0xfc64>  // b.any
  411a4c:	lsl	x8, x9, #1
  411a50:	add	x8, x8, #0x2
  411a54:	lsl	x1, x8, #3
  411a58:	str	x8, [x19, #32]
  411a5c:	bl	401950 <realloc@plt>
  411a60:	cbz	x0, 411b00 <error@@Base+0xfd54>
  411a64:	ldr	x8, [x19, #40]
  411a68:	ldr	x22, [x19, #16]
  411a6c:	str	x0, [x19, #48]
  411a70:	b	411a10 <error@@Base+0xfc64>
  411a74:	ldr	x9, [x21, #136]
  411a78:	ldr	x8, [x21, #64]
  411a7c:	mov	w11, #0x18                  	// #24
  411a80:	and	x10, x9, x20
  411a84:	madd	x20, x10, x11, x8
  411a88:	mov	x21, x20
  411a8c:	ldr	x11, [x21, #8]!
  411a90:	ldr	x9, [x20]
  411a94:	cmp	x11, x9
  411a98:	b.le	411acc <error@@Base+0xfd20>
  411a9c:	mov	w11, #0x18                  	// #24
  411aa0:	madd	x8, x10, x11, x8
  411aa4:	ldr	x8, [x8, #16]
  411aa8:	mov	w0, wzr
  411aac:	add	x10, x9, #0x1
  411ab0:	str	x10, [x20]
  411ab4:	str	x19, [x8, x9, lsl #3]
  411ab8:	ldp	x20, x19, [sp, #48]
  411abc:	ldp	x22, x21, [sp, #32]
  411ac0:	ldp	x24, x23, [sp, #16]
  411ac4:	ldp	x29, x30, [sp], #64
  411ac8:	ret
  411acc:	mov	w11, #0x18                  	// #24
  411ad0:	madd	x22, x10, x11, x8
  411ad4:	ldr	x0, [x22, #16]!
  411ad8:	lsl	x8, x9, #1
  411adc:	add	x23, x8, #0x2
  411ae0:	lsl	x1, x23, #3
  411ae4:	bl	401950 <realloc@plt>
  411ae8:	cbz	x0, 411b00 <error@@Base+0xfd54>
  411aec:	str	x0, [x22]
  411af0:	str	x23, [x21]
  411af4:	ldr	x9, [x20]
  411af8:	mov	x8, x0
  411afc:	b	411aa8 <error@@Base+0xfcfc>
  411b00:	mov	w0, #0xc                   	// #12
  411b04:	b	411ab8 <error@@Base+0xfd0c>
  411b08:	sub	sp, sp, #0x80
  411b0c:	stp	x29, x30, [sp, #32]
  411b10:	stp	x28, x27, [sp, #48]
  411b14:	stp	x26, x25, [sp, #64]
  411b18:	stp	x24, x23, [sp, #80]
  411b1c:	stp	x22, x21, [sp, #96]
  411b20:	stp	x20, x19, [sp, #112]
  411b24:	mov	x24, x0
  411b28:	ldr	x8, [x24, #40]!
  411b2c:	mov	x19, x0
  411b30:	mov	x20, x1
  411b34:	mov	w21, w2
  411b38:	cmp	x8, x1
  411b3c:	add	x29, sp, #0x20
  411b40:	b.le	411d38 <error@@Base+0xff8c>
  411b44:	ldr	w8, [x19, #144]
  411b48:	cmp	w8, #0x2
  411b4c:	b.lt	411b54 <error@@Base+0xfda8>  // b.tstop
  411b50:	str	xzr, [x19, #32]
  411b54:	ldr	x9, [x19, #80]
  411b58:	ldr	x10, [x19, #96]
  411b5c:	strb	wzr, [x19, #140]
  411b60:	tst	w21, #0x1
  411b64:	str	x9, [x19, #88]
  411b68:	str	x10, [x19, #104]
  411b6c:	stp	xzr, xzr, [x24]
  411b70:	str	xzr, [x24, #16]
  411b74:	ldrb	w9, [x19, #139]
  411b78:	mov	w10, #0x4                   	// #4
  411b7c:	mov	w11, #0x6                   	// #6
  411b80:	mov	x8, xzr
  411b84:	csel	w10, w11, w10, eq  // eq = none
  411b88:	mov	x25, x20
  411b8c:	str	w10, [x19, #112]
  411b90:	cbnz	w9, 411ba4 <error@@Base+0xfdf8>
  411b94:	ldr	x9, [x19]
  411b98:	mov	x8, xzr
  411b9c:	mov	x25, x20
  411ba0:	str	x9, [x19, #8]
  411ba4:	cbz	x25, 411cb8 <error@@Base+0xff0c>
  411ba8:	ldr	x9, [x19, #56]
  411bac:	cmp	x25, x9
  411bb0:	b.ge	411d44 <error@@Base+0xff98>  // b.tcont
  411bb4:	ldrb	w8, [x19, #140]
  411bb8:	cbnz	w8, 411eb8 <error@@Base+0x1010c>
  411bbc:	cmp	x25, #0x0
  411bc0:	b.le	411c04 <error@@Base+0xfe58>
  411bc4:	ldr	x9, [x19, #88]
  411bc8:	sub	x8, x25, #0x1
  411bcc:	cmp	x9, x8
  411bd0:	b.eq	411f78 <error@@Base+0x101cc>  // b.none
  411bd4:	ldr	w9, [x19, #144]
  411bd8:	cmp	w9, #0x2
  411bdc:	b.lt	411c0c <error@@Base+0xfe60>  // b.tstop
  411be0:	ldr	x8, [x19, #16]
  411be4:	mov	x9, x25
  411be8:	sub	x8, x8, #0x4
  411bec:	ldr	w21, [x8, x9, lsl #2]
  411bf0:	cmn	w21, #0x1
  411bf4:	b.ne	411c34 <error@@Base+0xfe88>  // b.any
  411bf8:	sub	x9, x9, #0x1
  411bfc:	cmp	x9, #0x0
  411c00:	b.gt	411bec <error@@Base+0xfe40>
  411c04:	ldr	w8, [x19, #112]
  411c08:	b	411c64 <error@@Base+0xfeb8>
  411c0c:	ldr	x9, [x19, #8]
  411c10:	ldrb	w8, [x9, x8]
  411c14:	ldr	x9, [x19, #128]
  411c18:	lsr	x10, x8, #3
  411c1c:	and	x10, x10, #0x18
  411c20:	ldr	x9, [x9, x10]
  411c24:	lsr	x9, x9, x8
  411c28:	tbz	w9, #0, 411c58 <error@@Base+0xfeac>
  411c2c:	mov	w8, #0x1                   	// #1
  411c30:	b	411c64 <error@@Base+0xfeb8>
  411c34:	ldrb	w8, [x19, #142]
  411c38:	cbnz	w8, 412040 <error@@Base+0x10294>
  411c3c:	cmp	w21, #0xa
  411c40:	b.ne	411c60 <error@@Base+0xfeb4>  // b.any
  411c44:	ldrb	w8, [x19, #141]
  411c48:	cmp	w8, #0x0
  411c4c:	cset	w8, ne  // ne = any
  411c50:	lsl	w8, w8, #1
  411c54:	b	411c64 <error@@Base+0xfeb8>
  411c58:	cmp	w8, #0xa
  411c5c:	b.eq	411c44 <error@@Base+0xfe98>  // b.none
  411c60:	mov	w8, wzr
  411c64:	ldr	w9, [x19, #144]
  411c68:	str	w8, [x19, #112]
  411c6c:	cmp	w9, #0x2
  411c70:	b.lt	411c8c <error@@Base+0xfee0>  // b.tstop
  411c74:	ldr	x8, [x19, #48]
  411c78:	ldr	x0, [x19, #16]
  411c7c:	sub	x8, x8, x25
  411c80:	add	x1, x0, x25, lsl #2
  411c84:	lsl	x2, x8, #2
  411c88:	bl	401790 <memmove@plt>
  411c8c:	ldrb	w8, [x19, #139]
  411c90:	cbnz	w8, 411f60 <error@@Base+0x101b4>
  411c94:	ldr	q0, [x19, #48]
  411c98:	dup	v1.2d, x25
  411c9c:	sub	v0.2d, v0.2d, v1.2d
  411ca0:	str	q0, [x19, #48]
  411ca4:	ldrb	w8, [x19, #139]
  411ca8:	cbnz	w8, 411cb8 <error@@Base+0xff0c>
  411cac:	ldr	x8, [x19, #8]
  411cb0:	add	x8, x8, x25
  411cb4:	str	x8, [x19, #8]
  411cb8:	ldr	x8, [x19, #88]
  411cbc:	ldr	x10, [x19, #104]
  411cc0:	ldr	w11, [x19, #144]
  411cc4:	str	x20, [x19, #40]
  411cc8:	sub	x9, x8, x25
  411ccc:	sub	x8, x10, x25
  411cd0:	cmp	w11, #0x2
  411cd4:	str	x9, [x19, #88]
  411cd8:	str	x8, [x19, #104]
  411cdc:	b.lt	411cf8 <error@@Base+0xff4c>  // b.tstop
  411ce0:	ldrb	w8, [x19, #136]
  411ce4:	cbz	w8, 411d08 <error@@Base+0xff5c>
  411ce8:	mov	x0, x19
  411cec:	bl	40ba74 <error@@Base+0x9cc8>
  411cf0:	cbnz	w0, 411d18 <error@@Base+0xff6c>
  411cf4:	b	411d10 <error@@Base+0xff64>
  411cf8:	ldrb	w8, [x19, #139]
  411cfc:	cbnz	w8, 411f88 <error@@Base+0x101dc>
  411d00:	str	x9, [x19, #48]
  411d04:	b	411d10 <error@@Base+0xff64>
  411d08:	mov	x0, x19
  411d0c:	bl	40c124 <error@@Base+0xa378>
  411d10:	mov	w0, wzr
  411d14:	str	xzr, [x19, #72]
  411d18:	ldp	x20, x19, [sp, #112]
  411d1c:	ldp	x22, x21, [sp, #96]
  411d20:	ldp	x24, x23, [sp, #80]
  411d24:	ldp	x26, x25, [sp, #64]
  411d28:	ldp	x28, x27, [sp, #48]
  411d2c:	ldp	x29, x30, [sp, #32]
  411d30:	add	sp, sp, #0x80
  411d34:	ret
  411d38:	sub	x25, x20, x8
  411d3c:	cbnz	x25, 411ba8 <error@@Base+0xfdfc>
  411d40:	b	411cb8 <error@@Base+0xff0c>
  411d44:	ldrb	w10, [x19, #140]
  411d48:	ldr	x26, [x19, #48]
  411d4c:	cbnz	w10, 4122f0 <error@@Base+0x10544>
  411d50:	ldr	w10, [x19, #144]
  411d54:	str	xzr, [x19, #48]
  411d58:	cmp	w10, #0x2
  411d5c:	b.lt	412320 <error@@Base+0x10574>  // b.tstop
  411d60:	ldrb	w11, [x19, #137]
  411d64:	cbz	w11, 411e0c <error@@Base+0x10060>
  411d68:	ldr	x13, [x19]
  411d6c:	sub	x10, x25, x10
  411d70:	add	x11, x13, x8
  411d74:	add	x10, x11, x10
  411d78:	cmp	x10, x13
  411d7c:	add	x22, x11, x25
  411d80:	csel	x12, x13, x10, cc  // cc = lo, ul, last
  411d84:	add	x10, x13, x25
  411d88:	add	x13, x10, x8
  411d8c:	sub	x13, x13, #0x1
  411d90:	cmp	x13, x12
  411d94:	b.cc	411e0c <error@@Base+0x10060>  // b.lo, b.ul, b.last
  411d98:	ldrb	w13, [x13]
  411d9c:	sub	x10, x10, #0x1
  411da0:	and	w13, w13, #0xc0
  411da4:	cmp	w13, #0x80
  411da8:	b.eq	411d88 <error@@Base+0xffdc>  // b.none
  411dac:	ldr	x12, [x19, #88]
  411db0:	ldr	x9, [x19, #120]
  411db4:	add	x23, x10, x8
  411db8:	mov	x1, x23
  411dbc:	add	x11, x11, x12
  411dc0:	sub	x2, x11, x23
  411dc4:	cbnz	x9, 41241c <error@@Base+0x10670>
  411dc8:	sub	x0, x29, #0xc
  411dcc:	sub	x3, x29, #0x8
  411dd0:	stur	xzr, [x29, #-8]
  411dd4:	bl	406c20 <error@@Base+0x4e74>
  411dd8:	sub	x8, x22, x23
  411ddc:	subs	x8, x0, x8
  411de0:	mov	w9, #0xffffffff            	// #-1
  411de4:	b.cc	411dfc <error@@Base+0x10050>  // b.lo, b.ul, b.last
  411de8:	cmn	x0, #0x3
  411dec:	b.hi	411dfc <error@@Base+0x10050>  // b.pmore
  411df0:	str	xzr, [x19, #32]
  411df4:	str	x8, [x19, #48]
  411df8:	ldur	w9, [x29, #-12]
  411dfc:	cmn	w9, #0x1
  411e00:	b.ne	411e94 <error@@Base+0x100e8>  // b.any
  411e04:	ldr	x8, [x19, #40]
  411e08:	ldr	x9, [x19, #56]
  411e0c:	add	x27, x9, x8
  411e10:	subs	x8, x27, x20
  411e14:	b.ge	41205c <error@@Base+0x102b0>  // b.tcont
  411e18:	add	x22, x19, #0x20
  411e1c:	ldr	x8, [x19, #80]
  411e20:	ldr	x9, [x19]
  411e24:	ldr	x28, [x19, #32]
  411e28:	sub	x0, x29, #0x8
  411e2c:	sub	x23, x8, x27
  411e30:	add	x1, x9, x27
  411e34:	mov	x2, x23
  411e38:	mov	x3, x22
  411e3c:	bl	406c20 <error@@Base+0x4e74>
  411e40:	sub	x8, x0, #0x1
  411e44:	cmn	x8, #0x3
  411e48:	b.cs	411e60 <error@@Base+0x100b4>  // b.hs, b.nlast
  411e4c:	ldur	w9, [x29, #-8]
  411e50:	add	x27, x0, x27
  411e54:	subs	x8, x27, x20
  411e58:	b.lt	411e1c <error@@Base+0x10070>  // b.tstop
  411e5c:	b	411e88 <error@@Base+0x100dc>
  411e60:	mov	w9, wzr
  411e64:	cbz	x23, 411e74 <error@@Base+0x100c8>
  411e68:	cbz	x0, 411e74 <error@@Base+0x100c8>
  411e6c:	ldr	x8, [x19]
  411e70:	ldrb	w9, [x8, x27]
  411e74:	str	x28, [x22]
  411e78:	mov	w0, #0x1                   	// #1
  411e7c:	add	x27, x0, x27
  411e80:	subs	x8, x27, x20
  411e84:	b.lt	411e1c <error@@Base+0x10070>  // b.tstop
  411e88:	cmn	w9, #0x1
  411e8c:	str	x8, [x19, #48]
  411e90:	b.eq	412060 <error@@Base+0x102b4>  // b.none
  411e94:	ldrb	w8, [x19, #142]
  411e98:	cbnz	w8, 4123f8 <error@@Base+0x1064c>
  411e9c:	cmp	w9, #0xa
  411ea0:	b.ne	4122c8 <error@@Base+0x1051c>  // b.any
  411ea4:	ldrb	w8, [x19, #141]
  411ea8:	cmp	w8, #0x0
  411eac:	cset	w8, ne  // ne = any
  411eb0:	lsl	w8, w8, #1
  411eb4:	b	4122cc <error@@Base+0x10520>
  411eb8:	ldr	x10, [x19, #48]
  411ebc:	ldr	x9, [x19, #24]
  411ec0:	mov	x11, xzr
  411ec4:	b	411ed4 <error@@Base+0x10128>
  411ec8:	cmp	x11, x13
  411ecc:	mov	x10, x13
  411ed0:	b.ge	411f04 <error@@Base+0x10158>  // b.tcont
  411ed4:	add	x8, x11, x10
  411ed8:	cmp	x8, #0x0
  411edc:	cinc	x8, x8, lt  // lt = tstop
  411ee0:	asr	x8, x8, #1
  411ee4:	ldr	x12, [x9, x8, lsl #3]
  411ee8:	mov	x13, x8
  411eec:	cmp	x12, x25
  411ef0:	b.gt	411ec8 <error@@Base+0x1011c>
  411ef4:	b.ge	411f04 <error@@Base+0x10158>  // b.tcont
  411ef8:	add	x11, x8, #0x1
  411efc:	mov	x13, x10
  411f00:	b	411ec8 <error@@Base+0x1011c>
  411f04:	cmp	x12, x25
  411f08:	cinc	x22, x8, lt  // lt = tstop
  411f0c:	cset	w9, lt  // lt = tstop
  411f10:	cmp	x22, #0x0
  411f14:	b.le	411f58 <error@@Base+0x101ac>
  411f18:	ldr	x11, [x19, #88]
  411f1c:	sub	x10, x22, #0x1
  411f20:	cmp	x11, x10
  411f24:	b.eq	412388 <error@@Base+0x105dc>  // b.none
  411f28:	ldr	w11, [x19, #144]
  411f2c:	cmp	w11, #0x2
  411f30:	b.lt	411fec <error@@Base+0x10240>  // b.tstop
  411f34:	ldr	x10, [x19, #16]
  411f38:	add	x8, x9, x8
  411f3c:	sub	x9, x10, #0x4
  411f40:	ldr	w21, [x9, x8, lsl #2]
  411f44:	cmn	w21, #0x1
  411f48:	b.ne	41201c <error@@Base+0x10270>  // b.any
  411f4c:	sub	x8, x8, #0x1
  411f50:	cmp	x8, #0x0
  411f54:	b.gt	411f40 <error@@Base+0x10194>
  411f58:	ldr	w9, [x19, #112]
  411f5c:	b	412128 <error@@Base+0x1037c>
  411f60:	ldr	x0, [x19, #8]
  411f64:	ldr	x8, [x19, #48]
  411f68:	add	x1, x0, x25
  411f6c:	sub	x2, x8, x25
  411f70:	bl	401790 <memmove@plt>
  411f74:	b	411c94 <error@@Base+0xfee8>
  411f78:	and	w8, w21, #0x2
  411f7c:	mov	w9, #0xa                   	// #10
  411f80:	eor	w8, w8, w9
  411f84:	b	411c64 <error@@Base+0xfeb8>
  411f88:	ldrb	w8, [x19, #136]
  411f8c:	cbz	w8, 4120ac <error@@Base+0x10300>
  411f90:	ldr	x8, [x19, #64]
  411f94:	ldr	x21, [x19, #48]
  411f98:	cmp	x8, x9
  411f9c:	csel	x22, x9, x8, gt
  411fa0:	cmp	x21, x22
  411fa4:	b.ge	412014 <error@@Base+0x10268>  // b.tcont
  411fa8:	bl	401960 <__ctype_toupper_loc@plt>
  411fac:	ldr	x8, [x19]
  411fb0:	ldr	x9, [x19, #120]
  411fb4:	add	x8, x8, x20
  411fb8:	ldrb	w8, [x8, x21]
  411fbc:	cbnz	x9, 411fe4 <error@@Base+0x10238>
  411fc0:	ldr	x9, [x0]
  411fc4:	ldr	x10, [x19, #8]
  411fc8:	ldr	w8, [x9, w8, uxtw #2]
  411fcc:	strb	w8, [x10, x21]
  411fd0:	add	x21, x21, #0x1
  411fd4:	cmp	x21, x22
  411fd8:	b.ge	412014 <error@@Base+0x10268>  // b.tcont
  411fdc:	ldr	x20, [x24]
  411fe0:	b	411fac <error@@Base+0x10200>
  411fe4:	ldrb	w8, [x9, x8]
  411fe8:	b	411fc0 <error@@Base+0x10214>
  411fec:	ldr	x8, [x19, #8]
  411ff0:	ldr	x9, [x19, #128]
  411ff4:	ldrb	w8, [x8, x10]
  411ff8:	lsr	x10, x8, #3
  411ffc:	and	x10, x10, #0x18
  412000:	ldr	x9, [x9, x10]
  412004:	lsr	x9, x9, x8
  412008:	tbz	w9, #0, 41211c <error@@Base+0x10370>
  41200c:	mov	w9, #0x1                   	// #1
  412010:	b	412128 <error@@Base+0x1037c>
  412014:	stp	x21, x21, [x19, #48]
  412018:	b	411d10 <error@@Base+0xff64>
  41201c:	ldrb	w8, [x19, #142]
  412020:	cbnz	w8, 4123dc <error@@Base+0x10630>
  412024:	cmp	w21, #0xa
  412028:	b.ne	412124 <error@@Base+0x10378>  // b.any
  41202c:	ldrb	w8, [x19, #141]
  412030:	cmp	w8, #0x0
  412034:	cset	w8, ne  // ne = any
  412038:	lsl	w9, w8, #1
  41203c:	b	412128 <error@@Base+0x1037c>
  412040:	mov	w0, w21
  412044:	bl	401b20 <iswalnum@plt>
  412048:	cmp	w21, #0x5f
  41204c:	mov	w8, #0x1                   	// #1
  412050:	b.eq	411c64 <error@@Base+0xfeb8>  // b.none
  412054:	cbz	w0, 411c3c <error@@Base+0xfe90>
  412058:	b	411c64 <error@@Base+0xfeb8>
  41205c:	str	x8, [x19, #48]
  412060:	cmp	x26, #0x0
  412064:	b.le	4120a4 <error@@Base+0x102f8>
  412068:	ldr	x9, [x19, #88]
  41206c:	sub	x8, x26, #0x1
  412070:	cmp	x9, x8
  412074:	b.eq	4123cc <error@@Base+0x10620>  // b.none
  412078:	ldr	w9, [x19, #144]
  41207c:	cmp	w9, #0x2
  412080:	b.lt	412284 <error@@Base+0x104d8>  // b.tstop
  412084:	ldr	x8, [x19, #16]
  412088:	sub	x8, x8, #0x4
  41208c:	ldr	w21, [x8, x26, lsl #2]
  412090:	cmn	w21, #0x1
  412094:	b.ne	4122b8 <error@@Base+0x1050c>  // b.any
  412098:	sub	x26, x26, #0x1
  41209c:	cmp	x26, #0x0
  4120a0:	b.gt	41208c <error@@Base+0x102e0>
  4120a4:	ldr	w8, [x19, #112]
  4120a8:	b	4122cc <error@@Base+0x10520>
  4120ac:	ldr	x10, [x19, #120]
  4120b0:	cbz	x10, 411d10 <error@@Base+0xff64>
  4120b4:	ldr	x11, [x19, #64]
  4120b8:	ldr	x8, [x19, #48]
  4120bc:	cmp	x11, x9
  4120c0:	csel	x9, x9, x11, gt
  4120c4:	cmp	x8, x9
  4120c8:	b.ge	412114 <error@@Base+0x10368>  // b.tcont
  4120cc:	ldp	x11, x13, [x19]
  4120d0:	add	x12, x8, x20
  4120d4:	ldrb	w11, [x11, x12]
  4120d8:	ldrb	w10, [x10, x11]
  4120dc:	strb	w10, [x13, x8]
  4120e0:	add	x8, x8, #0x1
  4120e4:	cmp	x8, x9
  4120e8:	b.ge	412114 <error@@Base+0x10368>  // b.tcont
  4120ec:	ldr	x10, [x19, #40]
  4120f0:	ldp	x11, x13, [x19]
  4120f4:	ldr	x12, [x19, #120]
  4120f8:	add	x10, x11, x10
  4120fc:	ldrb	w10, [x10, x8]
  412100:	ldrb	w10, [x12, x10]
  412104:	strb	w10, [x13, x8]
  412108:	add	x8, x8, #0x1
  41210c:	cmp	x8, x9
  412110:	b.lt	4120ec <error@@Base+0x10340>  // b.tstop
  412114:	stp	x8, x8, [x19, #48]
  412118:	b	411d10 <error@@Base+0xff64>
  41211c:	cmp	w8, #0xa
  412120:	b.eq	41202c <error@@Base+0x10280>  // b.none
  412124:	mov	w9, wzr
  412128:	ldr	x8, [x19, #48]
  41212c:	cmp	x22, x25
  412130:	str	w9, [x19, #112]
  412134:	b.ne	4121c0 <error@@Base+0x10414>  // b.any
  412138:	subs	x9, x8, x25
  41213c:	b.le	4121c0 <error@@Base+0x10414>
  412140:	ldr	x10, [x19, #24]
  412144:	ldr	x10, [x10, x25, lsl #3]
  412148:	cmp	x10, x25
  41214c:	b.ne	4121c0 <error@@Base+0x10414>  // b.any
  412150:	ldr	x0, [x19, #16]
  412154:	lsl	x2, x9, #2
  412158:	add	x1, x0, x25, lsl #2
  41215c:	bl	401790 <memmove@plt>
  412160:	ldr	x0, [x19, #8]
  412164:	ldr	x8, [x19, #48]
  412168:	add	x1, x0, x25
  41216c:	sub	x2, x8, x25
  412170:	bl	401790 <memmove@plt>
  412174:	ldr	q0, [x19, #48]
  412178:	dup	v1.2d, x25
  41217c:	sub	v0.2d, v0.2d, v1.2d
  412180:	fmov	x8, d0
  412184:	cmp	x8, #0x1
  412188:	str	q0, [x19, #48]
  41218c:	b.lt	411ca4 <error@@Base+0xfef8>  // b.tstop
  412190:	ldr	x9, [x19, #24]
  412194:	mov	x8, xzr
  412198:	add	x10, x9, x25, lsl #3
  41219c:	lsl	x11, x8, #3
  4121a0:	ldr	x12, [x10, x11]
  4121a4:	add	x8, x8, #0x1
  4121a8:	sub	x12, x12, x25
  4121ac:	str	x12, [x9, x11]
  4121b0:	ldr	x11, [x19, #48]
  4121b4:	cmp	x8, x11
  4121b8:	b.lt	41219c <error@@Base+0x103f0>  // b.tstop
  4121bc:	b	411ca4 <error@@Base+0xfef8>
  4121c0:	ldr	x9, [x19, #80]
  4121c4:	ldr	x10, [x19, #96]
  4121c8:	sub	x11, x25, x20
  4121cc:	strb	wzr, [x19, #140]
  4121d0:	add	x9, x11, x9
  4121d4:	add	x10, x11, x10
  4121d8:	str	x9, [x19, #88]
  4121dc:	str	x10, [x19, #104]
  4121e0:	mov	x9, x22
  4121e4:	subs	x22, x22, #0x1
  4121e8:	b.lt	412200 <error@@Base+0x10454>  // b.tstop
  4121ec:	ldr	x10, [x19, #24]
  4121f0:	add	x10, x10, x9, lsl #3
  4121f4:	ldur	x10, [x10, #-8]
  4121f8:	cmp	x10, x25
  4121fc:	b.eq	4121e0 <error@@Base+0x10434>  // b.none
  412200:	cmp	x9, x8
  412204:	b.ge	412228 <error@@Base+0x1047c>  // b.tcont
  412208:	ldr	x10, [x19, #16]
  41220c:	ldr	w11, [x10, x9, lsl #2]
  412210:	cmn	w11, #0x1
  412214:	b.ne	412228 <error@@Base+0x1047c>  // b.any
  412218:	add	x9, x9, #0x1
  41221c:	cmp	x8, x9
  412220:	b.ne	41220c <error@@Base+0x10460>  // b.any
  412224:	b	412230 <error@@Base+0x10484>
  412228:	cmp	x9, x8
  41222c:	b.ne	41223c <error@@Base+0x10490>  // b.any
  412230:	mov	x8, xzr
  412234:	stp	xzr, xzr, [x19, #48]
  412238:	b	411ca4 <error@@Base+0xfef8>
  41223c:	ldr	x8, [x19, #24]
  412240:	ldr	x8, [x8, x9, lsl #3]
  412244:	subs	x21, x8, x25
  412248:	str	x21, [x19, #48]
  41224c:	b.eq	4122ac <error@@Base+0x10500>  // b.none
  412250:	cmp	x21, #0x1
  412254:	b.lt	412268 <error@@Base+0x104bc>  // b.tstop
  412258:	ldr	x0, [x19, #16]
  41225c:	lsl	x2, x21, #2
  412260:	mov	w1, #0xff                  	// #255
  412264:	bl	401920 <memset@plt>
  412268:	ldr	x0, [x19, #8]
  41226c:	mov	w1, #0xff                  	// #255
  412270:	mov	x2, x21
  412274:	bl	401920 <memset@plt>
  412278:	ldr	x8, [x19, #48]
  41227c:	str	x8, [x19, #56]
  412280:	b	411ca4 <error@@Base+0xfef8>
  412284:	ldr	x9, [x19, #8]
  412288:	ldrb	w8, [x9, x8]
  41228c:	ldr	x9, [x19, #128]
  412290:	lsr	x10, x8, #3
  412294:	and	x10, x10, #0x18
  412298:	ldr	x9, [x9, x10]
  41229c:	lsr	x9, x9, x8
  4122a0:	tbz	w9, #0, 4122e4 <error@@Base+0x10538>
  4122a4:	mov	w8, #0x1                   	// #1
  4122a8:	b	4122cc <error@@Base+0x10520>
  4122ac:	mov	x8, xzr
  4122b0:	str	xzr, [x19, #56]
  4122b4:	b	411ca4 <error@@Base+0xfef8>
  4122b8:	ldrb	w8, [x19, #142]
  4122bc:	cbnz	w8, 412460 <error@@Base+0x106b4>
  4122c0:	cmp	w21, #0xa
  4122c4:	b.eq	411ea4 <error@@Base+0x100f8>  // b.none
  4122c8:	mov	w8, wzr
  4122cc:	ldr	x21, [x19, #48]
  4122d0:	str	w8, [x19, #112]
  4122d4:	cbnz	x21, 412398 <error@@Base+0x105ec>
  4122d8:	ldr	x8, [x19, #48]
  4122dc:	str	x8, [x19, #56]
  4122e0:	b	411ca4 <error@@Base+0xfef8>
  4122e4:	cmp	w8, #0xa
  4122e8:	b.ne	4122c8 <error@@Base+0x1051c>  // b.any
  4122ec:	b	411ea4 <error@@Base+0x100f8>
  4122f0:	ldr	x10, [x19, #80]
  4122f4:	ldr	x11, [x19, #96]
  4122f8:	sub	x12, x25, x20
  4122fc:	strb	wzr, [x19, #140]
  412300:	add	x10, x12, x10
  412304:	add	x11, x12, x11
  412308:	str	x10, [x19, #88]
  41230c:	str	x11, [x19, #104]
  412310:	ldr	w10, [x19, #144]
  412314:	str	xzr, [x19, #48]
  412318:	cmp	w10, #0x2
  41231c:	b.ge	411d60 <error@@Base+0xffb4>  // b.tcont
  412320:	ldr	x9, [x19]
  412324:	add	x8, x25, x8
  412328:	add	x8, x8, x9
  41232c:	ldr	x9, [x19, #120]
  412330:	ldurb	w8, [x8, #-1]
  412334:	str	xzr, [x19, #56]
  412338:	cbz	x9, 412340 <error@@Base+0x10594>
  41233c:	ldrb	w8, [x9, x8]
  412340:	ldr	x9, [x19, #128]
  412344:	lsr	x10, x8, #3
  412348:	and	x10, x10, #0x18
  41234c:	ldr	x9, [x9, x10]
  412350:	lsr	x9, x9, x8
  412354:	tbz	w9, #0, 412360 <error@@Base+0x105b4>
  412358:	mov	w8, #0x1                   	// #1
  41235c:	b	412380 <error@@Base+0x105d4>
  412360:	cmp	w8, #0xa
  412364:	b.ne	41237c <error@@Base+0x105d0>  // b.any
  412368:	ldrb	w8, [x19, #141]
  41236c:	cmp	w8, #0x0
  412370:	cset	w8, ne  // ne = any
  412374:	lsl	w8, w8, #1
  412378:	b	412380 <error@@Base+0x105d4>
  41237c:	mov	w8, wzr
  412380:	str	w8, [x19, #112]
  412384:	b	411ca4 <error@@Base+0xfef8>
  412388:	and	w8, w21, #0x2
  41238c:	mov	w9, #0xa                   	// #10
  412390:	eor	w9, w8, w9
  412394:	b	412128 <error@@Base+0x1037c>
  412398:	cmp	x21, #0x1
  41239c:	b.lt	4123b0 <error@@Base+0x10604>  // b.tstop
  4123a0:	ldr	x0, [x19, #16]
  4123a4:	lsl	x2, x21, #2
  4123a8:	mov	w1, #0xff                  	// #255
  4123ac:	bl	401920 <memset@plt>
  4123b0:	ldrb	w8, [x19, #139]
  4123b4:	cbz	w8, 4122d8 <error@@Base+0x1052c>
  4123b8:	ldr	x0, [x19, #8]
  4123bc:	mov	w1, #0xff                  	// #255
  4123c0:	mov	x2, x21
  4123c4:	bl	401920 <memset@plt>
  4123c8:	b	4122d8 <error@@Base+0x1052c>
  4123cc:	and	w8, w21, #0x2
  4123d0:	mov	w9, #0xa                   	// #10
  4123d4:	eor	w8, w8, w9
  4123d8:	b	4122cc <error@@Base+0x10520>
  4123dc:	mov	w0, w21
  4123e0:	bl	401b20 <iswalnum@plt>
  4123e4:	cmp	w21, #0x5f
  4123e8:	mov	w9, #0x1                   	// #1
  4123ec:	b.eq	412128 <error@@Base+0x1037c>  // b.none
  4123f0:	cbz	w0, 412024 <error@@Base+0x10278>
  4123f4:	b	412128 <error@@Base+0x1037c>
  4123f8:	mov	w0, w9
  4123fc:	mov	w21, w9
  412400:	bl	401b20 <iswalnum@plt>
  412404:	cmp	w21, #0x5f
  412408:	mov	w8, #0x1                   	// #1
  41240c:	b.eq	4122cc <error@@Base+0x10520>  // b.none
  412410:	mov	w9, w21
  412414:	cbz	w0, 411e9c <error@@Base+0x100f0>
  412418:	b	4122cc <error@@Base+0x10520>
  41241c:	cmp	x2, #0x6
  412420:	mov	w11, #0x6                   	// #6
  412424:	csel	x11, x2, x11, lt  // lt = tstop
  412428:	cmp	w11, #0x1
  41242c:	add	x1, sp, #0xc
  412430:	b.lt	411dc8 <error@@Base+0x1001c>  // b.tstop
  412434:	sxtw	x11, w11
  412438:	sub	x12, x1, #0x1
  41243c:	add	x13, x8, x11
  412440:	add	x13, x10, x13
  412444:	ldurb	w13, [x13, #-1]
  412448:	add	x1, sp, #0xc
  41244c:	ldrb	w13, [x9, x13]
  412450:	strb	w13, [x12, x11]
  412454:	subs	x11, x11, #0x1
  412458:	b.gt	41243c <error@@Base+0x10690>
  41245c:	b	411dc8 <error@@Base+0x1001c>
  412460:	mov	w0, w21
  412464:	bl	401b20 <iswalnum@plt>
  412468:	cmp	w21, #0x5f
  41246c:	mov	w8, #0x1                   	// #1
  412470:	b.eq	4122cc <error@@Base+0x10520>  // b.none
  412474:	cbz	w0, 4122c0 <error@@Base+0x10514>
  412478:	b	4122cc <error@@Base+0x10520>
  41247c:	stp	x29, x30, [sp, #-32]!
  412480:	stp	x20, x19, [sp, #16]
  412484:	mov	x8, x2
  412488:	ldr	w2, [x0, #160]
  41248c:	mov	x20, x1
  412490:	mov	x1, x8
  412494:	mov	x29, sp
  412498:	mov	x19, x0
  41249c:	bl	41313c <error@@Base+0x11390>
  4124a0:	ldr	x9, [x20, #16]
  4124a4:	cmp	x9, #0x1
  4124a8:	b.lt	4125d0 <error@@Base+0x10824>  // b.tstop
  4124ac:	ldr	x8, [x19, #152]
  4124b0:	ldr	x10, [x20, #24]
  4124b4:	mov	x12, xzr
  4124b8:	ldr	x11, [x8]
  4124bc:	tbnz	w0, #0, 412548 <error@@Base+0x1079c>
  4124c0:	tbnz	w0, #1, 412518 <error@@Base+0x1076c>
  4124c4:	mov	w13, #0x2400                	// #9216
  4124c8:	b	4124d8 <error@@Base+0x1072c>
  4124cc:	add	x12, x12, #0x1
  4124d0:	cmp	x12, x9
  4124d4:	b.ge	4125d0 <error@@Base+0x10824>  // b.tcont
  4124d8:	ldr	x8, [x10, x12, lsl #3]
  4124dc:	add	x14, x11, x8, lsl #4
  4124e0:	ldr	w14, [x14, #8]
  4124e4:	and	w15, w14, #0xff
  4124e8:	cmp	w15, #0x2
  4124ec:	b.ne	4124cc <error@@Base+0x10720>  // b.any
  4124f0:	tst	w14, #0x3ff00
  4124f4:	b.eq	4125d4 <error@@Base+0x10828>  // b.none
  4124f8:	tst	w14, w13
  4124fc:	b.ne	4124cc <error@@Base+0x10720>  // b.any
  412500:	tbnz	w0, #3, 4125d4 <error@@Base+0x10828>
  412504:	tbnz	w14, #15, 4124cc <error@@Base+0x10720>
  412508:	b	4125d4 <error@@Base+0x10828>
  41250c:	add	x12, x12, #0x1
  412510:	cmp	x12, x9
  412514:	b.ge	4125d0 <error@@Base+0x10824>  // b.tcont
  412518:	ldr	x8, [x10, x12, lsl #3]
  41251c:	add	x13, x11, x8, lsl #4
  412520:	ldr	w13, [x13, #8]
  412524:	and	w14, w13, #0xff
  412528:	cmp	w14, #0x2
  41252c:	b.ne	41250c <error@@Base+0x10760>  // b.any
  412530:	tst	w13, #0x3ff00
  412534:	b.eq	4125d4 <error@@Base+0x10828>  // b.none
  412538:	tbnz	w13, #10, 41250c <error@@Base+0x10760>
  41253c:	tbnz	w0, #3, 4125d4 <error@@Base+0x10828>
  412540:	tbnz	w13, #15, 41250c <error@@Base+0x10760>
  412544:	b	4125d4 <error@@Base+0x10828>
  412548:	tbnz	w0, #1, 4125a0 <error@@Base+0x107f4>
  41254c:	mov	w13, #0x2800                	// #10240
  412550:	b	412560 <error@@Base+0x107b4>
  412554:	add	x12, x12, #0x1
  412558:	cmp	x12, x9
  41255c:	b.ge	4125d0 <error@@Base+0x10824>  // b.tcont
  412560:	ldr	x8, [x10, x12, lsl #3]
  412564:	add	x14, x11, x8, lsl #4
  412568:	ldr	w14, [x14, #8]
  41256c:	and	w15, w14, #0xff
  412570:	cmp	w15, #0x2
  412574:	b.ne	412554 <error@@Base+0x107a8>  // b.any
  412578:	tst	w14, #0x3ff00
  41257c:	b.eq	4125d4 <error@@Base+0x10828>  // b.none
  412580:	tst	w14, w13
  412584:	b.ne	412554 <error@@Base+0x107a8>  // b.any
  412588:	tbnz	w0, #3, 4125d4 <error@@Base+0x10828>
  41258c:	tbnz	w14, #15, 412554 <error@@Base+0x107a8>
  412590:	b	4125d4 <error@@Base+0x10828>
  412594:	add	x12, x12, #0x1
  412598:	cmp	x12, x9
  41259c:	b.ge	4125d0 <error@@Base+0x10824>  // b.tcont
  4125a0:	ldr	x8, [x10, x12, lsl #3]
  4125a4:	add	x13, x11, x8, lsl #4
  4125a8:	ldr	w13, [x13, #8]
  4125ac:	and	w14, w13, #0xff
  4125b0:	cmp	w14, #0x2
  4125b4:	b.ne	412594 <error@@Base+0x107e8>  // b.any
  4125b8:	tst	w13, #0x3ff00
  4125bc:	b.eq	4125d4 <error@@Base+0x10828>  // b.none
  4125c0:	tbnz	w13, #11, 412594 <error@@Base+0x107e8>
  4125c4:	tbnz	w0, #3, 4125d4 <error@@Base+0x10828>
  4125c8:	tbnz	w13, #15, 412594 <error@@Base+0x107e8>
  4125cc:	b	4125d4 <error@@Base+0x10828>
  4125d0:	mov	x8, xzr
  4125d4:	ldp	x20, x19, [sp, #16]
  4125d8:	mov	x0, x8
  4125dc:	ldp	x29, x30, [sp], #32
  4125e0:	ret
  4125e4:	stp	x29, x30, [sp, #-64]!
  4125e8:	stp	x22, x21, [sp, #32]
  4125ec:	stp	x20, x19, [sp, #48]
  4125f0:	ldr	x8, [x0, #232]
  4125f4:	mov	x19, x0
  4125f8:	str	x23, [sp, #16]
  4125fc:	mov	x29, sp
  412600:	cmp	x8, #0x1
  412604:	b.lt	41268c <error@@Base+0x108e0>  // b.tstop
  412608:	mov	x22, xzr
  41260c:	b	412628 <error@@Base+0x1087c>
  412610:	mov	x0, x20
  412614:	bl	401aa0 <free@plt>
  412618:	ldr	x8, [x19, #232]
  41261c:	add	x22, x22, #0x1
  412620:	cmp	x22, x8
  412624:	b.ge	41268c <error@@Base+0x108e0>  // b.tcont
  412628:	ldr	x8, [x19, #248]
  41262c:	ldr	x20, [x8, x22, lsl #3]
  412630:	ldr	x8, [x20, #32]
  412634:	cmp	x8, #0x1
  412638:	b.lt	412668 <error@@Base+0x108bc>  // b.tstop
  41263c:	mov	x23, xzr
  412640:	ldr	x8, [x20, #40]
  412644:	ldr	x21, [x8, x23, lsl #3]
  412648:	ldr	x0, [x21, #32]
  41264c:	bl	401aa0 <free@plt>
  412650:	mov	x0, x21
  412654:	bl	401aa0 <free@plt>
  412658:	ldr	x8, [x20, #32]
  41265c:	add	x23, x23, #0x1
  412660:	cmp	x23, x8
  412664:	b.lt	412640 <error@@Base+0x10894>  // b.tstop
  412668:	ldr	x0, [x20, #40]
  41266c:	bl	401aa0 <free@plt>
  412670:	ldr	x8, [x20, #16]
  412674:	cbz	x8, 412610 <error@@Base+0x10864>
  412678:	ldr	x0, [x8, #16]
  41267c:	bl	401aa0 <free@plt>
  412680:	ldr	x0, [x20, #16]
  412684:	bl	401aa0 <free@plt>
  412688:	b	412610 <error@@Base+0x10864>
  41268c:	str	xzr, [x19, #232]
  412690:	str	xzr, [x19, #200]
  412694:	ldp	x20, x19, [sp, #48]
  412698:	ldp	x22, x21, [sp, #32]
  41269c:	ldr	x23, [sp, #16]
  4126a0:	ldp	x29, x30, [sp], #64
  4126a4:	ret
  4126a8:	stp	x29, x30, [sp, #-96]!
  4126ac:	stp	x28, x27, [sp, #16]
  4126b0:	stp	x26, x25, [sp, #32]
  4126b4:	stp	x24, x23, [sp, #48]
  4126b8:	stp	x22, x21, [sp, #64]
  4126bc:	stp	x20, x19, [sp, #80]
  4126c0:	mov	x29, sp
  4126c4:	sub	sp, sp, #0x60
  4126c8:	adrp	x8, 419000 <error@@Base+0x17254>
  4126cc:	add	x8, x8, #0x3c0
  4126d0:	ldr	q0, [x8]
  4126d4:	ldr	x8, [x8, #16]
  4126d8:	mov	x20, x3
  4126dc:	mov	x21, x2
  4126e0:	mov	x22, x1
  4126e4:	mov	x19, x0
  4126e8:	stur	q0, [x29, #-32]
  4126ec:	stur	x8, [x29, #-16]
  4126f0:	tbz	w4, #0, 412730 <error@@Base+0x10984>
  4126f4:	mov	w0, #0x60                  	// #96
  4126f8:	bl	4018b0 <malloc@plt>
  4126fc:	stur	x0, [x29, #-16]
  412700:	cbz	x0, 413050 <error@@Base+0x112a4>
  412704:	sub	x23, x29, #0x20
  412708:	ldr	x24, [x19, #144]
  41270c:	lsl	x25, x21, #4
  412710:	cmp	x25, #0xfbf
  412714:	b.ls	412744 <error@@Base+0x10998>  // b.plast
  412718:	mov	x0, x25
  41271c:	bl	4018b0 <malloc@plt>
  412720:	cbz	x0, 412ffc <error@@Base+0x11250>
  412724:	mov	w8, #0x1                   	// #1
  412728:	stur	w8, [x29, #-60]
  41272c:	b	41275c <error@@Base+0x109b0>
  412730:	mov	x23, xzr
  412734:	ldr	x24, [x19, #144]
  412738:	lsl	x25, x21, #4
  41273c:	cmp	x25, #0xfbf
  412740:	b.hi	412718 <error@@Base+0x1096c>  // b.pmore
  412744:	add	x9, x25, #0xf
  412748:	mov	x8, sp
  41274c:	and	x9, x9, #0xfffffffffffffff0
  412750:	sub	x0, x8, x9
  412754:	mov	sp, x0
  412758:	stur	wzr, [x29, #-60]
  41275c:	mov	x1, x20
  412760:	mov	x2, x25
  412764:	stur	x0, [x29, #-56]
  412768:	bl	401780 <memcpy@plt>
  41276c:	ldp	x26, x8, [x20]
  412770:	cmp	x26, x8
  412774:	b.le	4127e8 <error@@Base+0x10a3c>
  412778:	mov	x25, xzr
  41277c:	mov	x0, x25
  412780:	bl	401aa0 <free@plt>
  412784:	ldur	w8, [x29, #-60]
  412788:	cbz	w8, 412794 <error@@Base+0x109e8>
  41278c:	ldur	x0, [x29, #-56]
  412790:	bl	401aa0 <free@plt>
  412794:	cbz	x23, 412ff4 <error@@Base+0x11248>
  412798:	ldr	x8, [x23]
  41279c:	ldr	x0, [x23, #16]
  4127a0:	cmp	x8, #0x1
  4127a4:	b.lt	412ff0 <error@@Base+0x11244>  // b.tstop
  4127a8:	mov	x19, xzr
  4127ac:	mov	x20, xzr
  4127b0:	add	x8, x0, x19
  4127b4:	ldr	x0, [x8, #40]
  4127b8:	bl	401aa0 <free@plt>
  4127bc:	ldr	x8, [x23, #16]
  4127c0:	add	x8, x8, x19
  4127c4:	ldr	x0, [x8, #16]
  4127c8:	bl	401aa0 <free@plt>
  4127cc:	ldr	x8, [x23]
  4127d0:	ldr	x0, [x23, #16]
  4127d4:	add	x20, x20, #0x1
  4127d8:	add	x19, x19, #0x30
  4127dc:	cmp	x20, x8
  4127e0:	b.lt	4127b0 <error@@Base+0x10a04>  // b.tstop
  4127e4:	b	412ff0 <error@@Base+0x11244>
  4127e8:	stp	x25, x19, [x29, #-48]
  4127ec:	mov	x25, xzr
  4127f0:	mov	x1, xzr
  4127f4:	mov	x18, xzr
  4127f8:	add	x8, x20, #0x8
  4127fc:	stur	x8, [x29, #-72]
  412800:	b	412820 <error@@Base+0x10a74>
  412804:	mov	x1, xzr
  412808:	tbnz	x27, #63, 412dd4 <error@@Base+0x11028>
  41280c:	ldr	x8, [x20, #8]
  412810:	ldur	x19, [x29, #-40]
  412814:	mov	x24, x27
  412818:	cmp	x26, x8
  41281c:	b.gt	41277c <error@@Base+0x109d0>
  412820:	ldr	x8, [x19]
  412824:	add	x8, x8, x24, lsl #4
  412828:	ldr	w9, [x8, #8]
  41282c:	and	w10, w9, #0xff
  412830:	cmp	w10, #0x9
  412834:	b.eq	41286c <error@@Base+0x10ac0>  // b.none
  412838:	cmp	w10, #0x8
  41283c:	b.ne	4128d8 <error@@Base+0x10b2c>  // b.any
  412840:	ldr	x8, [x8]
  412844:	add	x8, x8, #0x1
  412848:	cmp	x8, x21
  41284c:	b.ge	4128d8 <error@@Base+0x10b2c>  // b.tcont
  412850:	add	x8, x20, x8, lsl #4
  412854:	mov	x9, #0xffffffffffffffff    	// #-1
  412858:	stp	x26, x9, [x8]
  41285c:	ldr	x8, [x20, #8]
  412860:	cmp	x26, x8
  412864:	b.eq	4128e4 <error@@Base+0x10b38>  // b.none
  412868:	b	412994 <error@@Base+0x10be8>
  41286c:	ldr	x8, [x8]
  412870:	add	x8, x8, #0x1
  412874:	cmp	x8, x21
  412878:	b.ge	4128d8 <error@@Base+0x10b2c>  // b.tcont
  41287c:	lsl	x10, x8, #4
  412880:	ldr	x11, [x20, x10]
  412884:	cmp	x11, x26
  412888:	b.ge	4128a4 <error@@Base+0x10af8>  // b.tcont
  41288c:	ldur	x0, [x29, #-56]
  412890:	add	x8, x20, x8, lsl #4
  412894:	str	x26, [x8, #8]
  412898:	mov	x27, x1
  41289c:	mov	x1, x20
  4128a0:	b	4128c4 <error@@Base+0x10b18>
  4128a4:	tbz	w9, #19, 412c30 <error@@Base+0x10e84>
  4128a8:	ldur	x9, [x29, #-56]
  4128ac:	ldr	x9, [x9, x10]
  4128b0:	cmn	x9, #0x1
  4128b4:	b.eq	412c30 <error@@Base+0x10e84>  // b.none
  4128b8:	mov	x27, x1
  4128bc:	ldur	x1, [x29, #-56]
  4128c0:	mov	x0, x20
  4128c4:	ldur	x2, [x29, #-48]
  4128c8:	mov	x19, x18
  4128cc:	bl	401780 <memcpy@plt>
  4128d0:	mov	x1, x27
  4128d4:	mov	x18, x19
  4128d8:	ldr	x8, [x20, #8]
  4128dc:	cmp	x26, x8
  4128e0:	b.ne	412994 <error@@Base+0x10be8>  // b.any
  4128e4:	ldr	x8, [x22, #176]
  4128e8:	cmp	x24, x8
  4128ec:	b.ne	412994 <error@@Base+0x10be8>  // b.any
  4128f0:	cbz	x23, 413094 <error@@Base+0x112e8>
  4128f4:	mov	x8, xzr
  4128f8:	cbz	x21, 412928 <error@@Base+0x10b7c>
  4128fc:	ldur	x9, [x29, #-72]
  412900:	b	412914 <error@@Base+0x10b68>
  412904:	add	x8, x8, #0x1
  412908:	cmp	x21, x8
  41290c:	add	x9, x9, #0x10
  412910:	b.eq	412f8c <error@@Base+0x111e0>  // b.none
  412914:	ldur	x10, [x9, #-8]
  412918:	tbnz	x10, #63, 412904 <error@@Base+0x10b58>
  41291c:	ldr	x10, [x9]
  412920:	cmn	x10, #0x1
  412924:	b.ne	412904 <error@@Base+0x10b58>  // b.any
  412928:	cmp	x8, x21
  41292c:	b.eq	412f8c <error@@Base+0x111e0>  // b.none
  412930:	ldr	x9, [x23]
  412934:	sub	x8, x9, #0x1
  412938:	cmp	x9, #0x0
  41293c:	str	x8, [x23]
  412940:	b.le	41311c <error@@Base+0x11370>
  412944:	ldr	x9, [x23, #16]
  412948:	add	x8, x8, x8, lsl #1
  41294c:	lsl	x19, x8, #4
  412950:	ldur	x2, [x29, #-48]
  412954:	add	x8, x9, x19
  412958:	ldr	x1, [x8, #16]
  41295c:	ldr	x26, [x8]
  412960:	mov	x0, x20
  412964:	bl	401780 <memcpy@plt>
  412968:	mov	x0, x25
  41296c:	bl	401aa0 <free@plt>
  412970:	ldr	x8, [x23, #16]
  412974:	add	x8, x8, x19
  412978:	ldr	x0, [x8, #16]
  41297c:	bl	401aa0 <free@plt>
  412980:	ldr	x8, [x23, #16]
  412984:	add	x8, x8, x19
  412988:	ldp	x18, x1, [x8, #24]
  41298c:	ldr	x25, [x8, #40]
  412990:	ldr	x24, [x8, #8]
  412994:	ldr	x28, [x22, #152]
  412998:	ldr	x8, [x28]
  41299c:	add	x9, x8, x24, lsl #4
  4129a0:	ldr	w9, [x9, #8]
  4129a4:	tbnz	w9, #3, 412a24 <error@@Base+0x10c78>
  4129a8:	tbnz	w9, #20, 412a40 <error@@Base+0x10c94>
  4129ac:	and	w9, w9, #0xff
  4129b0:	cmp	w9, #0x4
  4129b4:	b.ne	412a64 <error@@Base+0x10cb8>  // b.any
  4129b8:	lsl	x9, x24, #4
  4129bc:	ldr	x8, [x8, x9]
  4129c0:	add	x8, x20, x8, lsl #4
  4129c4:	ldp	x8, x9, [x8, #16]
  4129c8:	sub	x19, x9, x8
  4129cc:	cbz	x23, 412c50 <error@@Base+0x10ea4>
  4129d0:	cmn	x9, #0x1
  4129d4:	b.eq	412de0 <error@@Base+0x11034>  // b.none
  4129d8:	cmn	x8, #0x1
  4129dc:	b.eq	412de0 <error@@Base+0x11034>  // b.none
  4129e0:	cbz	x19, 412ca8 <error@@Base+0x10efc>
  4129e4:	ldr	x9, [x22, #48]
  4129e8:	sub	x9, x9, x26
  4129ec:	cmp	x9, x19
  4129f0:	b.lt	412de0 <error@@Base+0x11034>  // b.tstop
  4129f4:	ldr	x9, [x22, #8]
  4129f8:	mov	x2, x19
  4129fc:	stur	x18, [x29, #-88]
  412a00:	add	x0, x9, x8
  412a04:	add	x1, x9, x26
  412a08:	bl	401940 <bcmp@plt>
  412a0c:	cbnz	w0, 412de0 <error@@Base+0x11034>
  412a10:	ldr	x8, [x28, #24]
  412a14:	ldur	x18, [x29, #-88]
  412a18:	add	x26, x19, x26
  412a1c:	ldr	x27, [x8, x24, lsl #3]
  412a20:	b	412a98 <error@@Base+0x10cec>
  412a24:	ldr	x8, [x22, #184]
  412a28:	ldr	x27, [x28, #40]
  412a2c:	ldr	x19, [x8, x26, lsl #3]
  412a30:	cbz	x18, 412af8 <error@@Base+0x10d4c>
  412a34:	cbnz	x1, 412e48 <error@@Base+0x1109c>
  412a38:	str	x24, [x25]
  412a3c:	b	412b10 <error@@Base+0x10d64>
  412a40:	mov	x0, x28
  412a44:	mov	x1, x24
  412a48:	mov	x2, x22
  412a4c:	mov	x3, x26
  412a50:	mov	x19, x18
  412a54:	bl	415648 <error@@Base+0x1389c>
  412a58:	mov	x18, x19
  412a5c:	sxtw	x19, w0
  412a60:	cbnz	x19, 412a88 <error@@Base+0x10cdc>
  412a64:	ldr	x8, [x28]
  412a68:	mov	x0, x22
  412a6c:	mov	x2, x26
  412a70:	mov	x27, x18
  412a74:	add	x1, x8, x24, lsl #4
  412a78:	bl	4159c0 <error@@Base+0x13c14>
  412a7c:	tbz	w0, #0, 412ddc <error@@Base+0x11030>
  412a80:	mov	w19, #0x1                   	// #1
  412a84:	mov	x18, x27
  412a88:	ldr	x8, [x28, #24]
  412a8c:	add	x26, x19, x26
  412a90:	ldr	x27, [x8, x24, lsl #3]
  412a94:	cbz	x23, 412804 <error@@Base+0x10a58>
  412a98:	ldr	x8, [x22, #168]
  412a9c:	cmp	x26, x8
  412aa0:	b.gt	412de0 <error@@Base+0x11034>
  412aa4:	ldr	x8, [x22, #184]
  412aa8:	ldr	x8, [x8, x26, lsl #3]
  412aac:	cbz	x8, 412de0 <error@@Base+0x11034>
  412ab0:	ldr	x9, [x8, #16]
  412ab4:	subs	x9, x9, #0x1
  412ab8:	b.lt	412de0 <error@@Base+0x11034>  // b.tstop
  412abc:	ldr	x8, [x8, #24]
  412ac0:	mov	x10, xzr
  412ac4:	b.eq	412ae8 <error@@Base+0x10d3c>  // b.none
  412ac8:	add	x11, x10, x9
  412acc:	lsr	x11, x11, #1
  412ad0:	ldr	x12, [x8, x11, lsl #3]
  412ad4:	cmp	x12, x27
  412ad8:	csinc	x10, x10, x11, ge  // ge = tcont
  412adc:	csel	x9, x9, x11, lt  // lt = tstop
  412ae0:	cmp	x10, x9
  412ae4:	b.cc	412ac8 <error@@Base+0x10d1c>  // b.lo, b.ul, b.last
  412ae8:	ldr	x8, [x8, x10, lsl #3]
  412aec:	cmp	x8, x27
  412af0:	b.eq	412804 <error@@Base+0x10a58>  // b.none
  412af4:	b	412ddc <error@@Base+0x11030>
  412af8:	mov	w0, #0x8                   	// #8
  412afc:	bl	4018b0 <malloc@plt>
  412b00:	mov	x25, x0
  412b04:	cbz	x0, 4130b0 <error@@Base+0x11304>
  412b08:	str	x24, [x25]
  412b0c:	mov	w18, #0x1                   	// #1
  412b10:	mov	w1, #0x1                   	// #1
  412b14:	mov	w8, #0x18                  	// #24
  412b18:	madd	x8, x24, x8, x27
  412b1c:	ldr	x8, [x8, #8]
  412b20:	cmp	x8, #0x1
  412b24:	b.lt	412ddc <error@@Base+0x11030>  // b.tstop
  412b28:	ldr	x9, [x19, #16]
  412b2c:	subs	x10, x9, #0x1
  412b30:	b.lt	412ddc <error@@Base+0x11030>  // b.tstop
  412b34:	mov	w9, #0x18                  	// #24
  412b38:	madd	x9, x24, x9, x27
  412b3c:	ldr	x9, [x9, #16]
  412b40:	ldr	x11, [x19, #24]
  412b44:	cbz	x10, 412bb4 <error@@Base+0x10e08>
  412b48:	mov	x13, xzr
  412b4c:	mov	x12, #0xffffffffffffffff    	// #-1
  412b50:	b	412b60 <error@@Base+0x10db4>
  412b54:	add	x13, x13, #0x1
  412b58:	cmp	x13, x8
  412b5c:	b.eq	412bac <error@@Base+0x10e00>  // b.none
  412b60:	ldr	x24, [x9, x13, lsl #3]
  412b64:	mov	x14, xzr
  412b68:	mov	x15, x10
  412b6c:	add	x16, x14, x15
  412b70:	lsr	x16, x16, #1
  412b74:	ldr	x17, [x11, x16, lsl #3]
  412b78:	cmp	x17, x24
  412b7c:	csinc	x14, x14, x16, ge  // ge = tcont
  412b80:	csel	x15, x15, x16, lt  // lt = tstop
  412b84:	cmp	x14, x15
  412b88:	b.cc	412b6c <error@@Base+0x10dc0>  // b.lo, b.ul, b.last
  412b8c:	ldr	x14, [x11, x14, lsl #3]
  412b90:	cmp	x14, x24
  412b94:	b.ne	412b54 <error@@Base+0x10da8>  // b.any
  412b98:	cmn	x12, #0x1
  412b9c:	mov	x27, x12
  412ba0:	mov	x12, x24
  412ba4:	b.eq	412b54 <error@@Base+0x10da8>  // b.none
  412ba8:	b	412bec <error@@Base+0x10e40>
  412bac:	mov	x27, x12
  412bb0:	b	412808 <error@@Base+0x10a5c>
  412bb4:	ldr	x24, [x11]
  412bb8:	mov	x27, #0xffffffffffffffff    	// #-1
  412bbc:	b	412bd4 <error@@Base+0x10e28>
  412bc0:	mov	x0, x27
  412bc4:	subs	x8, x8, #0x1
  412bc8:	add	x9, x9, #0x8
  412bcc:	mov	x27, x0
  412bd0:	b.eq	412c48 <error@@Base+0x10e9c>  // b.none
  412bd4:	ldr	x10, [x9]
  412bd8:	cmp	x24, x10
  412bdc:	b.ne	412bc0 <error@@Base+0x10e14>  // b.any
  412be0:	cmn	x27, #0x1
  412be4:	mov	x0, x24
  412be8:	b.eq	412bc4 <error@@Base+0x10e18>  // b.none
  412bec:	subs	x8, x1, #0x1
  412bf0:	b.lt	412c68 <error@@Base+0x10ebc>  // b.tstop
  412bf4:	mov	x9, xzr
  412bf8:	b.eq	412c1c <error@@Base+0x10e70>  // b.none
  412bfc:	add	x10, x9, x8
  412c00:	lsr	x10, x10, #1
  412c04:	ldr	x11, [x25, x10, lsl #3]
  412c08:	cmp	x11, x27
  412c0c:	csinc	x9, x9, x10, ge  // ge = tcont
  412c10:	csel	x8, x8, x10, lt  // lt = tstop
  412c14:	cmp	x9, x8
  412c18:	b.cc	412bfc <error@@Base+0x10e50>  // b.lo, b.ul, b.last
  412c1c:	ldr	x8, [x25, x9, lsl #3]
  412c20:	cmp	x8, x27
  412c24:	b.ne	412c68 <error@@Base+0x10ebc>  // b.any
  412c28:	mov	x27, x24
  412c2c:	b	412808 <error@@Base+0x10a5c>
  412c30:	add	x8, x20, x8, lsl #4
  412c34:	str	x26, [x8, #8]
  412c38:	ldr	x8, [x20, #8]
  412c3c:	cmp	x26, x8
  412c40:	b.eq	4128e4 <error@@Base+0x10b38>  // b.none
  412c44:	b	412994 <error@@Base+0x10be8>
  412c48:	mov	x27, x0
  412c4c:	b	412808 <error@@Base+0x10a5c>
  412c50:	cbz	x19, 412ca8 <error@@Base+0x10efc>
  412c54:	ldr	x8, [x28, #24]
  412c58:	mov	x1, xzr
  412c5c:	add	x26, x19, x26
  412c60:	ldr	x27, [x8, x24, lsl #3]
  412c64:	b	412808 <error@@Base+0x10a5c>
  412c68:	cbz	x23, 412808 <error@@Base+0x10a5c>
  412c6c:	stp	x18, x1, [x29, #-88]
  412c70:	ldp	x19, x9, [x23]
  412c74:	add	x8, x19, #0x1
  412c78:	cmp	x8, x9
  412c7c:	str	x8, [x23]
  412c80:	b.ne	412cb8 <error@@Base+0x10f0c>  // b.any
  412c84:	ldr	x0, [x23, #16]
  412c88:	add	x8, x8, x8, lsl #1
  412c8c:	lsl	x1, x8, #5
  412c90:	bl	401950 <realloc@plt>
  412c94:	cbz	x0, 4130b0 <error@@Base+0x11304>
  412c98:	ldr	x8, [x23, #8]
  412c9c:	lsl	x8, x8, #1
  412ca0:	stp	x8, x0, [x23, #8]
  412ca4:	b	412cbc <error@@Base+0x10f10>
  412ca8:	cbz	x18, 412d44 <error@@Base+0x10f98>
  412cac:	cbnz	x1, 412ee4 <error@@Base+0x11138>
  412cb0:	str	x24, [x25]
  412cb4:	b	412d5c <error@@Base+0x10fb0>
  412cb8:	ldr	x0, [x23, #16]
  412cbc:	mov	w8, #0x30                  	// #48
  412cc0:	madd	x28, x19, x8, x0
  412cc4:	stur	x0, [x29, #-96]
  412cc8:	stp	x26, x24, [x28]
  412ccc:	ldur	x24, [x29, #-48]
  412cd0:	mov	x0, x24
  412cd4:	bl	4018b0 <malloc@plt>
  412cd8:	str	x0, [x28, #16]
  412cdc:	cbz	x0, 4130b0 <error@@Base+0x11304>
  412ce0:	mov	x1, x20
  412ce4:	mov	x2, x24
  412ce8:	bl	401780 <memcpy@plt>
  412cec:	ldur	x9, [x29, #-96]
  412cf0:	ldur	x1, [x29, #-80]
  412cf4:	mov	w8, #0x30                  	// #48
  412cf8:	madd	x8, x19, x8, x9
  412cfc:	cmp	x1, #0x1
  412d00:	add	x28, x8, #0x18
  412d04:	str	x1, [x8, #32]
  412d08:	b.lt	412dc4 <error@@Base+0x11018>  // b.tstop
  412d0c:	lsl	x24, x1, #3
  412d10:	mov	x0, x24
  412d14:	str	x1, [x28]
  412d18:	bl	4018b0 <malloc@plt>
  412d1c:	ldur	x9, [x29, #-96]
  412d20:	mov	w8, #0x30                  	// #48
  412d24:	madd	x8, x19, x8, x9
  412d28:	str	x0, [x8, #40]
  412d2c:	cbz	x0, 4130ac <error@@Base+0x11300>
  412d30:	mov	x1, x25
  412d34:	mov	x2, x24
  412d38:	bl	401780 <memcpy@plt>
  412d3c:	ldp	x18, x1, [x29, #-88]
  412d40:	b	412808 <error@@Base+0x10a5c>
  412d44:	mov	w0, #0x8                   	// #8
  412d48:	bl	4018b0 <malloc@plt>
  412d4c:	mov	x25, x0
  412d50:	cbz	x0, 4130b0 <error@@Base+0x11304>
  412d54:	str	x24, [x25]
  412d58:	mov	w18, #0x1                   	// #1
  412d5c:	mov	w1, #0x1                   	// #1
  412d60:	ldr	x8, [x22, #184]
  412d64:	ldr	x8, [x8, x26, lsl #3]
  412d68:	ldr	x9, [x8, #16]
  412d6c:	subs	x9, x9, #0x1
  412d70:	b.lt	412a64 <error@@Base+0x10cb8>  // b.tstop
  412d74:	ldr	x10, [x28, #40]
  412d78:	mov	w11, #0x18                  	// #24
  412d7c:	ldr	x8, [x8, #24]
  412d80:	madd	x10, x24, x11, x10
  412d84:	ldr	x10, [x10, #16]
  412d88:	ldr	x27, [x10]
  412d8c:	mov	x10, xzr
  412d90:	b.eq	412db4 <error@@Base+0x11008>  // b.none
  412d94:	add	x11, x10, x9
  412d98:	lsr	x11, x11, #1
  412d9c:	ldr	x12, [x8, x11, lsl #3]
  412da0:	cmp	x12, x27
  412da4:	csinc	x10, x10, x11, ge  // ge = tcont
  412da8:	csel	x9, x9, x11, lt  // lt = tstop
  412dac:	cmp	x10, x9
  412db0:	b.cc	412d94 <error@@Base+0x10fe8>  // b.lo, b.ul, b.last
  412db4:	ldr	x8, [x8, x10, lsl #3]
  412db8:	cmp	x8, x27
  412dbc:	b.eq	412808 <error@@Base+0x10a5c>  // b.none
  412dc0:	b	412a60 <error@@Base+0x10cb4>
  412dc4:	stp	xzr, xzr, [x28]
  412dc8:	ldur	x18, [x29, #-88]
  412dcc:	str	xzr, [x28, #16]
  412dd0:	b	412808 <error@@Base+0x10a5c>
  412dd4:	cmn	x27, #0x2
  412dd8:	b.eq	4130b0 <error@@Base+0x11304>  // b.none
  412ddc:	cbz	x23, 413074 <error@@Base+0x112c8>
  412de0:	ldr	x9, [x23]
  412de4:	sub	x8, x9, #0x1
  412de8:	cmp	x9, #0x0
  412dec:	str	x8, [x23]
  412df0:	b.le	41311c <error@@Base+0x11370>
  412df4:	ldr	x9, [x23, #16]
  412df8:	add	x8, x8, x8, lsl #1
  412dfc:	lsl	x19, x8, #4
  412e00:	ldur	x2, [x29, #-48]
  412e04:	add	x8, x9, x19
  412e08:	ldr	x1, [x8, #16]
  412e0c:	ldr	x26, [x8]
  412e10:	mov	x0, x20
  412e14:	bl	401780 <memcpy@plt>
  412e18:	mov	x0, x25
  412e1c:	bl	401aa0 <free@plt>
  412e20:	ldr	x8, [x23, #16]
  412e24:	add	x8, x8, x19
  412e28:	ldr	x0, [x8, #16]
  412e2c:	bl	401aa0 <free@plt>
  412e30:	ldr	x8, [x23, #16]
  412e34:	add	x8, x8, x19
  412e38:	ldp	x18, x1, [x8, #24]
  412e3c:	ldr	x25, [x8, #40]
  412e40:	ldr	x27, [x8, #8]
  412e44:	b	41280c <error@@Base+0x10a60>
  412e48:	cmp	x18, x1
  412e4c:	b.ne	412e74 <error@@Base+0x110c8>  // b.any
  412e50:	stur	x1, [x29, #-80]
  412e54:	lsl	x1, x18, #4
  412e58:	mov	x0, x25
  412e5c:	mov	x28, x18
  412e60:	bl	401950 <realloc@plt>
  412e64:	cbz	x0, 4130b0 <error@@Base+0x11304>
  412e68:	ldur	x1, [x29, #-80]
  412e6c:	lsl	x18, x28, #1
  412e70:	mov	x25, x0
  412e74:	ldr	x8, [x25]
  412e78:	cmp	x8, x24
  412e7c:	b.le	412eac <error@@Base+0x11100>
  412e80:	cmp	x1, #0x1
  412e84:	mov	x8, x1
  412e88:	b.lt	412ed8 <error@@Base+0x1112c>  // b.tstop
  412e8c:	mov	x9, x1
  412e90:	add	x10, x25, x9, lsl #3
  412e94:	ldur	x11, [x10, #-8]
  412e98:	subs	x8, x9, #0x1
  412e9c:	mov	x9, x8
  412ea0:	str	x11, [x10]
  412ea4:	b.gt	412e90 <error@@Base+0x110e4>
  412ea8:	b	412ed8 <error@@Base+0x1112c>
  412eac:	add	x8, x25, x1, lsl #3
  412eb0:	ldur	x9, [x8, #-8]
  412eb4:	mov	x8, x1
  412eb8:	cmp	x9, x24
  412ebc:	b.le	412ed8 <error@@Base+0x1112c>
  412ec0:	add	x10, x25, x8, lsl #3
  412ec4:	str	x9, [x10]
  412ec8:	ldur	x9, [x10, #-16]
  412ecc:	sub	x8, x8, #0x1
  412ed0:	cmp	x9, x24
  412ed4:	b.gt	412ec0 <error@@Base+0x11114>
  412ed8:	add	x1, x1, #0x1
  412edc:	str	x24, [x25, x8, lsl #3]
  412ee0:	b	412b14 <error@@Base+0x10d68>
  412ee4:	mov	x12, x18
  412ee8:	cmp	x18, x1
  412eec:	stur	x1, [x29, #-80]
  412ef0:	b.ne	412f10 <error@@Base+0x11164>  // b.any
  412ef4:	lsl	x1, x12, #4
  412ef8:	mov	x0, x25
  412efc:	mov	x27, x12
  412f00:	bl	401950 <realloc@plt>
  412f04:	cbz	x0, 4130b0 <error@@Base+0x11304>
  412f08:	lsl	x12, x27, #1
  412f0c:	mov	x25, x0
  412f10:	ldr	x8, [x25]
  412f14:	cmp	x8, x24
  412f18:	b.le	412f48 <error@@Base+0x1119c>
  412f1c:	ldur	x8, [x29, #-80]
  412f20:	cmp	x8, #0x1
  412f24:	b.lt	412f78 <error@@Base+0x111cc>  // b.tstop
  412f28:	ldur	x9, [x29, #-80]
  412f2c:	add	x10, x25, x9, lsl #3
  412f30:	ldur	x11, [x10, #-8]
  412f34:	subs	x8, x9, #0x1
  412f38:	mov	x9, x8
  412f3c:	str	x11, [x10]
  412f40:	b.gt	412f2c <error@@Base+0x11180>
  412f44:	b	412f78 <error@@Base+0x111cc>
  412f48:	ldur	x10, [x29, #-80]
  412f4c:	add	x8, x25, x10, lsl #3
  412f50:	ldur	x9, [x8, #-8]
  412f54:	mov	x8, x10
  412f58:	cmp	x9, x24
  412f5c:	b.le	412f78 <error@@Base+0x111cc>
  412f60:	add	x10, x25, x8, lsl #3
  412f64:	str	x9, [x10]
  412f68:	ldur	x9, [x10, #-16]
  412f6c:	sub	x8, x8, #0x1
  412f70:	cmp	x9, x24
  412f74:	b.gt	412f60 <error@@Base+0x111b4>
  412f78:	ldur	x1, [x29, #-80]
  412f7c:	mov	x18, x12
  412f80:	str	x24, [x25, x8, lsl #3]
  412f84:	add	x1, x1, #0x1
  412f88:	b	412d60 <error@@Base+0x10fb4>
  412f8c:	mov	x0, x25
  412f90:	bl	401aa0 <free@plt>
  412f94:	ldur	w8, [x29, #-60]
  412f98:	cbz	w8, 412fa4 <error@@Base+0x111f8>
  412f9c:	ldur	x0, [x29, #-56]
  412fa0:	bl	401aa0 <free@plt>
  412fa4:	ldr	x8, [x23]
  412fa8:	ldr	x0, [x23, #16]
  412fac:	cmp	x8, #0x1
  412fb0:	b.lt	412ff0 <error@@Base+0x11244>  // b.tstop
  412fb4:	mov	x19, xzr
  412fb8:	mov	x20, xzr
  412fbc:	add	x8, x0, x19
  412fc0:	ldr	x0, [x8, #40]
  412fc4:	bl	401aa0 <free@plt>
  412fc8:	ldr	x8, [x23, #16]
  412fcc:	add	x8, x8, x19
  412fd0:	ldr	x0, [x8, #16]
  412fd4:	bl	401aa0 <free@plt>
  412fd8:	ldr	x8, [x23]
  412fdc:	ldr	x0, [x23, #16]
  412fe0:	add	x20, x20, #0x1
  412fe4:	add	x19, x19, #0x30
  412fe8:	cmp	x20, x8
  412fec:	b.lt	412fbc <error@@Base+0x11210>  // b.tstop
  412ff0:	bl	401aa0 <free@plt>
  412ff4:	mov	w0, wzr
  412ff8:	b	413054 <error@@Base+0x112a8>
  412ffc:	cbz	x23, 413050 <error@@Base+0x112a4>
  413000:	ldr	x8, [x23]
  413004:	ldr	x0, [x23, #16]
  413008:	cmp	x8, #0x1
  41300c:	b.lt	41304c <error@@Base+0x112a0>  // b.tstop
  413010:	mov	x19, xzr
  413014:	mov	x20, xzr
  413018:	add	x8, x0, x19
  41301c:	ldr	x0, [x8, #40]
  413020:	bl	401aa0 <free@plt>
  413024:	ldr	x8, [x23, #16]
  413028:	add	x8, x8, x19
  41302c:	ldr	x0, [x8, #16]
  413030:	bl	401aa0 <free@plt>
  413034:	ldr	x8, [x23]
  413038:	ldr	x0, [x23, #16]
  41303c:	add	x20, x20, #0x1
  413040:	add	x19, x19, #0x30
  413044:	cmp	x20, x8
  413048:	b.lt	413018 <error@@Base+0x1126c>  // b.tstop
  41304c:	bl	401aa0 <free@plt>
  413050:	mov	w0, #0xc                   	// #12
  413054:	mov	sp, x29
  413058:	ldp	x20, x19, [sp, #80]
  41305c:	ldp	x22, x21, [sp, #64]
  413060:	ldp	x24, x23, [sp, #48]
  413064:	ldp	x26, x25, [sp, #32]
  413068:	ldp	x28, x27, [sp, #16]
  41306c:	ldp	x29, x30, [sp], #96
  413070:	ret
  413074:	mov	x0, x25
  413078:	bl	401aa0 <free@plt>
  41307c:	ldur	w8, [x29, #-60]
  413080:	cbz	w8, 41308c <error@@Base+0x112e0>
  413084:	ldur	x0, [x29, #-56]
  413088:	bl	401aa0 <free@plt>
  41308c:	mov	w0, #0x1                   	// #1
  413090:	b	413054 <error@@Base+0x112a8>
  413094:	mov	x0, x25
  413098:	bl	401aa0 <free@plt>
  41309c:	ldur	w8, [x29, #-60]
  4130a0:	cbz	w8, 412ff4 <error@@Base+0x11248>
  4130a4:	ldur	x0, [x29, #-56]
  4130a8:	b	412ff0 <error@@Base+0x11244>
  4130ac:	stp	xzr, xzr, [x28]
  4130b0:	mov	x0, x25
  4130b4:	bl	401aa0 <free@plt>
  4130b8:	ldur	w8, [x29, #-60]
  4130bc:	cbz	w8, 4130c8 <error@@Base+0x1131c>
  4130c0:	ldur	x0, [x29, #-56]
  4130c4:	bl	401aa0 <free@plt>
  4130c8:	cbz	x23, 413050 <error@@Base+0x112a4>
  4130cc:	ldr	x8, [x23]
  4130d0:	ldr	x0, [x23, #16]
  4130d4:	cmp	x8, #0x1
  4130d8:	b.lt	41304c <error@@Base+0x112a0>  // b.tstop
  4130dc:	mov	x19, xzr
  4130e0:	mov	x20, xzr
  4130e4:	add	x8, x0, x19
  4130e8:	ldr	x0, [x8, #40]
  4130ec:	bl	401aa0 <free@plt>
  4130f0:	ldr	x8, [x23, #16]
  4130f4:	add	x8, x8, x19
  4130f8:	ldr	x0, [x8, #16]
  4130fc:	bl	401aa0 <free@plt>
  413100:	ldr	x8, [x23]
  413104:	ldr	x0, [x23, #16]
  413108:	add	x20, x20, #0x1
  41310c:	add	x19, x19, #0x30
  413110:	cmp	x20, x8
  413114:	b.lt	4130e4 <error@@Base+0x11338>  // b.tstop
  413118:	b	41304c <error@@Base+0x112a0>
  41311c:	adrp	x0, 419000 <error@@Base+0x17254>
  413120:	adrp	x1, 419000 <error@@Base+0x17254>
  413124:	adrp	x3, 419000 <error@@Base+0x17254>
  413128:	add	x0, x0, #0x675
  41312c:	add	x1, x1, #0x529
  413130:	add	x3, x3, #0x67e
  413134:	mov	w2, #0x555                 	// #1365
  413138:	bl	401b90 <__assert_fail@plt>
  41313c:	sub	sp, sp, #0x20
  413140:	stp	x29, x30, [sp, #16]
  413144:	add	x29, sp, #0x10
  413148:	tbnz	x1, #63, 413214 <error@@Base+0x11468>
  41314c:	ldr	x8, [x0, #88]
  413150:	cmp	x8, x1
  413154:	b.eq	413228 <error@@Base+0x1147c>  // b.none
  413158:	ldr	w8, [x0, #144]
  41315c:	cmp	w8, #0x2
  413160:	b.lt	413194 <error@@Base+0x113e8>  // b.tstop
  413164:	ldr	x8, [x0, #16]
  413168:	ldr	w9, [x8, x1, lsl #2]
  41316c:	cmn	w9, #0x1
  413170:	b.ne	4131c8 <error@@Base+0x1141c>  // b.any
  413174:	cmp	x1, #0x0
  413178:	sub	x1, x1, #0x1
  41317c:	b.gt	413168 <error@@Base+0x113bc>
  413180:	ldr	w8, [x0, #112]
  413184:	ldp	x29, x30, [sp, #16]
  413188:	mov	w0, w8
  41318c:	add	sp, sp, #0x20
  413190:	ret
  413194:	ldr	x8, [x0, #8]
  413198:	ldr	x9, [x0, #128]
  41319c:	ldrb	w8, [x8, x1]
  4131a0:	lsr	x10, x8, #3
  4131a4:	and	x10, x10, #0x18
  4131a8:	ldr	x9, [x9, x10]
  4131ac:	lsr	x9, x9, x8
  4131b0:	tbz	w9, #0, 4131f8 <error@@Base+0x1144c>
  4131b4:	mov	w8, #0x1                   	// #1
  4131b8:	ldp	x29, x30, [sp, #16]
  4131bc:	mov	w0, w8
  4131c0:	add	sp, sp, #0x20
  4131c4:	ret
  4131c8:	ldrb	w8, [x0, #142]
  4131cc:	cbnz	w8, 413244 <error@@Base+0x11498>
  4131d0:	cmp	w9, #0xa
  4131d4:	b.ne	413200 <error@@Base+0x11454>  // b.any
  4131d8:	ldrb	w8, [x0, #141]
  4131dc:	cmp	w8, #0x0
  4131e0:	cset	w8, ne  // ne = any
  4131e4:	lsl	w8, w8, #1
  4131e8:	ldp	x29, x30, [sp, #16]
  4131ec:	mov	w0, w8
  4131f0:	add	sp, sp, #0x20
  4131f4:	ret
  4131f8:	cmp	w8, #0xa
  4131fc:	b.eq	4131d8 <error@@Base+0x1142c>  // b.none
  413200:	mov	w8, wzr
  413204:	ldp	x29, x30, [sp, #16]
  413208:	mov	w0, w8
  41320c:	add	sp, sp, #0x20
  413210:	ret
  413214:	ldr	w8, [x0, #112]
  413218:	ldp	x29, x30, [sp, #16]
  41321c:	mov	w0, w8
  413220:	add	sp, sp, #0x20
  413224:	ret
  413228:	and	w8, w2, #0x2
  41322c:	mov	w9, #0xa                   	// #10
  413230:	eor	w8, w8, w9
  413234:	ldp	x29, x30, [sp, #16]
  413238:	mov	w0, w8
  41323c:	add	sp, sp, #0x20
  413240:	ret
  413244:	str	x0, [sp]
  413248:	mov	w0, w9
  41324c:	stur	w9, [x29, #-4]
  413250:	bl	401b20 <iswalnum@plt>
  413254:	ldur	w9, [x29, #-4]
  413258:	mov	w8, #0x1                   	// #1
  41325c:	cmp	w9, #0x5f
  413260:	b.eq	413184 <error@@Base+0x113d8>  // b.none
  413264:	mov	w10, w0
  413268:	ldr	x0, [sp]
  41326c:	cbz	w10, 4131d0 <error@@Base+0x11424>
  413270:	b	413184 <error@@Base+0x113d8>
  413274:	stp	x29, x30, [sp, #-80]!
  413278:	stp	x24, x23, [sp, #32]
  41327c:	stp	x22, x21, [sp, #48]
  413280:	stp	x20, x19, [sp, #64]
  413284:	ldr	x8, [x1, #8]
  413288:	str	x25, [sp, #16]
  41328c:	mov	x29, sp
  413290:	cmp	x8, #0x1
  413294:	b.lt	41335c <error@@Base+0x115b0>  // b.tstop
  413298:	ldr	x22, [x0, #152]
  41329c:	mov	x19, x2
  4132a0:	mov	x20, x1
  4132a4:	mov	x21, x0
  4132a8:	mov	x23, xzr
  4132ac:	b	4132d0 <error@@Base+0x11524>
  4132b0:	add	x8, x8, #0x1
  4132b4:	str	x24, [x9, #8]
  4132b8:	str	x8, [x21, #232]
  4132bc:	str	x19, [x9]
  4132c0:	ldr	x8, [x20, #8]
  4132c4:	add	x23, x23, #0x1
  4132c8:	cmp	x23, x8
  4132cc:	b.ge	41335c <error@@Base+0x115b0>  // b.tcont
  4132d0:	ldr	x9, [x20, #16]
  4132d4:	ldr	x24, [x9, x23, lsl #3]
  4132d8:	ldr	x9, [x22]
  4132dc:	add	x10, x9, x24, lsl #4
  4132e0:	ldrb	w10, [x10, #8]
  4132e4:	cmp	w10, #0x8
  4132e8:	b.ne	4132c4 <error@@Base+0x11518>  // b.any
  4132ec:	lsl	x10, x24, #4
  4132f0:	ldr	x9, [x9, x10]
  4132f4:	cmp	x9, #0x3f
  4132f8:	b.gt	4132c4 <error@@Base+0x11518>
  4132fc:	ldr	x10, [x22, #160]
  413300:	lsr	x9, x10, x9
  413304:	tbz	w9, #0, 4132c4 <error@@Base+0x11518>
  413308:	ldp	x25, x8, [x21, #232]
  41330c:	cmp	x25, x8
  413310:	b.eq	413340 <error@@Base+0x11594>  // b.none
  413314:	mov	w0, #0x1                   	// #1
  413318:	mov	w1, #0x30                  	// #48
  41331c:	bl	401930 <calloc@plt>
  413320:	ldr	x8, [x21, #232]
  413324:	ldr	x9, [x21, #248]
  413328:	lsl	x10, x8, #3
  41332c:	str	x0, [x9, x10]
  413330:	ldr	x9, [x21, #248]
  413334:	ldr	x9, [x9, x10]
  413338:	cbnz	x9, 4132b0 <error@@Base+0x11504>
  41333c:	b	413378 <error@@Base+0x115cc>
  413340:	ldr	x0, [x21, #248]
  413344:	lsl	x1, x25, #4
  413348:	bl	401950 <realloc@plt>
  41334c:	cbz	x0, 413378 <error@@Base+0x115cc>
  413350:	lsl	x8, x25, #1
  413354:	stp	x8, x0, [x21, #240]
  413358:	b	413314 <error@@Base+0x11568>
  41335c:	mov	w0, wzr
  413360:	ldp	x20, x19, [sp, #64]
  413364:	ldp	x22, x21, [sp, #48]
  413368:	ldp	x24, x23, [sp, #32]
  41336c:	ldr	x25, [sp, #16]
  413370:	ldp	x29, x30, [sp], #80
  413374:	ret
  413378:	mov	w0, #0xc                   	// #12
  41337c:	b	413360 <error@@Base+0x115b4>
  413380:	sub	sp, sp, #0xd0
  413384:	stp	x29, x30, [sp, #112]
  413388:	stp	x28, x27, [sp, #128]
  41338c:	stp	x26, x25, [sp, #144]
  413390:	stp	x24, x23, [sp, #160]
  413394:	stp	x22, x21, [sp, #176]
  413398:	stp	x20, x19, [sp, #192]
  41339c:	ldr	x8, [x1, #8]
  4133a0:	add	x29, sp, #0x70
  4133a4:	cmp	x8, #0x1
  4133a8:	b.lt	413bfc <error@@Base+0x11e50>  // b.tstop
  4133ac:	ldr	x10, [x0, #152]
  4133b0:	ldr	x8, [x0, #72]
  4133b4:	mov	x28, x0
  4133b8:	mov	x9, xzr
  4133bc:	mov	w23, #0x28                  	// #40
  4133c0:	stur	x8, [x29, #-48]
  4133c4:	str	x1, [sp]
  4133c8:	str	x10, [sp, #16]
  4133cc:	b	4133f0 <error@@Base+0x11644>
  4133d0:	stur	wzr, [x29, #-4]
  4133d4:	ldr	x1, [sp]
  4133d8:	ldr	x9, [sp, #40]
  4133dc:	ldr	x10, [sp, #16]
  4133e0:	ldr	x8, [x1, #8]
  4133e4:	add	x9, x9, #0x1
  4133e8:	cmp	x9, x8
  4133ec:	b.ge	413bfc <error@@Base+0x11e50>  // b.tcont
  4133f0:	ldr	x8, [x1, #16]
  4133f4:	str	x9, [sp, #40]
  4133f8:	ldr	x9, [x8, x9, lsl #3]
  4133fc:	ldr	x8, [x10]
  413400:	stur	x9, [x29, #-40]
  413404:	add	x19, x8, x9, lsl #4
  413408:	ldr	w21, [x19, #8]!
  41340c:	and	w8, w21, #0xff
  413410:	cmp	w8, #0x4
  413414:	b.ne	4133d4 <error@@Base+0x11628>  // b.any
  413418:	tst	w21, #0x3ff00
  41341c:	b.eq	413504 <error@@Base+0x11758>  // b.none
  413420:	ldur	x9, [x29, #-48]
  413424:	tbnz	x9, #63, 41345c <error@@Base+0x116b0>
  413428:	ldr	x8, [x28, #88]
  41342c:	cmp	x8, x9
  413430:	b.eq	413bbc <error@@Base+0x11e10>  // b.none
  413434:	ldr	w8, [x28, #144]
  413438:	cmp	w8, #0x2
  41343c:	b.lt	413470 <error@@Base+0x116c4>  // b.tstop
  413440:	ldr	x8, [x28, #16]
  413444:	ldr	w24, [x8, x9, lsl #2]
  413448:	cmn	w24, #0x1
  41344c:	b.ne	41349c <error@@Base+0x116f0>  // b.any
  413450:	cmp	x9, #0x0
  413454:	sub	x9, x9, #0x1
  413458:	b.gt	413444 <error@@Base+0x11698>
  41345c:	ldr	w8, [x28, #112]
  413460:	tst	w8, #0x1
  413464:	cset	w9, eq  // eq = none
  413468:	tbnz	w21, #10, 4134e4 <error@@Base+0x11738>
  41346c:	b	4134e8 <error@@Base+0x1173c>
  413470:	ldr	x8, [x28, #8]
  413474:	ldrb	w8, [x8, x9]
  413478:	ldr	x9, [x28, #128]
  41347c:	lsr	x10, x8, #3
  413480:	and	x10, x10, #0x18
  413484:	ldr	x9, [x9, x10]
  413488:	lsr	x9, x9, x8
  41348c:	tbz	w9, #0, 4134cc <error@@Base+0x11720>
  413490:	mov	w9, wzr
  413494:	mov	w8, #0x1                   	// #1
  413498:	b	4134e8 <error@@Base+0x1173c>
  41349c:	ldrb	w8, [x28, #142]
  4134a0:	cbnz	w8, 413bdc <error@@Base+0x11e30>
  4134a4:	cmp	w24, #0xa
  4134a8:	b.ne	4134d4 <error@@Base+0x11728>  // b.any
  4134ac:	ldrb	w8, [x28, #141]
  4134b0:	cmp	w8, #0x0
  4134b4:	cset	w8, ne  // ne = any
  4134b8:	lsl	w8, w8, #1
  4134bc:	tst	w8, #0x1
  4134c0:	cset	w9, eq  // eq = none
  4134c4:	tbnz	w21, #10, 4134e4 <error@@Base+0x11738>
  4134c8:	b	4134e8 <error@@Base+0x1173c>
  4134cc:	cmp	w8, #0xa
  4134d0:	b.eq	4134ac <error@@Base+0x11700>  // b.none
  4134d4:	mov	w8, wzr
  4134d8:	tst	w8, #0x1
  4134dc:	cset	w9, eq  // eq = none
  4134e0:	tbz	w21, #10, 4134e8 <error@@Base+0x1173c>
  4134e4:	tbz	w8, #0, 4133d4 <error@@Base+0x11628>
  4134e8:	ldr	w10, [x19]
  4134ec:	tbnz	w9, #0, 4134f4 <error@@Base+0x11748>
  4134f0:	tbnz	w10, #11, 4133d4 <error@@Base+0x11628>
  4134f4:	tbnz	w8, #1, 4134fc <error@@Base+0x11750>
  4134f8:	tbnz	w10, #13, 4133d4 <error@@Base+0x11628>
  4134fc:	tbnz	w8, #3, 413504 <error@@Base+0x11758>
  413500:	tbnz	w10, #15, 4133d4 <error@@Base+0x11628>
  413504:	ldr	x10, [x28, #200]
  413508:	ldr	x20, [x28, #152]
  41350c:	ldr	x19, [x28, #8]
  413510:	mov	x8, xzr
  413514:	cmp	x10, #0x1
  413518:	str	x10, [sp, #8]
  41351c:	b.lt	413564 <error@@Base+0x117b8>  // b.tstop
  413520:	ldr	x9, [x28, #216]
  413524:	ldur	x24, [x29, #-48]
  413528:	add	x11, x10, x8
  41352c:	cmp	x11, #0x0
  413530:	cinc	x11, x11, lt  // lt = tstop
  413534:	asr	x11, x11, #1
  413538:	madd	x12, x11, x23, x9
  41353c:	ldr	x12, [x12, #8]
  413540:	cmp	x12, x24
  413544:	csel	x10, x10, x11, lt  // lt = tstop
  413548:	csinc	x8, x8, x11, ge  // ge = tcont
  41354c:	cmp	x8, x10
  413550:	b.lt	413528 <error@@Base+0x1177c>  // b.tstop
  413554:	ldr	x9, [sp, #8]
  413558:	cmp	x8, x9
  41355c:	b.lt	413574 <error@@Base+0x117c8>  // b.tstop
  413560:	b	4135b0 <error@@Base+0x11804>
  413564:	ldur	x24, [x29, #-48]
  413568:	ldr	x9, [sp, #8]
  41356c:	cmp	x8, x9
  413570:	b.ge	4135b0 <error@@Base+0x11804>  // b.tcont
  413574:	cmn	x8, #0x1
  413578:	b.eq	4135b0 <error@@Base+0x11804>  // b.none
  41357c:	ldr	x9, [x28, #216]
  413580:	madd	x10, x8, x23, x9
  413584:	ldr	x10, [x10, #8]
  413588:	cmp	x10, x24
  41358c:	b.ne	4135b0 <error@@Base+0x11804>  // b.any
  413590:	madd	x8, x8, x23, x9
  413594:	ldr	x9, [x8]
  413598:	ldur	x10, [x29, #-40]
  41359c:	cmp	x9, x10
  4135a0:	b.eq	4133d0 <error@@Base+0x11624>  // b.none
  4135a4:	ldrb	w9, [x8, #32]
  4135a8:	add	x8, x8, #0x28
  4135ac:	cbnz	w9, 413594 <error@@Base+0x117e8>
  4135b0:	ldr	x8, [x28, #232]
  4135b4:	cmp	x8, #0x1
  4135b8:	b.lt	4133d0 <error@@Base+0x11624>  // b.tstop
  4135bc:	ldur	x9, [x29, #-40]
  4135c0:	ldr	x8, [x20]
  4135c4:	mov	x12, xzr
  4135c8:	lsl	x9, x9, #4
  4135cc:	ldr	x21, [x8, x9]
  4135d0:	stp	x21, x20, [sp, #24]
  4135d4:	ldr	x9, [x28, #248]
  4135d8:	ldr	x27, [x9, x12, lsl #3]
  4135dc:	ldr	x9, [x27, #8]
  4135e0:	lsl	x9, x9, #4
  4135e4:	ldr	x8, [x8, x9]
  4135e8:	cmp	x8, x21
  4135ec:	b.ne	41376c <error@@Base+0x119c0>  // b.any
  4135f0:	stp	x12, x27, [sp, #48]
  4135f4:	ldr	x8, [x27, #32]
  4135f8:	ldr	x20, [x27]
  4135fc:	mov	x23, xzr
  413600:	mov	x22, x24
  413604:	cmp	x8, #0x1
  413608:	b.lt	413720 <error@@Base+0x11974>  // b.tstop
  41360c:	mov	x21, x20
  413610:	ldr	x9, [x27, #40]
  413614:	ldr	x26, [x9, x23, lsl #3]
  413618:	ldr	x20, [x26, #8]
  41361c:	sub	x25, x20, x21
  413620:	cmp	x25, #0x1
  413624:	b.lt	413658 <error@@Base+0x118ac>  // b.tstop
  413628:	ldr	x9, [x28, #48]
  41362c:	mov	x24, x28
  413630:	add	x28, x25, x22
  413634:	cmp	x28, x9
  413638:	b.gt	41369c <error@@Base+0x118f0>
  41363c:	mov	x28, x24
  413640:	add	x0, x19, x22
  413644:	add	x1, x19, x21
  413648:	mov	x2, x25
  41364c:	bl	401940 <bcmp@plt>
  413650:	ldur	x24, [x29, #-48]
  413654:	cbnz	w0, 413718 <error@@Base+0x1196c>
  413658:	ldur	x3, [x29, #-40]
  41365c:	mov	x0, x28
  413660:	mov	x1, x27
  413664:	mov	x2, x26
  413668:	mov	x4, x24
  41366c:	bl	414248 <error@@Base+0x1249c>
  413670:	cmp	w0, #0x1
  413674:	b.hi	413c34 <error@@Base+0x11e88>  // b.pmore
  413678:	ldr	x8, [x27, #32]
  41367c:	ldr	x19, [x28, #8]
  413680:	add	x23, x23, #0x1
  413684:	add	x22, x25, x22
  413688:	cmp	x23, x8
  41368c:	mov	x21, x20
  413690:	mov	x9, x27
  413694:	b.lt	413610 <error@@Base+0x11864>  // b.tstop
  413698:	b	413720 <error@@Base+0x11974>
  41369c:	ldr	x10, [x24, #88]
  4136a0:	mov	x11, x24
  4136a4:	cmp	x28, x10
  4136a8:	b.gt	413738 <error@@Base+0x1198c>
  4136ac:	ldr	x8, [x11, #64]
  4136b0:	ldr	x19, [x11, #192]
  4136b4:	cmp	x8, x28
  4136b8:	b.gt	4136c4 <error@@Base+0x11918>
  4136bc:	cmp	x8, x10
  4136c0:	b.lt	4136d4 <error@@Base+0x11928>  // b.tstop
  4136c4:	cmp	x9, x28
  4136c8:	b.gt	4136e4 <error@@Base+0x11938>
  4136cc:	cmp	x9, x10
  4136d0:	b.ge	4136e4 <error@@Base+0x11938>  // b.tcont
  4136d4:	add	w1, w28, #0x1
  4136d8:	mov	x0, x24
  4136dc:	bl	413c58 <error@@Base+0x11eac>
  4136e0:	cbnz	w0, 413c34 <error@@Base+0x11e88>
  4136e4:	subs	x8, x28, x19
  4136e8:	b.le	41370c <error@@Base+0x11960>
  4136ec:	ldr	x9, [x24, #184]
  4136f0:	lsl	x2, x8, #3
  4136f4:	mov	w1, wzr
  4136f8:	mov	x27, x24
  4136fc:	add	x9, x9, x19, lsl #3
  413700:	add	x0, x9, #0x8
  413704:	bl	401920 <memset@plt>
  413708:	str	x28, [x24, #192]
  41370c:	ldr	x19, [x24, #8]
  413710:	ldr	x27, [sp, #56]
  413714:	b	41363c <error@@Base+0x11890>
  413718:	ldr	x8, [x27, #32]
  41371c:	mov	x20, x21
  413720:	cmp	x23, x8
  413724:	b.ge	41374c <error@@Base+0x119a0>  // b.tcont
  413728:	ldp	x21, x20, [sp, #24]
  41372c:	ldr	x12, [sp, #48]
  413730:	mov	w23, #0x28                  	// #40
  413734:	b	41376c <error@@Base+0x119c0>
  413738:	ldur	x24, [x29, #-48]
  41373c:	mov	x20, x21
  413740:	mov	x28, x11
  413744:	cmp	x23, x8
  413748:	b.lt	413728 <error@@Base+0x1197c>  // b.tstop
  41374c:	ldr	x21, [sp, #24]
  413750:	ldr	x12, [sp, #48]
  413754:	cmp	x23, #0x0
  413758:	cinc	x25, x20, ne  // ne = any
  41375c:	cmp	x25, x24
  413760:	mov	w23, #0x28                  	// #40
  413764:	b.le	413784 <error@@Base+0x119d8>
  413768:	ldr	x20, [sp, #32]
  41376c:	ldr	x8, [x28, #232]
  413770:	add	x12, x12, #0x1
  413774:	cmp	x12, x8
  413778:	b.ge	413938 <error@@Base+0x11b8c>  // b.tcont
  41377c:	ldr	x8, [x20]
  413780:	b	4135d4 <error@@Base+0x11828>
  413784:	ldr	x20, [sp, #32]
  413788:	b	41379c <error@@Base+0x119f0>
  41378c:	ldr	x27, [sp, #56]
  413790:	cmp	x25, x24
  413794:	add	x25, x25, #0x1
  413798:	b.ge	41376c <error@@Base+0x119c0>  // b.tcont
  41379c:	ldr	x8, [x27]
  4137a0:	cmp	x25, x8
  4137a4:	b.le	4137cc <error@@Base+0x11a20>
  4137a8:	ldr	x8, [x28, #48]
  4137ac:	cmp	x22, x8
  4137b0:	b.ge	4138dc <error@@Base+0x11b30>  // b.tcont
  4137b4:	add	x9, x25, x19
  4137b8:	ldrb	w8, [x19, x22]
  4137bc:	ldurb	w9, [x9, #-1]
  4137c0:	cmp	w8, w9
  4137c4:	b.ne	41376c <error@@Base+0x119c0>  // b.any
  4137c8:	add	x22, x22, #0x1
  4137cc:	ldr	x8, [x28, #184]
  4137d0:	ldr	x9, [x8, x25, lsl #3]
  4137d4:	cbz	x9, 41378c <error@@Base+0x119e0>
  4137d8:	ldr	x8, [x9, #16]
  4137dc:	cmp	x8, #0x1
  4137e0:	b.lt	41378c <error@@Base+0x119e0>  // b.tstop
  4137e4:	ldr	x9, [x9, #24]
  4137e8:	ldr	x10, [x20]
  4137ec:	b	4137fc <error@@Base+0x11a50>
  4137f0:	subs	x8, x8, #0x1
  4137f4:	add	x9, x9, #0x8
  4137f8:	b.eq	41378c <error@@Base+0x119e0>  // b.none
  4137fc:	ldr	x26, [x9]
  413800:	add	x11, x10, x26, lsl #4
  413804:	ldrb	w11, [x11, #8]
  413808:	cmp	w11, #0x9
  41380c:	b.ne	4137f0 <error@@Base+0x11a44>  // b.any
  413810:	lsl	x11, x26, #4
  413814:	ldr	x11, [x10, x11]
  413818:	cmp	x11, x21
  41381c:	b.ne	4137f0 <error@@Base+0x11a44>  // b.any
  413820:	cmn	x26, #0x1
  413824:	b.eq	41378c <error@@Base+0x119e0>  // b.none
  413828:	ldr	x1, [x27, #16]
  41382c:	cbnz	x1, 413850 <error@@Base+0x11aa4>
  413830:	ldr	x8, [x27]
  413834:	mov	w0, #0x18                  	// #24
  413838:	sub	x8, x25, x8
  41383c:	add	x1, x8, #0x1
  413840:	bl	401930 <calloc@plt>
  413844:	mov	x1, x0
  413848:	str	x0, [x27, #16]
  41384c:	cbz	x0, 413c28 <error@@Base+0x11e7c>
  413850:	ldp	x3, x2, [x27]
  413854:	mov	w6, #0x9                   	// #9
  413858:	mov	x0, x28
  41385c:	mov	x4, x26
  413860:	mov	x5, x25
  413864:	bl	414414 <error@@Base+0x12668>
  413868:	ldr	x12, [sp, #48]
  41386c:	cmp	w0, #0x1
  413870:	b.eq	41378c <error@@Base+0x119e0>  // b.none
  413874:	mov	w27, w0
  413878:	cbnz	w0, 413c38 <error@@Base+0x11e8c>
  41387c:	ldr	x27, [sp, #56]
  413880:	ldp	x9, x8, [x27, #24]
  413884:	cmp	x8, x9
  413888:	b.eq	413904 <error@@Base+0x11b58>  // b.none
  41388c:	mov	w0, #0x1                   	// #1
  413890:	mov	w1, #0x28                  	// #40
  413894:	bl	401930 <calloc@plt>
  413898:	cbz	x0, 413c28 <error@@Base+0x11e7c>
  41389c:	ldp	x9, x8, [x27, #32]
  4138a0:	ldur	x3, [x29, #-40]
  4138a4:	mov	x2, x0
  4138a8:	mov	x1, x27
  4138ac:	str	x0, [x8, x9, lsl #3]
  4138b0:	stp	x26, x25, [x0]
  4138b4:	add	x8, x9, #0x1
  4138b8:	mov	x0, x28
  4138bc:	mov	x4, x24
  4138c0:	str	x8, [x27, #32]
  4138c4:	bl	414248 <error@@Base+0x1249c>
  4138c8:	cmp	w0, #0x1
  4138cc:	b.hi	413c34 <error@@Base+0x11e88>  // b.pmore
  4138d0:	ldr	x19, [x28, #8]
  4138d4:	ldr	x12, [sp, #48]
  4138d8:	b	41378c <error@@Base+0x119e0>
  4138dc:	ldr	x8, [x28, #88]
  4138e0:	cmp	x22, x8
  4138e4:	b.ge	41376c <error@@Base+0x119c0>  // b.tcont
  4138e8:	add	w1, w22, #0x1
  4138ec:	mov	x0, x28
  4138f0:	bl	413c58 <error@@Base+0x11eac>
  4138f4:	cbnz	w0, 413c34 <error@@Base+0x11e88>
  4138f8:	ldr	x19, [x28, #8]
  4138fc:	ldp	x12, x27, [sp, #48]
  413900:	b	4137b4 <error@@Base+0x11a08>
  413904:	ldr	x0, [x27, #40]
  413908:	mov	w19, #0x1                   	// #1
  41390c:	bfi	x19, x8, #1, #63
  413910:	lsl	x1, x19, #3
  413914:	bl	401950 <realloc@plt>
  413918:	cbz	x0, 413c28 <error@@Base+0x11e7c>
  41391c:	str	x0, [x27, #40]
  413920:	str	x19, [x27, #24]
  413924:	mov	w0, #0x1                   	// #1
  413928:	mov	w1, #0x28                  	// #40
  41392c:	bl	401930 <calloc@plt>
  413930:	cbnz	x0, 41389c <error@@Base+0x11af0>
  413934:	b	413c28 <error@@Base+0x11e7c>
  413938:	ldr	x8, [x28, #200]
  41393c:	ldr	x19, [sp, #8]
  413940:	stur	wzr, [x29, #-4]
  413944:	cmp	x19, x8
  413948:	b.lt	413960 <error@@Base+0x11bb4>  // b.tstop
  41394c:	b	4133d4 <error@@Base+0x11628>
  413950:	ldr	x8, [x28, #200]
  413954:	add	x19, x19, #0x1
  413958:	cmp	x19, x8
  41395c:	b.ge	4133d4 <error@@Base+0x11628>  // b.tcont
  413960:	ldr	x8, [x28, #216]
  413964:	mul	x9, x19, x23
  413968:	ldur	x10, [x29, #-40]
  41396c:	ldr	x9, [x8, x9]
  413970:	cmp	x9, x10
  413974:	b.ne	413950 <error@@Base+0x11ba4>  // b.any
  413978:	madd	x9, x19, x23, x8
  41397c:	ldr	x9, [x9, #8]
  413980:	ldur	x10, [x29, #-48]
  413984:	cmp	x9, x10
  413988:	b.ne	413950 <error@@Base+0x11ba4>  // b.any
  41398c:	str	x19, [sp, #8]
  413990:	madd	x8, x19, x23, x8
  413994:	ldp	x21, x19, [x8, #16]
  413998:	ldr	x8, [sp, #16]
  41399c:	cmp	x19, x21
  4139a0:	ldr	x23, [x8, #48]
  4139a4:	b.ne	4139c0 <error@@Base+0x11c14>  // b.any
  4139a8:	ldr	x8, [x8, #40]
  4139ac:	ldur	x10, [x29, #-40]
  4139b0:	mov	w9, #0x18                  	// #24
  4139b4:	madd	x8, x10, x9, x8
  4139b8:	ldr	x8, [x8, #16]
  4139bc:	b	4139cc <error@@Base+0x11c20>
  4139c0:	ldr	x8, [x8, #24]
  4139c4:	ldur	x9, [x29, #-40]
  4139c8:	add	x8, x8, x9, lsl #3
  4139cc:	ldur	x9, [x29, #-48]
  4139d0:	ldr	x26, [x8]
  4139d4:	add	x8, x19, x9
  4139d8:	sub	x22, x8, x21
  4139dc:	cmp	x22, #0x0
  4139e0:	b.le	413a24 <error@@Base+0x11c78>
  4139e4:	ldr	x9, [x28, #88]
  4139e8:	sub	x8, x22, #0x1
  4139ec:	cmp	x9, x8
  4139f0:	b.eq	413b8c <error@@Base+0x11de0>  // b.none
  4139f4:	ldr	w9, [x28, #144]
  4139f8:	cmp	w9, #0x2
  4139fc:	b.lt	413a2c <error@@Base+0x11c80>  // b.tstop
  413a00:	ldr	x8, [x28, #16]
  413a04:	mov	x9, x22
  413a08:	sub	x8, x8, #0x4
  413a0c:	ldr	w24, [x8, x9, lsl #2]
  413a10:	cmn	w24, #0x1
  413a14:	b.ne	413a54 <error@@Base+0x11ca8>  // b.any
  413a18:	sub	x9, x9, #0x1
  413a1c:	cmp	x9, #0x0
  413a20:	b.gt	413a0c <error@@Base+0x11c60>
  413a24:	ldr	w25, [x28, #112]
  413a28:	b	413a84 <error@@Base+0x11cd8>
  413a2c:	ldr	x9, [x28, #8]
  413a30:	ldrb	w8, [x9, x8]
  413a34:	ldr	x9, [x28, #128]
  413a38:	lsr	x10, x8, #3
  413a3c:	and	x10, x10, #0x18
  413a40:	ldr	x9, [x9, x10]
  413a44:	lsr	x9, x9, x8
  413a48:	tbz	w9, #0, 413a78 <error@@Base+0x11ccc>
  413a4c:	mov	w25, #0x1                   	// #1
  413a50:	b	413a84 <error@@Base+0x11cd8>
  413a54:	ldrb	w8, [x28, #142]
  413a58:	cbnz	w8, 413ba0 <error@@Base+0x11df4>
  413a5c:	cmp	w24, #0xa
  413a60:	b.ne	413a80 <error@@Base+0x11cd4>  // b.any
  413a64:	ldrb	w8, [x28, #141]
  413a68:	cmp	w8, #0x0
  413a6c:	cset	w8, ne  // ne = any
  413a70:	lsl	w25, w8, #1
  413a74:	b	413a84 <error@@Base+0x11cd8>
  413a78:	cmp	w8, #0xa
  413a7c:	b.eq	413a64 <error@@Base+0x11cb8>  // b.none
  413a80:	mov	w25, wzr
  413a84:	ldr	x8, [x28, #184]
  413a88:	ldur	x9, [x29, #-48]
  413a8c:	mov	w10, #0x18                  	// #24
  413a90:	madd	x24, x26, x10, x23
  413a94:	ldr	x9, [x8, x9, lsl #3]
  413a98:	ldr	x8, [x8, x22, lsl #3]
  413a9c:	cbz	x9, 413afc <error@@Base+0x11d50>
  413aa0:	ldr	x20, [x9, #16]
  413aa4:	mov	w23, #0x28                  	// #40
  413aa8:	cbz	x8, 413b08 <error@@Base+0x11d5c>
  413aac:	ldr	x1, [x8, #80]
  413ab0:	sub	x0, x29, #0x20
  413ab4:	mov	x2, x24
  413ab8:	bl	414058 <error@@Base+0x122ac>
  413abc:	stur	w0, [x29, #-4]
  413ac0:	cbnz	w0, 413c40 <error@@Base+0x11e94>
  413ac4:	ldr	x1, [sp, #16]
  413ac8:	sub	x0, x29, #0x4
  413acc:	sub	x2, x29, #0x20
  413ad0:	mov	w3, w25
  413ad4:	bl	4110d0 <error@@Base+0xf324>
  413ad8:	ldr	x8, [x28, #184]
  413adc:	lsl	x22, x22, #3
  413ae0:	str	x0, [x8, x22]
  413ae4:	ldur	x0, [x29, #-16]
  413ae8:	bl	401aa0 <free@plt>
  413aec:	ldr	x8, [x28, #184]
  413af0:	ldr	x9, [x8, x22]
  413af4:	cbz	x9, 413b34 <error@@Base+0x11d88>
  413af8:	b	413b3c <error@@Base+0x11d90>
  413afc:	mov	x20, xzr
  413b00:	mov	w23, #0x28                  	// #40
  413b04:	cbnz	x8, 413aac <error@@Base+0x11d00>
  413b08:	ldr	x1, [sp, #16]
  413b0c:	sub	x0, x29, #0x4
  413b10:	mov	x2, x24
  413b14:	mov	w3, w25
  413b18:	bl	4110d0 <error@@Base+0xf324>
  413b1c:	ldr	x8, [x28, #184]
  413b20:	lsl	x9, x22, #3
  413b24:	str	x0, [x8, x9]
  413b28:	ldr	x8, [x28, #184]
  413b2c:	ldr	x9, [x8, x9]
  413b30:	cbnz	x9, 413b3c <error@@Base+0x11d90>
  413b34:	ldur	w27, [x29, #-4]
  413b38:	cbnz	w27, 413c04 <error@@Base+0x11e58>
  413b3c:	cmp	x19, x21
  413b40:	ldr	x19, [sp, #8]
  413b44:	b.ne	413950 <error@@Base+0x11ba4>  // b.any
  413b48:	ldur	x9, [x29, #-48]
  413b4c:	ldr	x8, [x8, x9, lsl #3]
  413b50:	ldr	x8, [x8, #16]
  413b54:	cmp	x8, x20
  413b58:	b.le	413950 <error@@Base+0x11ba4>
  413b5c:	ldur	x2, [x29, #-48]
  413b60:	mov	x0, x28
  413b64:	mov	x1, x24
  413b68:	bl	413274 <error@@Base+0x114c8>
  413b6c:	stur	w0, [x29, #-4]
  413b70:	cbnz	w0, 413c50 <error@@Base+0x11ea4>
  413b74:	mov	x0, x28
  413b78:	mov	x1, x24
  413b7c:	bl	413380 <error@@Base+0x115d4>
  413b80:	stur	w0, [x29, #-4]
  413b84:	cbz	w0, 413950 <error@@Base+0x11ba4>
  413b88:	b	413c50 <error@@Base+0x11ea4>
  413b8c:	ldr	w8, [x28, #160]
  413b90:	mov	w9, #0xa                   	// #10
  413b94:	and	w8, w8, #0x2
  413b98:	eor	w25, w8, w9
  413b9c:	b	413a84 <error@@Base+0x11cd8>
  413ba0:	mov	w0, w24
  413ba4:	bl	401b20 <iswalnum@plt>
  413ba8:	cmp	w24, #0x5f
  413bac:	mov	w25, #0x1                   	// #1
  413bb0:	b.eq	413a84 <error@@Base+0x11cd8>  // b.none
  413bb4:	cbz	w0, 413a5c <error@@Base+0x11cb0>
  413bb8:	b	413a84 <error@@Base+0x11cd8>
  413bbc:	ldr	w8, [x28, #160]
  413bc0:	mov	w9, #0xa                   	// #10
  413bc4:	and	w8, w8, #0x2
  413bc8:	eor	w8, w8, w9
  413bcc:	tst	w8, #0x1
  413bd0:	cset	w9, eq  // eq = none
  413bd4:	tbnz	w21, #10, 4134e4 <error@@Base+0x11738>
  413bd8:	b	4134e8 <error@@Base+0x1173c>
  413bdc:	mov	w0, w24
  413be0:	bl	401b20 <iswalnum@plt>
  413be4:	mov	w9, wzr
  413be8:	cmp	w24, #0x5f
  413bec:	mov	w8, #0x1                   	// #1
  413bf0:	b.eq	4134e8 <error@@Base+0x1173c>  // b.none
  413bf4:	cbz	w0, 4134a4 <error@@Base+0x116f8>
  413bf8:	b	4134e8 <error@@Base+0x1173c>
  413bfc:	mov	w27, wzr
  413c00:	stur	wzr, [x29, #-4]
  413c04:	mov	w0, w27
  413c08:	ldp	x20, x19, [sp, #192]
  413c0c:	ldp	x22, x21, [sp, #176]
  413c10:	ldp	x24, x23, [sp, #160]
  413c14:	ldp	x26, x25, [sp, #144]
  413c18:	ldp	x28, x27, [sp, #128]
  413c1c:	ldp	x29, x30, [sp, #112]
  413c20:	add	sp, sp, #0xd0
  413c24:	ret
  413c28:	mov	w27, #0xc                   	// #12
  413c2c:	stur	w27, [x29, #-4]
  413c30:	b	413c04 <error@@Base+0x11e58>
  413c34:	mov	w27, w0
  413c38:	stur	w27, [x29, #-4]
  413c3c:	b	413c04 <error@@Base+0x11e58>
  413c40:	mov	w27, w0
  413c44:	ldur	x0, [x29, #-16]
  413c48:	bl	401aa0 <free@plt>
  413c4c:	b	413c04 <error@@Base+0x11e58>
  413c50:	mov	w27, w0
  413c54:	b	413c04 <error@@Base+0x11e58>
  413c58:	stp	x29, x30, [sp, #-48]!
  413c5c:	stp	x20, x19, [sp, #32]
  413c60:	ldr	x8, [x0, #64]
  413c64:	mov	x9, #0xffffffffffffffe     	// #1152921504606846974
  413c68:	str	x21, [sp, #16]
  413c6c:	mov	x29, sp
  413c70:	cmp	x8, x9
  413c74:	b.hi	413e3c <error@@Base+0x12090>  // b.pmore
  413c78:	ldr	x9, [x0, #88]
  413c7c:	lsl	x8, x8, #1
  413c80:	ldr	w11, [x0, #144]
  413c84:	sxtw	x10, w1
  413c88:	cmp	x9, x8
  413c8c:	csel	x8, x9, x8, lt  // lt = tstop
  413c90:	cmp	x8, x10
  413c94:	mov	x19, x0
  413c98:	csel	x20, x8, x10, gt
  413c9c:	cmp	w11, #0x2
  413ca0:	b.lt	413cdc <error@@Base+0x11f30>  // b.tstop
  413ca4:	lsr	x8, x20, #61
  413ca8:	cbnz	x8, 413e3c <error@@Base+0x12090>
  413cac:	ldr	x0, [x19, #16]
  413cb0:	lsl	x1, x20, #2
  413cb4:	bl	401950 <realloc@plt>
  413cb8:	cbz	x0, 413e3c <error@@Base+0x12090>
  413cbc:	mov	x8, x0
  413cc0:	ldr	x0, [x19, #24]
  413cc4:	str	x8, [x19, #16]
  413cc8:	cbz	x0, 413cdc <error@@Base+0x11f30>
  413ccc:	lsl	x1, x20, #3
  413cd0:	bl	401950 <realloc@plt>
  413cd4:	cbz	x0, 413e3c <error@@Base+0x12090>
  413cd8:	str	x0, [x19, #24]
  413cdc:	ldrb	w8, [x19, #139]
  413ce0:	cbz	w8, 413cf8 <error@@Base+0x11f4c>
  413ce4:	ldr	x0, [x19, #8]
  413ce8:	mov	x1, x20
  413cec:	bl	401950 <realloc@plt>
  413cf0:	cbz	x0, 413e3c <error@@Base+0x12090>
  413cf4:	str	x0, [x19, #8]
  413cf8:	ldr	x0, [x19, #184]
  413cfc:	str	x20, [x19, #64]
  413d00:	cbz	x0, 413d18 <error@@Base+0x11f6c>
  413d04:	lsl	x8, x20, #3
  413d08:	add	x1, x8, #0x8
  413d0c:	bl	401950 <realloc@plt>
  413d10:	cbz	x0, 413e3c <error@@Base+0x12090>
  413d14:	str	x0, [x19, #184]
  413d18:	ldr	w8, [x19, #144]
  413d1c:	ldrb	w9, [x19, #136]
  413d20:	cmp	w8, #0x2
  413d24:	cbz	w9, 413d3c <error@@Base+0x11f90>
  413d28:	b.lt	413d4c <error@@Base+0x11fa0>  // b.tstop
  413d2c:	mov	x0, x19
  413d30:	bl	40ba74 <error@@Base+0x9cc8>
  413d34:	cbz	w0, 413e28 <error@@Base+0x1207c>
  413d38:	b	413e2c <error@@Base+0x12080>
  413d3c:	b.lt	413db4 <error@@Base+0x12008>  // b.tstop
  413d40:	mov	x0, x19
  413d44:	bl	40c124 <error@@Base+0xa378>
  413d48:	b	413e28 <error@@Base+0x1207c>
  413d4c:	ldr	x8, [x19, #64]
  413d50:	ldr	x9, [x19, #88]
  413d54:	ldr	x20, [x19, #48]
  413d58:	cmp	x8, x9
  413d5c:	csel	x21, x9, x8, gt
  413d60:	cmp	x20, x21
  413d64:	b.ge	413dac <error@@Base+0x12000>  // b.tcont
  413d68:	bl	401960 <__ctype_toupper_loc@plt>
  413d6c:	ldr	x8, [x19]
  413d70:	ldr	x9, [x19, #40]
  413d74:	add	x8, x8, x9
  413d78:	ldr	x9, [x19, #120]
  413d7c:	ldrb	w8, [x8, x20]
  413d80:	cbnz	x9, 413da4 <error@@Base+0x11ff8>
  413d84:	ldr	x9, [x0]
  413d88:	ldr	x10, [x19, #8]
  413d8c:	ldr	w8, [x9, w8, uxtw #2]
  413d90:	strb	w8, [x10, x20]
  413d94:	add	x20, x20, #0x1
  413d98:	cmp	x20, x21
  413d9c:	b.lt	413d6c <error@@Base+0x11fc0>  // b.tstop
  413da0:	b	413dac <error@@Base+0x12000>
  413da4:	ldrb	w8, [x9, x8]
  413da8:	b	413d84 <error@@Base+0x11fd8>
  413dac:	stp	x20, x20, [x19, #48]
  413db0:	b	413e28 <error@@Base+0x1207c>
  413db4:	ldr	x10, [x19, #120]
  413db8:	cbz	x10, 413e28 <error@@Base+0x1207c>
  413dbc:	ldr	x9, [x19, #64]
  413dc0:	ldr	x11, [x19, #88]
  413dc4:	ldr	x8, [x19, #48]
  413dc8:	cmp	x9, x11
  413dcc:	csel	x9, x11, x9, gt
  413dd0:	cmp	x8, x9
  413dd4:	b.ge	413e24 <error@@Base+0x12078>  // b.tcont
  413dd8:	ldr	x11, [x19, #40]
  413ddc:	ldp	x12, x13, [x19]
  413de0:	add	x11, x11, x8
  413de4:	ldrb	w11, [x12, x11]
  413de8:	ldrb	w10, [x10, x11]
  413dec:	strb	w10, [x13, x8]
  413df0:	add	x8, x8, #0x1
  413df4:	cmp	x8, x9
  413df8:	b.ge	413e24 <error@@Base+0x12078>  // b.tcont
  413dfc:	ldr	x10, [x19, #40]
  413e00:	ldp	x11, x13, [x19]
  413e04:	ldr	x12, [x19, #120]
  413e08:	add	x10, x11, x10
  413e0c:	ldrb	w10, [x10, x8]
  413e10:	ldrb	w10, [x12, x10]
  413e14:	strb	w10, [x13, x8]
  413e18:	add	x8, x8, #0x1
  413e1c:	cmp	x8, x9
  413e20:	b.lt	413dfc <error@@Base+0x12050>  // b.tstop
  413e24:	stp	x8, x8, [x19, #48]
  413e28:	mov	w0, wzr
  413e2c:	ldp	x20, x19, [sp, #32]
  413e30:	ldr	x21, [sp, #16]
  413e34:	ldp	x29, x30, [sp], #48
  413e38:	ret
  413e3c:	mov	w0, #0xc                   	// #12
  413e40:	ldp	x20, x19, [sp, #32]
  413e44:	ldr	x21, [sp, #16]
  413e48:	ldp	x29, x30, [sp], #48
  413e4c:	ret
  413e50:	sub	sp, sp, #0x60
  413e54:	stp	x29, x30, [sp, #32]
  413e58:	stp	x24, x23, [sp, #48]
  413e5c:	stp	x22, x21, [sp, #64]
  413e60:	stp	x20, x19, [sp, #80]
  413e64:	ldr	x20, [x1, #72]
  413e68:	ldp	x8, x9, [x1, #184]
  413e6c:	ldr	x22, [x1, #152]
  413e70:	mov	x24, x2
  413e74:	mov	x19, x1
  413e78:	cmp	x20, x9
  413e7c:	mov	x21, x0
  413e80:	add	x29, sp, #0x20
  413e84:	b.le	413e94 <error@@Base+0x120e8>
  413e88:	str	x24, [x8, x20, lsl #3]
  413e8c:	str	x20, [x19, #192]
  413e90:	b	413fb8 <error@@Base+0x1220c>
  413e94:	ldr	x9, [x8, x20, lsl #3]
  413e98:	cbz	x9, 413ecc <error@@Base+0x12120>
  413e9c:	ldr	x2, [x9, #80]
  413ea0:	cbz	x24, 413ed4 <error@@Base+0x12128>
  413ea4:	ldr	x23, [x24, #80]
  413ea8:	mov	x0, sp
  413eac:	mov	x1, x23
  413eb0:	bl	414058 <error@@Base+0x122ac>
  413eb4:	str	w0, [x21]
  413eb8:	cbnz	w0, 414020 <error@@Base+0x12274>
  413ebc:	ldr	x8, [x19, #72]
  413ec0:	cmp	x8, #0x0
  413ec4:	b.gt	413ef4 <error@@Base+0x12148>
  413ec8:	b	413f30 <error@@Base+0x12184>
  413ecc:	str	x24, [x8, x20, lsl #3]
  413ed0:	b	413fb8 <error@@Base+0x1220c>
  413ed4:	ldr	x8, [x2, #16]
  413ed8:	ldr	q0, [x2]
  413edc:	mov	x23, xzr
  413ee0:	str	x8, [sp, #16]
  413ee4:	mov	x8, x20
  413ee8:	str	q0, [sp]
  413eec:	cmp	x8, #0x0
  413ef0:	b.le	413f30 <error@@Base+0x12184>
  413ef4:	ldr	x10, [x19, #88]
  413ef8:	sub	x9, x8, #0x1
  413efc:	cmp	x10, x9
  413f00:	b.eq	414028 <error@@Base+0x1227c>  // b.none
  413f04:	ldr	w10, [x19, #144]
  413f08:	cmp	w10, #0x2
  413f0c:	b.lt	413f38 <error@@Base+0x1218c>  // b.tstop
  413f10:	ldr	x9, [x19, #16]
  413f14:	sub	x9, x9, #0x4
  413f18:	ldr	w24, [x9, x8, lsl #2]
  413f1c:	cmn	w24, #0x1
  413f20:	b.ne	413f60 <error@@Base+0x121b4>  // b.any
  413f24:	sub	x8, x8, #0x1
  413f28:	cmp	x8, #0x0
  413f2c:	b.gt	413f18 <error@@Base+0x1216c>
  413f30:	ldr	w3, [x19, #112]
  413f34:	b	413f90 <error@@Base+0x121e4>
  413f38:	ldr	x8, [x19, #8]
  413f3c:	ldrb	w8, [x8, x9]
  413f40:	ldr	x9, [x19, #128]
  413f44:	lsr	x10, x8, #3
  413f48:	and	x10, x10, #0x18
  413f4c:	ldr	x9, [x9, x10]
  413f50:	lsr	x9, x9, x8
  413f54:	tbz	w9, #0, 413f84 <error@@Base+0x121d8>
  413f58:	mov	w3, #0x1                   	// #1
  413f5c:	b	413f90 <error@@Base+0x121e4>
  413f60:	ldrb	w8, [x19, #142]
  413f64:	cbnz	w8, 41403c <error@@Base+0x12290>
  413f68:	cmp	w24, #0xa
  413f6c:	b.ne	413f8c <error@@Base+0x121e0>  // b.any
  413f70:	ldrb	w8, [x19, #141]
  413f74:	cmp	w8, #0x0
  413f78:	cset	w8, ne  // ne = any
  413f7c:	lsl	w3, w8, #1
  413f80:	b	413f90 <error@@Base+0x121e4>
  413f84:	cmp	w8, #0xa
  413f88:	b.eq	413f70 <error@@Base+0x121c4>  // b.none
  413f8c:	mov	w3, wzr
  413f90:	mov	x2, sp
  413f94:	mov	x0, x21
  413f98:	mov	x1, x22
  413f9c:	bl	4110d0 <error@@Base+0xf324>
  413fa0:	ldr	x8, [x19, #184]
  413fa4:	mov	x24, x0
  413fa8:	str	x0, [x8, x20, lsl #3]
  413fac:	cbz	x23, 413fb8 <error@@Base+0x1220c>
  413fb0:	ldr	x0, [sp, #16]
  413fb4:	bl	401aa0 <free@plt>
  413fb8:	cbz	x24, 414004 <error@@Base+0x12258>
  413fbc:	ldr	x8, [x22, #152]
  413fc0:	cbz	x8, 414004 <error@@Base+0x12258>
  413fc4:	add	x22, x24, #0x8
  413fc8:	mov	x0, x19
  413fcc:	mov	x1, x22
  413fd0:	mov	x2, x20
  413fd4:	bl	413274 <error@@Base+0x114c8>
  413fd8:	str	w0, [x21]
  413fdc:	cbnz	w0, 414020 <error@@Base+0x12274>
  413fe0:	ldrb	w8, [x24, #104]
  413fe4:	tbz	w8, #6, 414004 <error@@Base+0x12258>
  413fe8:	mov	x0, x19
  413fec:	mov	x1, x22
  413ff0:	bl	413380 <error@@Base+0x115d4>
  413ff4:	str	w0, [x21]
  413ff8:	cbnz	w0, 414020 <error@@Base+0x12274>
  413ffc:	ldr	x8, [x19, #184]
  414000:	ldr	x24, [x8, x20, lsl #3]
  414004:	mov	x0, x24
  414008:	ldp	x20, x19, [sp, #80]
  41400c:	ldp	x22, x21, [sp, #64]
  414010:	ldp	x24, x23, [sp, #48]
  414014:	ldp	x29, x30, [sp, #32]
  414018:	add	sp, sp, #0x60
  41401c:	ret
  414020:	mov	x24, xzr
  414024:	b	414004 <error@@Base+0x12258>
  414028:	ldr	w8, [x19, #160]
  41402c:	mov	w9, #0xa                   	// #10
  414030:	and	w8, w8, #0x2
  414034:	eor	w3, w8, w9
  414038:	b	413f90 <error@@Base+0x121e4>
  41403c:	mov	w0, w24
  414040:	bl	401b20 <iswalnum@plt>
  414044:	cmp	w24, #0x5f
  414048:	mov	w3, #0x1                   	// #1
  41404c:	b.eq	413f90 <error@@Base+0x121e4>  // b.none
  414050:	cbz	w0, 413f68 <error@@Base+0x121bc>
  414054:	b	413f90 <error@@Base+0x121e4>
  414058:	stp	x29, x30, [sp, #-80]!
  41405c:	stp	x20, x19, [sp, #64]
  414060:	mov	x20, x2
  414064:	mov	x19, x0
  414068:	stp	x26, x25, [sp, #16]
  41406c:	stp	x24, x23, [sp, #32]
  414070:	stp	x22, x21, [sp, #48]
  414074:	mov	x29, sp
  414078:	cbz	x1, 4141a0 <error@@Base+0x123f4>
  41407c:	ldr	x24, [x1, #8]
  414080:	mov	x21, x1
  414084:	cbz	x20, 414168 <error@@Base+0x123bc>
  414088:	cmp	x24, #0x1
  41408c:	b.lt	414168 <error@@Base+0x123bc>  // b.tstop
  414090:	ldr	x23, [x20, #8]
  414094:	cmp	x23, #0x1
  414098:	b.lt	414168 <error@@Base+0x123bc>  // b.tstop
  41409c:	add	x8, x23, x24
  4140a0:	lsl	x0, x8, #3
  4140a4:	str	x8, [x19]
  4140a8:	bl	4018b0 <malloc@plt>
  4140ac:	str	x0, [x19, #16]
  4140b0:	cbz	x0, 414240 <error@@Base+0x12494>
  4140b4:	mov	x25, xzr
  4140b8:	mov	x22, xzr
  4140bc:	mov	x11, xzr
  4140c0:	mov	x9, xzr
  4140c4:	mov	w10, #0x1                   	// #1
  4140c8:	add	x8, x0, x22, lsl #3
  4140cc:	mov	x26, x11
  4140d0:	tbz	w10, #0, 4141f8 <error@@Base+0x1244c>
  4140d4:	ldr	x10, [x21, #16]
  4140d8:	ldr	x11, [x20, #16]
  4140dc:	ldr	x13, [x10, x9, lsl #3]
  4140e0:	ldr	x12, [x11, x26, lsl #3]
  4140e4:	cmp	x13, x12
  4140e8:	b.le	41410c <error@@Base+0x12360>
  4140ec:	add	x26, x26, #0x1
  4140f0:	cmp	x23, x26
  4140f4:	add	x22, x22, #0x1
  4140f8:	cset	w10, gt
  4140fc:	cmp	x24, x9
  414100:	str	x12, [x8], #8
  414104:	b.gt	4140d0 <error@@Base+0x12324>
  414108:	b	414140 <error@@Base+0x12394>
  41410c:	str	x13, [x8]
  414110:	ldr	x23, [x20, #8]
  414114:	ldr	x24, [x21, #8]
  414118:	cinc	x11, x26, eq  // eq = none
  41411c:	add	x9, x9, #0x1
  414120:	cmp	x23, x11
  414124:	add	x22, x22, #0x1
  414128:	cset	w10, gt
  41412c:	cmp	x24, x9
  414130:	sub	x25, x25, #0x1
  414134:	b.gt	4140c8 <error@@Base+0x1231c>
  414138:	cmp	x13, x12
  41413c:	cinc	x26, x26, eq  // eq = none
  414140:	cbz	w10, 41421c <error@@Base+0x12470>
  414144:	ldr	x8, [x20, #16]
  414148:	sub	x9, x23, x26
  41414c:	add	x0, x0, x22, lsl #3
  414150:	lsl	x2, x9, #3
  414154:	add	x1, x8, x26, lsl #3
  414158:	bl	401780 <memcpy@plt>
  41415c:	sub	x8, x22, x26
  414160:	add	x22, x8, x23
  414164:	b	41421c <error@@Base+0x12470>
  414168:	cmp	x24, #0x1
  41416c:	b.lt	4141a0 <error@@Base+0x123f4>  // b.tstop
  414170:	str	x24, [x19, #8]
  414174:	ldr	x20, [x21, #8]
  414178:	cmp	x20, #0x1
  41417c:	b.lt	4141e8 <error@@Base+0x1243c>  // b.tstop
  414180:	lsl	x0, x24, #3
  414184:	str	x24, [x19]
  414188:	bl	4018b0 <malloc@plt>
  41418c:	str	x0, [x19, #16]
  414190:	cbz	x0, 41423c <error@@Base+0x12490>
  414194:	ldr	x1, [x21, #16]
  414198:	lsl	x2, x20, #3
  41419c:	b	4141dc <error@@Base+0x12430>
  4141a0:	cbz	x20, 4141e8 <error@@Base+0x1243c>
  4141a4:	ldr	x8, [x20, #8]
  4141a8:	cmp	x8, #0x1
  4141ac:	b.lt	4141e8 <error@@Base+0x1243c>  // b.tstop
  4141b0:	str	x8, [x19, #8]
  4141b4:	ldr	x21, [x20, #8]
  4141b8:	cmp	x21, #0x1
  4141bc:	b.lt	4141e8 <error@@Base+0x1243c>  // b.tstop
  4141c0:	lsl	x0, x8, #3
  4141c4:	str	x8, [x19]
  4141c8:	bl	4018b0 <malloc@plt>
  4141cc:	str	x0, [x19, #16]
  4141d0:	cbz	x0, 41423c <error@@Base+0x12490>
  4141d4:	ldr	x1, [x20, #16]
  4141d8:	lsl	x2, x21, #3
  4141dc:	bl	401780 <memcpy@plt>
  4141e0:	mov	w0, wzr
  4141e4:	b	414224 <error@@Base+0x12478>
  4141e8:	mov	w0, wzr
  4141ec:	stp	xzr, xzr, [x19]
  4141f0:	str	xzr, [x19, #16]
  4141f4:	b	414224 <error@@Base+0x12478>
  4141f8:	ldr	x10, [x21, #16]
  4141fc:	sub	x11, x24, x9
  414200:	lsl	x2, x11, #3
  414204:	mov	x0, x8
  414208:	add	x1, x10, x9, lsl #3
  41420c:	bl	401780 <memcpy@plt>
  414210:	ldr	x8, [x21, #8]
  414214:	add	x8, x8, x25
  414218:	add	x22, x8, x22
  41421c:	mov	w0, wzr
  414220:	str	x22, [x19, #8]
  414224:	ldp	x20, x19, [sp, #64]
  414228:	ldp	x22, x21, [sp, #48]
  41422c:	ldp	x24, x23, [sp, #32]
  414230:	ldp	x26, x25, [sp, #16]
  414234:	ldp	x29, x30, [sp], #80
  414238:	ret
  41423c:	stp	xzr, xzr, [x19]
  414240:	mov	w0, #0xc                   	// #12
  414244:	b	414224 <error@@Base+0x12478>
  414248:	stp	x29, x30, [sp, #-96]!
  41424c:	stp	x28, x27, [sp, #16]
  414250:	stp	x26, x25, [sp, #32]
  414254:	stp	x24, x23, [sp, #48]
  414258:	stp	x22, x21, [sp, #64]
  41425c:	stp	x20, x19, [sp, #80]
  414260:	mov	x22, x2
  414264:	mov	x23, x3
  414268:	ldr	x2, [x2]
  41426c:	ldr	x3, [x22, #8]
  414270:	mov	x20, x4
  414274:	mov	x21, x1
  414278:	add	x1, x22, #0x10
  41427c:	mov	w6, #0x8                   	// #8
  414280:	mov	x4, x23
  414284:	mov	x5, x20
  414288:	mov	x29, sp
  41428c:	mov	x19, x0
  414290:	bl	414414 <error@@Base+0x12668>
  414294:	cbz	w0, 4142b4 <error@@Base+0x12508>
  414298:	ldp	x20, x19, [sp, #80]
  41429c:	ldp	x22, x21, [sp, #64]
  4142a0:	ldp	x24, x23, [sp, #48]
  4142a4:	ldp	x26, x25, [sp, #32]
  4142a8:	ldp	x28, x27, [sp, #16]
  4142ac:	ldp	x29, x30, [sp], #96
  4142b0:	ret
  4142b4:	ldp	x27, x8, [x19, #200]
  4142b8:	ldr	x26, [x21]
  4142bc:	ldr	x25, [x22, #8]
  4142c0:	cmp	x27, x8
  4142c4:	b.ge	4142d8 <error@@Base+0x1252c>  // b.tcont
  4142c8:	ldr	x24, [x19, #216]
  4142cc:	subs	x8, x27, #0x1
  4142d0:	b.ge	414320 <error@@Base+0x12574>  // b.tcont
  4142d4:	b	414344 <error@@Base+0x12598>
  4142d8:	ldr	x0, [x19, #216]
  4142dc:	add	x8, x8, x8, lsl #2
  4142e0:	lsl	x1, x8, #4
  4142e4:	bl	401950 <realloc@plt>
  4142e8:	cbz	x0, 414404 <error@@Base+0x12658>
  4142ec:	ldp	x27, x28, [x19, #200]
  4142f0:	mov	w8, #0x28                  	// #40
  4142f4:	mov	x24, x0
  4142f8:	str	x0, [x19, #216]
  4142fc:	madd	x0, x27, x8, x0
  414300:	add	x8, x28, x28, lsl #2
  414304:	lsl	x2, x8, #3
  414308:	mov	w1, wzr
  41430c:	bl	401920 <memset@plt>
  414310:	lsl	x8, x28, #1
  414314:	str	x8, [x19, #208]
  414318:	subs	x8, x27, #0x1
  41431c:	b.lt	414344 <error@@Base+0x12598>  // b.tstop
  414320:	mov	w9, #0x28                  	// #40
  414324:	madd	x9, x8, x9, x24
  414328:	ldr	x9, [x9, #8]
  41432c:	cmp	x9, x20
  414330:	b.ne	414344 <error@@Base+0x12598>  // b.any
  414334:	mov	w9, #0x28                  	// #40
  414338:	madd	x8, x8, x9, x24
  41433c:	mov	w9, #0x1                   	// #1
  414340:	strb	w9, [x8, #32]
  414344:	mov	w9, #0x28                  	// #40
  414348:	subs	x8, x25, x26
  41434c:	add	x10, x27, #0x1
  414350:	madd	x9, x27, x9, x24
  414354:	csetm	w11, eq  // eq = none
  414358:	stp	x23, x20, [x9]
  41435c:	stp	x26, x25, [x9, #16]
  414360:	strh	w11, [x9, #34]
  414364:	str	x10, [x19, #200]
  414368:	strb	wzr, [x9, #32]
  41436c:	ldrsw	x9, [x19, #224]
  414370:	cmp	x8, x9
  414374:	b.le	41437c <error@@Base+0x125d0>
  414378:	str	w8, [x19, #224]
  41437c:	ldr	x9, [x22, #8]
  414380:	ldr	x10, [x21]
  414384:	ldr	x8, [x19, #64]
  414388:	ldr	x21, [x19, #192]
  41438c:	add	x9, x9, x20
  414390:	sub	x20, x9, x10
  414394:	cmp	x8, x20
  414398:	b.gt	4143a8 <error@@Base+0x125fc>
  41439c:	ldr	x9, [x19, #88]
  4143a0:	cmp	x8, x9
  4143a4:	b.lt	4143c0 <error@@Base+0x12614>  // b.tstop
  4143a8:	ldr	x8, [x19, #48]
  4143ac:	cmp	x8, x20
  4143b0:	b.gt	4143d0 <error@@Base+0x12624>
  4143b4:	ldr	x9, [x19, #88]
  4143b8:	cmp	x8, x9
  4143bc:	b.ge	4143d0 <error@@Base+0x12624>  // b.tcont
  4143c0:	add	w1, w20, #0x1
  4143c4:	mov	x0, x19
  4143c8:	bl	413c58 <error@@Base+0x11eac>
  4143cc:	cbnz	w0, 414298 <error@@Base+0x124ec>
  4143d0:	subs	x8, x20, x21
  4143d4:	b.le	4143fc <error@@Base+0x12650>
  4143d8:	ldr	x9, [x19, #184]
  4143dc:	lsl	x2, x8, #3
  4143e0:	mov	w1, wzr
  4143e4:	add	x9, x9, x21, lsl #3
  4143e8:	add	x0, x9, #0x8
  4143ec:	bl	401920 <memset@plt>
  4143f0:	mov	w0, wzr
  4143f4:	str	x20, [x19, #192]
  4143f8:	b	414298 <error@@Base+0x124ec>
  4143fc:	mov	w0, wzr
  414400:	b	414298 <error@@Base+0x124ec>
  414404:	ldr	x0, [x19, #216]
  414408:	bl	401aa0 <free@plt>
  41440c:	mov	w0, #0xc                   	// #12
  414410:	b	414298 <error@@Base+0x124ec>
  414414:	sub	sp, sp, #0x100
  414418:	stp	x29, x30, [sp, #160]
  41441c:	stp	x28, x27, [sp, #176]
  414420:	stp	x26, x25, [sp, #192]
  414424:	stp	x24, x23, [sp, #208]
  414428:	stp	x22, x21, [sp, #224]
  41442c:	stp	x20, x19, [sp, #240]
  414430:	ldr	x8, [x0, #152]
  414434:	add	x29, sp, #0xa0
  414438:	stur	wzr, [x29, #-36]
  41443c:	lsl	x10, x2, #4
  414440:	str	x8, [sp, #48]
  414444:	ldr	x8, [x8]
  414448:	ldrsw	x9, [x0, #224]
  41444c:	ldr	x21, [x1, #8]
  414450:	mov	x22, x2
  414454:	ldr	x8, [x8, x10]
  414458:	mov	x27, x1
  41445c:	mov	x20, x0
  414460:	mov	x19, x3
  414464:	str	x8, [sp, #56]
  414468:	add	x8, x9, x5
  41446c:	cmp	x21, x8
  414470:	str	w6, [sp, #44]
  414474:	mov	x26, x4
  414478:	str	x5, [sp, #32]
  41447c:	str	x4, [sp, #8]
  414480:	b.le	414bfc <error@@Base+0x12e50>
  414484:	ldr	x23, [x27, #16]
  414488:	mov	x24, x5
  41448c:	ldr	x8, [x27]
  414490:	ldr	x28, [x20, #184]
  414494:	ldr	x21, [x20, #72]
  414498:	str	x23, [x20, #184]
  41449c:	cmp	x8, #0x0
  4144a0:	csel	x26, x19, x8, eq  // eq = none
  4144a4:	cmp	x26, #0x0
  4144a8:	str	x26, [x20, #72]
  4144ac:	b.le	4144f0 <error@@Base+0x12744>
  4144b0:	ldr	x9, [x20, #88]
  4144b4:	sub	x8, x26, #0x1
  4144b8:	cmp	x9, x8
  4144bc:	b.eq	414c4c <error@@Base+0x12ea0>  // b.none
  4144c0:	ldr	w9, [x20, #144]
  4144c4:	cmp	w9, #0x2
  4144c8:	b.lt	4144f8 <error@@Base+0x1274c>  // b.tstop
  4144cc:	ldr	x8, [x20, #16]
  4144d0:	mov	x9, x26
  4144d4:	sub	x8, x8, #0x4
  4144d8:	ldr	w25, [x8, x9, lsl #2]
  4144dc:	cmn	w25, #0x1
  4144e0:	b.ne	414520 <error@@Base+0x12774>  // b.any
  4144e4:	sub	x9, x9, #0x1
  4144e8:	cmp	x9, #0x0
  4144ec:	b.gt	4144d8 <error@@Base+0x1272c>
  4144f0:	ldr	w23, [x20, #112]
  4144f4:	b	414550 <error@@Base+0x127a4>
  4144f8:	ldr	x9, [x20, #8]
  4144fc:	ldrb	w8, [x9, x8]
  414500:	ldr	x9, [x20, #128]
  414504:	lsr	x10, x8, #3
  414508:	and	x10, x10, #0x18
  41450c:	ldr	x9, [x9, x10]
  414510:	lsr	x9, x9, x8
  414514:	tbz	w9, #0, 414544 <error@@Base+0x12798>
  414518:	mov	w23, #0x1                   	// #1
  41451c:	b	414550 <error@@Base+0x127a4>
  414520:	ldrb	w8, [x20, #142]
  414524:	cbnz	w8, 414c80 <error@@Base+0x12ed4>
  414528:	cmp	w25, #0xa
  41452c:	b.ne	41454c <error@@Base+0x127a0>  // b.any
  414530:	ldrb	w8, [x20, #141]
  414534:	cmp	w8, #0x0
  414538:	cset	w8, ne  // ne = any
  41453c:	lsl	w23, w8, #1
  414540:	b	414550 <error@@Base+0x127a4>
  414544:	cmp	w8, #0xa
  414548:	b.eq	414530 <error@@Base+0x12784>  // b.none
  41454c:	mov	w23, wzr
  414550:	cmp	x26, x19
  414554:	stp	x28, x27, [sp, #16]
  414558:	b.ne	4145f4 <error@@Base+0x12848>  // b.any
  41455c:	mov	w8, #0x1                   	// #1
  414560:	dup	v0.2d, x8
  414564:	mov	w0, #0x8                   	// #8
  414568:	stur	q0, [x29, #-64]
  41456c:	bl	4018b0 <malloc@plt>
  414570:	stur	x0, [x29, #-48]
  414574:	cbz	x0, 414c70 <error@@Base+0x12ec4>
  414578:	str	x22, [x0]
  41457c:	ldp	x0, x22, [sp, #48]
  414580:	ldr	w3, [sp, #44]
  414584:	sub	x1, x29, #0x40
  414588:	stur	wzr, [x29, #-36]
  41458c:	mov	x2, x22
  414590:	bl	414ca4 <error@@Base+0x12ef8>
  414594:	stur	w0, [x29, #-36]
  414598:	cbnz	w0, 414c60 <error@@Base+0x12eb4>
  41459c:	ldur	x8, [x29, #-56]
  4145a0:	cbz	x8, 4145c4 <error@@Base+0x12818>
  4145a4:	ldr	w4, [sp, #44]
  4145a8:	sub	x1, x29, #0x40
  4145ac:	mov	x0, x20
  4145b0:	mov	x2, x26
  4145b4:	mov	x3, x22
  4145b8:	bl	414de8 <error@@Base+0x1303c>
  4145bc:	stur	w0, [x29, #-36]
  4145c0:	cbnz	w0, 414c60 <error@@Base+0x12eb4>
  4145c4:	ldr	x1, [sp, #48]
  4145c8:	sub	x0, x29, #0x24
  4145cc:	sub	x2, x29, #0x40
  4145d0:	mov	w3, w23
  4145d4:	bl	4110d0 <error@@Base+0xf324>
  4145d8:	mov	x28, x0
  4145dc:	cbnz	x0, 4145e8 <error@@Base+0x1283c>
  4145e0:	ldur	w8, [x29, #-36]
  4145e4:	cbnz	w8, 414bc8 <error@@Base+0x12e1c>
  4145e8:	ldr	x8, [x20, #184]
  4145ec:	str	x28, [x8, x26, lsl #3]
  4145f0:	b	414668 <error@@Base+0x128bc>
  4145f4:	ldr	x8, [x20, #184]
  4145f8:	ldr	x28, [x8, x26, lsl #3]
  4145fc:	cbz	x28, 414618 <error@@Base+0x1286c>
  414600:	ldrb	w8, [x28, #104]
  414604:	ldr	x22, [sp, #56]
  414608:	tbnz	w8, #6, 414628 <error@@Base+0x1287c>
  41460c:	stp	xzr, xzr, [x29, #-64]
  414610:	stur	xzr, [x29, #-48]
  414614:	b	414668 <error@@Base+0x128bc>
  414618:	ldr	x22, [sp, #56]
  41461c:	stp	xzr, xzr, [x29, #-64]
  414620:	stur	xzr, [x29, #-48]
  414624:	b	414668 <error@@Base+0x128bc>
  414628:	ldr	x8, [x28, #16]
  41462c:	cmp	x8, #0x1
  414630:	stur	x8, [x29, #-56]
  414634:	b.lt	414ba8 <error@@Base+0x12dfc>  // b.tstop
  414638:	lsl	x19, x8, #3
  41463c:	mov	x0, x19
  414640:	stur	x8, [x29, #-64]
  414644:	bl	4018b0 <malloc@plt>
  414648:	stur	x0, [x29, #-48]
  41464c:	cbz	x0, 414c70 <error@@Base+0x12ec4>
  414650:	ldr	x1, [x28, #24]
  414654:	mov	x2, x19
  414658:	bl	401780 <memcpy@plt>
  41465c:	ldrb	w8, [x28, #104]
  414660:	stur	wzr, [x29, #-36]
  414664:	tbnz	w8, #6, 4145a4 <error@@Base+0x127f8>
  414668:	cmp	x26, x24
  41466c:	b.ge	414aec <error@@Base+0x12d40>  // b.tcont
  414670:	str	x21, [sp]
  414674:	ldr	w21, [sp, #44]
  414678:	ldr	x23, [sp, #48]
  41467c:	mov	w8, #0x1                   	// #1
  414680:	mov	x9, xzr
  414684:	dup	v0.2d, x8
  414688:	str	q0, [sp, #80]
  41468c:	b	4146ac <error@@Base+0x12900>
  414690:	ldp	x9, x26, [sp, #64]
  414694:	ldr	x8, [x20, #184]
  414698:	cmp	x28, #0x0
  41469c:	csinc	x9, xzr, x9, ne  // ne = any
  4146a0:	cmp	x26, x24
  4146a4:	str	x28, [x8, x26, lsl #3]
  4146a8:	b.eq	414ae4 <error@@Base+0x12d38>  // b.none
  4146ac:	ldrsw	x8, [x20, #224]
  4146b0:	cmp	x9, x8
  4146b4:	b.gt	414ae8 <error@@Base+0x12d3c>
  4146b8:	stur	xzr, [x29, #-56]
  4146bc:	ldr	x8, [x20, #184]
  4146c0:	str	x9, [sp, #64]
  4146c4:	add	x9, x26, #0x1
  4146c8:	str	x9, [sp, #72]
  4146cc:	ldr	x8, [x8, x9, lsl #3]
  4146d0:	cbz	x8, 4146e8 <error@@Base+0x1293c>
  4146d4:	add	x1, x8, #0x8
  4146d8:	sub	x0, x29, #0x40
  4146dc:	bl	410e28 <error@@Base+0xf07c>
  4146e0:	stur	w0, [x29, #-36]
  4146e4:	cbnz	w0, 414bc8 <error@@Base+0x12e1c>
  4146e8:	cbz	x28, 4149b4 <error@@Base+0x12c08>
  4146ec:	ldr	x22, [x20, #152]
  4146f0:	stur	wzr, [x29, #-4]
  4146f4:	stp	xzr, xzr, [x29, #-32]
  4146f8:	stur	xzr, [x29, #-16]
  4146fc:	ldr	x8, [x28, #40]
  414700:	cmp	x8, #0x1
  414704:	b.lt	4149a4 <error@@Base+0x12bf8>  // b.tstop
  414708:	mov	x24, xzr
  41470c:	b	41473c <error@@Base+0x12990>
  414710:	ldur	x8, [x29, #-56]
  414714:	cbnz	x8, 414868 <error@@Base+0x12abc>
  414718:	ldur	x8, [x29, #-48]
  41471c:	str	x19, [x8]
  414720:	ldur	x8, [x29, #-56]
  414724:	add	x8, x8, #0x1
  414728:	stur	x8, [x29, #-56]
  41472c:	ldr	x8, [x28, #40]
  414730:	add	x24, x24, #0x1
  414734:	cmp	x24, x8
  414738:	b.ge	414990 <error@@Base+0x12be4>  // b.tcont
  41473c:	ldr	x8, [x28, #48]
  414740:	ldr	x19, [x8, x24, lsl #3]
  414744:	ldr	x8, [x22]
  414748:	add	x9, x8, x19, lsl #4
  41474c:	ldrb	w9, [x9, #10]
  414750:	tbz	w9, #4, 414824 <error@@Base+0x12a78>
  414754:	mov	x0, x22
  414758:	mov	x1, x19
  41475c:	mov	x2, x20
  414760:	mov	x3, x26
  414764:	bl	415648 <error@@Base+0x1389c>
  414768:	mov	w23, w0
  41476c:	cmp	w0, #0x2
  414770:	b.lt	41481c <error@@Base+0x12a70>  // b.tstop
  414774:	ldr	x8, [x20, #184]
  414778:	ldr	x9, [x22, #24]
  41477c:	add	x27, x26, w23, uxtw
  414780:	ldr	x8, [x8, x27, lsl #3]
  414784:	ldr	x21, [x9, x19, lsl #3]
  414788:	stur	xzr, [x29, #-24]
  41478c:	cbz	x8, 4147a4 <error@@Base+0x129f8>
  414790:	add	x1, x8, #0x8
  414794:	sub	x0, x29, #0x20
  414798:	bl	410e28 <error@@Base+0xf07c>
  41479c:	stur	w0, [x29, #-4]
  4147a0:	cbnz	w0, 414bd0 <error@@Base+0x12e24>
  4147a4:	ldur	x9, [x29, #-32]
  4147a8:	cbz	x9, 4147cc <error@@Base+0x12a20>
  4147ac:	ldur	x8, [x29, #-24]
  4147b0:	cbnz	x8, 4148fc <error@@Base+0x12b50>
  4147b4:	ldur	x8, [x29, #-16]
  4147b8:	str	x21, [x8]
  4147bc:	ldur	x8, [x29, #-24]
  4147c0:	add	x8, x8, #0x1
  4147c4:	stur	x8, [x29, #-24]
  4147c8:	b	4147ec <error@@Base+0x12a40>
  4147cc:	mov	w8, #0x1                   	// #1
  4147d0:	dup	v0.2d, x8
  4147d4:	mov	w0, #0x8                   	// #8
  4147d8:	stur	q0, [x29, #-32]
  4147dc:	bl	4018b0 <malloc@plt>
  4147e0:	stur	x0, [x29, #-16]
  4147e4:	cbz	x0, 414bf0 <error@@Base+0x12e44>
  4147e8:	str	x21, [x0]
  4147ec:	sub	x0, x29, #0x4
  4147f0:	sub	x2, x29, #0x20
  4147f4:	mov	x1, x22
  4147f8:	bl	4153cc <error@@Base+0x13620>
  4147fc:	ldr	x8, [x20, #184]
  414800:	lsl	x9, x27, #3
  414804:	str	x0, [x8, x9]
  414808:	ldr	x8, [x20, #184]
  41480c:	ldr	x8, [x8, x9]
  414810:	cbnz	x8, 41481c <error@@Base+0x12a70>
  414814:	ldur	w25, [x29, #-4]
  414818:	cbnz	w25, 414bd4 <error@@Base+0x12e28>
  41481c:	cbnz	w23, 414838 <error@@Base+0x12a8c>
  414820:	ldr	x8, [x22]
  414824:	add	x1, x8, x19, lsl #4
  414828:	mov	x0, x20
  41482c:	mov	x2, x26
  414830:	bl	4159c0 <error@@Base+0x13c14>
  414834:	tbz	w0, #0, 41472c <error@@Base+0x12980>
  414838:	ldr	x8, [x22, #24]
  41483c:	ldur	x9, [x29, #-64]
  414840:	ldr	x19, [x8, x19, lsl #3]
  414844:	cbnz	x9, 414710 <error@@Base+0x12964>
  414848:	ldr	q0, [sp, #80]
  41484c:	mov	w0, #0x8                   	// #8
  414850:	stur	q0, [x29, #-64]
  414854:	bl	4018b0 <malloc@plt>
  414858:	stur	x0, [x29, #-48]
  41485c:	cbz	x0, 414bb8 <error@@Base+0x12e0c>
  414860:	str	x19, [x0]
  414864:	b	41472c <error@@Base+0x12980>
  414868:	cmp	x9, x8
  41486c:	b.ne	414894 <error@@Base+0x12ae8>  // b.any
  414870:	ldur	x0, [x29, #-48]
  414874:	lsl	x8, x9, #1
  414878:	lsl	x1, x9, #4
  41487c:	stur	x8, [x29, #-64]
  414880:	bl	401950 <realloc@plt>
  414884:	cbz	x0, 414bbc <error@@Base+0x12e10>
  414888:	ldur	x8, [x29, #-56]
  41488c:	stur	x0, [x29, #-48]
  414890:	b	414898 <error@@Base+0x12aec>
  414894:	ldur	x0, [x29, #-48]
  414898:	ldr	x9, [x0]
  41489c:	cmp	x9, x19
  4148a0:	b.le	4148cc <error@@Base+0x12b20>
  4148a4:	cmp	x8, #0x1
  4148a8:	b.lt	4148f4 <error@@Base+0x12b48>  // b.tstop
  4148ac:	mov	x9, x8
  4148b0:	add	x10, x0, x9, lsl #3
  4148b4:	ldur	x11, [x10, #-8]
  4148b8:	subs	x8, x9, #0x1
  4148bc:	mov	x9, x8
  4148c0:	str	x11, [x10]
  4148c4:	b.gt	4148b0 <error@@Base+0x12b04>
  4148c8:	b	4148f4 <error@@Base+0x12b48>
  4148cc:	add	x9, x0, x8, lsl #3
  4148d0:	ldur	x9, [x9, #-8]
  4148d4:	cmp	x9, x19
  4148d8:	b.le	4148f4 <error@@Base+0x12b48>
  4148dc:	add	x10, x0, x8, lsl #3
  4148e0:	str	x9, [x10]
  4148e4:	ldur	x9, [x10, #-16]
  4148e8:	sub	x8, x8, #0x1
  4148ec:	cmp	x9, x19
  4148f0:	b.gt	4148dc <error@@Base+0x12b30>
  4148f4:	str	x19, [x0, x8, lsl #3]
  4148f8:	b	414720 <error@@Base+0x12974>
  4148fc:	cmp	x9, x8
  414900:	b.ne	414928 <error@@Base+0x12b7c>  // b.any
  414904:	ldur	x0, [x29, #-16]
  414908:	lsl	x8, x9, #1
  41490c:	lsl	x1, x9, #4
  414910:	stur	x8, [x29, #-32]
  414914:	bl	401950 <realloc@plt>
  414918:	cbz	x0, 414bbc <error@@Base+0x12e10>
  41491c:	ldur	x8, [x29, #-24]
  414920:	stur	x0, [x29, #-16]
  414924:	b	41492c <error@@Base+0x12b80>
  414928:	ldur	x0, [x29, #-16]
  41492c:	ldr	x9, [x0]
  414930:	cmp	x9, x21
  414934:	b.le	414960 <error@@Base+0x12bb4>
  414938:	cmp	x8, #0x1
  41493c:	b.lt	414988 <error@@Base+0x12bdc>  // b.tstop
  414940:	mov	x9, x8
  414944:	add	x10, x0, x9, lsl #3
  414948:	ldur	x11, [x10, #-8]
  41494c:	subs	x8, x9, #0x1
  414950:	mov	x9, x8
  414954:	str	x11, [x10]
  414958:	b.gt	414944 <error@@Base+0x12b98>
  41495c:	b	414988 <error@@Base+0x12bdc>
  414960:	add	x9, x0, x8, lsl #3
  414964:	ldur	x9, [x9, #-8]
  414968:	cmp	x9, x21
  41496c:	b.le	414988 <error@@Base+0x12bdc>
  414970:	add	x10, x0, x8, lsl #3
  414974:	str	x9, [x10]
  414978:	ldur	x9, [x10, #-16]
  41497c:	sub	x8, x8, #0x1
  414980:	cmp	x9, x21
  414984:	b.gt	414970 <error@@Base+0x12bc4>
  414988:	str	x21, [x0, x8, lsl #3]
  41498c:	b	4147bc <error@@Base+0x12a10>
  414990:	ldur	x0, [x29, #-16]
  414994:	ldr	x24, [sp, #32]
  414998:	ldr	w21, [sp, #44]
  41499c:	ldr	x23, [sp, #48]
  4149a0:	b	4149a8 <error@@Base+0x12bfc>
  4149a4:	mov	x0, xzr
  4149a8:	bl	401aa0 <free@plt>
  4149ac:	ldr	x22, [sp, #56]
  4149b0:	stur	wzr, [x29, #-36]
  4149b4:	ldur	x8, [x29, #-56]
  4149b8:	cbz	x8, 4149f8 <error@@Base+0x12c4c>
  4149bc:	sub	x1, x29, #0x40
  4149c0:	mov	x0, x23
  4149c4:	mov	x2, x22
  4149c8:	mov	w3, w21
  4149cc:	bl	414ca4 <error@@Base+0x12ef8>
  4149d0:	stur	w0, [x29, #-36]
  4149d4:	cbnz	w0, 414bc8 <error@@Base+0x12e1c>
  4149d8:	ldr	x2, [sp, #72]
  4149dc:	sub	x1, x29, #0x40
  4149e0:	mov	x0, x20
  4149e4:	mov	x3, x22
  4149e8:	mov	w4, w21
  4149ec:	bl	414de8 <error@@Base+0x1303c>
  4149f0:	stur	w0, [x29, #-36]
  4149f4:	cbnz	w0, 414bc8 <error@@Base+0x12e1c>
  4149f8:	tbnz	x26, #63, 414a30 <error@@Base+0x12c84>
  4149fc:	ldr	x8, [x20, #88]
  414a00:	cmp	x8, x26
  414a04:	b.eq	414ab4 <error@@Base+0x12d08>  // b.none
  414a08:	ldr	w8, [x20, #144]
  414a0c:	cmp	w8, #0x2
  414a10:	b.lt	414a38 <error@@Base+0x12c8c>  // b.tstop
  414a14:	ldr	x8, [x20, #16]
  414a18:	ldr	w19, [x8, x26, lsl #2]
  414a1c:	cmn	w19, #0x1
  414a20:	b.ne	414a60 <error@@Base+0x12cb4>  // b.any
  414a24:	cmp	x26, #0x0
  414a28:	sub	x26, x26, #0x1
  414a2c:	b.gt	414a18 <error@@Base+0x12c6c>
  414a30:	ldr	w3, [x20, #112]
  414a34:	b	414a90 <error@@Base+0x12ce4>
  414a38:	ldr	x8, [x20, #8]
  414a3c:	ldr	x9, [x20, #128]
  414a40:	ldrb	w8, [x8, x26]
  414a44:	lsr	x10, x8, #3
  414a48:	and	x10, x10, #0x18
  414a4c:	ldr	x9, [x9, x10]
  414a50:	lsr	x9, x9, x8
  414a54:	tbz	w9, #0, 414a84 <error@@Base+0x12cd8>
  414a58:	mov	w3, #0x1                   	// #1
  414a5c:	b	414a90 <error@@Base+0x12ce4>
  414a60:	ldrb	w8, [x20, #142]
  414a64:	cbnz	w8, 414ac8 <error@@Base+0x12d1c>
  414a68:	cmp	w19, #0xa
  414a6c:	b.ne	414a8c <error@@Base+0x12ce0>  // b.any
  414a70:	ldrb	w8, [x20, #141]
  414a74:	cmp	w8, #0x0
  414a78:	cset	w8, ne  // ne = any
  414a7c:	lsl	w3, w8, #1
  414a80:	b	414a90 <error@@Base+0x12ce4>
  414a84:	cmp	w8, #0xa
  414a88:	b.eq	414a70 <error@@Base+0x12cc4>  // b.none
  414a8c:	mov	w3, wzr
  414a90:	sub	x0, x29, #0x24
  414a94:	sub	x2, x29, #0x40
  414a98:	mov	x1, x23
  414a9c:	bl	4110d0 <error@@Base+0xf324>
  414aa0:	mov	x28, x0
  414aa4:	cbnz	x0, 414690 <error@@Base+0x128e4>
  414aa8:	ldur	w8, [x29, #-36]
  414aac:	cbz	w8, 414690 <error@@Base+0x128e4>
  414ab0:	b	414bc8 <error@@Base+0x12e1c>
  414ab4:	ldr	w8, [x20, #160]
  414ab8:	mov	w9, #0xa                   	// #10
  414abc:	and	w8, w8, #0x2
  414ac0:	eor	w3, w8, w9
  414ac4:	b	414a90 <error@@Base+0x12ce4>
  414ac8:	mov	w0, w19
  414acc:	bl	401b20 <iswalnum@plt>
  414ad0:	cmp	w19, #0x5f
  414ad4:	mov	w3, #0x1                   	// #1
  414ad8:	b.eq	414a90 <error@@Base+0x12ce4>  // b.none
  414adc:	cbz	w0, 414a68 <error@@Base+0x12cbc>
  414ae0:	b	414a90 <error@@Base+0x12ce4>
  414ae4:	mov	x26, x24
  414ae8:	ldr	x21, [sp]
  414aec:	ldur	x0, [x29, #-48]
  414af0:	bl	401aa0 <free@plt>
  414af4:	ldr	x8, [x20, #184]
  414af8:	ldr	x9, [x8, x24, lsl #3]
  414afc:	ldr	x8, [sp, #24]
  414b00:	cmp	x9, #0x0
  414b04:	str	x26, [x8]
  414b08:	ldr	x8, [sp, #16]
  414b0c:	str	x21, [x20, #72]
  414b10:	str	x8, [x20, #184]
  414b14:	add	x8, x9, #0x8
  414b18:	csel	x8, xzr, x8, eq  // eq = none
  414b1c:	cbz	x9, 414b80 <error@@Base+0x12dd4>
  414b20:	ldr	x9, [x8, #8]
  414b24:	subs	x9, x9, #0x1
  414b28:	b.lt	414b80 <error@@Base+0x12dd4>  // b.tstop
  414b2c:	ldr	x8, [x8, #16]
  414b30:	mov	x10, xzr
  414b34:	b.eq	414b70 <error@@Base+0x12dc4>  // b.none
  414b38:	ldr	x13, [sp, #8]
  414b3c:	add	x11, x10, x9
  414b40:	lsr	x11, x11, #1
  414b44:	ldr	x12, [x8, x11, lsl #3]
  414b48:	cmp	x12, x13
  414b4c:	csinc	x10, x10, x11, ge  // ge = tcont
  414b50:	csel	x9, x9, x11, lt  // lt = tstop
  414b54:	cmp	x10, x9
  414b58:	b.cc	414b3c <error@@Base+0x12d90>  // b.lo, b.ul, b.last
  414b5c:	ldr	x8, [x8, x10, lsl #3]
  414b60:	cmp	x8, x13
  414b64:	b.ne	414b80 <error@@Base+0x12dd4>  // b.any
  414b68:	mov	w19, wzr
  414b6c:	b	414b84 <error@@Base+0x12dd8>
  414b70:	ldr	x13, [sp, #8]
  414b74:	ldr	x8, [x8, x10, lsl #3]
  414b78:	cmp	x8, x13
  414b7c:	b.eq	414b68 <error@@Base+0x12dbc>  // b.none
  414b80:	mov	w19, #0x1                   	// #1
  414b84:	mov	w0, w19
  414b88:	ldp	x20, x19, [sp, #240]
  414b8c:	ldp	x22, x21, [sp, #224]
  414b90:	ldp	x24, x23, [sp, #208]
  414b94:	ldp	x26, x25, [sp, #192]
  414b98:	ldp	x28, x27, [sp, #176]
  414b9c:	ldp	x29, x30, [sp, #160]
  414ba0:	add	sp, sp, #0x100
  414ba4:	ret
  414ba8:	stp	xzr, xzr, [x29, #-64]
  414bac:	stur	xzr, [x29, #-48]
  414bb0:	stur	wzr, [x29, #-36]
  414bb4:	b	4145c4 <error@@Base+0x12818>
  414bb8:	stp	xzr, xzr, [x29, #-64]
  414bbc:	ldur	x0, [x29, #-16]
  414bc0:	mov	w25, #0xc                   	// #12
  414bc4:	b	414bd8 <error@@Base+0x12e2c>
  414bc8:	ldur	x0, [x29, #-48]
  414bcc:	b	414be4 <error@@Base+0x12e38>
  414bd0:	mov	w25, w0
  414bd4:	ldur	x0, [x29, #-16]
  414bd8:	bl	401aa0 <free@plt>
  414bdc:	ldur	x0, [x29, #-48]
  414be0:	stur	w25, [x29, #-36]
  414be4:	bl	401aa0 <free@plt>
  414be8:	ldur	w19, [x29, #-36]
  414bec:	b	414b84 <error@@Base+0x12dd8>
  414bf0:	stp	xzr, xzr, [x29, #-32]
  414bf4:	mov	w25, #0xc                   	// #12
  414bf8:	b	414bd8 <error@@Base+0x12e2c>
  414bfc:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  414c00:	sub	x9, x9, x21
  414c04:	cmp	x9, x8
  414c08:	b.le	414c9c <error@@Base+0x12ef0>
  414c0c:	add	x24, x8, #0x1
  414c10:	add	x25, x24, x21
  414c14:	lsr	x8, x25, #61
  414c18:	cbnz	x8, 414c9c <error@@Base+0x12ef0>
  414c1c:	ldr	x0, [x27, #16]
  414c20:	lsl	x1, x25, #3
  414c24:	bl	401950 <realloc@plt>
  414c28:	cbz	x0, 414c9c <error@@Base+0x12ef0>
  414c2c:	mov	x23, x0
  414c30:	stp	x25, x0, [x27, #8]
  414c34:	add	x0, x0, x21, lsl #3
  414c38:	lsl	x2, x24, #3
  414c3c:	mov	w1, wzr
  414c40:	bl	401920 <memset@plt>
  414c44:	ldr	x24, [sp, #32]
  414c48:	b	41448c <error@@Base+0x126e0>
  414c4c:	ldr	w8, [x20, #160]
  414c50:	mov	w9, #0xa                   	// #10
  414c54:	and	w8, w8, #0x2
  414c58:	eor	w23, w8, w9
  414c5c:	b	414550 <error@@Base+0x127a4>
  414c60:	mov	w19, w0
  414c64:	ldur	x0, [x29, #-48]
  414c68:	bl	401aa0 <free@plt>
  414c6c:	b	414b84 <error@@Base+0x12dd8>
  414c70:	mov	w19, #0xc                   	// #12
  414c74:	stp	xzr, xzr, [x29, #-64]
  414c78:	stur	w19, [x29, #-36]
  414c7c:	b	414b84 <error@@Base+0x12dd8>
  414c80:	mov	w0, w25
  414c84:	bl	401b20 <iswalnum@plt>
  414c88:	cmp	w25, #0x5f
  414c8c:	mov	w23, #0x1                   	// #1
  414c90:	b.eq	414550 <error@@Base+0x127a4>  // b.none
  414c94:	cbz	w0, 414528 <error@@Base+0x1277c>
  414c98:	b	414550 <error@@Base+0x127a4>
  414c9c:	mov	w19, #0xc                   	// #12
  414ca0:	b	414b84 <error@@Base+0x12dd8>
  414ca4:	sub	sp, sp, #0x70
  414ca8:	stp	x29, x30, [sp, #32]
  414cac:	stp	x24, x23, [sp, #64]
  414cb0:	stp	x22, x21, [sp, #80]
  414cb4:	stp	x20, x19, [sp, #96]
  414cb8:	ldr	x23, [x1, #8]
  414cbc:	mov	x22, x0
  414cc0:	str	x25, [sp, #48]
  414cc4:	add	x29, sp, #0x20
  414cc8:	lsl	x0, x23, #3
  414ccc:	mov	w20, w3
  414cd0:	mov	x21, x2
  414cd4:	mov	x19, x1
  414cd8:	stp	x23, xzr, [sp, #8]
  414cdc:	bl	4018b0 <malloc@plt>
  414ce0:	str	x0, [sp, #24]
  414ce4:	cbz	x0, 414de0 <error@@Base+0x13034>
  414ce8:	cmp	x23, #0x1
  414cec:	b.lt	414da4 <error@@Base+0x12ff8>  // b.tstop
  414cf0:	mov	x24, xzr
  414cf4:	mov	w25, #0x18                  	// #24
  414cf8:	b	414d18 <error@@Base+0x12f6c>
  414cfc:	add	x0, sp, #0x8
  414d00:	bl	410e28 <error@@Base+0xf07c>
  414d04:	cbnz	w0, 414d94 <error@@Base+0x12fe8>
  414d08:	ldr	x8, [x19, #8]
  414d0c:	add	x24, x24, #0x1
  414d10:	cmp	x24, x8
  414d14:	b.ge	414da4 <error@@Base+0x12ff8>  // b.tcont
  414d18:	ldr	x8, [x19, #16]
  414d1c:	ldr	x9, [x22, #48]
  414d20:	ldr	x2, [x8, x24, lsl #3]
  414d24:	madd	x1, x2, x25, x9
  414d28:	ldr	x8, [x1, #8]
  414d2c:	cmp	x8, #0x1
  414d30:	b.lt	414cfc <error@@Base+0x12f50>  // b.tstop
  414d34:	madd	x9, x2, x25, x9
  414d38:	ldr	x9, [x9, #16]
  414d3c:	ldr	x10, [x22]
  414d40:	b	414d50 <error@@Base+0x12fa4>
  414d44:	subs	x8, x8, #0x1
  414d48:	add	x9, x9, #0x8
  414d4c:	b.eq	414cfc <error@@Base+0x12f50>  // b.none
  414d50:	ldr	x11, [x9]
  414d54:	add	x12, x10, x11, lsl #4
  414d58:	ldrb	w12, [x12, #8]
  414d5c:	cmp	w12, w20
  414d60:	b.ne	414d44 <error@@Base+0x12f98>  // b.any
  414d64:	lsl	x12, x11, #4
  414d68:	ldr	x12, [x10, x12]
  414d6c:	cmp	x12, x21
  414d70:	b.ne	414d44 <error@@Base+0x12f98>  // b.any
  414d74:	cmn	x11, #0x1
  414d78:	b.eq	414cfc <error@@Base+0x12f50>  // b.none
  414d7c:	add	x1, sp, #0x8
  414d80:	mov	x0, x22
  414d84:	mov	x3, x21
  414d88:	mov	w4, w20
  414d8c:	bl	41529c <error@@Base+0x134f0>
  414d90:	cbz	w0, 414d08 <error@@Base+0x12f5c>
  414d94:	mov	w23, w0
  414d98:	ldr	x0, [sp, #24]
  414d9c:	bl	401aa0 <free@plt>
  414da0:	b	414dc0 <error@@Base+0x13014>
  414da4:	ldr	x0, [x19, #16]
  414da8:	bl	401aa0 <free@plt>
  414dac:	ldr	x8, [sp, #24]
  414db0:	ldur	q0, [sp, #8]
  414db4:	mov	w23, wzr
  414db8:	str	x8, [x19, #16]
  414dbc:	str	q0, [x19]
  414dc0:	mov	w0, w23
  414dc4:	ldp	x20, x19, [sp, #96]
  414dc8:	ldp	x22, x21, [sp, #80]
  414dcc:	ldp	x24, x23, [sp, #64]
  414dd0:	ldr	x25, [sp, #48]
  414dd4:	ldp	x29, x30, [sp, #32]
  414dd8:	add	sp, sp, #0x70
  414ddc:	ret
  414de0:	mov	w23, #0xc                   	// #12
  414de4:	b	414dc0 <error@@Base+0x13014>
  414de8:	sub	sp, sp, #0xb0
  414dec:	stp	x29, x30, [sp, #80]
  414df0:	stp	x28, x27, [sp, #96]
  414df4:	stp	x26, x25, [sp, #112]
  414df8:	stp	x24, x23, [sp, #128]
  414dfc:	stp	x22, x21, [sp, #144]
  414e00:	stp	x20, x19, [sp, #160]
  414e04:	ldr	x8, [x0, #200]
  414e08:	ldr	x26, [x0, #152]
  414e0c:	mov	x21, x2
  414e10:	mov	x22, x0
  414e14:	cmp	x8, #0x1
  414e18:	mov	x24, x1
  414e1c:	mov	x28, xzr
  414e20:	add	x29, sp, #0x50
  414e24:	b.lt	414e60 <error@@Base+0x130b4>  // b.tstop
  414e28:	ldr	x9, [x22, #216]
  414e2c:	mov	w10, #0x28                  	// #40
  414e30:	mov	x11, x8
  414e34:	add	x12, x11, x28
  414e38:	cmp	x12, #0x0
  414e3c:	cinc	x12, x12, lt  // lt = tstop
  414e40:	asr	x12, x12, #1
  414e44:	madd	x13, x12, x10, x9
  414e48:	ldr	x13, [x13, #8]
  414e4c:	cmp	x13, x21
  414e50:	csel	x11, x11, x12, lt  // lt = tstop
  414e54:	csinc	x28, x28, x12, ge  // ge = tcont
  414e58:	cmp	x28, x11
  414e5c:	b.lt	414e34 <error@@Base+0x13088>  // b.tstop
  414e60:	cmp	x28, x8
  414e64:	b.ge	415270 <error@@Base+0x134c4>  // b.tcont
  414e68:	cmn	x28, #0x1
  414e6c:	mov	w0, wzr
  414e70:	b.eq	415274 <error@@Base+0x134c8>  // b.none
  414e74:	ldr	x8, [x22, #216]
  414e78:	mov	w9, #0x28                  	// #40
  414e7c:	madd	x9, x28, x9, x8
  414e80:	ldr	x9, [x9, #8]
  414e84:	cmp	x9, x21
  414e88:	b.ne	415274 <error@@Base+0x134c8>  // b.any
  414e8c:	mov	w9, #0x1                   	// #1
  414e90:	dup	v0.2d, x9
  414e94:	str	x3, [sp, #32]
  414e98:	str	w4, [sp, #40]
  414e9c:	str	q0, [sp, #16]
  414ea0:	mov	w9, #0x28                  	// #40
  414ea4:	madd	x19, x28, x9, x8
  414ea8:	b	414eb8 <error@@Base+0x1310c>
  414eac:	ldrb	w8, [x19, #32]
  414eb0:	add	x19, x19, #0x28
  414eb4:	cbz	w8, 415270 <error@@Base+0x134c4>
  414eb8:	ldr	x8, [x24, #8]
  414ebc:	subs	x9, x8, #0x1
  414ec0:	b.lt	414eac <error@@Base+0x13100>  // b.tstop
  414ec4:	ldr	x10, [x19]
  414ec8:	ldr	x8, [x24, #16]
  414ecc:	mov	x11, xzr
  414ed0:	b.eq	414ef8 <error@@Base+0x1314c>  // b.none
  414ed4:	mov	x12, x9
  414ed8:	add	x13, x11, x12
  414edc:	lsr	x13, x13, #1
  414ee0:	ldr	x14, [x8, x13, lsl #3]
  414ee4:	cmp	x14, x10
  414ee8:	csinc	x11, x11, x13, ge  // ge = tcont
  414eec:	csel	x12, x12, x13, lt  // lt = tstop
  414ef0:	cmp	x11, x12
  414ef4:	b.cc	414ed8 <error@@Base+0x1312c>  // b.lo, b.ul, b.last
  414ef8:	ldr	x11, [x8, x11, lsl #3]
  414efc:	cmp	x11, x10
  414f00:	b.ne	414eac <error@@Base+0x13100>  // b.any
  414f04:	ldp	x12, x11, [x19, #16]
  414f08:	add	x11, x11, x21
  414f0c:	sub	x20, x11, x12
  414f10:	cmp	x20, x21
  414f14:	b.ne	414fd4 <error@@Base+0x13228>  // b.any
  414f18:	ldr	x11, [x26, #40]
  414f1c:	mov	w12, #0x18                  	// #24
  414f20:	madd	x10, x10, x12, x11
  414f24:	ldr	x10, [x10, #16]
  414f28:	ldr	x20, [x10]
  414f2c:	mov	x10, xzr
  414f30:	cbz	x9, 414f54 <error@@Base+0x131a8>
  414f34:	add	x11, x10, x9
  414f38:	lsr	x11, x11, #1
  414f3c:	ldr	x12, [x8, x11, lsl #3]
  414f40:	cmp	x12, x20
  414f44:	csinc	x10, x10, x11, ge  // ge = tcont
  414f48:	csel	x9, x9, x11, lt  // lt = tstop
  414f4c:	cmp	x10, x9
  414f50:	b.cc	414f34 <error@@Base+0x13188>  // b.lo, b.ul, b.last
  414f54:	ldr	x8, [x8, x10, lsl #3]
  414f58:	cmp	x8, x20
  414f5c:	b.eq	415030 <error@@Base+0x13284>  // b.none
  414f60:	ldr	q0, [sp, #16]
  414f64:	mov	w0, #0x8                   	// #8
  414f68:	stur	q0, [x29, #-32]
  414f6c:	bl	4018b0 <malloc@plt>
  414f70:	stur	x0, [x29, #-16]
  414f74:	cbz	x0, 4151d8 <error@@Base+0x1342c>
  414f78:	mov	w23, wzr
  414f7c:	str	x20, [x0]
  414f80:	ldr	x2, [sp, #32]
  414f84:	ldr	w3, [sp, #40]
  414f88:	sub	x1, x29, #0x20
  414f8c:	mov	x0, x26
  414f90:	stur	w23, [x29, #-4]
  414f94:	mov	x20, x26
  414f98:	bl	414ca4 <error@@Base+0x12ef8>
  414f9c:	mov	w26, w0
  414fa0:	sub	x1, x29, #0x20
  414fa4:	mov	x0, x24
  414fa8:	bl	410e28 <error@@Base+0xf07c>
  414fac:	ldur	x8, [x29, #-16]
  414fb0:	mov	w27, w0
  414fb4:	mov	x0, x8
  414fb8:	bl	401aa0 <free@plt>
  414fbc:	orr	w8, w26, w23
  414fc0:	orr	w8, w8, w27
  414fc4:	cbnz	w8, 4151e4 <error@@Base+0x13438>
  414fc8:	mov	w8, #0x2                   	// #2
  414fcc:	mov	x26, x20
  414fd0:	b	4151c8 <error@@Base+0x1341c>
  414fd4:	ldr	x8, [x22, #184]
  414fd8:	ldr	x9, [x26, #24]
  414fdc:	ldr	x27, [x8, x20, lsl #3]
  414fe0:	ldr	x23, [x9, x10, lsl #3]
  414fe4:	cbz	x27, 415038 <error@@Base+0x1328c>
  414fe8:	ldr	x25, [x27, #16]
  414fec:	cmp	x25, #0x0
  414ff0:	b.le	415060 <error@@Base+0x132b4>
  414ff4:	ldr	x8, [x27, #24]
  414ff8:	mov	x10, xzr
  414ffc:	subs	x9, x25, #0x1
  415000:	b.eq	415024 <error@@Base+0x13278>  // b.none
  415004:	add	x11, x10, x9
  415008:	lsr	x11, x11, #1
  41500c:	ldr	x12, [x8, x11, lsl #3]
  415010:	cmp	x12, x23
  415014:	csinc	x10, x10, x11, ge  // ge = tcont
  415018:	csel	x9, x9, x11, lt  // lt = tstop
  41501c:	cmp	x10, x9
  415020:	b.cc	415004 <error@@Base+0x13258>  // b.lo, b.ul, b.last
  415024:	ldr	x8, [x8, x10, lsl #3]
  415028:	cmp	x8, x23
  41502c:	b.ne	415068 <error@@Base+0x132bc>  // b.any
  415030:	mov	w8, #0x4                   	// #4
  415034:	b	4151c8 <error@@Base+0x1341c>
  415038:	mov	w8, #0x1                   	// #1
  41503c:	dup	v0.2d, x8
  415040:	mov	w0, #0x8                   	// #8
  415044:	stur	q0, [x29, #-32]
  415048:	bl	4018b0 <malloc@plt>
  41504c:	stur	x0, [x29, #-16]
  415050:	cbz	x0, 415208 <error@@Base+0x1345c>
  415054:	str	x23, [x0]
  415058:	stur	wzr, [x29, #-4]
  41505c:	b	415174 <error@@Base+0x133c8>
  415060:	stur	x25, [x29, #-24]
  415064:	b	4150f8 <error@@Base+0x1334c>
  415068:	cmp	x25, #0x1
  41506c:	stur	x25, [x29, #-24]
  415070:	b.lt	4150f8 <error@@Base+0x1334c>  // b.tstop
  415074:	lsl	x0, x25, #3
  415078:	stur	x25, [x29, #-32]
  41507c:	stp	x0, x26, [sp]
  415080:	bl	4018b0 <malloc@plt>
  415084:	stur	x0, [x29, #-16]
  415088:	cbz	x0, 415230 <error@@Base+0x13484>
  41508c:	ldr	x1, [x27, #24]
  415090:	ldr	x2, [sp]
  415094:	mov	x26, x0
  415098:	bl	401780 <memcpy@plt>
  41509c:	lsl	x8, x25, #1
  4150a0:	lsl	x1, x25, #4
  4150a4:	mov	x0, x26
  4150a8:	stur	wzr, [x29, #-4]
  4150ac:	stur	x8, [x29, #-32]
  4150b0:	bl	401950 <realloc@plt>
  4150b4:	cbz	x0, 415240 <error@@Base+0x13494>
  4150b8:	ldr	x9, [x0]
  4150bc:	ldur	x8, [x29, #-24]
  4150c0:	ldr	x26, [sp, #8]
  4150c4:	stur	x0, [x29, #-16]
  4150c8:	cmp	x9, x23
  4150cc:	b.le	415134 <error@@Base+0x13388>
  4150d0:	cmp	x8, #0x1
  4150d4:	b.lt	415164 <error@@Base+0x133b8>  // b.tstop
  4150d8:	mov	x10, x8
  4150dc:	add	x11, x0, x10, lsl #3
  4150e0:	ldur	x12, [x11, #-8]
  4150e4:	subs	x9, x10, #0x1
  4150e8:	mov	x10, x9
  4150ec:	str	x12, [x11]
  4150f0:	b.gt	4150dc <error@@Base+0x13330>
  4150f4:	b	415168 <error@@Base+0x133bc>
  4150f8:	mov	w25, wzr
  4150fc:	stp	xzr, xzr, [x29, #-32]
  415100:	stur	xzr, [x29, #-16]
  415104:	mov	w8, #0x1                   	// #1
  415108:	dup	v0.2d, x8
  41510c:	mov	w0, #0x8                   	// #8
  415110:	stur	w25, [x29, #-4]
  415114:	stur	q0, [x29, #-32]
  415118:	bl	4018b0 <malloc@plt>
  41511c:	stur	x0, [x29, #-16]
  415120:	cbz	x0, 415224 <error@@Base+0x13478>
  415124:	str	x23, [x0]
  415128:	cbz	w25, 415174 <error@@Base+0x133c8>
  41512c:	bl	401aa0 <free@plt>
  415130:	b	415250 <error@@Base+0x134a4>
  415134:	add	x9, x0, x8, lsl #3
  415138:	ldur	x10, [x9, #-8]
  41513c:	mov	x9, x8
  415140:	cmp	x10, x23
  415144:	b.le	415168 <error@@Base+0x133bc>
  415148:	add	x11, x0, x9, lsl #3
  41514c:	str	x10, [x11]
  415150:	ldur	x10, [x11, #-16]
  415154:	sub	x9, x9, #0x1
  415158:	cmp	x10, x23
  41515c:	b.gt	415148 <error@@Base+0x1339c>
  415160:	b	415168 <error@@Base+0x133bc>
  415164:	mov	x9, x8
  415168:	add	x8, x8, #0x1
  41516c:	str	x23, [x0, x9, lsl #3]
  415170:	stur	x8, [x29, #-24]
  415174:	sub	x0, x29, #0x4
  415178:	sub	x2, x29, #0x20
  41517c:	mov	x1, x26
  415180:	bl	4153cc <error@@Base+0x13620>
  415184:	ldr	x8, [x22, #184]
  415188:	lsl	x20, x20, #3
  41518c:	str	x0, [x8, x20]
  415190:	ldur	x0, [x29, #-16]
  415194:	bl	401aa0 <free@plt>
  415198:	ldr	x8, [x22, #184]
  41519c:	ldur	w9, [x29, #-4]
  4151a0:	ldr	x8, [x8, x20]
  4151a4:	cmp	x8, #0x0
  4151a8:	cset	w10, eq  // eq = none
  4151ac:	cmp	w9, #0x0
  4151b0:	cset	w11, ne  // ne = any
  4151b4:	and	w8, w10, w11
  4151b8:	tst	w10, w11
  4151bc:	ldur	w10, [x29, #-36]
  4151c0:	csel	w10, w9, w10, ne  // ne = any
  4151c4:	stur	w10, [x29, #-36]
  4151c8:	cbz	w8, 414eac <error@@Base+0x13100>
  4151cc:	cmp	w8, #0x4
  4151d0:	b.eq	414eac <error@@Base+0x13100>  // b.none
  4151d4:	b	415260 <error@@Base+0x134b4>
  4151d8:	stp	xzr, xzr, [x29, #-32]
  4151dc:	mov	w23, #0xc                   	// #12
  4151e0:	b	414f80 <error@@Base+0x131d4>
  4151e4:	cmp	w26, #0x0
  4151e8:	csel	w8, w27, w26, eq  // eq = none
  4151ec:	cmp	w23, #0x0
  4151f0:	csel	w8, w8, w23, eq  // eq = none
  4151f4:	stur	w8, [x29, #-36]
  4151f8:	stur	w8, [x29, #-4]
  4151fc:	mov	w8, #0x1                   	// #1
  415200:	mov	x26, x20
  415204:	b	4151c8 <error@@Base+0x1341c>
  415208:	mov	w9, #0xc                   	// #12
  41520c:	mov	w8, #0xc                   	// #12
  415210:	stp	xzr, xzr, [x29, #-32]
  415214:	stur	w8, [x29, #-36]
  415218:	stur	w9, [x29, #-4]
  41521c:	mov	w8, #0x1                   	// #1
  415220:	b	4151c8 <error@@Base+0x1341c>
  415224:	stp	xzr, xzr, [x29, #-32]
  415228:	cbnz	w25, 415250 <error@@Base+0x134a4>
  41522c:	b	41524c <error@@Base+0x134a0>
  415230:	ldr	x26, [sp, #8]
  415234:	mov	w25, #0xc                   	// #12
  415238:	stp	xzr, xzr, [x29, #-32]
  41523c:	b	415104 <error@@Base+0x13358>
  415240:	ldur	x0, [x29, #-16]
  415244:	bl	401aa0 <free@plt>
  415248:	ldr	x26, [sp, #8]
  41524c:	mov	w25, #0xc                   	// #12
  415250:	stur	w25, [x29, #-4]
  415254:	mov	w8, #0x1                   	// #1
  415258:	stur	w25, [x29, #-36]
  41525c:	b	4151c8 <error@@Base+0x1341c>
  415260:	cmp	w8, #0x2
  415264:	b.ne	415294 <error@@Base+0x134e8>  // b.any
  415268:	ldr	x8, [x22, #216]
  41526c:	b	414ea0 <error@@Base+0x130f4>
  415270:	mov	w0, wzr
  415274:	ldp	x20, x19, [sp, #160]
  415278:	ldp	x22, x21, [sp, #144]
  41527c:	ldp	x24, x23, [sp, #128]
  415280:	ldp	x26, x25, [sp, #112]
  415284:	ldp	x28, x27, [sp, #96]
  415288:	ldp	x29, x30, [sp, #80]
  41528c:	add	sp, sp, #0xb0
  415290:	ret
  415294:	ldur	w0, [x29, #-36]
  415298:	b	415274 <error@@Base+0x134c8>
  41529c:	stp	x29, x30, [sp, #-64]!
  4152a0:	stp	x24, x23, [sp, #16]
  4152a4:	stp	x22, x21, [sp, #32]
  4152a8:	stp	x20, x19, [sp, #48]
  4152ac:	mov	w21, w4
  4152b0:	mov	x22, x3
  4152b4:	mov	x19, x2
  4152b8:	mov	x20, x1
  4152bc:	mov	x23, x0
  4152c0:	mov	w24, #0x18                  	// #24
  4152c4:	mov	x29, sp
  4152c8:	b	4152dc <error@@Base+0x13530>
  4152cc:	cbz	x9, 4153ac <error@@Base+0x13600>
  4152d0:	madd	x8, x19, x24, x8
  4152d4:	ldr	x8, [x8, #16]
  4152d8:	ldr	x19, [x8]
  4152dc:	ldr	x8, [x20, #8]
  4152e0:	subs	x9, x8, #0x1
  4152e4:	b.lt	415320 <error@@Base+0x13574>  // b.tstop
  4152e8:	ldr	x8, [x20, #16]
  4152ec:	mov	x10, xzr
  4152f0:	b.eq	415314 <error@@Base+0x13568>  // b.none
  4152f4:	add	x11, x10, x9
  4152f8:	lsr	x11, x11, #1
  4152fc:	ldr	x12, [x8, x11, lsl #3]
  415300:	cmp	x12, x19
  415304:	csinc	x10, x10, x11, ge  // ge = tcont
  415308:	csel	x9, x9, x11, lt  // lt = tstop
  41530c:	cmp	x10, x9
  415310:	b.cc	4152f4 <error@@Base+0x13548>  // b.lo, b.ul, b.last
  415314:	ldr	x8, [x8, x10, lsl #3]
  415318:	cmp	x8, x19
  41531c:	b.eq	4153ac <error@@Base+0x13600>  // b.none
  415320:	ldr	x8, [x23]
  415324:	add	x9, x8, x19, lsl #4
  415328:	ldrb	w9, [x9, #8]
  41532c:	cmp	w9, w21
  415330:	b.ne	415344 <error@@Base+0x13598>  // b.any
  415334:	lsl	x9, x19, #4
  415338:	ldr	x8, [x8, x9]
  41533c:	cmp	x8, x22
  415340:	b.eq	415394 <error@@Base+0x135e8>  // b.none
  415344:	mov	x0, x20
  415348:	mov	x1, x19
  41534c:	bl	410fc0 <error@@Base+0xf214>
  415350:	tbz	w0, #0, 4153c4 <error@@Base+0x13618>
  415354:	ldr	x8, [x23, #40]
  415358:	madd	x9, x19, x24, x8
  41535c:	ldr	x9, [x9, #8]
  415360:	cmp	x9, #0x2
  415364:	b.ne	4152cc <error@@Base+0x13520>  // b.any
  415368:	madd	x8, x19, x24, x8
  41536c:	ldr	x8, [x8, #16]
  415370:	mov	x0, x23
  415374:	mov	x1, x20
  415378:	mov	x3, x22
  41537c:	ldr	x2, [x8, #8]
  415380:	mov	w4, w21
  415384:	bl	41529c <error@@Base+0x134f0>
  415388:	cbnz	w0, 4153b0 <error@@Base+0x13604>
  41538c:	ldr	x8, [x23, #40]
  415390:	b	4152d0 <error@@Base+0x13524>
  415394:	cmp	w21, #0x9
  415398:	b.ne	4153ac <error@@Base+0x13600>  // b.any
  41539c:	mov	x0, x20
  4153a0:	mov	x1, x19
  4153a4:	bl	410fc0 <error@@Base+0xf214>
  4153a8:	tbz	w0, #0, 4153c4 <error@@Base+0x13618>
  4153ac:	mov	w0, wzr
  4153b0:	ldp	x20, x19, [sp, #48]
  4153b4:	ldp	x22, x21, [sp, #32]
  4153b8:	ldp	x24, x23, [sp, #16]
  4153bc:	ldp	x29, x30, [sp], #64
  4153c0:	ret
  4153c4:	mov	w0, #0xc                   	// #12
  4153c8:	b	4153b0 <error@@Base+0x13604>
  4153cc:	stp	x29, x30, [sp, #-80]!
  4153d0:	stp	x26, x25, [sp, #16]
  4153d4:	stp	x24, x23, [sp, #32]
  4153d8:	stp	x22, x21, [sp, #48]
  4153dc:	stp	x20, x19, [sp, #64]
  4153e0:	ldr	x25, [x2, #8]
  4153e4:	mov	x19, x0
  4153e8:	mov	x29, sp
  4153ec:	cbz	x25, 415618 <error@@Base+0x1386c>
  4153f0:	mov	x22, x2
  4153f4:	mov	x20, x1
  4153f8:	subs	x8, x25, #0x1
  4153fc:	mov	x21, x25
  415400:	b.lt	415478 <error@@Base+0x136cc>  // b.tstop
  415404:	ldr	x9, [x22, #16]
  415408:	cmp	x25, #0x4
  41540c:	b.cs	41541c <error@@Base+0x13670>  // b.hs, b.nlast
  415410:	mov	x10, xzr
  415414:	mov	x21, x25
  415418:	b	415460 <error@@Base+0x136b4>
  41541c:	and	x10, x25, #0xfffffffffffffffc
  415420:	movi	v1.2d, #0x0
  415424:	movi	v0.2d, #0x0
  415428:	mov	v1.d[0], x25
  41542c:	add	x11, x9, #0x10
  415430:	mov	x12, x10
  415434:	ldp	q2, q3, [x11, #-16]
  415438:	subs	x12, x12, #0x4
  41543c:	add	x11, x11, #0x20
  415440:	add	v1.2d, v2.2d, v1.2d
  415444:	add	v0.2d, v3.2d, v0.2d
  415448:	b.ne	415434 <error@@Base+0x13688>  // b.any
  41544c:	add	v0.2d, v0.2d, v1.2d
  415450:	addp	d0, v0.2d
  415454:	cmp	x25, x10
  415458:	fmov	x21, d0
  41545c:	b.eq	415478 <error@@Base+0x136cc>  // b.none
  415460:	sub	x11, x25, x10
  415464:	add	x9, x9, x10, lsl #3
  415468:	ldr	x10, [x9], #8
  41546c:	subs	x11, x11, #0x1
  415470:	add	x21, x10, x21
  415474:	b.ne	415468 <error@@Base+0x136bc>  // b.any
  415478:	ldr	x9, [x20, #136]
  41547c:	ldr	x10, [x20, #64]
  415480:	and	x11, x9, x21
  415484:	mov	w9, #0x18                  	// #24
  415488:	mul	x9, x11, x9
  41548c:	ldr	x9, [x10, x9]
  415490:	cmp	x9, #0x1
  415494:	b.lt	41550c <error@@Base+0x13760>  // b.tstop
  415498:	cbz	x22, 41550c <error@@Base+0x13760>
  41549c:	mov	w12, #0x18                  	// #24
  4154a0:	madd	x10, x11, x12, x10
  4154a4:	ldr	x10, [x10, #16]
  4154a8:	mov	x11, xzr
  4154ac:	b	4154bc <error@@Base+0x13710>
  4154b0:	add	x11, x11, #0x1
  4154b4:	cmp	x11, x9
  4154b8:	b.ge	41550c <error@@Base+0x13760>  // b.tcont
  4154bc:	ldr	x23, [x10, x11, lsl #3]
  4154c0:	ldr	x12, [x23]
  4154c4:	cmp	x21, x12
  4154c8:	b.ne	4154b0 <error@@Base+0x13704>  // b.any
  4154cc:	ldr	x12, [x23, #16]
  4154d0:	cmp	x12, x25
  4154d4:	b.ne	4154b0 <error@@Base+0x13704>  // b.any
  4154d8:	mov	x12, x8
  4154dc:	add	x13, x12, #0x1
  4154e0:	cmp	x13, #0x1
  4154e4:	b.lt	4155fc <error@@Base+0x13850>  // b.tstop
  4154e8:	ldr	x13, [x23, #24]
  4154ec:	ldr	x14, [x22, #16]
  4154f0:	lsl	x15, x12, #3
  4154f4:	sub	x12, x12, #0x1
  4154f8:	ldr	x13, [x13, x15]
  4154fc:	ldr	x14, [x14, x15]
  415500:	cmp	x13, x14
  415504:	b.eq	4154dc <error@@Base+0x13730>  // b.none
  415508:	b	4154b0 <error@@Base+0x13704>
  41550c:	mov	w0, #0x70                  	// #112
  415510:	mov	w1, #0x1                   	// #1
  415514:	bl	401930 <calloc@plt>
  415518:	cbz	x0, 415638 <error@@Base+0x1388c>
  41551c:	mov	x23, x0
  415520:	add	x26, x0, #0x8
  415524:	cmp	x25, #0x1
  415528:	str	x25, [x0, #16]
  41552c:	b.lt	4155dc <error@@Base+0x13830>  // b.tstop
  415530:	lsl	x24, x25, #3
  415534:	mov	x0, x24
  415538:	str	x25, [x23, #8]
  41553c:	bl	4018b0 <malloc@plt>
  415540:	str	x0, [x23, #24]
  415544:	cbz	x0, 415630 <error@@Base+0x13884>
  415548:	ldr	x22, [x22, #16]
  41554c:	mov	x2, x24
  415550:	mov	x1, x22
  415554:	bl	401780 <memcpy@plt>
  415558:	str	x26, [x23, #80]
  41555c:	ldr	x8, [x20]
  415560:	mov	w9, wzr
  415564:	b	415588 <error@@Base+0x137dc>
  415568:	ldr	w10, [x10]
  41556c:	tst	w10, #0x3ff00
  415570:	b.eq	41557c <error@@Base+0x137d0>  // b.none
  415574:	orr	w9, w9, #0xffffff80
  415578:	strb	w9, [x23, #104]
  41557c:	subs	x25, x25, #0x1
  415580:	add	x22, x22, #0x8
  415584:	b.eq	4155e8 <error@@Base+0x1383c>  // b.none
  415588:	ldr	x10, [x22]
  41558c:	add	x10, x8, x10, lsl #4
  415590:	ldr	w11, [x10, #8]!
  415594:	and	w12, w11, #0x3ffff
  415598:	cmp	w12, #0x1
  41559c:	b.eq	41557c <error@@Base+0x137d0>  // b.none
  4155a0:	lsr	w12, w11, #15
  4155a4:	and	w11, w11, #0xff
  4155a8:	and	w12, w12, #0x20
  4155ac:	orr	w9, w12, w9
  4155b0:	cmp	w11, #0xc
  4155b4:	strb	w9, [x23, #104]
  4155b8:	b.eq	415574 <error@@Base+0x137c8>  // b.none
  4155bc:	cmp	w11, #0x4
  4155c0:	b.eq	4155d4 <error@@Base+0x13828>  // b.none
  4155c4:	cmp	w11, #0x2
  4155c8:	b.ne	415568 <error@@Base+0x137bc>  // b.any
  4155cc:	orr	w9, w9, #0x10
  4155d0:	b	415578 <error@@Base+0x137cc>
  4155d4:	orr	w9, w9, #0x40
  4155d8:	b	415578 <error@@Base+0x137cc>
  4155dc:	stp	xzr, xzr, [x26]
  4155e0:	str	xzr, [x26, #16]
  4155e4:	str	x26, [x23, #80]
  4155e8:	mov	x0, x20
  4155ec:	mov	x1, x23
  4155f0:	mov	x2, x21
  4155f4:	bl	4119c4 <error@@Base+0xfc18>
  4155f8:	cbnz	w0, 415624 <error@@Base+0x13878>
  4155fc:	mov	x0, x23
  415600:	ldp	x20, x19, [sp, #64]
  415604:	ldp	x22, x21, [sp, #48]
  415608:	ldp	x24, x23, [sp, #32]
  41560c:	ldp	x26, x25, [sp, #16]
  415610:	ldp	x29, x30, [sp], #80
  415614:	ret
  415618:	mov	x23, xzr
  41561c:	str	wzr, [x19]
  415620:	b	4155fc <error@@Base+0x13850>
  415624:	mov	x0, x23
  415628:	bl	40ba0c <error@@Base+0x9c60>
  41562c:	b	415638 <error@@Base+0x1388c>
  415630:	mov	x0, x23
  415634:	bl	401aa0 <free@plt>
  415638:	mov	x23, xzr
  41563c:	mov	w8, #0xc                   	// #12
  415640:	str	w8, [x19]
  415644:	b	4155fc <error@@Base+0x13850>
  415648:	stp	x29, x30, [sp, #-48]!
  41564c:	stp	x22, x21, [sp, #16]
  415650:	stp	x20, x19, [sp, #32]
  415654:	ldr	x8, [x0]
  415658:	mov	x29, sp
  41565c:	add	x9, x8, x1, lsl #4
  415660:	ldrb	w10, [x9, #8]
  415664:	cmp	w10, #0x7
  415668:	b.eq	41589c <error@@Base+0x13af0>  // b.none
  41566c:	ldr	w9, [x2, #144]
  415670:	cmp	w9, #0x1
  415674:	b.ne	4156d8 <error@@Base+0x1392c>  // b.any
  415678:	mov	w20, #0x1                   	// #1
  41567c:	cmp	w10, #0x5
  415680:	b.eq	415724 <error@@Base+0x13978>  // b.none
  415684:	cmp	w10, #0x6
  415688:	mov	w0, wzr
  41568c:	b.ne	415844 <error@@Base+0x13a98>  // b.any
  415690:	cmp	w20, #0x2
  415694:	b.lt	415844 <error@@Base+0x13a98>  // b.tstop
  415698:	lsl	x10, x1, #4
  41569c:	ldr	x21, [x8, x10]
  4156a0:	ldr	x8, [x21, #64]
  4156a4:	cbnz	x8, 4156b8 <error@@Base+0x1390c>
  4156a8:	ldr	x10, [x21, #72]
  4156ac:	cbnz	x10, 4156b8 <error@@Base+0x1390c>
  4156b0:	ldr	x10, [x21, #40]
  4156b4:	cbz	x10, 415888 <error@@Base+0x13adc>
  4156b8:	cmp	w9, #0x1
  4156bc:	b.ne	415780 <error@@Base+0x139d4>  // b.any
  4156c0:	ldr	x9, [x2, #8]
  4156c4:	ldrb	w19, [x9, x3]
  4156c8:	ldr	x9, [x21, #40]
  4156cc:	cmp	x9, #0x1
  4156d0:	b.ge	415794 <error@@Base+0x139e8>  // b.tcont
  4156d4:	b	4157b4 <error@@Base+0x13a08>
  4156d8:	ldr	x11, [x2, #48]
  4156dc:	add	x12, x3, #0x1
  4156e0:	cmp	x12, x11
  4156e4:	b.ge	415718 <error@@Base+0x1396c>  // b.tcont
  4156e8:	ldr	x13, [x2, #16]
  4156ec:	sub	w20, w11, w3
  4156f0:	sub	x12, x11, x3
  4156f4:	mov	w11, #0x1                   	// #1
  4156f8:	add	x13, x13, x3, lsl #2
  4156fc:	ldr	w14, [x13, x11, lsl #2]
  415700:	cmn	w14, #0x1
  415704:	b.ne	415770 <error@@Base+0x139c4>  // b.any
  415708:	add	x11, x11, #0x1
  41570c:	cmp	x12, x11
  415710:	b.ne	4156fc <error@@Base+0x13950>  // b.any
  415714:	b	41571c <error@@Base+0x13970>
  415718:	mov	w20, #0x1                   	// #1
  41571c:	cmp	w10, #0x5
  415720:	b.ne	415684 <error@@Base+0x138d8>  // b.any
  415724:	cmp	w20, #0x2
  415728:	b.ge	415734 <error@@Base+0x13988>  // b.tcont
  41572c:	mov	w0, wzr
  415730:	b	415844 <error@@Base+0x13a98>
  415734:	ldr	x8, [x0, #216]
  415738:	tbnz	w8, #6, 41574c <error@@Base+0x139a0>
  41573c:	ldr	x9, [x2, #8]
  415740:	ldrb	w9, [x9, x3]
  415744:	cmp	w9, #0xa
  415748:	b.eq	41585c <error@@Base+0x13ab0>  // b.none
  41574c:	tbz	w8, #7, 41575c <error@@Base+0x139b0>
  415750:	ldr	x8, [x2, #8]
  415754:	ldrb	w8, [x8, x3]
  415758:	cbz	w8, 41585c <error@@Base+0x13ab0>
  41575c:	mov	w0, w20
  415760:	ldp	x20, x19, [sp, #32]
  415764:	ldp	x22, x21, [sp, #16]
  415768:	ldp	x29, x30, [sp], #48
  41576c:	ret
  415770:	mov	w20, w11
  415774:	cmp	w10, #0x5
  415778:	b.eq	415724 <error@@Base+0x13978>  // b.none
  41577c:	b	415684 <error@@Base+0x138d8>
  415780:	ldr	x9, [x2, #16]
  415784:	ldr	w19, [x9, x3, lsl #2]
  415788:	ldr	x9, [x21, #40]
  41578c:	cmp	x9, #0x1
  415790:	b.lt	4157b4 <error@@Base+0x13a08>  // b.tstop
  415794:	ldr	x10, [x21]
  415798:	mov	x11, xzr
  41579c:	ldr	w12, [x10, x11, lsl #2]
  4157a0:	cmp	w19, w12
  4157a4:	b.eq	415828 <error@@Base+0x13a7c>  // b.none
  4157a8:	add	x11, x11, #0x1
  4157ac:	cmp	x11, x9
  4157b0:	b.lt	41579c <error@@Base+0x139f0>  // b.tstop
  4157b4:	ldr	x9, [x21, #72]
  4157b8:	cmp	x9, #0x1
  4157bc:	b.lt	4157ec <error@@Base+0x13a40>  // b.tstop
  4157c0:	mov	x22, xzr
  4157c4:	ldr	x8, [x21, #24]
  4157c8:	mov	w0, w19
  4157cc:	ldr	x1, [x8, x22, lsl #3]
  4157d0:	bl	4018a0 <iswctype@plt>
  4157d4:	cbnz	w0, 415828 <error@@Base+0x13a7c>
  4157d8:	ldr	x8, [x21, #72]
  4157dc:	add	x22, x22, #0x1
  4157e0:	cmp	x22, x8
  4157e4:	b.lt	4157c4 <error@@Base+0x13a18>  // b.tstop
  4157e8:	ldr	x8, [x21, #64]
  4157ec:	cmp	x8, #0x1
  4157f0:	b.lt	415838 <error@@Base+0x13a8c>  // b.tstop
  4157f4:	ldr	x9, [x21, #8]
  4157f8:	mov	x10, xzr
  4157fc:	b	41580c <error@@Base+0x13a60>
  415800:	add	x10, x10, #0x1
  415804:	cmp	x10, x8
  415808:	b.ge	415838 <error@@Base+0x13a8c>  // b.tcont
  41580c:	ldr	w11, [x9, x10, lsl #2]
  415810:	cmp	w11, w19
  415814:	b.hi	415800 <error@@Base+0x13a54>  // b.pmore
  415818:	ldr	x11, [x21, #16]
  41581c:	ldr	w11, [x11, x10, lsl #2]
  415820:	cmp	w19, w11
  415824:	b.hi	415800 <error@@Base+0x13a54>  // b.pmore
  415828:	mov	w0, w20
  41582c:	ldrb	w8, [x21, #32]
  415830:	tbz	w8, #0, 415844 <error@@Base+0x13a98>
  415834:	b	415854 <error@@Base+0x13aa8>
  415838:	mov	w0, wzr
  41583c:	ldrb	w8, [x21, #32]
  415840:	tbnz	w8, #0, 415854 <error@@Base+0x13aa8>
  415844:	ldp	x20, x19, [sp, #32]
  415848:	ldp	x22, x21, [sp, #16]
  41584c:	ldp	x29, x30, [sp], #48
  415850:	ret
  415854:	cmp	w0, #0x0
  415858:	b.le	415870 <error@@Base+0x13ac4>
  41585c:	mov	w0, wzr
  415860:	ldp	x20, x19, [sp, #32]
  415864:	ldp	x22, x21, [sp, #16]
  415868:	ldp	x29, x30, [sp], #48
  41586c:	ret
  415870:	cmp	w20, #0x1
  415874:	csinc	w0, w20, wzr, gt
  415878:	ldp	x20, x19, [sp, #32]
  41587c:	ldp	x22, x21, [sp, #16]
  415880:	ldp	x29, x30, [sp], #48
  415884:	ret
  415888:	mov	w19, wzr
  41588c:	ldr	x9, [x21, #40]
  415890:	cmp	x9, #0x1
  415894:	b.ge	415794 <error@@Base+0x139e8>  // b.tcont
  415898:	b	4157b4 <error@@Base+0x13a08>
  41589c:	ldr	x8, [x2, #8]
  4158a0:	ldrb	w10, [x8, x3]
  4158a4:	cmp	w10, #0xc2
  4158a8:	b.cc	41585c <error@@Base+0x13ab0>  // b.lo, b.ul, b.last
  4158ac:	ldr	x9, [x2, #88]
  4158b0:	add	x11, x3, #0x2
  4158b4:	cmp	x11, x9
  4158b8:	b.gt	41585c <error@@Base+0x13ab0>
  4158bc:	add	x11, x3, x8
  4158c0:	ldrb	w11, [x11, #1]
  4158c4:	cmp	w10, #0xdf
  4158c8:	b.hi	4158f4 <error@@Base+0x13b48>  // b.pmore
  4158cc:	sxtb	w8, w11
  4158d0:	cmp	w11, #0xbf
  4158d4:	mov	w9, #0xffffffff            	// #-1
  4158d8:	ccmp	w8, w9, #0x0, ls  // ls = plast
  4158dc:	mov	w8, #0x2                   	// #2
  4158e0:	csel	w0, wzr, w8, gt
  4158e4:	ldp	x20, x19, [sp, #32]
  4158e8:	ldp	x22, x21, [sp, #16]
  4158ec:	ldp	x29, x30, [sp], #48
  4158f0:	ret
  4158f4:	cmp	w10, #0xef
  4158f8:	b.hi	415914 <error@@Base+0x13b68>  // b.pmore
  4158fc:	cmp	w10, #0xe0
  415900:	mov	w10, #0x3                   	// #3
  415904:	b.ne	415970 <error@@Base+0x13bc4>  // b.any
  415908:	cmp	w11, #0xa0
  41590c:	b.cc	41585c <error@@Base+0x13ab0>  // b.lo, b.ul, b.last
  415910:	b	415970 <error@@Base+0x13bc4>
  415914:	cmp	w10, #0xf7
  415918:	b.hi	415934 <error@@Base+0x13b88>  // b.pmore
  41591c:	cmp	w10, #0xf0
  415920:	mov	w10, #0x4                   	// #4
  415924:	b.ne	415970 <error@@Base+0x13bc4>  // b.any
  415928:	cmp	w11, #0x90
  41592c:	b.cc	41585c <error@@Base+0x13ab0>  // b.lo, b.ul, b.last
  415930:	b	415970 <error@@Base+0x13bc4>
  415934:	cmp	w10, #0xfb
  415938:	b.hi	415954 <error@@Base+0x13ba8>  // b.pmore
  41593c:	cmp	w10, #0xf8
  415940:	mov	w10, #0x5                   	// #5
  415944:	b.ne	415970 <error@@Base+0x13bc4>  // b.any
  415948:	cmp	w11, #0x88
  41594c:	b.cc	41585c <error@@Base+0x13ab0>  // b.lo, b.ul, b.last
  415950:	b	415970 <error@@Base+0x13bc4>
  415954:	cmp	w10, #0xfd
  415958:	b.hi	41585c <error@@Base+0x13ab0>  // b.pmore
  41595c:	cmp	w10, #0xfc
  415960:	mov	w10, #0x6                   	// #6
  415964:	b.ne	415970 <error@@Base+0x13bc4>  // b.any
  415968:	cmp	w11, #0x84
  41596c:	b.cc	41585c <error@@Base+0x13ab0>  // b.lo, b.ul, b.last
  415970:	add	x11, x10, x3
  415974:	cmp	x11, x9
  415978:	b.gt	41585c <error@@Base+0x13ab0>
  41597c:	add	x8, x3, x8
  415980:	sub	x9, x10, #0x1
  415984:	add	x8, x8, #0x1
  415988:	ldrb	w11, [x8]
  41598c:	mov	w0, wzr
  415990:	sxtb	w12, w11
  415994:	tbz	w12, #31, 415844 <error@@Base+0x13a98>
  415998:	cmp	w11, #0xbf
  41599c:	b.hi	415844 <error@@Base+0x13a98>  // b.pmore
  4159a0:	subs	x9, x9, #0x1
  4159a4:	add	x8, x8, #0x1
  4159a8:	b.ne	415988 <error@@Base+0x13bdc>  // b.any
  4159ac:	mov	w0, w10
  4159b0:	ldp	x20, x19, [sp, #32]
  4159b4:	ldp	x22, x21, [sp, #16]
  4159b8:	ldp	x29, x30, [sp], #48
  4159bc:	ret
  4159c0:	sub	sp, sp, #0x30
  4159c4:	stp	x29, x30, [sp, #16]
  4159c8:	ldr	w10, [x1, #8]
  4159cc:	str	x19, [sp, #32]
  4159d0:	add	x29, sp, #0x10
  4159d4:	and	w8, w10, #0xff
  4159d8:	sub	w11, w8, #0x1
  4159dc:	cmp	w11, #0x6
  4159e0:	mov	w8, wzr
  4159e4:	b.hi	415b48 <error@@Base+0x13d9c>  // b.pmore
  4159e8:	ldr	x9, [x0, #8]
  4159ec:	adrp	x12, 419000 <error@@Base+0x17254>
  4159f0:	add	x12, x12, #0x18e
  4159f4:	ldrb	w9, [x9, x2]
  4159f8:	adr	x13, 415a08 <error@@Base+0x13c5c>
  4159fc:	ldrb	w14, [x12, x11]
  415a00:	add	x13, x13, x14, lsl #2
  415a04:	br	x13
  415a08:	ldrb	w8, [x1]
  415a0c:	cmp	w8, w9
  415a10:	b.eq	415a64 <error@@Base+0x13cb8>  // b.none
  415a14:	b	415b44 <error@@Base+0x13d98>
  415a18:	ldr	x8, [x1]
  415a1c:	lsr	x11, x9, #3
  415a20:	and	x11, x11, #0x18
  415a24:	ldr	x8, [x8, x11]
  415a28:	lsr	x8, x8, x9
  415a2c:	tbnz	w8, #0, 415a64 <error@@Base+0x13cb8>
  415a30:	b	415b44 <error@@Base+0x13d98>
  415a34:	sxtb	w8, w9
  415a38:	tbnz	w8, #31, 415b44 <error@@Base+0x13d98>
  415a3c:	cbz	w9, 415a58 <error@@Base+0x13cac>
  415a40:	cmp	w9, #0xa
  415a44:	b.ne	415a64 <error@@Base+0x13cb8>  // b.any
  415a48:	ldr	x8, [x0, #152]
  415a4c:	ldrb	w8, [x8, #216]
  415a50:	tbnz	w8, #6, 415a64 <error@@Base+0x13cb8>
  415a54:	b	415b44 <error@@Base+0x13d98>
  415a58:	ldr	x8, [x0, #152]
  415a5c:	ldrb	w8, [x8, #216]
  415a60:	tbnz	w8, #7, 415b44 <error@@Base+0x13d98>
  415a64:	tst	w10, #0x3ff00
  415a68:	b.eq	415ab8 <error@@Base+0x13d0c>  // b.none
  415a6c:	tbnz	x2, #63, 415aa4 <error@@Base+0x13cf8>
  415a70:	ldr	x8, [x0, #88]
  415a74:	cmp	x8, x2
  415a78:	b.eq	415b7c <error@@Base+0x13dd0>  // b.none
  415a7c:	ldr	w8, [x0, #144]
  415a80:	cmp	w8, #0x2
  415a84:	b.lt	415ac0 <error@@Base+0x13d14>  // b.tstop
  415a88:	ldr	x9, [x0, #16]
  415a8c:	ldr	w8, [x9, x2, lsl #2]
  415a90:	cmn	w8, #0x1
  415a94:	b.ne	415ae4 <error@@Base+0x13d38>  // b.any
  415a98:	cmp	x2, #0x0
  415a9c:	sub	x2, x2, #0x1
  415aa0:	b.gt	415a8c <error@@Base+0x13ce0>
  415aa4:	ldr	w11, [x0, #112]
  415aa8:	tst	w11, #0x1
  415aac:	cset	w12, eq  // eq = none
  415ab0:	tbnz	w10, #10, 415b2c <error@@Base+0x13d80>
  415ab4:	b	415b30 <error@@Base+0x13d84>
  415ab8:	mov	w8, #0x1                   	// #1
  415abc:	b	415b48 <error@@Base+0x13d9c>
  415ac0:	ldr	x8, [x0, #128]
  415ac4:	lsr	x11, x9, #3
  415ac8:	and	x11, x11, #0x18
  415acc:	ldr	x8, [x8, x11]
  415ad0:	lsr	x8, x8, x9
  415ad4:	tbz	w8, #0, 415b14 <error@@Base+0x13d68>
  415ad8:	mov	w12, wzr
  415adc:	mov	w11, #0x1                   	// #1
  415ae0:	b	415b30 <error@@Base+0x13d84>
  415ae4:	ldrb	w9, [x0, #142]
  415ae8:	cbnz	w9, 415b9c <error@@Base+0x13df0>
  415aec:	cmp	w8, #0xa
  415af0:	b.ne	415b1c <error@@Base+0x13d70>  // b.any
  415af4:	ldrb	w8, [x0, #141]
  415af8:	cmp	w8, #0x0
  415afc:	cset	w8, ne  // ne = any
  415b00:	lsl	w11, w8, #1
  415b04:	tst	w11, #0x1
  415b08:	cset	w12, eq  // eq = none
  415b0c:	tbnz	w10, #10, 415b2c <error@@Base+0x13d80>
  415b10:	b	415b30 <error@@Base+0x13d84>
  415b14:	cmp	w9, #0xa
  415b18:	b.eq	415af4 <error@@Base+0x13d48>  // b.none
  415b1c:	mov	w11, wzr
  415b20:	tst	w11, #0x1
  415b24:	cset	w12, eq  // eq = none
  415b28:	tbz	w10, #10, 415b30 <error@@Base+0x13d84>
  415b2c:	tbz	w11, #0, 415b44 <error@@Base+0x13d98>
  415b30:	ldr	w8, [x1, #8]
  415b34:	tbnz	w12, #0, 415b3c <error@@Base+0x13d90>
  415b38:	tbnz	w8, #11, 415b44 <error@@Base+0x13d98>
  415b3c:	tbnz	w11, #1, 415b5c <error@@Base+0x13db0>
  415b40:	tbz	w8, #13, 415b5c <error@@Base+0x13db0>
  415b44:	mov	w8, wzr
  415b48:	mov	w0, w8
  415b4c:	ldr	x19, [sp, #32]
  415b50:	ldp	x29, x30, [sp, #16]
  415b54:	add	sp, sp, #0x30
  415b58:	ret
  415b5c:	tst	w8, #0x8000
  415b60:	cset	w8, eq  // eq = none
  415b64:	and	w9, w11, #0x8
  415b68:	orr	w0, w8, w9, lsr #3
  415b6c:	ldr	x19, [sp, #32]
  415b70:	ldp	x29, x30, [sp, #16]
  415b74:	add	sp, sp, #0x30
  415b78:	ret
  415b7c:	ldr	w8, [x0, #160]
  415b80:	mov	w9, #0xa                   	// #10
  415b84:	and	w8, w8, #0x2
  415b88:	eor	w11, w8, w9
  415b8c:	tst	w11, #0x1
  415b90:	cset	w12, eq  // eq = none
  415b94:	tbnz	w10, #10, 415b2c <error@@Base+0x13d80>
  415b98:	b	415b30 <error@@Base+0x13d84>
  415b9c:	str	x0, [sp]
  415ba0:	mov	w0, w8
  415ba4:	stur	w10, [x29, #-4]
  415ba8:	str	x1, [x29, #24]
  415bac:	mov	w19, w8
  415bb0:	bl	401b20 <iswalnum@plt>
  415bb4:	mov	w12, wzr
  415bb8:	cmp	w19, #0x5f
  415bbc:	mov	w11, #0x1                   	// #1
  415bc0:	b.eq	415be0 <error@@Base+0x13e34>  // b.none
  415bc4:	mov	w9, w0
  415bc8:	ldr	x1, [x29, #24]
  415bcc:	ldr	x0, [sp]
  415bd0:	ldur	w10, [x29, #-4]
  415bd4:	mov	w8, w19
  415bd8:	cbz	w9, 415aec <error@@Base+0x13d40>
  415bdc:	b	415b30 <error@@Base+0x13d84>
  415be0:	ldr	x1, [x29, #24]
  415be4:	b	415b30 <error@@Base+0x13d84>
  415be8:	sub	sp, sp, #0xd0
  415bec:	stp	x29, x30, [sp, #112]
  415bf0:	stp	x28, x27, [sp, #128]
  415bf4:	stp	x26, x25, [sp, #144]
  415bf8:	stp	x24, x23, [sp, #160]
  415bfc:	stp	x22, x21, [sp, #176]
  415c00:	stp	x20, x19, [sp, #192]
  415c04:	ldp	x19, x21, [x1, #16]
  415c08:	mov	w8, #0x1                   	// #1
  415c0c:	add	x29, sp, #0x70
  415c10:	mov	x22, x0
  415c14:	dup	v0.2d, x8
  415c18:	mov	w0, #0x8                   	// #8
  415c1c:	mov	x20, x1
  415c20:	stur	q0, [x29, #-32]
  415c24:	bl	4018b0 <malloc@plt>
  415c28:	stur	x0, [x29, #-16]
  415c2c:	cbz	x0, 4161f4 <error@@Base+0x14448>
  415c30:	str	x19, [x0]
  415c34:	sub	x3, x29, #0x20
  415c38:	mov	x0, x22
  415c3c:	mov	x1, x20
  415c40:	mov	x2, x21
  415c44:	stp	x22, x20, [x29, #-48]
  415c48:	bl	416208 <error@@Base+0x1445c>
  415c4c:	cbnz	w0, 4161ec <error@@Base+0x14440>
  415c50:	mov	w8, #0x1                   	// #1
  415c54:	mov	w10, wzr
  415c58:	dup	v0.2d, x8
  415c5c:	mov	w28, #0x28                  	// #40
  415c60:	str	q0, [sp]
  415c64:	b	415c84 <error@@Base+0x13ed8>
  415c68:	sub	x3, x29, #0x20
  415c6c:	mov	x0, x15
  415c70:	mov	x1, x14
  415c74:	mov	x2, x21
  415c78:	bl	416208 <error@@Base+0x1445c>
  415c7c:	ldr	w10, [sp, #20]
  415c80:	cbnz	w0, 4161ec <error@@Base+0x14440>
  415c84:	mov	x11, x21
  415c88:	subs	x21, x21, #0x1
  415c8c:	b.lt	416194 <error@@Base+0x143e8>  // b.tstop
  415c90:	ldp	x15, x14, [x29, #-48]
  415c94:	ldr	x0, [x14]
  415c98:	ldr	w9, [x15, #224]
  415c9c:	ldr	x8, [x0, x11, lsl #3]
  415ca0:	cmp	x8, #0x0
  415ca4:	csinc	w10, wzr, w10, ne  // ne = any
  415ca8:	cmp	w10, w9
  415cac:	b.gt	4161a4 <error@@Base+0x143f8>
  415cb0:	stur	xzr, [x29, #-24]
  415cb4:	ldr	x8, [x15, #184]
  415cb8:	str	w10, [sp, #20]
  415cbc:	ldr	x9, [x8, x21, lsl #3]
  415cc0:	cbz	x9, 415c68 <error@@Base+0x13ebc>
  415cc4:	ldr	x8, [x9, #40]
  415cc8:	cmp	x8, #0x1
  415ccc:	b.lt	415c68 <error@@Base+0x13ebc>  // b.tstop
  415cd0:	ldr	x8, [x15, #152]
  415cd4:	mov	x22, xzr
  415cd8:	str	x9, [sp, #32]
  415cdc:	stp	x11, x8, [sp, #48]
  415ce0:	b	415d20 <error@@Base+0x13f74>
  415ce4:	ldur	x9, [x29, #-32]
  415ce8:	cbz	x9, 415f54 <error@@Base+0x141a8>
  415cec:	ldur	x8, [x29, #-24]
  415cf0:	ldr	x19, [sp, #40]
  415cf4:	cbnz	x8, 4160fc <error@@Base+0x14350>
  415cf8:	ldur	x8, [x29, #-16]
  415cfc:	str	x19, [x8]
  415d00:	ldur	x8, [x29, #-24]
  415d04:	add	x8, x8, #0x1
  415d08:	stur	x8, [x29, #-24]
  415d0c:	ldr	x9, [sp, #32]
  415d10:	add	x22, x22, #0x1
  415d14:	ldr	x8, [x9, #40]
  415d18:	cmp	x22, x8
  415d1c:	b.ge	415c68 <error@@Base+0x13ebc>  // b.tcont
  415d20:	ldr	x8, [x9, #48]
  415d24:	ldr	x20, [x8, x22, lsl #3]
  415d28:	ldr	x8, [sp, #56]
  415d2c:	ldr	x8, [x8]
  415d30:	add	x8, x8, x20, lsl #4
  415d34:	ldrb	w8, [x8, #10]
  415d38:	tbnz	w8, #4, 415dd0 <error@@Base+0x14024>
  415d3c:	ldr	x8, [sp, #56]
  415d40:	mov	x0, x15
  415d44:	mov	x2, x21
  415d48:	mov	x19, x20
  415d4c:	ldr	x8, [x8]
  415d50:	add	x1, x8, x20, lsl #4
  415d54:	bl	4159c0 <error@@Base+0x13c14>
  415d58:	ldr	x16, [sp, #48]
  415d5c:	ldp	x15, x14, [x29, #-48]
  415d60:	tbz	w0, #0, 415d0c <error@@Base+0x13f60>
  415d64:	ldr	x8, [x14]
  415d68:	ldr	x9, [x8, x16, lsl #3]
  415d6c:	cbz	x9, 415d0c <error@@Base+0x13f60>
  415d70:	ldr	x8, [x9, #16]
  415d74:	subs	x10, x8, #0x1
  415d78:	b.lt	415d0c <error@@Base+0x13f60>  // b.tstop
  415d7c:	ldr	x8, [sp, #56]
  415d80:	ldr	x9, [x9, #24]
  415d84:	mov	x11, x19
  415d88:	mov	x11, xzr
  415d8c:	ldr	x8, [x8, #24]
  415d90:	ldr	x8, [x8, x19, lsl #3]
  415d94:	b.eq	415db8 <error@@Base+0x1400c>  // b.none
  415d98:	add	x12, x11, x10
  415d9c:	lsr	x12, x12, #1
  415da0:	ldr	x13, [x9, x12, lsl #3]
  415da4:	cmp	x13, x8
  415da8:	csinc	x11, x11, x12, ge  // ge = tcont
  415dac:	csel	x10, x10, x12, lt  // lt = tstop
  415db0:	cmp	x11, x10
  415db4:	b.cc	415d98 <error@@Base+0x13fec>  // b.lo, b.ul, b.last
  415db8:	ldr	x9, [x9, x11, lsl #3]
  415dbc:	cmp	x9, x8
  415dc0:	b.ne	415d0c <error@@Base+0x13f60>  // b.any
  415dc4:	mov	w0, #0x1                   	// #1
  415dc8:	mov	x20, x19
  415dcc:	b	415e80 <error@@Base+0x140d4>
  415dd0:	ldr	x23, [x15, #152]
  415dd4:	ldr	x19, [x14, #24]
  415dd8:	mov	x1, x20
  415ddc:	mov	x2, x15
  415de0:	mov	x0, x23
  415de4:	mov	x3, x21
  415de8:	bl	415648 <error@@Base+0x1389c>
  415dec:	cmp	w0, #0x1
  415df0:	b.lt	415e0c <error@@Base+0x14060>  // b.tstop
  415df4:	add	x8, x21, w0, uxtw
  415df8:	cmp	x8, x19
  415dfc:	b.le	415e1c <error@@Base+0x14070>
  415e00:	ldp	x15, x14, [x29, #-48]
  415e04:	ldr	x16, [sp, #48]
  415e08:	b	415e80 <error@@Base+0x140d4>
  415e0c:	ldp	x15, x14, [x29, #-48]
  415e10:	ldr	x16, [sp, #48]
  415e14:	cbnz	w0, 415e80 <error@@Base+0x140d4>
  415e18:	b	415d3c <error@@Base+0x13f90>
  415e1c:	ldp	x15, x14, [x29, #-48]
  415e20:	ldr	x16, [sp, #48]
  415e24:	ldr	x9, [x14]
  415e28:	ldr	x9, [x9, x8, lsl #3]
  415e2c:	cbz	x9, 415d3c <error@@Base+0x13f90>
  415e30:	ldr	x8, [x9, #16]
  415e34:	subs	x10, x8, #0x1
  415e38:	b.lt	415d3c <error@@Base+0x13f90>  // b.tstop
  415e3c:	ldr	x8, [x23, #24]
  415e40:	ldr	x9, [x9, #24]
  415e44:	mov	x11, xzr
  415e48:	ldr	x8, [x8, x20, lsl #3]
  415e4c:	b.eq	415e70 <error@@Base+0x140c4>  // b.none
  415e50:	add	x12, x11, x10
  415e54:	lsr	x12, x12, #1
  415e58:	ldr	x13, [x9, x12, lsl #3]
  415e5c:	cmp	x13, x8
  415e60:	csinc	x11, x11, x12, ge  // ge = tcont
  415e64:	csel	x10, x10, x12, lt  // lt = tstop
  415e68:	cmp	x11, x10
  415e6c:	b.cc	415e50 <error@@Base+0x140a4>  // b.lo, b.ul, b.last
  415e70:	cbz	w0, 415d3c <error@@Base+0x13f90>
  415e74:	ldr	x9, [x9, x11, lsl #3]
  415e78:	cmp	x9, x8
  415e7c:	b.ne	415d3c <error@@Base+0x13f90>  // b.any
  415e80:	ldr	x8, [x14, #40]
  415e84:	str	x20, [sp, #40]
  415e88:	cbz	x8, 415ce4 <error@@Base+0x13f38>
  415e8c:	ldr	x9, [sp, #56]
  415e90:	ldr	x11, [sp, #40]
  415e94:	add	x23, x21, w0, sxtw
  415e98:	mov	x24, xzr
  415e9c:	ldr	x10, [x9, #24]
  415ea0:	ldr	x9, [x15, #200]
  415ea4:	ldr	x10, [x10, x11, lsl #3]
  415ea8:	cmp	x9, #0x1
  415eac:	str	x10, [sp, #24]
  415eb0:	b.lt	415ee8 <error@@Base+0x1413c>  // b.tstop
  415eb4:	ldr	x10, [x15, #216]
  415eb8:	mov	x11, x9
  415ebc:	add	x12, x11, x24
  415ec0:	cmp	x12, #0x0
  415ec4:	cinc	x12, x12, lt  // lt = tstop
  415ec8:	asr	x12, x12, #1
  415ecc:	madd	x13, x12, x28, x10
  415ed0:	ldr	x13, [x13, #8]
  415ed4:	cmp	x13, x23
  415ed8:	csel	x11, x11, x12, lt  // lt = tstop
  415edc:	csinc	x24, x24, x12, ge  // ge = tcont
  415ee0:	cmp	x24, x11
  415ee4:	b.lt	415ebc <error@@Base+0x14110>  // b.tstop
  415ee8:	cmp	x24, x9
  415eec:	b.ge	415f04 <error@@Base+0x14158>  // b.tcont
  415ef0:	ldr	x10, [x15, #216]
  415ef4:	madd	x10, x24, x28, x10
  415ef8:	ldr	x10, [x10, #8]
  415efc:	cmp	x10, x23
  415f00:	b.eq	415f08 <error@@Base+0x1415c>  // b.none
  415f04:	mov	x24, #0xffffffffffffffff    	// #-1
  415f08:	cmp	x9, #0x1
  415f0c:	b.lt	415f7c <error@@Base+0x141d0>  // b.tstop
  415f10:	ldr	x10, [x15, #216]
  415f14:	mov	x25, xzr
  415f18:	mov	x11, x9
  415f1c:	add	x12, x11, x25
  415f20:	cmp	x12, #0x0
  415f24:	cinc	x12, x12, lt  // lt = tstop
  415f28:	asr	x12, x12, #1
  415f2c:	madd	x13, x12, x28, x10
  415f30:	ldr	x13, [x13, #8]
  415f34:	cmp	x13, x21
  415f38:	csel	x11, x11, x12, lt  // lt = tstop
  415f3c:	csinc	x25, x25, x12, ge  // ge = tcont
  415f40:	cmp	x25, x11
  415f44:	b.lt	415f1c <error@@Base+0x14170>  // b.tstop
  415f48:	cmp	x25, x9
  415f4c:	b.lt	415f88 <error@@Base+0x141dc>  // b.tstop
  415f50:	b	415f9c <error@@Base+0x141f0>
  415f54:	ldr	q0, [sp]
  415f58:	mov	w0, #0x8                   	// #8
  415f5c:	stur	q0, [x29, #-32]
  415f60:	bl	4018b0 <malloc@plt>
  415f64:	ldr	x8, [sp, #40]
  415f68:	stur	x0, [x29, #-16]
  415f6c:	cbz	x0, 4161e0 <error@@Base+0x14434>
  415f70:	ldp	x15, x14, [x29, #-48]
  415f74:	str	x8, [x0]
  415f78:	b	415d0c <error@@Base+0x13f60>
  415f7c:	mov	x25, xzr
  415f80:	cmp	x25, x9
  415f84:	b.ge	415f9c <error@@Base+0x141f0>  // b.tcont
  415f88:	ldr	x9, [x15, #216]
  415f8c:	madd	x9, x25, x28, x9
  415f90:	ldr	x9, [x9, #8]
  415f94:	cmp	x9, x21
  415f98:	b.eq	415fa0 <error@@Base+0x141f4>  // b.none
  415f9c:	mov	x25, #0xffffffffffffffff    	// #-1
  415fa0:	cmp	x8, #0x1
  415fa4:	b.lt	415ce4 <error@@Base+0x13f38>  // b.tstop
  415fa8:	ldr	x20, [x15, #152]
  415fac:	mov	x19, xzr
  415fb0:	ldr	x8, [x14, #48]
  415fb4:	ldr	x9, [x15, #216]
  415fb8:	ldr	x12, [x20]
  415fbc:	ldr	x8, [x8, x19, lsl #3]
  415fc0:	madd	x10, x8, x28, x9
  415fc4:	ldr	x11, [x10]
  415fc8:	ldr	x10, [x10, #16]
  415fcc:	lsl	x11, x11, #4
  415fd0:	ldr	x26, [x12, x11]
  415fd4:	cmp	x10, x23
  415fd8:	b.le	415fec <error@@Base+0x14240>
  415fdc:	mov	w27, #0xffffffff            	// #-1
  415fe0:	cmp	x10, x16
  415fe4:	b.lt	416060 <error@@Base+0x142b4>  // b.tstop
  415fe8:	b	4160cc <error@@Base+0x14320>
  415fec:	madd	x11, x8, x28, x9
  415ff0:	ldr	x11, [x11, #24]
  415ff4:	cmp	x11, x23
  415ff8:	b.ge	41600c <error@@Base+0x14260>  // b.tcont
  415ffc:	mov	w27, #0x1                   	// #1
  416000:	cmp	x10, x16
  416004:	b.lt	416060 <error@@Base+0x142b4>  // b.tstop
  416008:	b	4160cc <error@@Base+0x14320>
  41600c:	cmp	x10, x23
  416010:	cset	w1, eq  // eq = none
  416014:	cmp	x11, x23
  416018:	cset	w11, eq  // eq = none
  41601c:	bfi	w1, w11, #1, #1
  416020:	cbz	w1, 4160c0 <error@@Base+0x14314>
  416024:	ldr	x3, [sp, #24]
  416028:	mov	x0, x15
  41602c:	mov	x2, x26
  416030:	mov	x4, x24
  416034:	bl	41738c <error@@Base+0x155e0>
  416038:	ldp	x15, x14, [x29, #-48]
  41603c:	ldr	x16, [sp, #48]
  416040:	mov	w27, w0
  416044:	ldr	x8, [x14, #48]
  416048:	ldr	x9, [x15, #216]
  41604c:	ldr	x8, [x8, x19, lsl #3]
  416050:	madd	x10, x8, x28, x9
  416054:	ldr	x10, [x10, #16]
  416058:	cmp	x10, x16
  41605c:	b.ge	4160cc <error@@Base+0x14320>  // b.tcont
  416060:	madd	x8, x8, x28, x9
  416064:	ldr	x8, [x8, #24]
  416068:	cmp	x8, x21
  41606c:	b.ge	416080 <error@@Base+0x142d4>  // b.tcont
  416070:	mov	w0, #0x1                   	// #1
  416074:	cmp	w0, w27
  416078:	b.eq	4160d8 <error@@Base+0x1432c>  // b.none
  41607c:	b	415d0c <error@@Base+0x13f60>
  416080:	cmp	x10, x21
  416084:	cset	w1, eq  // eq = none
  416088:	cmp	x8, x21
  41608c:	cset	w8, eq  // eq = none
  416090:	bfi	w1, w8, #1, #1
  416094:	cbz	w1, 4160ec <error@@Base+0x14340>
  416098:	ldr	x3, [sp, #40]
  41609c:	mov	x0, x15
  4160a0:	mov	x2, x26
  4160a4:	mov	x4, x25
  4160a8:	bl	41738c <error@@Base+0x155e0>
  4160ac:	ldr	x16, [sp, #48]
  4160b0:	ldp	x15, x14, [x29, #-48]
  4160b4:	cmp	w0, w27
  4160b8:	b.eq	4160d8 <error@@Base+0x1432c>  // b.none
  4160bc:	b	415d0c <error@@Base+0x13f60>
  4160c0:	mov	w27, wzr
  4160c4:	cmp	x10, x16
  4160c8:	b.lt	416060 <error@@Base+0x142b4>  // b.tstop
  4160cc:	mov	w0, #0xffffffff            	// #-1
  4160d0:	cmp	w0, w27
  4160d4:	b.ne	415d0c <error@@Base+0x13f60>  // b.any
  4160d8:	ldr	x8, [x14, #40]
  4160dc:	add	x19, x19, #0x1
  4160e0:	cmp	x19, x8
  4160e4:	b.lt	415fb0 <error@@Base+0x14204>  // b.tstop
  4160e8:	b	415ce4 <error@@Base+0x13f38>
  4160ec:	mov	w0, wzr
  4160f0:	cmp	w0, w27
  4160f4:	b.eq	4160d8 <error@@Base+0x1432c>  // b.none
  4160f8:	b	415d0c <error@@Base+0x13f60>
  4160fc:	cmp	x9, x8
  416100:	b.ne	41612c <error@@Base+0x14380>  // b.any
  416104:	ldur	x0, [x29, #-16]
  416108:	lsl	x8, x9, #1
  41610c:	lsl	x1, x9, #4
  416110:	stur	x8, [x29, #-32]
  416114:	bl	401950 <realloc@plt>
  416118:	cbz	x0, 416200 <error@@Base+0x14454>
  41611c:	ldur	x8, [x29, #-24]
  416120:	ldp	x15, x14, [x29, #-48]
  416124:	stur	x0, [x29, #-16]
  416128:	b	416130 <error@@Base+0x14384>
  41612c:	ldur	x0, [x29, #-16]
  416130:	ldr	x9, [x0]
  416134:	cmp	x9, x19
  416138:	b.le	416164 <error@@Base+0x143b8>
  41613c:	cmp	x8, #0x1
  416140:	b.lt	41618c <error@@Base+0x143e0>  // b.tstop
  416144:	mov	x9, x8
  416148:	add	x10, x0, x9, lsl #3
  41614c:	ldur	x11, [x10, #-8]
  416150:	subs	x8, x9, #0x1
  416154:	mov	x9, x8
  416158:	str	x11, [x10]
  41615c:	b.gt	416148 <error@@Base+0x1439c>
  416160:	b	41618c <error@@Base+0x143e0>
  416164:	add	x9, x0, x8, lsl #3
  416168:	ldur	x9, [x9, #-8]
  41616c:	cmp	x9, x19
  416170:	b.le	41618c <error@@Base+0x143e0>
  416174:	add	x10, x0, x8, lsl #3
  416178:	str	x9, [x10]
  41617c:	ldur	x9, [x10, #-16]
  416180:	sub	x8, x8, #0x1
  416184:	cmp	x9, x19
  416188:	b.gt	416174 <error@@Base+0x143c8>
  41618c:	str	x19, [x0, x8, lsl #3]
  416190:	b	415d00 <error@@Base+0x13f54>
  416194:	mov	w22, wzr
  416198:	ldur	x0, [x29, #-16]
  41619c:	bl	401aa0 <free@plt>
  4161a0:	b	4161bc <error@@Base+0x14410>
  4161a4:	lsl	x2, x11, #3
  4161a8:	mov	w1, wzr
  4161ac:	bl	401920 <memset@plt>
  4161b0:	ldur	x0, [x29, #-16]
  4161b4:	bl	401aa0 <free@plt>
  4161b8:	mov	w22, wzr
  4161bc:	mov	w0, w22
  4161c0:	ldp	x20, x19, [sp, #192]
  4161c4:	ldp	x22, x21, [sp, #176]
  4161c8:	ldp	x24, x23, [sp, #160]
  4161cc:	ldp	x26, x25, [sp, #144]
  4161d0:	ldp	x28, x27, [sp, #128]
  4161d4:	ldp	x29, x30, [sp, #112]
  4161d8:	add	sp, sp, #0xd0
  4161dc:	ret
  4161e0:	stp	xzr, xzr, [x29, #-32]
  4161e4:	mov	w22, #0xc                   	// #12
  4161e8:	b	416198 <error@@Base+0x143ec>
  4161ec:	mov	w22, w0
  4161f0:	b	416198 <error@@Base+0x143ec>
  4161f4:	stp	xzr, xzr, [x29, #-32]
  4161f8:	mov	w22, #0xc                   	// #12
  4161fc:	b	4161bc <error@@Base+0x14410>
  416200:	mov	w22, #0xc                   	// #12
  416204:	b	416198 <error@@Base+0x143ec>
  416208:	sub	sp, sp, #0x150
  41620c:	stp	x29, x30, [sp, #240]
  416210:	stp	x28, x27, [sp, #256]
  416214:	stp	x26, x25, [sp, #272]
  416218:	stp	x24, x23, [sp, #288]
  41621c:	stp	x22, x21, [sp, #304]
  416220:	stp	x20, x19, [sp, #320]
  416224:	add	x29, sp, #0xf0
  416228:	ldr	x24, [x0, #152]
  41622c:	stur	wzr, [x29, #-100]
  416230:	ldr	x8, [x0, #184]
  416234:	stur	x2, [x29, #-112]
  416238:	ldr	x21, [x8, x2, lsl #3]
  41623c:	ldr	x8, [x3, #8]
  416240:	stp	x0, x1, [sp, #112]
  416244:	add	x9, x21, #0x8
  416248:	cmp	x21, #0x0
  41624c:	csel	x27, xzr, x9, eq  // eq = none
  416250:	cbz	x8, 416588 <error@@Base+0x147dc>
  416254:	mov	x23, x3
  416258:	cbz	x21, 4165a0 <error@@Base+0x147f4>
  41625c:	sub	x0, x29, #0x60
  416260:	mov	x1, x24
  416264:	mov	x2, x23
  416268:	stur	wzr, [x29, #-96]
  41626c:	bl	4153cc <error@@Base+0x13620>
  416270:	ldur	w26, [x29, #-96]
  416274:	cbnz	w26, 416dd4 <error@@Base+0x15028>
  416278:	mov	x22, x0
  41627c:	ldr	x8, [x22, #56]!
  416280:	mov	x25, x0
  416284:	cbnz	x8, 4162f4 <error@@Base+0x14548>
  416288:	ldr	x8, [x23, #8]
  41628c:	lsl	x0, x8, #3
  416290:	stp	x8, xzr, [x25, #56]
  416294:	bl	4018b0 <malloc@plt>
  416298:	cmp	x0, #0x0
  41629c:	mov	w26, #0xc                   	// #12
  4162a0:	csel	w8, w26, wzr, eq  // eq = none
  4162a4:	str	x0, [x25, #72]
  4162a8:	stur	w8, [x29, #-96]
  4162ac:	cbz	x0, 416dd4 <error@@Base+0x15028>
  4162b0:	ldr	x8, [x23, #8]
  4162b4:	cmp	x8, #0x1
  4162b8:	b.lt	4162f4 <error@@Base+0x14548>  // b.tstop
  4162bc:	mov	x19, xzr
  4162c0:	mov	w20, #0x18                  	// #24
  4162c4:	ldr	x8, [x23, #16]
  4162c8:	ldr	x9, [x24, #56]
  4162cc:	mov	x0, x22
  4162d0:	ldr	x8, [x8, x19, lsl #3]
  4162d4:	madd	x1, x8, x20, x9
  4162d8:	bl	410e28 <error@@Base+0xf07c>
  4162dc:	cbnz	w0, 416dcc <error@@Base+0x15020>
  4162e0:	ldr	x8, [x23, #8]
  4162e4:	add	x19, x19, #0x1
  4162e8:	cmp	x19, x8
  4162ec:	b.lt	4162c4 <error@@Base+0x14518>  // b.tstop
  4162f0:	stur	wzr, [x29, #-96]
  4162f4:	mov	x0, x23
  4162f8:	mov	x1, x27
  4162fc:	mov	x2, x22
  416300:	bl	416e04 <error@@Base+0x15058>
  416304:	stur	w0, [x29, #-100]
  416308:	cbnz	w0, 416de4 <error@@Base+0x15038>
  41630c:	ldr	x15, [sp, #120]
  416310:	ldr	x8, [x15, #40]
  416314:	cbz	x8, 4165a0 <error@@Base+0x147f4>
  416318:	ldur	x14, [x29, #-112]
  41631c:	cmp	x8, #0x1
  416320:	b.lt	41659c <error@@Base+0x147f0>  // b.tstop
  416324:	ldr	x8, [sp, #112]
  416328:	mov	x20, xzr
  41632c:	mov	w25, #0x18                  	// #24
  416330:	ldr	x22, [x8, #216]
  416334:	b	416348 <error@@Base+0x1459c>
  416338:	ldr	x8, [x15, #40]
  41633c:	add	x20, x20, #0x1
  416340:	cmp	x20, x8
  416344:	b.ge	41659c <error@@Base+0x147f0>  // b.tcont
  416348:	ldr	x8, [x15, #48]
  41634c:	mov	w9, #0x28                  	// #40
  416350:	ldr	x8, [x8, x20, lsl #3]
  416354:	madd	x9, x8, x9, x22
  416358:	ldr	x9, [x9, #16]
  41635c:	cmp	x9, x14
  416360:	b.ge	416338 <error@@Base+0x1458c>  // b.tcont
  416364:	mov	w9, #0x28                  	// #40
  416368:	madd	x9, x8, x9, x22
  41636c:	ldr	x9, [x9, #8]
  416370:	cmp	x9, x14
  416374:	b.lt	416338 <error@@Base+0x1458c>  // b.tstop
  416378:	mov	w9, #0x28                  	// #40
  41637c:	madd	x8, x8, x9, x22
  416380:	ldr	x10, [x8]
  416384:	ldr	x9, [x24]
  416388:	ldr	x11, [x8, #24]
  41638c:	lsl	x8, x10, #4
  416390:	ldr	x19, [x9, x8]
  416394:	ldr	x8, [x23, #8]
  416398:	cmp	x11, x14
  41639c:	b.ne	416404 <error@@Base+0x14658>  // b.any
  4163a0:	cmp	x8, #0x1
  4163a4:	b.lt	416338 <error@@Base+0x1458c>  // b.tstop
  4163a8:	ldr	x10, [x23, #16]
  4163ac:	mov	x28, #0xffffffffffffffff    	// #-1
  4163b0:	mov	x1, #0xffffffffffffffff    	// #-1
  4163b4:	b	4163d4 <error@@Base+0x14628>
  4163b8:	lsl	x12, x11, #4
  4163bc:	ldr	x12, [x9, x12]
  4163c0:	cmp	x19, x12
  4163c4:	csel	x28, x11, x28, eq  // eq = none
  4163c8:	subs	x8, x8, #0x1
  4163cc:	add	x10, x10, #0x8
  4163d0:	b.eq	416474 <error@@Base+0x146c8>  // b.none
  4163d4:	ldr	x11, [x10]
  4163d8:	add	x12, x9, x11, lsl #4
  4163dc:	ldrb	w12, [x12, #8]
  4163e0:	cmp	w12, #0x9
  4163e4:	b.eq	4163b8 <error@@Base+0x1460c>  // b.none
  4163e8:	cmp	w12, #0x8
  4163ec:	b.ne	4163c8 <error@@Base+0x1461c>  // b.any
  4163f0:	lsl	x12, x11, #4
  4163f4:	ldr	x12, [x9, x12]
  4163f8:	cmp	x19, x12
  4163fc:	csel	x1, x11, x1, eq  // eq = none
  416400:	b	4163c8 <error@@Base+0x1461c>
  416404:	cmp	x8, #0x1
  416408:	b.lt	416338 <error@@Base+0x1458c>  // b.tstop
  41640c:	mov	x28, xzr
  416410:	ldr	x10, [x23, #16]
  416414:	ldr	x1, [x10, x28, lsl #3]
  416418:	add	x10, x9, x1, lsl #4
  41641c:	ldr	w10, [x10, #8]
  416420:	and	w10, w10, #0xfe
  416424:	orr	w10, w10, #0x1
  416428:	cmp	w10, #0x9
  41642c:	b.ne	416460 <error@@Base+0x146b4>  // b.any
  416430:	lsl	x10, x1, #4
  416434:	ldr	x9, [x9, x10]
  416438:	cmp	x19, x9
  41643c:	b.ne	416460 <error@@Base+0x146b4>  // b.any
  416440:	mov	x0, x24
  416444:	mov	x2, x23
  416448:	mov	x3, x27
  41644c:	bl	416fd8 <error@@Base+0x1522c>
  416450:	cbnz	w0, 416da0 <error@@Base+0x14ff4>
  416454:	ldr	x8, [x23, #8]
  416458:	ldur	x14, [x29, #-112]
  41645c:	ldr	x15, [sp, #120]
  416460:	add	x28, x28, #0x1
  416464:	cmp	x28, x8
  416468:	b.ge	416338 <error@@Base+0x1458c>  // b.tcont
  41646c:	ldr	x9, [x24]
  416470:	b	416410 <error@@Base+0x14664>
  416474:	tbnz	x1, #63, 416494 <error@@Base+0x146e8>
  416478:	mov	x0, x24
  41647c:	mov	x2, x23
  416480:	mov	x3, x27
  416484:	bl	416fd8 <error@@Base+0x1522c>
  416488:	ldr	x15, [sp, #120]
  41648c:	ldur	x14, [x29, #-112]
  416490:	cbnz	w0, 416da0 <error@@Base+0x14ff4>
  416494:	tbnz	x28, #63, 416338 <error@@Base+0x1458c>
  416498:	ldr	x8, [x23, #8]
  41649c:	cmp	x8, #0x1
  4164a0:	b.lt	416338 <error@@Base+0x1458c>  // b.tstop
  4164a4:	mov	x19, xzr
  4164a8:	b	4164dc <error@@Base+0x14730>
  4164ac:	mov	x0, x24
  4164b0:	mov	x2, x23
  4164b4:	mov	x3, x27
  4164b8:	bl	416fd8 <error@@Base+0x1522c>
  4164bc:	cbnz	w0, 416da0 <error@@Base+0x14ff4>
  4164c0:	ldr	x8, [x23, #8]
  4164c4:	ldur	x14, [x29, #-112]
  4164c8:	ldr	x15, [sp, #120]
  4164cc:	sub	x19, x19, #0x1
  4164d0:	add	x19, x19, #0x1
  4164d4:	cmp	x19, x8
  4164d8:	b.ge	416338 <error@@Base+0x1458c>  // b.tcont
  4164dc:	ldr	x9, [x23, #16]
  4164e0:	ldr	x1, [x9, x19, lsl #3]
  4164e4:	ldr	x9, [x24, #56]
  4164e8:	madd	x10, x1, x25, x9
  4164ec:	ldr	x10, [x10, #8]
  4164f0:	subs	x10, x10, #0x1
  4164f4:	b.lt	416534 <error@@Base+0x14788>  // b.tstop
  4164f8:	madd	x9, x1, x25, x9
  4164fc:	ldr	x9, [x9, #16]
  416500:	mov	x11, xzr
  416504:	b.eq	416528 <error@@Base+0x1477c>  // b.none
  416508:	add	x12, x11, x10
  41650c:	lsr	x12, x12, #1
  416510:	ldr	x13, [x9, x12, lsl #3]
  416514:	cmp	x13, x28
  416518:	csinc	x11, x11, x12, ge  // ge = tcont
  41651c:	csel	x10, x10, x12, lt  // lt = tstop
  416520:	cmp	x11, x10
  416524:	b.cc	416508 <error@@Base+0x1475c>  // b.lo, b.ul, b.last
  416528:	ldr	x9, [x9, x11, lsl #3]
  41652c:	cmp	x9, x28
  416530:	b.eq	4164d0 <error@@Base+0x14724>  // b.none
  416534:	ldr	x9, [x24, #48]
  416538:	madd	x10, x1, x25, x9
  41653c:	ldr	x10, [x10, #8]
  416540:	subs	x10, x10, #0x1
  416544:	b.lt	4164ac <error@@Base+0x14700>  // b.tstop
  416548:	madd	x9, x1, x25, x9
  41654c:	ldr	x9, [x9, #16]
  416550:	mov	x11, xzr
  416554:	b.eq	416578 <error@@Base+0x147cc>  // b.none
  416558:	add	x12, x11, x10
  41655c:	lsr	x12, x12, #1
  416560:	ldr	x13, [x9, x12, lsl #3]
  416564:	cmp	x13, x28
  416568:	csinc	x11, x11, x12, ge  // ge = tcont
  41656c:	csel	x10, x10, x12, lt  // lt = tstop
  416570:	cmp	x11, x10
  416574:	b.cc	416558 <error@@Base+0x147ac>  // b.lo, b.ul, b.last
  416578:	ldr	x9, [x9, x11, lsl #3]
  41657c:	cmp	x9, x28
  416580:	b.ne	4164ac <error@@Base+0x14700>  // b.any
  416584:	b	4164d0 <error@@Base+0x14724>
  416588:	ldr	x8, [x1]
  41658c:	mov	x14, x1
  416590:	mov	x15, x0
  416594:	str	xzr, [x8, x2, lsl #3]
  416598:	b	4165c8 <error@@Base+0x1481c>
  41659c:	stur	wzr, [x29, #-100]
  4165a0:	sub	x0, x29, #0x64
  4165a4:	mov	x1, x24
  4165a8:	mov	x2, x23
  4165ac:	bl	4153cc <error@@Base+0x13620>
  4165b0:	ldp	x15, x14, [sp, #112]
  4165b4:	ldur	x2, [x29, #-112]
  4165b8:	ldr	x8, [x14]
  4165bc:	str	x0, [x8, x2, lsl #3]
  4165c0:	ldur	w26, [x29, #-100]
  4165c4:	cbnz	w26, 416d7c <error@@Base+0x14fd0>
  4165c8:	cbz	x21, 416d78 <error@@Base+0x14fcc>
  4165cc:	ldr	x8, [x15, #184]
  4165d0:	ldr	x8, [x8, x2, lsl #3]
  4165d4:	ldrb	w8, [x8, #104]
  4165d8:	tbz	w8, #6, 416d78 <error@@Base+0x14fcc>
  4165dc:	ldr	x8, [x15, #200]
  4165e0:	ldr	x28, [x15, #152]
  4165e4:	cmp	x8, #0x1
  4165e8:	b.lt	416634 <error@@Base+0x14888>  // b.tstop
  4165ec:	ldr	x9, [x15, #216]
  4165f0:	mov	x21, xzr
  4165f4:	mov	w10, #0x28                  	// #40
  4165f8:	mov	x11, x8
  4165fc:	add	x12, x11, x21
  416600:	cmp	x12, #0x0
  416604:	cinc	x12, x12, lt  // lt = tstop
  416608:	asr	x12, x12, #1
  41660c:	madd	x13, x12, x10, x9
  416610:	ldr	x13, [x13, #8]
  416614:	cmp	x13, x2
  416618:	csel	x11, x11, x12, lt  // lt = tstop
  41661c:	csinc	x21, x21, x12, ge  // ge = tcont
  416620:	cmp	x21, x11
  416624:	b.lt	4165fc <error@@Base+0x14850>  // b.tstop
  416628:	cmp	x21, x8
  41662c:	b.lt	416640 <error@@Base+0x14894>  // b.tstop
  416630:	b	416d74 <error@@Base+0x14fc8>
  416634:	mov	x21, xzr
  416638:	cmp	x21, x8
  41663c:	b.ge	416d74 <error@@Base+0x14fc8>  // b.tcont
  416640:	cmn	x21, #0x1
  416644:	b.eq	416d74 <error@@Base+0x14fc8>  // b.none
  416648:	ldr	x8, [x15, #216]
  41664c:	mov	w9, #0x28                  	// #40
  416650:	madd	x8, x21, x9, x8
  416654:	ldr	x8, [x8, #8]
  416658:	cmp	x8, x2
  41665c:	b.ne	416d74 <error@@Base+0x14fc8>  // b.any
  416660:	stur	xzr, [x29, #-96]
  416664:	ldr	x8, [x27, #8]
  416668:	cmp	x8, #0x0
  41666c:	b.le	416d74 <error@@Base+0x14fc8>
  416670:	sub	x8, x29, #0x60
  416674:	add	x9, x2, #0x1
  416678:	str	x9, [sp, #32]
  41667c:	mov	w9, #0x1                   	// #1
  416680:	add	x8, x8, #0x20
  416684:	mov	x19, xzr
  416688:	mov	w13, #0x28                  	// #40
  41668c:	mov	w23, #0x18                  	// #24
  416690:	str	x8, [sp, #8]
  416694:	dup	v0.2d, x9
  416698:	str	xzr, [sp, #88]
  41669c:	str	q0, [sp, #16]
  4166a0:	stp	x28, x27, [sp, #48]
  4166a4:	b	4166b8 <error@@Base+0x1490c>
  4166a8:	ldr	x8, [x27, #8]
  4166ac:	add	x19, x19, #0x1
  4166b0:	cmp	x19, x8
  4166b4:	b.ge	416dac <error@@Base+0x15000>  // b.tcont
  4166b8:	ldr	x8, [x27, #16]
  4166bc:	ldr	x9, [x14, #16]
  4166c0:	ldr	x16, [x8, x19, lsl #3]
  4166c4:	ldr	x8, [x28]
  4166c8:	cmp	x16, x9
  4166cc:	add	x8, x8, x16, lsl #4
  4166d0:	ldrb	w8, [x8, #8]
  4166d4:	b.ne	4166f0 <error@@Base+0x14944>  // b.any
  4166d8:	cmp	w8, #0x4
  4166dc:	b.ne	4166a8 <error@@Base+0x148fc>  // b.any
  4166e0:	ldr	x8, [x14, #24]
  4166e4:	cmp	x8, x2
  4166e8:	b.ne	4166f8 <error@@Base+0x1494c>  // b.any
  4166ec:	b	4166a8 <error@@Base+0x148fc>
  4166f0:	cmp	w8, #0x4
  4166f4:	b.ne	4166a8 <error@@Base+0x148fc>  // b.any
  4166f8:	ldr	x8, [x15, #216]
  4166fc:	mov	x24, x21
  416700:	str	x19, [sp, #64]
  416704:	str	x16, [sp, #104]
  416708:	madd	x25, x21, x13, x8
  41670c:	b	416724 <error@@Base+0x14978>
  416710:	ldr	x16, [sp, #104]
  416714:	ldrb	w8, [x25, #32]
  416718:	add	x25, x25, #0x28
  41671c:	add	x24, x24, #0x1
  416720:	cbz	w8, 4166a8 <error@@Base+0x148fc>
  416724:	ldr	x8, [x25]
  416728:	cmp	x8, x16
  41672c:	b.ne	416714 <error@@Base+0x14968>  // b.any
  416730:	ldp	x9, x8, [x25, #16]
  416734:	subs	x8, x8, x9
  416738:	add	x20, x8, x2
  41673c:	b.eq	416758 <error@@Base+0x149ac>  // b.none
  416740:	ldr	x8, [x28, #24]
  416744:	add	x8, x8, x16, lsl #3
  416748:	ldr	x9, [x14, #24]
  41674c:	cmp	x20, x9
  416750:	b.gt	416714 <error@@Base+0x14968>
  416754:	b	416770 <error@@Base+0x149c4>
  416758:	ldr	x8, [x28, #40]
  41675c:	madd	x8, x16, x23, x8
  416760:	ldr	x8, [x8, #16]
  416764:	ldr	x9, [x14, #24]
  416768:	cmp	x20, x9
  41676c:	b.gt	416714 <error@@Base+0x14968>
  416770:	ldr	x9, [x14]
  416774:	ldr	x10, [x9, x20, lsl #3]
  416778:	cbz	x10, 416714 <error@@Base+0x14968>
  41677c:	ldr	x9, [x10, #16]
  416780:	subs	x9, x9, #0x1
  416784:	b.lt	416714 <error@@Base+0x14968>  // b.tstop
  416788:	ldr	x26, [x8]
  41678c:	ldr	x8, [x10, #24]
  416790:	mov	x10, xzr
  416794:	b.eq	4167b8 <error@@Base+0x14a0c>  // b.none
  416798:	add	x11, x10, x9
  41679c:	lsr	x11, x11, #1
  4167a0:	ldr	x12, [x8, x11, lsl #3]
  4167a4:	cmp	x12, x26
  4167a8:	csinc	x10, x10, x11, ge  // ge = tcont
  4167ac:	csel	x9, x9, x11, lt  // lt = tstop
  4167b0:	cmp	x10, x9
  4167b4:	b.cc	416798 <error@@Base+0x149ec>  // b.lo, b.ul, b.last
  4167b8:	ldr	x8, [x8, x10, lsl #3]
  4167bc:	cmp	x8, x26
  4167c0:	b.ne	416710 <error@@Base+0x14964>  // b.any
  4167c4:	ldr	x8, [x15, #200]
  4167c8:	cmp	x8, #0x1
  4167cc:	b.lt	416814 <error@@Base+0x14a68>  // b.tstop
  4167d0:	ldr	x9, [x15, #216]
  4167d4:	mov	x27, xzr
  4167d8:	mov	x10, x8
  4167dc:	add	x11, x10, x27
  4167e0:	cmp	x11, #0x0
  4167e4:	cinc	x11, x11, lt  // lt = tstop
  4167e8:	asr	x11, x11, #1
  4167ec:	madd	x12, x11, x13, x9
  4167f0:	ldr	x12, [x12, #8]
  4167f4:	cmp	x12, x2
  4167f8:	csel	x10, x10, x11, lt  // lt = tstop
  4167fc:	csinc	x27, x27, x11, ge  // ge = tcont
  416800:	cmp	x27, x10
  416804:	b.lt	4167dc <error@@Base+0x14a30>  // b.tstop
  416808:	cmp	x27, x8
  41680c:	b.lt	416820 <error@@Base+0x14a74>  // b.tstop
  416810:	b	416834 <error@@Base+0x14a88>
  416814:	mov	x27, xzr
  416818:	cmp	x27, x8
  41681c:	b.ge	416834 <error@@Base+0x14a88>  // b.tcont
  416820:	ldr	x9, [x15, #216]
  416824:	madd	x9, x27, x13, x9
  416828:	ldr	x9, [x9, #8]
  41682c:	cmp	x9, x2
  416830:	b.eq	416838 <error@@Base+0x14a8c>  // b.none
  416834:	mov	x27, #0xffffffffffffffff    	// #-1
  416838:	cmp	x8, #0x1
  41683c:	b.lt	416888 <error@@Base+0x14adc>  // b.tstop
  416840:	ldr	x9, [x15, #216]
  416844:	mov	x28, xzr
  416848:	mov	x10, x8
  41684c:	add	x11, x10, x28
  416850:	cmp	x11, #0x0
  416854:	cinc	x11, x11, lt  // lt = tstop
  416858:	asr	x11, x11, #1
  41685c:	madd	x12, x11, x13, x9
  416860:	ldr	x12, [x12, #8]
  416864:	cmp	x12, x20
  416868:	csel	x10, x10, x11, lt  // lt = tstop
  41686c:	csinc	x28, x28, x11, ge  // ge = tcont
  416870:	cmp	x28, x10
  416874:	b.lt	41684c <error@@Base+0x14aa0>  // b.tstop
  416878:	cmp	x28, x8
  41687c:	str	x17, [sp, #80]
  416880:	b.lt	416898 <error@@Base+0x14aec>  // b.tstop
  416884:	b	4168ac <error@@Base+0x14b00>
  416888:	mov	x28, xzr
  41688c:	cmp	x28, x8
  416890:	str	x17, [sp, #80]
  416894:	b.ge	4168ac <error@@Base+0x14b00>  // b.tcont
  416898:	ldr	x8, [x15, #216]
  41689c:	madd	x8, x28, x13, x8
  4168a0:	ldr	x8, [x8, #8]
  4168a4:	cmp	x8, x20
  4168a8:	b.eq	4168b0 <error@@Base+0x14b04>  // b.none
  4168ac:	mov	x28, #0xffffffffffffffff    	// #-1
  4168b0:	ldr	x23, [x14, #40]
  4168b4:	cmp	x23, #0x1
  4168b8:	b.lt	416a3c <error@@Base+0x14c90>  // b.tstop
  4168bc:	ldr	x16, [x15, #152]
  4168c0:	mov	x19, xzr
  4168c4:	str	x16, [sp, #96]
  4168c8:	b	4168e8 <error@@Base+0x14b3c>
  4168cc:	mov	w0, #0xffffffff            	// #-1
  4168d0:	cmp	w0, w23
  4168d4:	b.ne	416a24 <error@@Base+0x14c78>  // b.any
  4168d8:	ldr	x23, [x14, #40]
  4168dc:	add	x19, x19, #0x1
  4168e0:	cmp	x19, x23
  4168e4:	b.ge	416a3c <error@@Base+0x14c90>  // b.tcont
  4168e8:	ldr	x8, [x14, #48]
  4168ec:	ldr	x9, [x15, #216]
  4168f0:	ldr	x12, [x16]
  4168f4:	ldr	x8, [x8, x19, lsl #3]
  4168f8:	madd	x10, x8, x13, x9
  4168fc:	ldr	x11, [x10]
  416900:	ldr	x10, [x10, #16]
  416904:	lsl	x11, x11, #4
  416908:	ldr	x22, [x12, x11]
  41690c:	cmp	x10, x2
  416910:	b.le	416924 <error@@Base+0x14b78>
  416914:	mov	w23, #0xffffffff            	// #-1
  416918:	cmp	x10, x20
  41691c:	b.gt	4168cc <error@@Base+0x14b20>
  416920:	b	4169b0 <error@@Base+0x14c04>
  416924:	madd	x11, x8, x13, x9
  416928:	ldr	x11, [x11, #24]
  41692c:	cmp	x11, x2
  416930:	b.ge	416944 <error@@Base+0x14b98>  // b.tcont
  416934:	mov	w23, #0x1                   	// #1
  416938:	cmp	x10, x20
  41693c:	b.gt	4168cc <error@@Base+0x14b20>
  416940:	b	4169b0 <error@@Base+0x14c04>
  416944:	cmp	x10, x2
  416948:	cset	w1, eq  // eq = none
  41694c:	cmp	x11, x2
  416950:	cset	w11, eq  // eq = none
  416954:	bfi	w1, w11, #1, #1
  416958:	cbz	w1, 4169a4 <error@@Base+0x14bf8>
  41695c:	ldr	x3, [sp, #104]
  416960:	mov	x0, x15
  416964:	mov	x2, x22
  416968:	mov	x4, x27
  41696c:	bl	41738c <error@@Base+0x155e0>
  416970:	ldp	x15, x14, [sp, #112]
  416974:	mov	w13, #0x28                  	// #40
  416978:	ldr	x16, [sp, #96]
  41697c:	ldur	x2, [x29, #-112]
  416980:	ldr	x8, [x14, #48]
  416984:	ldr	x9, [x15, #216]
  416988:	mov	w23, w0
  41698c:	ldr	x8, [x8, x19, lsl #3]
  416990:	madd	x10, x8, x13, x9
  416994:	ldr	x10, [x10, #16]
  416998:	cmp	x10, x20
  41699c:	b.le	4169b0 <error@@Base+0x14c04>
  4169a0:	b	4168cc <error@@Base+0x14b20>
  4169a4:	mov	w23, wzr
  4169a8:	cmp	x10, x20
  4169ac:	b.gt	4168cc <error@@Base+0x14b20>
  4169b0:	madd	x8, x8, x13, x9
  4169b4:	ldr	x8, [x8, #24]
  4169b8:	cmp	x8, x20
  4169bc:	b.ge	4169d0 <error@@Base+0x14c24>  // b.tcont
  4169c0:	mov	w0, #0x1                   	// #1
  4169c4:	cmp	w0, w23
  4169c8:	b.eq	4168d8 <error@@Base+0x14b2c>  // b.none
  4169cc:	b	416a24 <error@@Base+0x14c78>
  4169d0:	cmp	x10, x20
  4169d4:	cset	w1, eq  // eq = none
  4169d8:	cmp	x8, x20
  4169dc:	cset	w8, eq  // eq = none
  4169e0:	bfi	w1, w8, #1, #1
  4169e4:	cbz	w1, 416a18 <error@@Base+0x14c6c>
  4169e8:	mov	x0, x15
  4169ec:	mov	x2, x22
  4169f0:	mov	x3, x26
  4169f4:	mov	x4, x28
  4169f8:	bl	41738c <error@@Base+0x155e0>
  4169fc:	ldr	x16, [sp, #96]
  416a00:	ldp	x15, x14, [sp, #112]
  416a04:	ldur	x2, [x29, #-112]
  416a08:	mov	w13, #0x28                  	// #40
  416a0c:	cmp	w0, w23
  416a10:	b.eq	4168d8 <error@@Base+0x14b2c>  // b.none
  416a14:	b	416a24 <error@@Base+0x14c78>
  416a18:	mov	w0, wzr
  416a1c:	cmp	w0, w23
  416a20:	b.eq	4168d8 <error@@Base+0x14b2c>  // b.none
  416a24:	ldp	x28, x27, [sp, #48]
  416a28:	ldr	x19, [sp, #64]
  416a2c:	ldr	x16, [sp, #104]
  416a30:	ldr	x17, [sp, #80]
  416a34:	mov	w23, #0x18                  	// #24
  416a38:	b	416714 <error@@Base+0x14968>
  416a3c:	ldp	x28, x27, [sp, #48]
  416a40:	ldp	x25, x12, [sp, #72]
  416a44:	ldr	x20, [sp, #104]
  416a48:	ldr	x8, [sp, #88]
  416a4c:	cbz	x8, 416a78 <error@@Base+0x14ccc>
  416a50:	ldr	x8, [sp, #40]
  416a54:	stp	x20, x2, [x29, #-80]
  416a58:	cbz	x8, 416b50 <error@@Base+0x14da4>
  416a5c:	mov	w23, #0x18                  	// #24
  416a60:	cbnz	x12, 416d64 <error@@Base+0x14fb8>
  416a64:	mov	w8, #0x1                   	// #1
  416a68:	str	x24, [x25]
  416a6c:	stur	x8, [x29, #-56]
  416a70:	mov	w20, #0x1                   	// #1
  416a74:	b	416bc8 <error@@Base+0x14e1c>
  416a78:	ldr	x8, [x14, #48]
  416a7c:	ldp	q2, q0, [x14, #16]
  416a80:	ldr	q1, [x14]
  416a84:	cmp	x23, #0x1
  416a88:	stp	q2, q0, [x29, #-80]
  416a8c:	stp	x23, x8, [x29, #-56]
  416a90:	stur	q1, [x29, #-96]
  416a94:	b.lt	416b40 <error@@Base+0x14d94>  // b.tstop
  416a98:	lsl	x22, x23, #3
  416a9c:	mov	x0, x22
  416aa0:	stur	x23, [x29, #-64]
  416aa4:	bl	4018b0 <malloc@plt>
  416aa8:	stur	x0, [x29, #-48]
  416aac:	cbz	x0, 416dec <error@@Base+0x15040>
  416ab0:	ldr	x8, [sp, #120]
  416ab4:	mov	x2, x22
  416ab8:	mov	x25, x0
  416abc:	ldr	x1, [x8, #48]
  416ac0:	bl	401780 <memcpy@plt>
  416ac4:	ldur	x8, [x29, #-112]
  416ac8:	mov	x12, x23
  416acc:	mov	w23, #0x18                  	// #24
  416ad0:	stp	x20, x8, [x29, #-80]
  416ad4:	lsl	x8, x12, #1
  416ad8:	lsl	x1, x12, #4
  416adc:	mov	x0, x25
  416ae0:	str	x8, [sp, #40]
  416ae4:	stur	x8, [x29, #-64]
  416ae8:	mov	x20, x12
  416aec:	bl	401950 <realloc@plt>
  416af0:	cbz	x0, 416dfc <error@@Base+0x15050>
  416af4:	ldur	x2, [x29, #-112]
  416af8:	mov	x25, x0
  416afc:	mov	x12, x20
  416b00:	stur	x0, [x29, #-48]
  416b04:	ldr	x8, [x25]
  416b08:	cmp	x8, x24
  416b0c:	b.le	416b8c <error@@Base+0x14de0>
  416b10:	ldr	x15, [sp, #112]
  416b14:	cmp	x12, #0x1
  416b18:	mov	x8, x12
  416b1c:	b.lt	416bbc <error@@Base+0x14e10>  // b.tstop
  416b20:	mov	x9, x12
  416b24:	add	x10, x25, x9, lsl #3
  416b28:	ldur	x11, [x10, #-8]
  416b2c:	subs	x8, x9, #0x1
  416b30:	mov	x9, x8
  416b34:	str	x11, [x10]
  416b38:	b.gt	416b24 <error@@Base+0x14d78>
  416b3c:	b	416bbc <error@@Base+0x14e10>
  416b40:	ldr	x8, [sp, #8]
  416b44:	stp	xzr, xzr, [x8]
  416b48:	str	xzr, [x8, #16]
  416b4c:	stp	x20, x2, [x29, #-80]
  416b50:	ldr	q0, [sp, #16]
  416b54:	mov	w0, #0x8                   	// #8
  416b58:	stur	q0, [x29, #-64]
  416b5c:	bl	4018b0 <malloc@plt>
  416b60:	mov	w23, #0x18                  	// #24
  416b64:	stur	x0, [x29, #-48]
  416b68:	cbz	x0, 416dec <error@@Base+0x15040>
  416b6c:	ldur	x2, [x29, #-112]
  416b70:	ldr	x15, [sp, #112]
  416b74:	mov	w8, #0x1                   	// #1
  416b78:	mov	x25, x0
  416b7c:	str	x24, [x0]
  416b80:	mov	w20, #0x1                   	// #1
  416b84:	str	x8, [sp, #40]
  416b88:	b	416bc8 <error@@Base+0x14e1c>
  416b8c:	add	x8, x25, x12, lsl #3
  416b90:	ldur	x9, [x8, #-8]
  416b94:	ldr	x15, [sp, #112]
  416b98:	mov	x8, x12
  416b9c:	cmp	x9, x24
  416ba0:	b.le	416bbc <error@@Base+0x14e10>
  416ba4:	add	x10, x25, x8, lsl #3
  416ba8:	str	x9, [x10]
  416bac:	ldur	x9, [x10, #-16]
  416bb0:	sub	x8, x8, #0x1
  416bb4:	cmp	x9, x24
  416bb8:	b.gt	416ba4 <error@@Base+0x14df8>
  416bbc:	add	x20, x12, #0x1
  416bc0:	str	x24, [x25, x8, lsl #3]
  416bc4:	stur	x20, [x29, #-56]
  416bc8:	ldur	x8, [x29, #-96]
  416bcc:	sub	x1, x29, #0x60
  416bd0:	mov	x0, x15
  416bd4:	ldr	x19, [x8, x2, lsl #3]
  416bd8:	str	x8, [sp, #88]
  416bdc:	bl	415be8 <error@@Base+0x13e3c>
  416be0:	cbnz	w0, 416ddc <error@@Base+0x15030>
  416be4:	ldp	x15, x14, [sp, #112]
  416be8:	ldur	x2, [x29, #-112]
  416bec:	mov	w13, #0x28                  	// #40
  416bf0:	str	x25, [sp, #72]
  416bf4:	ldr	x22, [x14, #8]
  416bf8:	cbz	x22, 416c84 <error@@Base+0x14ed8>
  416bfc:	tbnz	x2, #63, 416c7c <error@@Base+0x14ed0>
  416c00:	ldr	x23, [sp, #88]
  416c04:	ldr	x25, [sp, #32]
  416c08:	b	416c20 <error@@Base+0x14e74>
  416c0c:	str	x8, [x22]
  416c10:	subs	x25, x25, #0x1
  416c14:	add	x23, x23, #0x8
  416c18:	add	x22, x22, #0x8
  416c1c:	b.eq	416c7c <error@@Base+0x14ed0>  // b.none
  416c20:	ldr	x9, [x22]
  416c24:	ldr	x8, [x23]
  416c28:	cbz	x9, 416c0c <error@@Base+0x14e60>
  416c2c:	cbz	x8, 416c10 <error@@Base+0x14e64>
  416c30:	add	x1, x9, #0x8
  416c34:	add	x2, x8, #0x8
  416c38:	sub	x0, x29, #0x28
  416c3c:	bl	414058 <error@@Base+0x122ac>
  416c40:	stur	w0, [x29, #-12]
  416c44:	cbnz	w0, 416ddc <error@@Base+0x15030>
  416c48:	sub	x0, x29, #0xc
  416c4c:	sub	x2, x29, #0x28
  416c50:	mov	x1, x28
  416c54:	bl	4153cc <error@@Base+0x13620>
  416c58:	str	x0, [x22]
  416c5c:	ldur	x0, [x29, #-24]
  416c60:	bl	401aa0 <free@plt>
  416c64:	ldur	w26, [x29, #-12]
  416c68:	ldur	x2, [x29, #-112]
  416c6c:	ldp	x15, x14, [sp, #112]
  416c70:	mov	w13, #0x28                  	// #40
  416c74:	cbz	w26, 416c10 <error@@Base+0x14e64>
  416c78:	b	416db0 <error@@Base+0x15004>
  416c7c:	ldr	x25, [sp, #72]
  416c80:	mov	w23, #0x18                  	// #24
  416c84:	ldr	x8, [sp, #88]
  416c88:	subs	x17, x20, #0x1
  416c8c:	str	x19, [x8, x2, lsl #3]
  416c90:	b.lt	416d4c <error@@Base+0x14fa0>  // b.tstop
  416c94:	ldr	x19, [sp, #64]
  416c98:	ldr	x16, [sp, #104]
  416c9c:	mov	x8, xzr
  416ca0:	b.eq	416cc8 <error@@Base+0x14f1c>  // b.none
  416ca4:	mov	x9, x17
  416ca8:	add	x10, x8, x9
  416cac:	lsr	x10, x10, #1
  416cb0:	ldr	x11, [x25, x10, lsl #3]
  416cb4:	cmp	x11, x24
  416cb8:	csinc	x8, x8, x10, ge  // ge = tcont
  416cbc:	csel	x9, x9, x10, lt  // lt = tstop
  416cc0:	cmp	x8, x9
  416cc4:	b.cc	416ca8 <error@@Base+0x14efc>  // b.lo, b.ul, b.last
  416cc8:	ldr	x9, [x25, x8, lsl #3]
  416ccc:	cmp	x9, x24
  416cd0:	csinv	x9, x8, xzr, eq  // eq = none
  416cd4:	tbnz	x9, #63, 416d54 <error@@Base+0x14fa8>
  416cd8:	cmp	x20, x9
  416cdc:	b.le	416d54 <error@@Base+0x14fa8>
  416ce0:	cmp	x17, x9
  416ce4:	stur	x17, [x29, #-56]
  416ce8:	b.le	416d58 <error@@Base+0x14fac>
  416cec:	mvn	x9, x8
  416cf0:	add	x9, x20, x9
  416cf4:	cmp	x9, #0x4
  416cf8:	b.cc	416d30 <error@@Base+0x14f84>  // b.lo, b.ul, b.last
  416cfc:	and	x10, x9, #0xfffffffffffffffc
  416d00:	add	x11, x25, x8, lsl #3
  416d04:	add	x8, x8, x10
  416d08:	add	x11, x11, #0x10
  416d0c:	mov	x12, x10
  416d10:	ldur	q0, [x11, #-8]
  416d14:	ldur	q1, [x11, #8]
  416d18:	subs	x12, x12, #0x4
  416d1c:	stp	q0, q1, [x11, #-16]
  416d20:	add	x11, x11, #0x20
  416d24:	b.ne	416d10 <error@@Base+0x14f64>  // b.any
  416d28:	cmp	x9, x10
  416d2c:	b.eq	416d58 <error@@Base+0x14fac>  // b.none
  416d30:	add	x9, x25, x8, lsl #3
  416d34:	ldr	x10, [x9, #8]
  416d38:	add	x8, x8, #0x1
  416d3c:	cmp	x17, x8
  416d40:	str	x10, [x9]
  416d44:	b.ne	416d30 <error@@Base+0x14f84>  // b.any
  416d48:	b	416d58 <error@@Base+0x14fac>
  416d4c:	ldr	x19, [sp, #64]
  416d50:	ldr	x16, [sp, #104]
  416d54:	mov	x17, x20
  416d58:	ldr	x8, [x15, #216]
  416d5c:	madd	x25, x24, x13, x8
  416d60:	b	416714 <error@@Base+0x14968>
  416d64:	ldr	x8, [sp, #40]
  416d68:	cmp	x8, x12
  416d6c:	b.eq	416ad4 <error@@Base+0x14d28>  // b.none
  416d70:	b	416b04 <error@@Base+0x14d58>
  416d74:	stur	wzr, [x29, #-100]
  416d78:	mov	w26, wzr
  416d7c:	mov	w0, w26
  416d80:	ldp	x20, x19, [sp, #320]
  416d84:	ldp	x22, x21, [sp, #304]
  416d88:	ldp	x24, x23, [sp, #288]
  416d8c:	ldp	x26, x25, [sp, #272]
  416d90:	ldp	x28, x27, [sp, #256]
  416d94:	ldp	x29, x30, [sp, #240]
  416d98:	add	sp, sp, #0x150
  416d9c:	ret
  416da0:	mov	w26, w0
  416da4:	stur	w0, [x29, #-100]
  416da8:	b	416d7c <error@@Base+0x14fd0>
  416dac:	mov	w26, wzr
  416db0:	ldur	x8, [x29, #-96]
  416db4:	cbz	x8, 416dc0 <error@@Base+0x15014>
  416db8:	ldur	x0, [x29, #-48]
  416dbc:	bl	401aa0 <free@plt>
  416dc0:	stur	w26, [x29, #-100]
  416dc4:	cbz	w26, 416d78 <error@@Base+0x14fcc>
  416dc8:	b	416d7c <error@@Base+0x14fd0>
  416dcc:	mov	w26, #0xc                   	// #12
  416dd0:	stur	w0, [x29, #-96]
  416dd4:	stur	w26, [x29, #-100]
  416dd8:	b	416d7c <error@@Base+0x14fd0>
  416ddc:	mov	w26, w0
  416de0:	b	416db0 <error@@Base+0x15004>
  416de4:	mov	w26, w0
  416de8:	b	416d7c <error@@Base+0x14fd0>
  416dec:	ldr	x8, [sp, #8]
  416df0:	mov	w26, #0xc                   	// #12
  416df4:	stp	xzr, xzr, [x8]
  416df8:	b	416db0 <error@@Base+0x15004>
  416dfc:	mov	w26, #0xc                   	// #12
  416e00:	b	416db0 <error@@Base+0x15004>
  416e04:	stp	x29, x30, [sp, #-48]!
  416e08:	stp	x22, x21, [sp, #16]
  416e0c:	stp	x20, x19, [sp, #32]
  416e10:	ldr	x9, [x1, #8]
  416e14:	mov	x29, sp
  416e18:	cbz	x9, 416fb0 <error@@Base+0x15204>
  416e1c:	ldr	x10, [x2, #8]
  416e20:	mov	x20, x2
  416e24:	cbz	x10, 416fb0 <error@@Base+0x15204>
  416e28:	ldp	x8, x13, [x0]
  416e2c:	add	x11, x10, x9
  416e30:	mov	x21, x1
  416e34:	mov	x19, x0
  416e38:	add	x12, x13, x11
  416e3c:	cmp	x12, x8
  416e40:	b.le	416e6c <error@@Base+0x150c0>
  416e44:	ldr	x0, [x19, #16]
  416e48:	add	x22, x8, x11
  416e4c:	lsl	x1, x22, #3
  416e50:	bl	401950 <realloc@plt>
  416e54:	cbz	x0, 416fc4 <error@@Base+0x15218>
  416e58:	str	x0, [x19, #16]
  416e5c:	str	x22, [x19]
  416e60:	ldr	x13, [x19, #8]
  416e64:	ldr	x9, [x21, #8]
  416e68:	ldr	x10, [x20, #8]
  416e6c:	ldr	x11, [x21, #16]
  416e70:	ldr	x12, [x20, #16]
  416e74:	add	x8, x9, x13
  416e78:	add	x8, x8, x10
  416e7c:	sub	x13, x13, #0x1
  416e80:	sub	x9, x9, #0x1
  416e84:	mov	x14, x10
  416e88:	sub	x10, x14, #0x1
  416e8c:	ldr	x16, [x12, x10, lsl #3]
  416e90:	ldr	x15, [x11, x9, lsl #3]
  416e94:	cmp	x15, x16
  416e98:	b.eq	416ec0 <error@@Base+0x15114>  // b.none
  416e9c:	b.lt	416eb0 <error@@Base+0x15104>  // b.tstop
  416ea0:	cmp	x9, #0x0
  416ea4:	sub	x9, x9, #0x1
  416ea8:	b.gt	416e90 <error@@Base+0x150e4>
  416eac:	b	416f18 <error@@Base+0x1516c>
  416eb0:	cmp	x14, #0x2
  416eb4:	mov	x14, x10
  416eb8:	b.ge	416e88 <error@@Base+0x150dc>  // b.tcont
  416ebc:	b	416f18 <error@@Base+0x1516c>
  416ec0:	tbnz	x13, #63, 416ee8 <error@@Base+0x1513c>
  416ec4:	ldr	x17, [x19, #16]
  416ec8:	ldr	x16, [x17, x13, lsl #3]
  416ecc:	cmp	x16, x15
  416ed0:	b.le	416ef0 <error@@Base+0x15144>
  416ed4:	sub	x16, x13, #0x1
  416ed8:	cmp	x13, #0x0
  416edc:	mov	x13, x16
  416ee0:	b.gt	416ec8 <error@@Base+0x1511c>
  416ee4:	b	416ef8 <error@@Base+0x1514c>
  416ee8:	mov	x16, x13
  416eec:	b	416ef8 <error@@Base+0x1514c>
  416ef0:	mov	x16, x13
  416ef4:	b.eq	416f08 <error@@Base+0x1515c>  // b.none
  416ef8:	ldr	x13, [x19, #16]
  416efc:	sub	x8, x8, #0x1
  416f00:	str	x15, [x13, x8, lsl #3]
  416f04:	mov	x13, x16
  416f08:	cmp	x9, #0x1
  416f0c:	b.lt	416f18 <error@@Base+0x1516c>  // b.tstop
  416f10:	cmp	x14, #0x2
  416f14:	b.ge	416e80 <error@@Base+0x150d4>  // b.tcont
  416f18:	ldp	x12, x0, [x19, #8]
  416f1c:	ldr	x13, [x21, #8]
  416f20:	ldr	x14, [x20, #8]
  416f24:	subs	x9, x12, #0x1
  416f28:	add	x9, x9, x13
  416f2c:	add	x10, x9, x14
  416f30:	sub	x15, x10, x8
  416f34:	add	x9, x15, #0x1
  416f38:	subs	x11, x12, #0x1
  416f3c:	add	x16, x9, x12
  416f40:	str	x16, [x19, #8]
  416f44:	b.lt	416fa0 <error@@Base+0x151f4>  // b.tstop
  416f48:	tbnz	x15, #63, 416fa0 <error@@Base+0x151f4>
  416f4c:	add	x12, x12, x14
  416f50:	add	x12, x12, x13
  416f54:	sub	x12, x12, x8
  416f58:	add	x12, x0, x12, lsl #3
  416f5c:	ldr	x14, [x0, x10, lsl #3]
  416f60:	ldr	x13, [x0, x11, lsl #3]
  416f64:	cmp	x14, x13
  416f68:	b.gt	416f84 <error@@Base+0x151d8>
  416f6c:	sub	x14, x11, #0x1
  416f70:	cmp	x11, #0x0
  416f74:	str	x13, [x12, x11, lsl #3]
  416f78:	mov	x11, x14
  416f7c:	b.gt	416f5c <error@@Base+0x151b0>
  416f80:	b	416fa0 <error@@Base+0x151f4>
  416f84:	mov	x13, xzr
  416f88:	sub	x10, x10, #0x1
  416f8c:	sub	x9, x9, #0x1
  416f90:	str	x14, [x12, x11, lsl #3]
  416f94:	sub	x12, x12, #0x8
  416f98:	cbnz	x9, 416f5c <error@@Base+0x151b0>
  416f9c:	b	416fa4 <error@@Base+0x151f8>
  416fa0:	mov	x13, x9
  416fa4:	add	x1, x0, x8, lsl #3
  416fa8:	lsl	x2, x13, #3
  416fac:	bl	401780 <memcpy@plt>
  416fb0:	mov	w0, wzr
  416fb4:	ldp	x20, x19, [sp, #32]
  416fb8:	ldp	x22, x21, [sp, #16]
  416fbc:	ldp	x29, x30, [sp], #48
  416fc0:	ret
  416fc4:	mov	w0, #0xc                   	// #12
  416fc8:	ldp	x20, x19, [sp, #32]
  416fcc:	ldp	x22, x21, [sp, #16]
  416fd0:	ldp	x29, x30, [sp], #48
  416fd4:	ret
  416fd8:	sub	sp, sp, #0x80
  416fdc:	stp	x29, x30, [sp, #32]
  416fe0:	stp	x28, x27, [sp, #48]
  416fe4:	stp	x26, x25, [sp, #64]
  416fe8:	stp	x24, x23, [sp, #80]
  416fec:	stp	x22, x21, [sp, #96]
  416ff0:	stp	x20, x19, [sp, #112]
  416ff4:	ldr	x25, [x0, #56]
  416ff8:	mov	w8, #0x18                  	// #24
  416ffc:	stp	xzr, xzr, [sp, #8]
  417000:	str	xzr, [sp, #24]
  417004:	madd	x24, x1, x8, x25
  417008:	ldr	x8, [x24, #8]!
  41700c:	add	x29, sp, #0x20
  417010:	cmp	x8, #0x1
  417014:	b.lt	4172b0 <error@@Base+0x15504>  // b.tstop
  417018:	mov	w27, #0x18                  	// #24
  41701c:	madd	x9, x1, x27, x25
  417020:	mov	x21, x3
  417024:	mov	x20, x1
  417028:	mov	x22, x0
  41702c:	mov	x19, x2
  417030:	mov	x26, xzr
  417034:	add	x28, x9, #0x10
  417038:	b	417048 <error@@Base+0x1529c>
  41703c:	add	x26, x26, #0x1
  417040:	cmp	x26, x8
  417044:	b.ge	4171bc <error@@Base+0x15410>  // b.tcont
  417048:	ldr	x11, [x28]
  41704c:	ldr	x9, [x11, x26, lsl #3]
  417050:	cmp	x9, x20
  417054:	b.eq	41703c <error@@Base+0x15290>  // b.none
  417058:	ldr	x10, [x22]
  41705c:	add	x10, x10, x9, lsl #4
  417060:	ldrb	w10, [x10, #8]
  417064:	tbz	w10, #3, 41703c <error@@Base+0x15290>
  417068:	ldr	x10, [x22, #40]
  41706c:	madd	x12, x9, x27, x10
  417070:	ldp	x13, x10, [x12, #8]
  417074:	ldr	x12, [x10]
  417078:	cmp	x13, #0x1
  41707c:	b.le	417090 <error@@Base+0x152e4>
  417080:	ldr	x10, [x10, #8]
  417084:	subs	x13, x8, #0x1
  417088:	b.ge	41709c <error@@Base+0x152f0>  // b.tcont
  41708c:	b	4170d0 <error@@Base+0x15324>
  417090:	mov	x10, #0xffffffffffffffff    	// #-1
  417094:	subs	x13, x8, #0x1
  417098:	b.lt	4170d0 <error@@Base+0x15324>  // b.tstop
  41709c:	mov	x14, xzr
  4170a0:	b.eq	4170c4 <error@@Base+0x15318>  // b.none
  4170a4:	add	x15, x14, x13
  4170a8:	lsr	x15, x15, #1
  4170ac:	ldr	x16, [x11, x15, lsl #3]
  4170b0:	cmp	x16, x12
  4170b4:	csinc	x14, x14, x15, ge  // ge = tcont
  4170b8:	csel	x13, x13, x15, lt  // lt = tstop
  4170bc:	cmp	x14, x13
  4170c0:	b.cc	4170a4 <error@@Base+0x152f8>  // b.lo, b.ul, b.last
  4170c4:	ldr	x13, [x11, x14, lsl #3]
  4170c8:	cmp	x13, x12
  4170cc:	b.eq	417114 <error@@Base+0x15368>  // b.none
  4170d0:	ldr	x13, [x19, #8]
  4170d4:	subs	x14, x13, #0x1
  4170d8:	b.lt	417114 <error@@Base+0x15368>  // b.tstop
  4170dc:	ldr	x13, [x19, #16]
  4170e0:	mov	x15, xzr
  4170e4:	b.eq	417108 <error@@Base+0x1535c>  // b.none
  4170e8:	add	x16, x15, x14
  4170ec:	lsr	x16, x16, #1
  4170f0:	ldr	x17, [x13, x16, lsl #3]
  4170f4:	cmp	x17, x12
  4170f8:	csinc	x15, x15, x16, ge  // ge = tcont
  4170fc:	csel	x14, x14, x16, lt  // lt = tstop
  417100:	cmp	x15, x14
  417104:	b.cc	4170e8 <error@@Base+0x1533c>  // b.lo, b.ul, b.last
  417108:	ldr	x13, [x13, x15, lsl #3]
  41710c:	cmp	x13, x12
  417110:	b.eq	41719c <error@@Base+0x153f0>  // b.none
  417114:	cmp	x10, #0x1
  417118:	b.lt	41703c <error@@Base+0x15290>  // b.tstop
  41711c:	subs	x12, x8, #0x1
  417120:	b.lt	417158 <error@@Base+0x153ac>  // b.tstop
  417124:	mov	x13, xzr
  417128:	b.eq	41714c <error@@Base+0x153a0>  // b.none
  41712c:	add	x14, x13, x12
  417130:	lsr	x14, x14, #1
  417134:	ldr	x15, [x11, x14, lsl #3]
  417138:	cmp	x15, x10
  41713c:	csinc	x13, x13, x14, ge  // ge = tcont
  417140:	csel	x12, x12, x14, lt  // lt = tstop
  417144:	cmp	x13, x12
  417148:	b.cc	41712c <error@@Base+0x15380>  // b.lo, b.ul, b.last
  41714c:	ldr	x11, [x11, x13, lsl #3]
  417150:	cmp	x11, x10
  417154:	b.eq	41703c <error@@Base+0x15290>  // b.none
  417158:	ldr	x11, [x19, #8]
  41715c:	subs	x12, x11, #0x1
  417160:	b.lt	41703c <error@@Base+0x15290>  // b.tstop
  417164:	ldr	x11, [x19, #16]
  417168:	mov	x13, xzr
  41716c:	b.eq	417190 <error@@Base+0x153e4>  // b.none
  417170:	add	x14, x13, x12
  417174:	lsr	x14, x14, #1
  417178:	ldr	x15, [x11, x14, lsl #3]
  41717c:	cmp	x15, x10
  417180:	csinc	x13, x13, x14, ge  // ge = tcont
  417184:	csel	x12, x12, x14, lt  // lt = tstop
  417188:	cmp	x13, x12
  41718c:	b.cc	417170 <error@@Base+0x153c4>  // b.lo, b.ul, b.last
  417190:	ldr	x11, [x11, x13, lsl #3]
  417194:	cmp	x11, x10
  417198:	b.ne	41703c <error@@Base+0x15290>  // b.any
  41719c:	ldr	x8, [x22, #56]
  4171a0:	add	x0, sp, #0x8
  4171a4:	mov	x1, x21
  4171a8:	madd	x2, x9, x27, x8
  4171ac:	bl	416e04 <error@@Base+0x15058>
  4171b0:	cbnz	w0, 417380 <error@@Base+0x155d4>
  4171b4:	ldr	x8, [x24]
  4171b8:	b	41703c <error@@Base+0x15290>
  4171bc:	cmp	x8, #0x0
  4171c0:	b.le	4172b0 <error@@Base+0x15504>
  4171c4:	mov	w8, #0x18                  	// #24
  4171c8:	madd	x8, x20, x8, x25
  4171cc:	ldp	x9, x0, [sp, #16]
  4171d0:	ldr	x8, [x8, #16]
  4171d4:	subs	x9, x9, #0x1
  4171d8:	b.lt	4172e0 <error@@Base+0x15534>  // b.tstop
  4171dc:	mov	x10, xzr
  4171e0:	b	4171f4 <error@@Base+0x15448>
  4171e4:	ldr	x11, [x24]
  4171e8:	add	x10, x10, #0x1
  4171ec:	cmp	x10, x11
  4171f0:	b.ge	4172b4 <error@@Base+0x15508>  // b.tcont
  4171f4:	ldr	x11, [x8, x10, lsl #3]
  4171f8:	mov	x12, xzr
  4171fc:	cbz	x9, 417224 <error@@Base+0x15478>
  417200:	mov	x13, x9
  417204:	add	x14, x12, x13
  417208:	lsr	x14, x14, #1
  41720c:	ldr	x15, [x0, x14, lsl #3]
  417210:	cmp	x15, x11
  417214:	csinc	x12, x12, x14, ge  // ge = tcont
  417218:	csel	x13, x13, x14, lt  // lt = tstop
  41721c:	cmp	x12, x13
  417220:	b.cc	417204 <error@@Base+0x15458>  // b.lo, b.ul, b.last
  417224:	ldr	x12, [x0, x12, lsl #3]
  417228:	cmp	x12, x11
  41722c:	b.eq	4171e4 <error@@Base+0x15438>  // b.none
  417230:	ldr	x15, [x19, #8]
  417234:	subs	x14, x15, #0x1
  417238:	b.lt	4171e4 <error@@Base+0x15438>  // b.tstop
  41723c:	ldr	x12, [x19, #16]
  417240:	mov	x13, xzr
  417244:	b.eq	41726c <error@@Base+0x154c0>  // b.none
  417248:	mov	x16, x14
  41724c:	add	x17, x13, x16
  417250:	lsr	x17, x17, #1
  417254:	ldr	x18, [x12, x17, lsl #3]
  417258:	cmp	x18, x11
  41725c:	csinc	x13, x13, x17, ge  // ge = tcont
  417260:	csel	x16, x16, x17, lt  // lt = tstop
  417264:	cmp	x13, x16
  417268:	b.cc	41724c <error@@Base+0x154a0>  // b.lo, b.ul, b.last
  41726c:	ldr	x16, [x12, x13, lsl #3]
  417270:	cmp	x16, x11
  417274:	csinv	x11, x13, xzr, eq  // eq = none
  417278:	tbnz	x11, #63, 4171e4 <error@@Base+0x15438>
  41727c:	cmp	x15, x11
  417280:	b.le	4171e4 <error@@Base+0x15438>
  417284:	cmp	x14, x11
  417288:	str	x14, [x19, #8]
  41728c:	b.le	4171e4 <error@@Base+0x15438>
  417290:	add	x11, x12, x13, lsl #3
  417294:	ldr	x14, [x11, #8]
  417298:	add	x13, x13, #0x1
  41729c:	str	x14, [x11]
  4172a0:	ldr	x11, [x19, #8]
  4172a4:	cmp	x13, x11
  4172a8:	b.lt	417290 <error@@Base+0x154e4>  // b.tstop
  4172ac:	b	4171e4 <error@@Base+0x15438>
  4172b0:	ldr	x0, [sp, #24]
  4172b4:	mov	w23, wzr
  4172b8:	bl	401aa0 <free@plt>
  4172bc:	mov	w0, w23
  4172c0:	ldp	x20, x19, [sp, #112]
  4172c4:	ldp	x22, x21, [sp, #96]
  4172c8:	ldp	x24, x23, [sp, #80]
  4172cc:	ldp	x26, x25, [sp, #64]
  4172d0:	ldp	x28, x27, [sp, #48]
  4172d4:	ldp	x29, x30, [sp, #32]
  4172d8:	add	sp, sp, #0x80
  4172dc:	ret
  4172e0:	ldr	x10, [x19, #8]
  4172e4:	mov	x9, xzr
  4172e8:	b	4172fc <error@@Base+0x15550>
  4172ec:	ldr	x11, [x24]
  4172f0:	add	x9, x9, #0x1
  4172f4:	cmp	x9, x11
  4172f8:	b.ge	4172b4 <error@@Base+0x15508>  // b.tcont
  4172fc:	subs	x13, x10, #0x1
  417300:	b.lt	4172ec <error@@Base+0x15540>  // b.tstop
  417304:	ldr	x14, [x8, x9, lsl #3]
  417308:	ldr	x11, [x19, #16]
  41730c:	mov	x12, xzr
  417310:	b.eq	417338 <error@@Base+0x1558c>  // b.none
  417314:	mov	x15, x13
  417318:	add	x16, x12, x15
  41731c:	lsr	x16, x16, #1
  417320:	ldr	x17, [x11, x16, lsl #3]
  417324:	cmp	x17, x14
  417328:	csinc	x12, x12, x16, ge  // ge = tcont
  41732c:	csel	x15, x15, x16, lt  // lt = tstop
  417330:	cmp	x12, x15
  417334:	b.cc	417318 <error@@Base+0x1556c>  // b.lo, b.ul, b.last
  417338:	ldr	x15, [x11, x12, lsl #3]
  41733c:	cmp	x15, x14
  417340:	csinv	x14, x12, xzr, eq  // eq = none
  417344:	tbnz	x14, #63, 4172ec <error@@Base+0x15540>
  417348:	cmp	x10, x14
  41734c:	b.le	4172ec <error@@Base+0x15540>
  417350:	cmp	x13, x14
  417354:	mov	x10, x13
  417358:	str	x13, [x19, #8]
  41735c:	b.le	4172ec <error@@Base+0x15540>
  417360:	add	x10, x11, x12, lsl #3
  417364:	ldr	x13, [x10, #8]
  417368:	add	x12, x12, #0x1
  41736c:	str	x13, [x10]
  417370:	ldr	x10, [x19, #8]
  417374:	cmp	x12, x10
  417378:	b.lt	417360 <error@@Base+0x155b4>  // b.tstop
  41737c:	b	4172ec <error@@Base+0x15540>
  417380:	mov	w23, w0
  417384:	ldr	x0, [sp, #24]
  417388:	b	4172b8 <error@@Base+0x1550c>
  41738c:	sub	sp, sp, #0x80
  417390:	stp	x29, x30, [sp, #32]
  417394:	stp	x28, x27, [sp, #48]
  417398:	stp	x26, x25, [sp, #64]
  41739c:	stp	x24, x23, [sp, #80]
  4173a0:	stp	x22, x21, [sp, #96]
  4173a4:	stp	x20, x19, [sp, #112]
  4173a8:	ldr	x24, [x0, #152]
  4173ac:	mov	w9, #0x18                  	// #24
  4173b0:	mov	w23, w1
  4173b4:	add	x29, sp, #0x20
  4173b8:	ldr	x8, [x24, #48]
  4173bc:	madd	x25, x3, x9, x8
  4173c0:	ldr	x9, [x25, #8]!
  4173c4:	cmp	x9, #0x1
  4173c8:	b.lt	417614 <error@@Base+0x15868>  // b.tstop
  4173cc:	mov	w11, #0x18                  	// #24
  4173d0:	cmp	x2, #0x3f
  4173d4:	madd	x8, x3, x11, x8
  4173d8:	and	w9, w23, #0x2
  4173dc:	mov	w10, #0x1                   	// #1
  4173e0:	cset	w11, gt
  4173e4:	add	x8, x8, #0x10
  4173e8:	lsl	x10, x10, x2
  4173ec:	stur	x8, [x29, #-8]
  4173f0:	orr	w8, w11, w9, lsr #1
  4173f4:	mov	x19, x4
  4173f8:	mov	x20, x3
  4173fc:	mov	x21, x2
  417400:	mov	x22, x0
  417404:	mov	x26, xzr
  417408:	str	w8, [sp, #8]
  41740c:	mvn	w8, w10
  417410:	str	x10, [sp, #16]
  417414:	str	w8, [sp, #12]
  417418:	b	41742c <error@@Base+0x15680>
  41741c:	ldr	x8, [x25]
  417420:	add	x26, x26, #0x1
  417424:	cmp	x26, x8
  417428:	b.ge	417614 <error@@Base+0x15868>  // b.tcont
  41742c:	ldur	x8, [x29, #-8]
  417430:	ldr	x8, [x8]
  417434:	ldr	x28, [x8, x26, lsl #3]
  417438:	ldr	x8, [x24]
  41743c:	add	x8, x8, x28, lsl #4
  417440:	ldrb	w9, [x8, #8]
  417444:	cmp	w9, #0x9
  417448:	b.eq	417480 <error@@Base+0x156d4>  // b.none
  41744c:	cmp	w9, #0x8
  417450:	b.eq	417494 <error@@Base+0x156e8>  // b.none
  417454:	cmp	w9, #0x4
  417458:	b.ne	41741c <error@@Base+0x15670>  // b.any
  41745c:	cmn	x19, #0x1
  417460:	b.eq	41741c <error@@Base+0x15670>  // b.none
  417464:	ldr	x8, [x22, #216]
  417468:	cmp	x21, #0x3f
  41746c:	b.gt	41752c <error@@Base+0x15780>
  417470:	mov	w9, #0x28                  	// #40
  417474:	madd	x8, x19, x9, x8
  417478:	add	x27, x8, #0x22
  41747c:	b	4174cc <error@@Base+0x15720>
  417480:	tbz	w23, #1, 41741c <error@@Base+0x15670>
  417484:	ldr	x8, [x8]
  417488:	cmp	x8, x21
  41748c:	b.ne	41741c <error@@Base+0x15670>  // b.any
  417490:	b	417624 <error@@Base+0x15878>
  417494:	tbz	w23, #0, 41741c <error@@Base+0x15670>
  417498:	ldr	x8, [x8]
  41749c:	cmp	x8, x21
  4174a0:	b.ne	41741c <error@@Base+0x15670>  // b.any
  4174a4:	b	41762c <error@@Base+0x15880>
  4174a8:	cmn	w0, #0x1
  4174ac:	b.eq	417630 <error@@Base+0x15884>  // b.none
  4174b0:	ldrh	w8, [x27]
  4174b4:	ldr	w9, [sp, #12]
  4174b8:	and	w8, w8, w9
  4174bc:	strh	w8, [x27]
  4174c0:	ldurb	w8, [x27, #-2]
  4174c4:	add	x27, x27, #0x28
  4174c8:	cbz	w8, 41741c <error@@Base+0x15670>
  4174cc:	ldur	x8, [x27, #-34]
  4174d0:	cmp	x8, x28
  4174d4:	b.ne	4174c0 <error@@Base+0x15714>  // b.any
  4174d8:	ldrh	w8, [x27]
  4174dc:	ldr	x9, [sp, #16]
  4174e0:	tst	x9, x8
  4174e4:	b.eq	4174c0 <error@@Base+0x15714>  // b.none
  4174e8:	ldr	x8, [x24, #40]
  4174ec:	mov	w9, #0x18                  	// #24
  4174f0:	madd	x8, x28, x9, x8
  4174f4:	ldr	x8, [x8, #16]
  4174f8:	ldr	x3, [x8]
  4174fc:	cmp	x3, x20
  417500:	b.eq	41761c <error@@Base+0x15870>  // b.none
  417504:	mov	x0, x22
  417508:	mov	w1, w23
  41750c:	mov	x2, x21
  417510:	mov	x4, x19
  417514:	bl	41738c <error@@Base+0x155e0>
  417518:	cbnz	w0, 4174a8 <error@@Base+0x156fc>
  41751c:	ldr	w8, [sp, #8]
  417520:	cbz	w8, 4174b0 <error@@Base+0x15704>
  417524:	tbz	w23, #1, 4174c0 <error@@Base+0x15714>
  417528:	b	417624 <error@@Base+0x15878>
  41752c:	ldr	w9, [sp, #8]
  417530:	tbz	w9, #0, 41759c <error@@Base+0x157f0>
  417534:	mov	w9, #0x28                  	// #40
  417538:	madd	x27, x19, x9, x8
  41753c:	b	417550 <error@@Base+0x157a4>
  417540:	tbnz	w23, #1, 417624 <error@@Base+0x15878>
  417544:	ldrb	w8, [x27, #32]
  417548:	add	x27, x27, #0x28
  41754c:	cbz	w8, 41741c <error@@Base+0x15670>
  417550:	ldr	x8, [x27]
  417554:	cmp	x8, x28
  417558:	b.ne	417544 <error@@Base+0x15798>  // b.any
  41755c:	ldr	x8, [x24, #40]
  417560:	mov	w9, #0x18                  	// #24
  417564:	madd	x8, x28, x9, x8
  417568:	ldr	x8, [x8, #16]
  41756c:	ldr	x3, [x8]
  417570:	cmp	x3, x20
  417574:	b.eq	41761c <error@@Base+0x15870>  // b.none
  417578:	mov	x0, x22
  41757c:	mov	w1, w23
  417580:	mov	x2, x21
  417584:	mov	x4, x19
  417588:	bl	41738c <error@@Base+0x155e0>
  41758c:	cbz	w0, 417540 <error@@Base+0x15794>
  417590:	cmn	w0, #0x1
  417594:	b.ne	417544 <error@@Base+0x15798>  // b.any
  417598:	b	417630 <error@@Base+0x15884>
  41759c:	mov	w9, #0x28                  	// #40
  4175a0:	madd	x8, x19, x9, x8
  4175a4:	add	x27, x8, #0x22
  4175a8:	b	4175c8 <error@@Base+0x1581c>
  4175ac:	ldrh	w8, [x27]
  4175b0:	ldr	w9, [sp, #12]
  4175b4:	and	w8, w8, w9
  4175b8:	strh	w8, [x27]
  4175bc:	ldurb	w8, [x27, #-2]
  4175c0:	add	x27, x27, #0x28
  4175c4:	cbz	w8, 41741c <error@@Base+0x15670>
  4175c8:	ldur	x8, [x27, #-34]
  4175cc:	cmp	x8, x28
  4175d0:	b.ne	4175bc <error@@Base+0x15810>  // b.any
  4175d4:	ldr	x8, [x24, #40]
  4175d8:	mov	w9, #0x18                  	// #24
  4175dc:	madd	x8, x28, x9, x8
  4175e0:	ldr	x8, [x8, #16]
  4175e4:	ldr	x3, [x8]
  4175e8:	cmp	x3, x20
  4175ec:	b.eq	41761c <error@@Base+0x15870>  // b.none
  4175f0:	mov	x0, x22
  4175f4:	mov	w1, w23
  4175f8:	mov	x2, x21
  4175fc:	mov	x4, x19
  417600:	bl	41738c <error@@Base+0x155e0>
  417604:	cbz	w0, 4175ac <error@@Base+0x15800>
  417608:	cmn	w0, #0x1
  41760c:	b.ne	4175bc <error@@Base+0x15810>  // b.any
  417610:	b	417630 <error@@Base+0x15884>
  417614:	ubfx	w0, w23, #1, #1
  417618:	b	417630 <error@@Base+0x15884>
  41761c:	sbfx	w0, w23, #0, #1
  417620:	b	417630 <error@@Base+0x15884>
  417624:	mov	w0, wzr
  417628:	b	417630 <error@@Base+0x15884>
  41762c:	mov	w0, #0xffffffff            	// #-1
  417630:	ldp	x20, x19, [sp, #112]
  417634:	ldp	x22, x21, [sp, #96]
  417638:	ldp	x24, x23, [sp, #80]
  41763c:	ldp	x26, x25, [sp, #64]
  417640:	ldp	x28, x27, [sp, #48]
  417644:	ldp	x29, x30, [sp, #32]
  417648:	add	sp, sp, #0x80
  41764c:	ret
  417650:	stp	x29, x30, [sp, #-32]!
  417654:	mov	x1, xzr
  417658:	str	x19, [sp, #16]
  41765c:	mov	x29, sp
  417660:	bl	401bf0 <setlocale@plt>
  417664:	cbz	x0, 417690 <error@@Base+0x158e4>
  417668:	adrp	x1, 419000 <error@@Base+0x17254>
  41766c:	add	x1, x1, #0x6d4
  417670:	mov	x19, x0
  417674:	bl	401a70 <strcmp@plt>
  417678:	cbz	w0, 4176a0 <error@@Base+0x158f4>
  41767c:	adrp	x1, 419000 <error@@Base+0x17254>
  417680:	add	x1, x1, #0x6d6
  417684:	mov	x0, x19
  417688:	bl	401a70 <strcmp@plt>
  41768c:	cbz	w0, 4176a0 <error@@Base+0x158f4>
  417690:	mov	w0, #0x1                   	// #1
  417694:	ldr	x19, [sp, #16]
  417698:	ldp	x29, x30, [sp], #32
  41769c:	ret
  4176a0:	mov	w0, wzr
  4176a4:	ldr	x19, [sp, #16]
  4176a8:	ldp	x29, x30, [sp], #32
  4176ac:	ret
  4176b0:	stp	x29, x30, [sp, #-32]!
  4176b4:	str	x19, [sp, #16]
  4176b8:	mov	x29, sp
  4176bc:	mov	w19, w0
  4176c0:	bl	4018c0 <wcwidth@plt>
  4176c4:	tbnz	w0, #31, 4176d4 <error@@Base+0x15928>
  4176c8:	ldr	x19, [sp, #16]
  4176cc:	ldp	x29, x30, [sp], #32
  4176d0:	ret
  4176d4:	mov	w0, w19
  4176d8:	bl	401830 <iswcntrl@plt>
  4176dc:	cmp	w0, #0x0
  4176e0:	cset	w0, eq  // eq = none
  4176e4:	ldr	x19, [sp, #16]
  4176e8:	ldp	x29, x30, [sp], #32
  4176ec:	ret
  4176f0:	stp	x29, x30, [sp, #-48]!
  4176f4:	str	x21, [sp, #16]
  4176f8:	stp	x20, x19, [sp, #32]
  4176fc:	mov	x8, x1
  417700:	mov	x19, x1
  417704:	ldr	x1, [x8], #24
  417708:	mov	x20, x0
  41770c:	mov	x29, sp
  417710:	cmp	x1, x8
  417714:	b.ne	41772c <error@@Base+0x15980>  // b.any
  417718:	ldr	x2, [x19, #8]
  41771c:	add	x21, x20, #0x18
  417720:	mov	x0, x21
  417724:	bl	401780 <memcpy@plt>
  417728:	mov	x1, x21
  41772c:	str	x1, [x20]
  417730:	ldr	x8, [x19, #8]
  417734:	str	x8, [x20, #8]
  417738:	ldrb	w8, [x19, #16]
  41773c:	strb	w8, [x20, #16]
  417740:	cbz	w8, 41774c <error@@Base+0x159a0>
  417744:	ldr	w8, [x19, #20]
  417748:	str	w8, [x20, #20]
  41774c:	ldp	x20, x19, [sp, #32]
  417750:	ldr	x21, [sp, #16]
  417754:	ldp	x29, x30, [sp], #48
  417758:	ret
  41775c:	lsr	w8, w0, #3
  417760:	adrp	x9, 419000 <error@@Base+0x17254>
  417764:	and	x8, x8, #0x1c
  417768:	add	x9, x9, #0x6dc
  41776c:	ldr	w8, [x9, x8]
  417770:	lsr	w8, w8, w0
  417774:	and	w0, w8, #0x1
  417778:	ret
  41777c:	nop
  417780:	stp	x29, x30, [sp, #-64]!
  417784:	mov	x29, sp
  417788:	stp	x19, x20, [sp, #16]
  41778c:	adrp	x20, 429000 <error@@Base+0x27254>
  417790:	add	x20, x20, #0xdf0
  417794:	stp	x21, x22, [sp, #32]
  417798:	adrp	x21, 429000 <error@@Base+0x27254>
  41779c:	add	x21, x21, #0xde8
  4177a0:	sub	x20, x20, x21
  4177a4:	mov	w22, w0
  4177a8:	stp	x23, x24, [sp, #48]
  4177ac:	mov	x23, x1
  4177b0:	mov	x24, x2
  4177b4:	bl	401738 <mbrtowc@plt-0x38>
  4177b8:	cmp	xzr, x20, asr #3
  4177bc:	b.eq	4177e8 <error@@Base+0x15a3c>  // b.none
  4177c0:	asr	x20, x20, #3
  4177c4:	mov	x19, #0x0                   	// #0
  4177c8:	ldr	x3, [x21, x19, lsl #3]
  4177cc:	mov	x2, x24
  4177d0:	add	x19, x19, #0x1
  4177d4:	mov	x1, x23
  4177d8:	mov	w0, w22
  4177dc:	blr	x3
  4177e0:	cmp	x20, x19
  4177e4:	b.ne	4177c8 <error@@Base+0x15a1c>  // b.any
  4177e8:	ldp	x19, x20, [sp, #16]
  4177ec:	ldp	x21, x22, [sp, #32]
  4177f0:	ldp	x23, x24, [sp, #48]
  4177f4:	ldp	x29, x30, [sp], #64
  4177f8:	ret
  4177fc:	nop
  417800:	ret

Disassembly of section .fini:

0000000000417804 <.fini>:
  417804:	stp	x29, x30, [sp, #-16]!
  417808:	mov	x29, sp
  41780c:	ldp	x29, x30, [sp], #16
  417810:	ret
