<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>toplevel</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>toplevel</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>20.00</TargetClockPeriod>
<ClockUncertainty>2.50</ClockUncertainty>
<EstimatedClockPeriod>16.16</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>33023</Best-caseLatency>
<Average-caseLatency>33071</Average-caseLatency>
<Worst-caseLatency>33071</Worst-caseLatency>
<PipelineInitiationInterval>33024 ~ 33072</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<loop_read>
<Name>loop_read</Name>
<TripCount>16</TripCount>
<Latency>64 ~ 112</Latency>
<IterationLatency>
<range>
<min>4</min>
<max>7</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 7</PipelineDepth>
</loop_read>
<loop_448>
<Name>loop_448</Name>
<TripCount>300</TripCount>
<Latency>300</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</loop_448>
<loop_zero>
<Name>loop_zero</Name>
<TripCount>448</TripCount>
<Latency>448</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</loop_zero>
<loop_md5>
<Name>loop_md5</Name>
<TripCount>100</TripCount>
<Latency>32200</Latency>
<IterationLatency>322</IterationLatency>
<PipelineDepth>322</PipelineDepth>
<loop_main>
<Name>loop_main</Name>
<TripCount>64</TripCount>
<Latency>320</Latency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
</loop_main>
</loop_md5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<FF>1236</FF>
<LUT>2825</LUT>
<MULT18x18>0</MULT18x18>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>toplevel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>toplevel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_V_V_dout</name>
<Object>input_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_V_V_empty_n</name>
<Object>input_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_V_V_read</name>
<Object>input_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_V_V_din</name>
<Object>output_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_V_V_full_n</name>
<Object>output_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_V_V_write</name>
<Object>output_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
