{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686769819988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686769819988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 16:10:19 2023 " "Processing started: Wed Jun 14 16:10:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686769819988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686769819988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL4 -c PBL4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL4 -c PBL4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686769819988 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686769820203 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686769820203 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QA qa maquinasecund.v(3) " "Verilog HDL Declaration information at maquinasecund.v(3): object \"QA\" differs only in case from object \"qa\" in the same scope" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QB qb maquinasecund.v(3) " "Verilog HDL Declaration information at maquinasecund.v(3): object \"QB\" differs only in case from object \"qb\" in the same scope" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QC qc maquinasecund.v(3) " "Verilog HDL Declaration information at maquinasecund.v(3): object \"QC\" differs only in case from object \"qc\" in the same scope" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ERRO erro maquinasecund.v(2) " "Verilog HDL Declaration information at maquinasecund.v(2): object \"ERRO\" differs only in case from object \"erro\" in the same scope" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinasecund.v 1 1 " "Found 1 design units, including 1 entities, in source file maquinasecund.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquinasecund " "Found entity 1: maquinasecund" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686769825273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686769825273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leveltopulse.v 1 1 " "Found 1 design units, including 1 entities, in source file leveltopulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 leveltopulse " "Found entity 1: leveltopulse" {  } { { "leveltopulse.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/leveltopulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686769825274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686769825274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PBL4.v 1 1 " "Found 1 design units, including 1 entities, in source file PBL4.v" { { "Info" "ISGN_ENTITY_NAME" "1 PBL4 " "Found entity 1: PBL4" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686769825275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686769825275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a decodSENSORES.v(5) " "Verilog HDL Declaration information at decodSENSORES.v(5): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b decodSENSORES.v(2) " "Verilog HDL Declaration information at decodSENSORES.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c decodSENSORES.v(2) " "Verilog HDL Declaration information at decodSENSORES.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d decodSENSORES.v(2) " "Verilog HDL Declaration information at decodSENSORES.v(2): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BCD bcd decodSENSORES.v(19) " "Verilog HDL Declaration information at decodSENSORES.v(19): object \"BCD\" differs only in case from object \"bcd\" in the same scope" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodSENSORES.v 1 1 " "Found 1 design units, including 1 entities, in source file decodSENSORES.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodSENSORES " "Found entity 1: decodSENSORES" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686769825276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686769825276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodBEBIDA.v 1 1 " "Found 1 design units, including 1 entities, in source file decodBEBIDA.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodBEBIDA " "Found entity 1: decodBEBIDA" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686769825276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686769825276 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S s demux1x2.v(2) " "Verilog HDL Declaration information at demux1x2.v(2): object \"S\" differs only in case from object \"s\" in the same scope" {  } { { "demux1x2.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/demux1x2.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x2.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x2 " "Found entity 1: demux1x2" {  } { { "demux1x2.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/demux1x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686769825277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686769825277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopT.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopT.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopT " "Found entity 1: flipflopT" {  } { { "flipflopT.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/flipflopT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686769825277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686769825277 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EF ef maquinaprim.v(2) " "Verilog HDL Declaration information at maquinaprim.v(2): object \"EF\" differs only in case from object \"ef\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EG eg maquinaprim.v(2) " "Verilog HDL Declaration information at maquinaprim.v(2): object \"EG\" differs only in case from object \"eg\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EH eh maquinaprim.v(2) " "Verilog HDL Declaration information at maquinaprim.v(2): object \"EH\" differs only in case from object \"eh\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a maquinaprim.v(2) " "Verilog HDL Declaration information at maquinaprim.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b maquinaprim.v(2) " "Verilog HDL Declaration information at maquinaprim.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c maquinaprim.v(2) " "Verilog HDL Declaration information at maquinaprim.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d maquinaprim.v(27) " "Verilog HDL Declaration information at maquinaprim.v(27): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e maquinaprim.v(27) " "Verilog HDL Declaration information at maquinaprim.v(27): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F f maquinaprim.v(27) " "Verilog HDL Declaration information at maquinaprim.v(27): object \"F\" differs only in case from object \"f\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "def deF maquinaprim.v(30) " "Verilog HDL Declaration information at maquinaprim.v(30): object \"def\" differs only in case from object \"deF\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinaprim.v 1 1 " "Found 1 design units, including 1 entities, in source file maquinaprim.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquinaprim " "Found entity 1: maquinaprim" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686769825278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686769825278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopD.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopD.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopD " "Found entity 1: flipflopD" {  } { { "flipflopD.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/flipflopD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686769825279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686769825279 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "maquinasecun.v " "Can't analyze file -- file maquinasecun.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1686769825279 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "temporizador.v " "Can't analyze file -- file temporizador.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1686769825280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y y decodERRORdeBEBIBA.v(2) " "Verilog HDL Declaration information at decodERRORdeBEBIBA.v(2): object \"Y\" differs only in case from object \"y\" in the same scope" {  } { { "decodERRORdeBEBIBA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodERRORdeBEBIBA.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodERRORdeBEBIBA.v 1 1 " "Found 1 design units, including 1 entities, in source file decodERRORdeBEBIBA.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodERRORdeBEBIBA " "Found entity 1: decodERRORdeBEBIBA" {  } { { "decodERRORdeBEBIBA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodERRORdeBEBIBA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686769825280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686769825280 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "maquinatres.v " "Can't analyze file -- file maquinatres.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1686769825281 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "decoESPERA.v " "Can't analyze file -- file decoESPERA.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1686769825281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686769825282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686769825282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a newmaquina3.v(2) " "Verilog HDL Declaration information at newmaquina3.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b newmaquina3.v(2) " "Verilog HDL Declaration information at newmaquina3.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c newmaquina3.v(2) " "Verilog HDL Declaration information at newmaquina3.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d newmaquina3.v(13) " "Verilog HDL Declaration information at newmaquina3.v(13): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e newmaquina3.v(13) " "Verilog HDL Declaration information at newmaquina3.v(13): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F f newmaquina3.v(13) " "Verilog HDL Declaration information at newmaquina3.v(13): object \"F\" differs only in case from object \"f\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "def DeF newmaquina3.v(25) " "Verilog HDL Declaration information at newmaquina3.v(25): object \"def\" differs only in case from object \"DeF\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DeF DEf newmaquina3.v(25) " "Verilog HDL Declaration information at newmaquina3.v(25): object \"DeF\" differs only in case from object \"DEf\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "def DEf newmaquina3.v(25) " "Verilog HDL Declaration information at newmaquina3.v(25): object \"def\" differs only in case from object \"DEf\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BDeF bDeF newmaquina3.v(35) " "Verilog HDL Declaration information at newmaquina3.v(35): object \"BDeF\" differs only in case from object \"bDeF\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686769825283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newmaquina3.v 1 1 " "Found 1 design units, including 1 entities, in source file newmaquina3.v" { { "Info" "ISGN_ENTITY_NAME" "1 newmaquina3 " "Found entity 1: newmaquina3" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686769825283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686769825283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 segmentos " "Found entity 1: segmentos" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686769825283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686769825283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686769825284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686769825284 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enter maquinasecund.v(14) " "Verilog HDL Implicit Net warning at maquinasecund.v(14): created implicit net for \"enter\"" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686769825284 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tempo PBL4.v(22) " "Verilog HDL Implicit Net warning at PBL4.v(22): created implicit net for \"tempo\"" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686769825284 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cafe3 PBL4.v(64) " "Verilog HDL Implicit Net warning at PBL4.v(64): created implicit net for \"cafe3\"" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686769825284 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b decodBEBIDA.v(6) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(6): created implicit net for \"b\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686769825284 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c decodBEBIDA.v(7) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(7): created implicit net for \"c\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686769825284 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d decodBEBIDA.v(8) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(8): created implicit net for \"d\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686769825284 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e decodBEBIDA.v(9) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(9): created implicit net for \"e\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686769825284 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f decodBEBIDA.v(10) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(10): created implicit net for \"f\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686769825284 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinasecund.v(33) " "Verilog HDL Instantiation warning at maquinasecund.v(33): instance has no name" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825284 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinasecund.v(34) " "Verilog HDL Instantiation warning at maquinasecund.v(34): instance has no name" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825284 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinasecund.v(35) " "Verilog HDL Instantiation warning at maquinasecund.v(35): instance has no name" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825284 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "leveltopulse.v(7) " "Verilog HDL Instantiation warning at leveltopulse.v(7): instance has no name" {  } { { "leveltopulse.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/leveltopulse.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825285 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "leveltopulse.v(8) " "Verilog HDL Instantiation warning at leveltopulse.v(8): instance has no name" {  } { { "leveltopulse.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/leveltopulse.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825285 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(10) " "Verilog HDL Instantiation warning at PBL4.v(10): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825285 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(14) " "Verilog HDL Instantiation warning at PBL4.v(14): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825285 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(15) " "Verilog HDL Instantiation warning at PBL4.v(15): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825285 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(31) " "Verilog HDL Instantiation warning at divisor.v(31): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825285 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(32) " "Verilog HDL Instantiation warning at divisor.v(32): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825285 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(33) " "Verilog HDL Instantiation warning at divisor.v(33): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825285 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(34) " "Verilog HDL Instantiation warning at divisor.v(34): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825285 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(35) " "Verilog HDL Instantiation warning at divisor.v(35): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825285 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(36) " "Verilog HDL Instantiation warning at divisor.v(36): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825285 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(37) " "Verilog HDL Instantiation warning at divisor.v(37): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825285 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(38) " "Verilog HDL Instantiation warning at divisor.v(38): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825285 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(39) " "Verilog HDL Instantiation warning at divisor.v(39): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825285 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(40) " "Verilog HDL Instantiation warning at divisor.v(40): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825285 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(41) " "Verilog HDL Instantiation warning at divisor.v(41): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825285 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(22) " "Verilog HDL Instantiation warning at PBL4.v(22): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825285 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(20) " "Verilog HDL Instantiation warning at segmentos.v(20): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825285 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(21) " "Verilog HDL Instantiation warning at segmentos.v(21): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825286 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(22) " "Verilog HDL Instantiation warning at segmentos.v(22): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825286 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(23) " "Verilog HDL Instantiation warning at segmentos.v(23): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825286 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(24) " "Verilog HDL Instantiation warning at segmentos.v(24): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825286 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(25) " "Verilog HDL Instantiation warning at segmentos.v(25): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825286 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(26) " "Verilog HDL Instantiation warning at segmentos.v(26): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825286 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(39) " "Verilog HDL Instantiation warning at PBL4.v(39): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825286 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinaprim.v(49) " "Verilog HDL Instantiation warning at maquinaprim.v(49): instance has no name" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825286 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinaprim.v(50) " "Verilog HDL Instantiation warning at maquinaprim.v(50): instance has no name" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825286 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinaprim.v(51) " "Verilog HDL Instantiation warning at maquinaprim.v(51): instance has no name" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825286 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(50) " "Verilog HDL Instantiation warning at PBL4.v(50): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825286 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "decodSENSORES.v(9) " "Verilog HDL Instantiation warning at decodSENSORES.v(9): instance has no name" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825286 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "decodSENSORES.v(10) " "Verilog HDL Instantiation warning at decodSENSORES.v(10): instance has no name" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825286 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(53) " "Verilog HDL Instantiation warning at PBL4.v(53): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825286 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(74) " "Verilog HDL Instantiation warning at PBL4.v(74): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 74 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825286 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(79) " "Verilog HDL Instantiation warning at PBL4.v(79): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 79 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825286 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(82) " "Verilog HDL Instantiation warning at PBL4.v(82): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 82 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825286 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "newmaquina3.v(52) " "Verilog HDL Instantiation warning at newmaquina3.v(52): instance has no name" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825287 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "newmaquina3.v(53) " "Verilog HDL Instantiation warning at newmaquina3.v(53): instance has no name" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825287 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "newmaquina3.v(54) " "Verilog HDL Instantiation warning at newmaquina3.v(54): instance has no name" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825287 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(90) " "Verilog HDL Instantiation warning at PBL4.v(90): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 90 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686769825287 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PBL4 " "Elaborating entity \"PBL4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686769825365 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(27) " "Verilog HDL warning at PBL4.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686769825366 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(30) " "Verilog HDL warning at PBL4.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686769825366 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(31) " "Verilog HDL warning at PBL4.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686769825366 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(32) " "Verilog HDL warning at PBL4.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686769825366 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(33) " "Verilog HDL warning at PBL4.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686769825366 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(34) " "Verilog HDL warning at PBL4.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686769825366 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(35) " "Verilog HDL warning at PBL4.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686769825366 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(36) " "Verilog HDL warning at PBL4.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686769825366 "|PBL4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "d1es 0 PBL4.v(41) " "Net \"d1es\" at PBL4.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686769825367 "|PBL4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "d2es 0 PBL4.v(41) " "Net \"d2es\" at PBL4.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686769825367 "|PBL4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ponto PBL4.v(3) " "Output port \"ponto\" at PBL4.v(3) has no driver" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686769825367 "|PBL4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leveltopulse leveltopulse:comb_3 " "Elaborating entity \"leveltopulse\" for hierarchy \"leveltopulse:comb_3\"" {  } { { "PBL4.v" "comb_3" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686769825444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopD leveltopulse:comb_3\|flipflopD:comb_3 " "Elaborating entity \"flipflopD\" for hierarchy \"leveltopulse:comb_3\|flipflopD:comb_3\"" {  } { { "leveltopulse.v" "comb_3" { Text "/home/aluno/Downloads/PBL3e4_CD/leveltopulse.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686769825447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:comb_8 " "Elaborating entity \"divisor\" for hierarchy \"divisor:comb_8\"" {  } { { "PBL4.v" "comb_8" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686769825453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopT divisor:comb_8\|flipflopT:fl1 " "Elaborating entity \"flipflopT\" for hierarchy \"divisor:comb_8\|flipflopT:fl1\"" {  } { { "divisor.v" "fl1" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686769825456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentos segmentos:comb_17 " "Elaborating entity \"segmentos\" for hierarchy \"segmentos:comb_17\"" {  } { { "PBL4.v" "comb_17" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686769825482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 segmentos:comb_17\|mux4_1:comb_5 " "Elaborating entity \"mux4_1\" for hierarchy \"segmentos:comb_17\|mux4_1:comb_5\"" {  } { { "segmentos.v" "comb_5" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686769825490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquinaprim maquinaprim:comb_20 " "Elaborating entity \"maquinaprim\" for hierarchy \"maquinaprim:comb_20\"" {  } { { "PBL4.v" "comb_20" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686769825497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodSENSORES decodSENSORES:comb_21 " "Elaborating entity \"decodSENSORES\" for hierarchy \"decodSENSORES:comb_21\"" {  } { { "PBL4.v" "comb_21" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686769825503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x2 decodSENSORES:comb_21\|demux1x2:comb_4 " "Elaborating entity \"demux1x2\" for hierarchy \"decodSENSORES:comb_21\|demux1x2:comb_4\"" {  } { { "decodSENSORES.v" "comb_4" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686769825507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquinasecund maquinasecund:comb_41 " "Elaborating entity \"maquinasecund\" for hierarchy \"maquinasecund:comb_41\"" {  } { { "PBL4.v" "comb_41" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686769825508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodERRORdeBEBIBA decodERRORdeBEBIBA:comb_43 " "Elaborating entity \"decodERRORdeBEBIBA\" for hierarchy \"decodERRORdeBEBIBA:comb_43\"" {  } { { "PBL4.v" "comb_43" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686769825509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodBEBIDA decodBEBIDA:comb_44 " "Elaborating entity \"decodBEBIDA\" for hierarchy \"decodBEBIDA:comb_44\"" {  } { { "PBL4.v" "comb_44" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686769825510 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decodBEBIDA.v(23) " "Verilog HDL warning at decodBEBIDA.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686769825511 "|PBL4|decodBEBIDA:comb_44"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decodBEBIDA.v(24) " "Verilog HDL warning at decodBEBIDA.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686769825511 "|PBL4|decodBEBIDA:comb_44"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "d1 decodBEBIDA.v(3) " "Output port \"d1\" at decodBEBIDA.v(3) has no driver" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686769825511 "|PBL4|decodBEBIDA:comb_44"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "d2 decodBEBIDA.v(3) " "Output port \"d2\" at decodBEBIDA.v(3) has no driver" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686769825511 "|PBL4|decodBEBIDA:comb_44"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmaquina3 newmaquina3:comb_45 " "Elaborating entity \"newmaquina3\" for hierarchy \"newmaquina3:comb_45\"" {  } { { "PBL4.v" "comb_45" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686769825513 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "24 " "Ignored 24 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "24 " "Ignored 24 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1686769825590 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1686769825590 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686769825847 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d3 VCC " "Pin \"d3\" is stuck at VCC" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686769825889 "|PBL4|d3"} { "Warning" "WMLS_MLS_STUCK_PIN" "ponto GND " "Pin \"ponto\" is stuck at GND" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686769825889 "|PBL4|ponto"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686769825889 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686769826053 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686769826053 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686769826053 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686769826053 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/PBL3e4_CD/output_files/PBL4.map.smsg " "Generated suppressed messages file /home/aluno/Downloads/PBL3e4_CD/output_files/PBL4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686769826545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686769826555 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 16:10:26 2023 " "Processing ended: Wed Jun 14 16:10:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686769826555 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686769826555 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686769826555 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686769826555 ""}
