INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:33:52 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.472ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.240ns period=6.480ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.240ns period=6.480ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.480ns  (clk rise@6.480ns - clk rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 2.157ns (32.698%)  route 4.440ns (67.302%))
  Logic Levels:           18  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.963 - 6.480 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2306, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X22Y117        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y117        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=54, routed)          0.450     1.212    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X23Y118        LUT5 (Prop_lut5_I0_O)        0.043     1.255 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.255    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X23Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.506 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.506    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X23Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.555 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.555    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X23Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     1.659 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/O[0]
                         net (fo=64, routed)          0.674     2.333    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_7
    SLICE_X22Y132        LUT4 (Prop_lut4_I2_O)        0.120     2.453 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_55/O
                         net (fo=1, routed)           0.469     2.922    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_55_n_0
    SLICE_X21Y128        LUT6 (Prop_lut6_I5_O)        0.043     2.965 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_35/O
                         net (fo=1, routed)           0.291     3.256    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_35_n_0
    SLICE_X21Y127        LUT6 (Prop_lut6_I2_O)        0.043     3.299 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_14/O
                         net (fo=13, routed)          0.618     3.917    lsq1/handshake_lsq_lsq1_core/dataReg_reg[29]
    SLICE_X21Y124        LUT6 (Prop_lut6_I1_O)        0.043     3.960 r  lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3/O
                         net (fo=42, routed)          0.387     4.347    lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3_n_0
    SLICE_X19Y125        LUT6 (Prop_lut6_I1_O)        0.043     4.390 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__0_i_4/O
                         net (fo=1, routed)           0.339     4.729    addf0/operator/ltOp_carry__1_0[0]
    SLICE_X18Y124        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     5.005 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.007     5.012    addf0/operator/ltOp_carry__0_n_0
    SLICE_X18Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.062 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.062    addf0/operator/ltOp_carry__1_n_0
    SLICE_X18Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.112 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.112    addf0/operator/ltOp_carry__2_n_0
    SLICE_X18Y127        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.234 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=83, routed)          0.326     5.560    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X16Y127        LUT2 (Prop_lut2_I0_O)        0.134     5.694 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.694    addf0/operator/ps_c1_reg[3][0]
    SLICE_X16Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.222     5.916 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.916    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X16Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     6.063 r  addf0/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=7, routed)           0.427     6.490    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0[3]
    SLICE_X15Y127        LUT5 (Prop_lut5_I2_O)        0.120     6.610 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.239     6.849    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X17Y127        LUT3 (Prop_lut3_I1_O)        0.043     6.892 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.213     7.105    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X17Y127        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.480     6.480 r  
                                                      0.000     6.480 r  clk (IN)
                         net (fo=2306, unset)         0.483     6.963    addf0/operator/RightShifterComponent/clk
    SLICE_X17Y127        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     6.963    
                         clock uncertainty           -0.035     6.927    
    SLICE_X17Y127        FDRE (Setup_fdre_C_R)       -0.295     6.632    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          6.632    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                 -0.472    




