// Seed: 3532132936
module module_0 (
    output wire id_0,
    input  tri1 module_0
);
  wire id_3;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output wand id_2,
    input tri1 id_3,
    output supply1 id_4,
    output tri id_5,
    input supply1 id_6
);
  assign id_2 = id_3;
  or primCall (id_5, id_1, id_0, id_3, id_6);
  module_0 modCall_1 (
      id_4,
      id_1
  );
  wire id_8;
endmodule
module module_2 (
    input tri0 id_0,
    input wire id_1,
    input tri id_2,
    input supply0 id_3,
    input uwire id_4,
    output wire id_5,
    input tri0 id_6,
    output supply1 id_7,
    input uwire id_8,
    output supply0 id_9,
    input wand id_10,
    input tri id_11,
    input wand id_12,
    output tri0 id_13,
    output tri1 id_14
);
  assign id_5 = "" ==? id_8;
  module_0 modCall_1 (
      id_5,
      id_11
  );
  assign modCall_1.id_0 = 0;
  wand id_16 = id_6 & id_10 ==? 1;
endmodule
