{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682706962640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682706962655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 13:36:02 2023 " "Processing started: Fri Apr 28 13:36:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682706962655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706962655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706962655 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1682706963428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shift_reg_start_done.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shift_reg_start_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_start_done " "Found entity 1: shift_reg_start_done" {  } { { "rtl/shift_reg_start_done.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682706973492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706973492 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "max7219_ctrl.v(154) " "Verilog HDL information at max7219_ctrl.v(154): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682706973507 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "intensity INTENSITY max7219_ctrl.v(21) " "Verilog HDL Declaration information at max7219_ctrl.v(21): object \"intensity\" differs only in case from object \"INTENSITY\" in the same scope" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682706973507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/max7219_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/max7219_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_ctrl " "Found entity 1: matrix_ctrl" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682706973507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706973507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_debounce1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_debounce1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_DEBOUNCE1 " "Found entity 1: SC_DEBOUNCE1" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682706973523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706973523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682706973555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706973555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_main_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_main_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_MAIN_STATEMACHINE " "Found entity 1: SC_MAIN_STATEMACHINE" {  } { { "rtl/SC_MAIN_STATEMACHINE.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_MAIN_STATEMACHINE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682706973561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706973561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_levelcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_levelcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_LEVELCOUNTER " "Found entity 1: SC_LEVELCOUNTER" {  } { { "rtl/SC_LEVELCOUNTER.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682706973592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706973592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_level_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_level_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_LEVEL_STATEMACHINE " "Found entity 1: SC_LEVEL_STATEMACHINE" {  } { { "rtl/SC_LEVEL_STATEMACHINE.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVEL_STATEMACHINE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682706973608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706973608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_levelprogresscounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_levelprogresscounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_LEVELPROGRESSCOUNTER " "Found entity 1: SC_LEVELPROGRESSCOUNTER" {  } { { "rtl/SC_LEVELPROGRESSCOUNTER.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_LEVELPROGRESSCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682706973634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706973634 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SC_upSPEEDCOUNTER.v(54) " "Verilog HDL information at SC_upSPEEDCOUNTER.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/SC_upSPEEDCOUNTER.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682706973666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_upspeedcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_upspeedcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_upSPEEDCOUNTER " "Found entity 1: SC_upSPEEDCOUNTER" {  } { { "rtl/SC_upSPEEDCOUNTER.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_upSPEEDCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682706973666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706973666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_speedcomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_speedcomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_SPEEDCOMPARATOR " "Found entity 1: CC_SPEEDCOMPARATOR" {  } { { "rtl/CC_SPEEDCOMPARATOR.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_SPEEDCOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682706973682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706973682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_level_datahandler.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_level_datahandler.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_LEVEL_DATAHANDLER " "Found entity 1: CC_LEVEL_DATAHANDLER" {  } { { "rtl/CC_LEVEL_DATAHANDLER.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682706973713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706973713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_reggeneral_car.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_reggeneral_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegGENERAL " "Found entity 1: SC_RegGENERAL" {  } { { "rtl/SC_RegGENERAL_CAR.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegGENERAL_CAR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682706973728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706973728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_datadelay.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_datadelay.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_DATADELAY " "Found entity 1: CC_DATADELAY" {  } { { "rtl/CC_DATADELAY.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_DATADELAY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682706973759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706973759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_mux3_1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_mux3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUX3_1 " "Found entity 1: CC_MUX3_1" {  } { { "rtl/CC_MUX3_1.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_MUX3_1.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682706973775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706973775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_player_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_player_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_PLAYER_STATEMACHINE " "Found entity 1: SC_PLAYER_STATEMACHINE" {  } { { "rtl/SC_PLAYER_STATEMACHINE.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_PLAYER_STATEMACHINE.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682706973806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706973806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_player_car_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_player_car_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_PLAYER_CAR_COMPARATOR " "Found entity 1: CC_PLAYER_CAR_COMPARATOR" {  } { { "rtl/CC_PLAYER_CAR_COMPARATOR.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_PLAYER_CAR_COMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682706973822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706973822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regshifter_player_1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regshifter_player_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegSHIFTER_PLAYER_1 " "Found entity 1: SC_RegSHIFTER_PLAYER_1" {  } { { "rtl/SC_RegSHIFTER_PLAYER_1.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegSHIFTER_PLAYER_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682706973838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706973838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regshifter_player_2.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regshifter_player_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegSHIFTER_PLAYER_2 " "Found entity 1: SC_RegSHIFTER_PLAYER_2" {  } { { "rtl/SC_RegSHIFTER_PLAYER_2.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_RegSHIFTER_PLAYER_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682706973869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706973869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_level_datahandler_player_2.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_level_datahandler_player_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_LEVEL_DATAHANDLER_PLAYER_2 " "Found entity 1: CC_LEVEL_DATAHANDLER_PLAYER_2" {  } { { "rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682706973900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706973900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_pointscounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_pointscounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_POINTSCOUNTER " "Found entity 1: SC_POINTSCOUNTER" {  } { { "rtl/SC_POINTSCOUNTER.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_POINTSCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682706973916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706973916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_winnercomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_winnercomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_WINNERCOMPARATOR " "Found entity 1: CC_WINNERCOMPARATOR" {  } { { "rtl/CC_WINNERCOMPARATOR.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/CC_WINNERCOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682706973947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706973947 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BB_SYSTEM " "Elaborating entity \"BB_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682706974045 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BB_SYSTEM_upButton_Out BB_SYSTEM.v(81) " "Output port \"BB_SYSTEM_upButton_Out\" at BB_SYSTEM.v(81) has no driver" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682706974066 "|BB_SYSTEM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BB_SYSTEM_downButton_Out BB_SYSTEM.v(82) " "Output port \"BB_SYSTEM_downButton_Out\" at BB_SYSTEM.v(82) has no driver" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682706974066 "|BB_SYSTEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_DEBOUNCE1 SC_DEBOUNCE1:SC_DEBOUNCE1_u0 " "Elaborating entity \"SC_DEBOUNCE1\" for hierarchy \"SC_DEBOUNCE1:SC_DEBOUNCE1_u0\"" {  } { { "BB_SYSTEM.v" "SC_DEBOUNCE1_u0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682706974113 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SC_DEBOUNCE1.v(70) " "Verilog HDL assignment warning at SC_DEBOUNCE1.v(70): truncated value with size 32 to match size of target (11)" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_DEBOUNCE1.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682706974113 "|BB_SYSTEM|SC_DEBOUNCE1:SC_DEBOUNCE1_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_MAIN_STATEMACHINE SC_MAIN_STATEMACHINE:SC_MAIN_STATEMACHINE_u0 " "Elaborating entity \"SC_MAIN_STATEMACHINE\" for hierarchy \"SC_MAIN_STATEMACHINE:SC_MAIN_STATEMACHINE_u0\"" {  } { { "BB_SYSTEM.v" "SC_MAIN_STATEMACHINE_u0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682706974128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_LEVEL_STATEMACHINE SC_LEVEL_STATEMACHINE:SC_LEVEL_STATEMACHINE_u0 " "Elaborating entity \"SC_LEVEL_STATEMACHINE\" for hierarchy \"SC_LEVEL_STATEMACHINE:SC_LEVEL_STATEMACHINE_u0\"" {  } { { "BB_SYSTEM.v" "SC_LEVEL_STATEMACHINE_u0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682706974128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_PLAYER_STATEMACHINE SC_PLAYER_STATEMACHINE:SC_PLAYER_STATEMACHINE_u0 " "Elaborating entity \"SC_PLAYER_STATEMACHINE\" for hierarchy \"SC_PLAYER_STATEMACHINE:SC_PLAYER_STATEMACHINE_u0\"" {  } { { "BB_SYSTEM.v" "SC_PLAYER_STATEMACHINE_u0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682706974144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_LEVELCOUNTER SC_LEVELCOUNTER:SC_LEVELCOUNTER_u0 " "Elaborating entity \"SC_LEVELCOUNTER\" for hierarchy \"SC_LEVELCOUNTER:SC_LEVELCOUNTER_u0\"" {  } { { "BB_SYSTEM.v" "SC_LEVELCOUNTER_u0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682706974160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_LEVELPROGRESSCOUNTER SC_LEVELPROGRESSCOUNTER:SC_LEVELPROGRESSCOUNTER_u0 " "Elaborating entity \"SC_LEVELPROGRESSCOUNTER\" for hierarchy \"SC_LEVELPROGRESSCOUNTER:SC_LEVELPROGRESSCOUNTER_u0\"" {  } { { "BB_SYSTEM.v" "SC_LEVELPROGRESSCOUNTER_u0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682706974175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_upSPEEDCOUNTER SC_upSPEEDCOUNTER:SC_upSPEEDCOUNTER_u0 " "Elaborating entity \"SC_upSPEEDCOUNTER\" for hierarchy \"SC_upSPEEDCOUNTER:SC_upSPEEDCOUNTER_u0\"" {  } { { "BB_SYSTEM.v" "SC_upSPEEDCOUNTER_u0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682706974175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_SPEEDCOMPARATOR CC_SPEEDCOMPARATOR:CC_SPEEDCOMPARATOR_u0 " "Elaborating entity \"CC_SPEEDCOMPARATOR\" for hierarchy \"CC_SPEEDCOMPARATOR:CC_SPEEDCOMPARATOR_u0\"" {  } { { "BB_SYSTEM.v" "CC_SPEEDCOMPARATOR_u0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682706974191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_LEVEL_DATAHANDLER CC_LEVEL_DATAHANDLER:CC_LEVEL_DATAHANDLER_u0 " "Elaborating entity \"CC_LEVEL_DATAHANDLER\" for hierarchy \"CC_LEVEL_DATAHANDLER:CC_LEVEL_DATAHANDLER_u0\"" {  } { { "BB_SYSTEM.v" "CC_LEVEL_DATAHANDLER_u0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682706974207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegGENERAL SC_RegGENERAL:SC_RegGENERAL_car_u0 " "Elaborating entity \"SC_RegGENERAL\" for hierarchy \"SC_RegGENERAL:SC_RegGENERAL_car_u0\"" {  } { { "BB_SYSTEM.v" "SC_RegGENERAL_car_u0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682706974222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_DATADELAY CC_DATADELAY:CC_DATADELAY_u0 " "Elaborating entity \"CC_DATADELAY\" for hierarchy \"CC_DATADELAY:CC_DATADELAY_u0\"" {  } { { "BB_SYSTEM.v" "CC_DATADELAY_u0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682706974238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUX3_1 CC_MUX3_1:CC_MUX3_1_u0 " "Elaborating entity \"CC_MUX3_1\" for hierarchy \"CC_MUX3_1:CC_MUX3_1_u0\"" {  } { { "BB_SYSTEM.v" "CC_MUX3_1_u0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682706974238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegSHIFTER_PLAYER_1 SC_RegSHIFTER_PLAYER_1:SC_RegSHIFTER_PLAYER_1_U0 " "Elaborating entity \"SC_RegSHIFTER_PLAYER_1\" for hierarchy \"SC_RegSHIFTER_PLAYER_1:SC_RegSHIFTER_PLAYER_1_U0\"" {  } { { "BB_SYSTEM.v" "SC_RegSHIFTER_PLAYER_1_U0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682706974253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_PLAYER_CAR_COMPARATOR CC_PLAYER_CAR_COMPARATOR:CC_PLAYER_CAR_COMPARATOR_u0 " "Elaborating entity \"CC_PLAYER_CAR_COMPARATOR\" for hierarchy \"CC_PLAYER_CAR_COMPARATOR:CC_PLAYER_CAR_COMPARATOR_u0\"" {  } { { "BB_SYSTEM.v" "CC_PLAYER_CAR_COMPARATOR_u0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682706974269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_POINTSCOUNTER SC_POINTSCOUNTER:SC_POINTSCOUNTER_u0 " "Elaborating entity \"SC_POINTSCOUNTER\" for hierarchy \"SC_POINTSCOUNTER:SC_POINTSCOUNTER_u0\"" {  } { { "BB_SYSTEM.v" "SC_POINTSCOUNTER_u0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682706974269 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_POINTSCOUNTER.v(76) " "Verilog HDL assignment warning at SC_POINTSCOUNTER.v(76): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_POINTSCOUNTER.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_POINTSCOUNTER.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682706974269 "|BB_SYSTEM|SC_POINTSCOUNTER:SC_POINTSCOUNTER_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_POINTSCOUNTER.v(84) " "Verilog HDL assignment warning at SC_POINTSCOUNTER.v(84): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_POINTSCOUNTER.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_POINTSCOUNTER.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682706974269 "|BB_SYSTEM|SC_POINTSCOUNTER:SC_POINTSCOUNTER_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_POINTSCOUNTER.v(90) " "Verilog HDL assignment warning at SC_POINTSCOUNTER.v(90): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_POINTSCOUNTER.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/SC_POINTSCOUNTER.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682706974269 "|BB_SYSTEM|SC_POINTSCOUNTER:SC_POINTSCOUNTER_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_LEVEL_DATAHANDLER_PLAYER_2 CC_LEVEL_DATAHANDLER_PLAYER_2:CC_LEVEL_DATAHANDLER_PLAYER_2_u0 " "Elaborating entity \"CC_LEVEL_DATAHANDLER_PLAYER_2\" for hierarchy \"CC_LEVEL_DATAHANDLER_PLAYER_2:CC_LEVEL_DATAHANDLER_PLAYER_2_u0\"" {  } { { "BB_SYSTEM.v" "CC_LEVEL_DATAHANDLER_PLAYER_2_u0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682706974285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegSHIFTER_PLAYER_2 SC_RegSHIFTER_PLAYER_2:SC_RegSHIFTER_PLAYER_2_U0 " "Elaborating entity \"SC_RegSHIFTER_PLAYER_2\" for hierarchy \"SC_RegSHIFTER_PLAYER_2:SC_RegSHIFTER_PLAYER_2_U0\"" {  } { { "BB_SYSTEM.v" "SC_RegSHIFTER_PLAYER_2_U0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682706974316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_WINNERCOMPARATOR CC_WINNERCOMPARATOR:CC_WINNERCOMPARATOR_u0 " "Elaborating entity \"CC_WINNERCOMPARATOR\" for hierarchy \"CC_WINNERCOMPARATOR:CC_WINNERCOMPARATOR_u0\"" {  } { { "BB_SYSTEM.v" "CC_WINNERCOMPARATOR_u0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682706974316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_ctrl matrix_ctrl:matrix_ctrl_unit_0 " "Elaborating entity \"matrix_ctrl\" for hierarchy \"matrix_ctrl:matrix_ctrl_unit_0\"" {  } { { "BB_SYSTEM.v" "matrix_ctrl_unit_0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682706974332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Trig_SignalNEG max7219_ctrl.v(58) " "Verilog HDL or VHDL warning at max7219_ctrl.v(58): object \"Trig_SignalNEG\" assigned a value but never read" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682706974332 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(50) " "Verilog HDL assignment warning at max7219_ctrl.v(50): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682706974332 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(51) " "Verilog HDL assignment warning at max7219_ctrl.v(51): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682706974332 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(260) " "Verilog HDL assignment warning at max7219_ctrl.v(260): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682706974332 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_sr max7219_ctrl.v(154) " "Verilog HDL Always Construct warning at max7219_ctrl.v(154): inferring latch(es) for variable \"ctrl_sr\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682706974332 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 max7219_ctrl.v(278) " "Verilog HDL assignment warning at max7219_ctrl.v(278): truncated value with size 32 to match size of target (3)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682706974332 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[0\] max7219_ctrl.v(154) " "Inferred latch for \"ctrl_sr\[0\]\" at max7219_ctrl.v(154)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706974332 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[1\] max7219_ctrl.v(154) " "Inferred latch for \"ctrl_sr\[1\]\" at max7219_ctrl.v(154)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706974332 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_start_done matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0 " "Elaborating entity \"shift_reg_start_done\" for hierarchy \"matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\"" {  } { { "rtl/max7219_ctrl.v" "shift_reg_start_done_unit_0" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/max7219_ctrl.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682706974347 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg_start_done.v(69) " "Verilog HDL assignment warning at shift_reg_start_done.v(69): truncated value with size 32 to match size of target (16)" {  } { { "rtl/shift_reg_start_done.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/rtl/shift_reg_start_done.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682706974363 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_upButton_Out GND " "Pin \"BB_SYSTEM_upButton_Out\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682706977226 "|BB_SYSTEM|BB_SYSTEM_upButton_Out"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_downButton_Out GND " "Pin \"BB_SYSTEM_downButton_Out\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682706977226 "|BB_SYSTEM|BB_SYSTEM_downButton_Out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682706977226 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682706977335 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682706979153 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.map.smsg " "Generated suppressed messages file C:/Users/Sergio/Documents/Programacion/Frogger-DigitalesU/BB_SYSTEM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706979262 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682706979544 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682706979544 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "749 " "Implemented 749 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682706979819 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682706979819 ""} { "Info" "ICUT_CUT_TM_LCELLS" "734 " "Implemented 734 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682706979819 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682706979819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682706979866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 13:36:19 2023 " "Processing ended: Fri Apr 28 13:36:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682706979866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682706979866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682706979866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682706979866 ""}
