xpm_cdc.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"
xpm_fifo.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"
xpm_memory.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"
ov7670_capture.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/d527/ov7670_capture.vhdl,incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"
design_1_ov7670_capture_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ov7670_capture_0_0/sim/design_1_ov7670_capture_0_0.vhd,incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"
i2c_sender.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/3e20/i2c_sender.vhdl,incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"
ov7670_controller.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/3e20/ov7670_controller.vhdl,incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"
ov7670_registers.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/3e20/ov7670_registers.vhdl,incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"
design_1_ov7670_controller_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ov7670_controller_0_0/sim/design_1_ov7670_controller_0_0.vhd,incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"
ov7670_vga.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/3cfd/ov7670_vga.vhdl,incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"
design_1_ov7670_vga_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ov7670_vga_0_0/sim/design_1_ov7670_vga_0_0.vhd,incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_1,../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/67d8/simulation/blk_mem_gen_v8_4.v,incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"
design_1_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"
debounce.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/9e46/debounce.v,incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"
design_1_debounce_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_debounce_0_0/sim/design_1_debounce_0_0.v,incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"
finger_detection.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6459/sim/finger_detection.v,incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"
finger_detection.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6459/src/finger_detection.v,incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"
design_1_finger_detection_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_finger_detection_0_0/sim/design_1_finger_detection_0_0.v,incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../camera_to_vga.srcs/sources_1/bd/design_1/ipshared/4903"
glbl.v,Verilog,xil_defaultlib,glbl.v
