###############################################################
#  Generated by:      Cadence Encounter 11.12-s119_1
#  OS:                Linux x86_64(Host ID khalid.fransg)
#  Generated on:      Sun Jun 22 20:07:57 2014
#  Design:            mini_mips_p
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix mini_mips_p_postRoute -outDir timingReports
###############################################################
Path 1: MET Removal Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_c_
reg[4]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[4]/SN (^) checked with  
leading edge of 'myclk'
Beginpoint: rst_n                                             (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.055
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.055
  Arrival Time                  1.441
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | rst_n ^      |                        |       |   0.000 |   -0.386 | 
     | rst_n_pad_in                                   | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.055 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[4] | SN ^         | HS65_LH_DFPSQX9        | 1.000 |   1.441 |    1.055 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.386 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.386 | 
     | clk_i__L1_I2                                   | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.386 | 
     | clk_i__L2_I14                                  | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.386 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[4] | CP ^         | HS65_LH_DFPSQX9        | 0.000 |   0.000 |    0.386 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_c_
reg[3]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[3]/SN (^) checked with  
leading edge of 'myclk'
Beginpoint: rst_n                                             (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.055
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.055
  Arrival Time                  1.441
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | rst_n ^      |                        |       |   0.000 |   -0.386 | 
     | rst_n_pad_in                                   | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.055 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[3] | SN ^         | HS65_LH_DFPSQX9        | 1.000 |   1.441 |    1.055 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.386 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.386 | 
     | clk_i__L1_I2                                   | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.386 | 
     | clk_i__L2_I14                                  | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.386 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[3] | CP ^         | HS65_LH_DFPSQX9        | 0.000 |   0.000 |    0.386 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_c_
reg[2]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[2]/SN (^) checked with  
leading edge of 'myclk'
Beginpoint: rst_n                                             (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.055
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.055
  Arrival Time                  1.441
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | rst_n ^      |                        |       |   0.000 |   -0.386 | 
     | rst_n_pad_in                                   | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.055 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[2] | SN ^         | HS65_LH_DFPSQX9        | 1.000 |   1.441 |    1.055 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.386 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.386 | 
     | clk_i__L1_I2                                   | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.386 | 
     | clk_i__L2_I14                                  | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.386 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[2] | CP ^         | HS65_LH_DFPSQX9        | 0.000 |   0.000 |    0.386 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_c_
reg[1]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[1]/SN (^) checked with  
leading edge of 'myclk'
Beginpoint: rst_n                                             (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.055
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.055
  Arrival Time                  1.441
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | rst_n ^      |                        |       |   0.000 |   -0.386 | 
     | rst_n_pad_in                                   | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.055 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[1] | SN ^         | HS65_LH_DFPSQX9        | 1.000 |   1.441 |    1.055 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.386 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.386 | 
     | clk_i__L1_I2                                   | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.386 | 
     | clk_i__L2_I14                                  | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.386 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[1] | CP ^         | HS65_LH_DFPSQX9        | 0.000 |   0.000 |    0.386 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_c_
reg[0]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[0]/SN (^) checked with  
leading edge of 'myclk'
Beginpoint: rst_n                                             (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.055
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.055
  Arrival Time                  1.441
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | rst_n ^      |                        |       |   0.000 |   -0.386 | 
     | rst_n_pad_in                                   | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.055 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[0] | SN ^         | HS65_LH_DFPSQX9        | 1.000 |   1.441 |    1.055 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.386 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.386 | 
     | clk_i__L1_I2                                   | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.386 | 
     | clk_i__L2_I14                                  | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.386 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[0] | CP ^         | HS65_LH_DFPSQX9        | 0.000 |   0.000 |    0.386 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin mini_mips_inst/id_exe_inst/id_exe_c_
reg[MEMWEN_N]/CP 
Endpoint:   mini_mips_inst/id_exe_inst/id_exe_c_reg[MEMWEN_N]/SN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                (^) triggered 
by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.055
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.055
  Arrival Time                  1.441
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                   |              |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                   | rst_n ^      |                        |       |   0.000 |   -0.386 | 
     | rst_n_pad_in                                      | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.055 | 
     | mini_mips_inst/id_exe_inst/id_exe_c_reg[MEMWEN_N] | SN ^         | HS65_LH_DFPSQX9        | 1.000 |   1.441 |    1.055 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                   |              |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                   | clk ^        |                        |       |   0.000 |    0.386 | 
     | clk_pad_in                                        | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.386 | 
     | clk_i__L1_I2                                      | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.386 | 
     | clk_i__L2_I18                                     | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.386 | 
     | mini_mips_inst/id_exe_inst/id_exe_c_reg[MEMWEN_N] | CP ^         | HS65_LH_DFPSQX9        | 0.000 |   0.000 |    0.386 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin mini_mips_inst/exe_mem_inst/exe_mem_c_
reg[MEMWEN_N]/CP 
Endpoint:   mini_mips_inst/exe_mem_inst/exe_mem_c_reg[MEMWEN_N]/SN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                  (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.055
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.055
  Arrival Time                  1.441
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.386 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.055 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[MEMWEN_N | SN ^         | HS65_LH_DFPSQX9        | 1.000 |   1.441 |    1.055 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.386 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.386 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.386 | 
     | clk_i__L2_I18                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.386 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[MEMWEN_N | CP ^         | HS65_LH_DFPSQX9        | 0.000 |   0.000 |    0.386 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_c_
reg[10]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[10]/SN (^) checked with 
leading edge of 'myclk'
Beginpoint: rst_n                                              (^) triggered by 
leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.055
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.055
  Arrival Time                  1.441
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                 |              |                        |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                 | rst_n ^      |                        |       |   0.000 |   -0.386 | 
     | rst_n_pad_in                                    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.055 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[10] | SN ^         | HS65_LH_DFPSQX9        | 1.000 |   1.441 |    1.055 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                 |              |                        |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                 | clk ^        |                        |       |   0.000 |    0.386 | 
     | clk_pad_in                                      | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.386 | 
     | clk_i__L1_I2                                    | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.386 | 
     | clk_i__L2_I15                                   | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.386 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[10] | CP ^         | HS65_LH_DFPSQX9        | 0.000 |   0.000 |    0.386 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_c_
reg[9]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[9]/SN (^) checked with  
leading edge of 'myclk'
Beginpoint: rst_n                                             (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.055
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.055
  Arrival Time                  1.441
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | rst_n ^      |                        |       |   0.000 |   -0.386 | 
     | rst_n_pad_in                                   | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.055 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[9] | SN ^         | HS65_LH_DFPSQX9        | 1.000 |   1.441 |    1.055 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.386 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.386 | 
     | clk_i__L1_I2                                   | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.386 | 
     | clk_i__L2_I15                                  | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.386 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[9] | CP ^         | HS65_LH_DFPSQX9        | 0.000 |   0.000 |    0.386 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_c_
reg[8]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[8]/SN (^) checked with  
leading edge of 'myclk'
Beginpoint: rst_n                                             (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.055
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.055
  Arrival Time                  1.441
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | rst_n ^      |                        |       |   0.000 |   -0.386 | 
     | rst_n_pad_in                                   | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.055 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[8] | SN ^         | HS65_LH_DFPSQX9        | 1.000 |   1.441 |    1.055 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.386 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.386 | 
     | clk_i__L1_I2                                   | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.386 | 
     | clk_i__L2_I15                                  | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.386 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[8] | CP ^         | HS65_LH_DFPSQX9        | 0.000 |   0.000 |    0.386 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_c_
reg[7]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[7]/SN (^) checked with  
leading edge of 'myclk'
Beginpoint: rst_n                                             (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.055
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.055
  Arrival Time                  1.441
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | rst_n ^      |                        |       |   0.000 |   -0.386 | 
     | rst_n_pad_in                                   | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.055 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[7] | SN ^         | HS65_LH_DFPSQX9        | 1.000 |   1.441 |    1.055 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.386 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.386 | 
     | clk_i__L1_I2                                   | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.386 | 
     | clk_i__L2_I15                                  | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.386 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[7] | CP ^         | HS65_LH_DFPSQX9        | 0.000 |   0.000 |    0.386 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_c_
reg[6]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[6]/SN (^) checked with  
leading edge of 'myclk'
Beginpoint: rst_n                                             (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.055
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.055
  Arrival Time                  1.441
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | rst_n ^      |                        |       |   0.000 |   -0.386 | 
     | rst_n_pad_in                                   | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.055 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[6] | SN ^         | HS65_LH_DFPSQX9        | 1.000 |   1.441 |    1.055 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.386 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.386 | 
     | clk_i__L1_I2                                   | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.386 | 
     | clk_i__L2_I15                                  | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.386 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[6] | CP ^         | HS65_LH_DFPSQX9        | 0.000 |   0.000 |    0.386 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_c_
reg[5]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[5]/SN (^) checked with  
leading edge of 'myclk'
Beginpoint: rst_n                                             (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.055
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.055
  Arrival Time                  1.441
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | rst_n ^      |                        |       |   0.000 |   -0.386 | 
     | rst_n_pad_in                                   | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.055 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[5] | SN ^         | HS65_LH_DFPSQX9        | 1.000 |   1.441 |    1.055 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.386 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.386 | 
     | clk_i__L1_I2                                   | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.386 | 
     | clk_i__L2_I15                                  | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.386 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[5] | CP ^         | HS65_LH_DFPSQX9        | 0.000 |   0.000 |    0.386 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_c_
reg[11]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[11]/SN (^) checked with 
leading edge of 'myclk'
Beginpoint: rst_n                                              (^) triggered by 
leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.055
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.055
  Arrival Time                  1.441
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                 |              |                        |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                 | rst_n ^      |                        |       |   0.000 |   -0.386 | 
     | rst_n_pad_in                                    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.055 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[11] | SN ^         | HS65_LH_DFPSQX9        | 1.000 |   1.441 |    1.055 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                 |              |                        |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                 | clk ^        |                        |       |   0.000 |    0.386 | 
     | clk_pad_in                                      | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.386 | 
     | clk_i__L1_I2                                    | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.386 | 
     | clk_i__L2_I15                                   | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.386 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_c_reg[11] | CP ^         | HS65_LH_DFPSQX9        | 0.000 |   0.000 |    0.386 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_
RES][2]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][2]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                  (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][2 | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I8                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][2 | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_
RES][1]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][1]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                  (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][1 | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I8                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][1 | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_
RES][0]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][0]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                  (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][0 | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I8                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][0 | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_
reg[WRITE_REG][4]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG][4]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | [4]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I18                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | [4]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_
reg[WRITE_REG][3]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG][3]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | [3]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I18                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | [3]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_
reg[WRITE_REG][2]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG][2]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | [2]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I8                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | [2]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_
reg[WRITE_REG][1]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG][1]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | [1]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I18                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | [1]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_
reg[WRITE_REG][0]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG][0]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | [0]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I18                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | [0]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_
reg[MEMTOREG]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[MEMTOREG]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                (^) triggered 
by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                   |              |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                   | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                      | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[MEMTOREG] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                   |              |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                   | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                        | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I1                                      | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I8                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[MEMTOREG] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_
reg[REGWRITE]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[REGWRITE]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                (^) triggered 
by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                   |              |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                   | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                      | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[REGWRITE] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                   |              |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                   | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                        | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I1                                      | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I8                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[REGWRITE] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin mini_mips_inst/if_id_inst/if_id_c_reg[PC_
PLUS1][11]/CP 
Endpoint:   mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][11]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                  (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][11 | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][11 | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin mini_mips_inst/if_id_inst/if_id_c_reg[PC_
PLUS1][10]/CP 
Endpoint:   mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][10]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                  (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][10 | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][10 | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin mini_mips_inst/if_id_inst/if_id_c_reg[PC_
PLUS1][9]/CP 
Endpoint:   mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][9]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                 (^) triggered 
by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][9] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][9] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin mini_mips_inst/if_id_inst/if_id_c_reg[PC_
PLUS1][8]/CP 
Endpoint:   mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][8]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                 (^) triggered 
by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][8] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][8] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin mini_mips_inst/if_id_inst/if_id_c_reg[PC_
PLUS1][7]/CP 
Endpoint:   mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][7]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                 (^) triggered 
by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][7] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][7] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin mini_mips_inst/if_id_inst/if_id_c_reg[PC_
PLUS1][6]/CP 
Endpoint:   mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][6]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                 (^) triggered 
by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][6] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][6] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin mini_mips_inst/if_id_inst/if_id_c_reg[PC_
PLUS1][5]/CP 
Endpoint:   mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][5]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                 (^) triggered 
by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][5] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][5] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_
PLUS1][11]/CP 
Endpoint:   mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][11]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | 11]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | 11]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_
PLUS1][10]/CP 
Endpoint:   mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][10]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | 10]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | 10]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_
PLUS1][9]/CP 
Endpoint:   mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][9]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                   (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | 9]                                                 |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | 9]                                                 |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_
PLUS1][8]/CP 
Endpoint:   mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][8]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                   (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | 8]                                                 |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | 8]                                                 |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_
PLUS1][6]/CP 
Endpoint:   mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][6]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                   (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | 6]                                                 |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | 6]                                                 |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[HI][1]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][1]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                      (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | I][1]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | I][1]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][20]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][20]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                       (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | O][20]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | O][20]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][19]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][19]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                       (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | O][19]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | O][19]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][18]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][18]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                       (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | O][18]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | O][18]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][17]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][17]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                       (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | O][17]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | O][17]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][16]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][16]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                       (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | O][16]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | O][16]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][15]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][15]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                       (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | O][15]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | O][15]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][14]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][14]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                       (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | O][14]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | O][14]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][13]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][13]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                       (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | O][13]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | O][13]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][12]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][12]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                       (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | O][12]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | O][12]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][11]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][11]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                       (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | O][11]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | O][11]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][10]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][10]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                       (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | O][10]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | O][10]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][8]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][8]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                      (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | O][8]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | O][8]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][7]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][7]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                      (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | O][7]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | O][7]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 

