--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/ChuzGallagher/Documents/7mo Semestre/VLSI/P3/iseconfig/filter.filter
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml P3.twx P3.ncd -o P3.twr P3.pcf
-ucf P3.ucf

Design file:              P3.ncd
Physical constraint file: P3.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "MCLK_BUFGP/IBUFG" PERIOD = 15.625 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1055 paths analyzed, 55 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.061ns.
--------------------------------------------------------------------------------

Paths for end point delay_22 (SLICE_X9Y34.B1), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_3 (FF)
  Destination:          delay_22 (FF)
  Requirement:          15.625ns
  Data Path Delay:      3.996ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.715 - 0.745)
  Source Clock:         MCLK_BUFGP rising at 0.000ns
  Destination Clock:    MCLK_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_3 to delay_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.430   delay<6>
                                                       delay_3
    SLICE_X10Y31.D2      net (fanout=2)        0.945   delay<3>
    SLICE_X10Y31.D       Tilo                  0.235   div
                                                       PWR_5_o_delay[25]_equal_1_o<25>3
    SLICE_X11Y31.A1      net (fanout=3)        0.670   PWR_5_o_delay[25]_equal_1_o<25>2
    SLICE_X11Y31.A       Tilo                  0.259   delay<16>
                                                       PWR_5_o_delay[25]_equal_1_o<25>5_1
    SLICE_X9Y34.B1       net (fanout=12)       1.084   PWR_5_o_delay[25]_equal_1_o<25>5
    SLICE_X9Y34.CLK      Tas                   0.373   delay<24>
                                                       delay_22_rstpot
                                                       delay_22
    -------------------------------------------------  ---------------------------
    Total                                      3.996ns (1.297ns logic, 2.699ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_15 (FF)
  Destination:          delay_22 (FF)
  Requirement:          15.625ns
  Data Path Delay:      3.928ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.715 - 0.746)
  Source Clock:         MCLK_BUFGP rising at 0.000ns
  Destination Clock:    MCLK_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_15 to delay_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.CQ      Tcko                  0.430   delay<16>
                                                       delay_15
    SLICE_X10Y34.B4      net (fanout=2)        0.737   delay<15>
    SLICE_X10Y34.B       Tilo                  0.235   delay<25>
                                                       PWR_5_o_delay[25]_equal_1_o<25>1
    SLICE_X11Y31.A3      net (fanout=3)        0.810   PWR_5_o_delay[25]_equal_1_o<25>
    SLICE_X11Y31.A       Tilo                  0.259   delay<16>
                                                       PWR_5_o_delay[25]_equal_1_o<25>5_1
    SLICE_X9Y34.B1       net (fanout=12)       1.084   PWR_5_o_delay[25]_equal_1_o<25>5
    SLICE_X9Y34.CLK      Tas                   0.373   delay<24>
                                                       delay_22_rstpot
                                                       delay_22
    -------------------------------------------------  ---------------------------
    Total                                      3.928ns (1.297ns logic, 2.631ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_23 (FF)
  Destination:          delay_22 (FF)
  Requirement:          15.625ns
  Data Path Delay:      3.948ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         MCLK_BUFGP rising at 0.000ns
  Destination Clock:    MCLK_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_23 to delay_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CQ       Tcko                  0.430   delay<24>
                                                       delay_23
    SLICE_X10Y34.B1      net (fanout=2)        0.757   delay<23>
    SLICE_X10Y34.B       Tilo                  0.235   delay<25>
                                                       PWR_5_o_delay[25]_equal_1_o<25>1
    SLICE_X11Y31.A3      net (fanout=3)        0.810   PWR_5_o_delay[25]_equal_1_o<25>
    SLICE_X11Y31.A       Tilo                  0.259   delay<16>
                                                       PWR_5_o_delay[25]_equal_1_o<25>5_1
    SLICE_X9Y34.B1       net (fanout=12)       1.084   PWR_5_o_delay[25]_equal_1_o<25>5
    SLICE_X9Y34.CLK      Tas                   0.373   delay<24>
                                                       delay_22_rstpot
                                                       delay_22
    -------------------------------------------------  ---------------------------
    Total                                      3.948ns (1.297ns logic, 2.651ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point delay_9 (SLICE_X6Y31.C3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_3 (FF)
  Destination:          delay_9 (FF)
  Requirement:          15.625ns
  Data Path Delay:      3.925ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.332 - 0.341)
  Source Clock:         MCLK_BUFGP rising at 0.000ns
  Destination Clock:    MCLK_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_3 to delay_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.430   delay<6>
                                                       delay_3
    SLICE_X10Y31.D2      net (fanout=2)        0.945   delay<3>
    SLICE_X10Y31.D       Tilo                  0.235   div
                                                       PWR_5_o_delay[25]_equal_1_o<25>3
    SLICE_X10Y30.B2      net (fanout=3)        0.733   PWR_5_o_delay[25]_equal_1_o<25>2
    SLICE_X10Y30.B       Tilo                  0.235   delay<2>
                                                       PWR_5_o_delay[25]_equal_1_o<25>5
    SLICE_X6Y31.C3       net (fanout=14)       0.998   PWR_5_o_delay[25]_equal_1_o
    SLICE_X6Y31.CLK      Tas                   0.349   delay<10>
                                                       delay_9_rstpot
                                                       delay_9
    -------------------------------------------------  ---------------------------
    Total                                      3.925ns (1.249ns logic, 2.676ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_18 (FF)
  Destination:          delay_9 (FF)
  Requirement:          15.625ns
  Data Path Delay:      3.827ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.724 - 0.745)
  Source Clock:         MCLK_BUFGP rising at 0.000ns
  Destination Clock:    MCLK_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_18 to delay_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.BQ       Tcko                  0.430   delay<20>
                                                       delay_18
    SLICE_X10Y31.C3      net (fanout=2)        0.841   delay<18>
    SLICE_X10Y31.C       Tilo                  0.235   div
                                                       PWR_5_o_delay[25]_equal_1_o<25>4
    SLICE_X10Y30.B1      net (fanout=3)        0.739   PWR_5_o_delay[25]_equal_1_o<25>3
    SLICE_X10Y30.B       Tilo                  0.235   delay<2>
                                                       PWR_5_o_delay[25]_equal_1_o<25>5
    SLICE_X6Y31.C3       net (fanout=14)       0.998   PWR_5_o_delay[25]_equal_1_o
    SLICE_X6Y31.CLK      Tas                   0.349   delay<10>
                                                       delay_9_rstpot
                                                       delay_9
    -------------------------------------------------  ---------------------------
    Total                                      3.827ns (1.249ns logic, 2.578ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_17 (FF)
  Destination:          delay_9 (FF)
  Requirement:          15.625ns
  Data Path Delay:      3.810ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.724 - 0.745)
  Source Clock:         MCLK_BUFGP rising at 0.000ns
  Destination Clock:    MCLK_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_17 to delay_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.AQ       Tcko                  0.430   delay<20>
                                                       delay_17
    SLICE_X10Y31.C4      net (fanout=2)        0.824   delay<17>
    SLICE_X10Y31.C       Tilo                  0.235   div
                                                       PWR_5_o_delay[25]_equal_1_o<25>4
    SLICE_X10Y30.B1      net (fanout=3)        0.739   PWR_5_o_delay[25]_equal_1_o<25>3
    SLICE_X10Y30.B       Tilo                  0.235   delay<2>
                                                       PWR_5_o_delay[25]_equal_1_o<25>5
    SLICE_X6Y31.C3       net (fanout=14)       0.998   PWR_5_o_delay[25]_equal_1_o
    SLICE_X6Y31.CLK      Tas                   0.349   delay<10>
                                                       delay_9_rstpot
                                                       delay_9
    -------------------------------------------------  ---------------------------
    Total                                      3.810ns (1.249ns logic, 2.561ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point delay_24 (SLICE_X9Y34.D3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_3 (FF)
  Destination:          delay_24 (FF)
  Requirement:          15.625ns
  Data Path Delay:      3.866ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.715 - 0.745)
  Source Clock:         MCLK_BUFGP rising at 0.000ns
  Destination Clock:    MCLK_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_3 to delay_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.430   delay<6>
                                                       delay_3
    SLICE_X10Y31.D2      net (fanout=2)        0.945   delay<3>
    SLICE_X10Y31.D       Tilo                  0.235   div
                                                       PWR_5_o_delay[25]_equal_1_o<25>3
    SLICE_X11Y31.A1      net (fanout=3)        0.670   PWR_5_o_delay[25]_equal_1_o<25>2
    SLICE_X11Y31.A       Tilo                  0.259   delay<16>
                                                       PWR_5_o_delay[25]_equal_1_o<25>5_1
    SLICE_X9Y34.D3       net (fanout=12)       0.954   PWR_5_o_delay[25]_equal_1_o<25>5
    SLICE_X9Y34.CLK      Tas                   0.373   delay<24>
                                                       delay_24_rstpot
                                                       delay_24
    -------------------------------------------------  ---------------------------
    Total                                      3.866ns (1.297ns logic, 2.569ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_15 (FF)
  Destination:          delay_24 (FF)
  Requirement:          15.625ns
  Data Path Delay:      3.798ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.715 - 0.746)
  Source Clock:         MCLK_BUFGP rising at 0.000ns
  Destination Clock:    MCLK_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_15 to delay_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.CQ      Tcko                  0.430   delay<16>
                                                       delay_15
    SLICE_X10Y34.B4      net (fanout=2)        0.737   delay<15>
    SLICE_X10Y34.B       Tilo                  0.235   delay<25>
                                                       PWR_5_o_delay[25]_equal_1_o<25>1
    SLICE_X11Y31.A3      net (fanout=3)        0.810   PWR_5_o_delay[25]_equal_1_o<25>
    SLICE_X11Y31.A       Tilo                  0.259   delay<16>
                                                       PWR_5_o_delay[25]_equal_1_o<25>5_1
    SLICE_X9Y34.D3       net (fanout=12)       0.954   PWR_5_o_delay[25]_equal_1_o<25>5
    SLICE_X9Y34.CLK      Tas                   0.373   delay<24>
                                                       delay_24_rstpot
                                                       delay_24
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (1.297ns logic, 2.501ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_23 (FF)
  Destination:          delay_24 (FF)
  Requirement:          15.625ns
  Data Path Delay:      3.818ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         MCLK_BUFGP rising at 0.000ns
  Destination Clock:    MCLK_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_23 to delay_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CQ       Tcko                  0.430   delay<24>
                                                       delay_23
    SLICE_X10Y34.B1      net (fanout=2)        0.757   delay<23>
    SLICE_X10Y34.B       Tilo                  0.235   delay<25>
                                                       PWR_5_o_delay[25]_equal_1_o<25>1
    SLICE_X11Y31.A3      net (fanout=3)        0.810   PWR_5_o_delay[25]_equal_1_o<25>
    SLICE_X11Y31.A       Tilo                  0.259   delay<16>
                                                       PWR_5_o_delay[25]_equal_1_o<25>5_1
    SLICE_X9Y34.D3       net (fanout=12)       0.954   PWR_5_o_delay[25]_equal_1_o<25>5
    SLICE_X9Y34.CLK      Tas                   0.373   delay<24>
                                                       delay_24_rstpot
                                                       delay_24
    -------------------------------------------------  ---------------------------
    Total                                      3.818ns (1.297ns logic, 2.521ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "MCLK_BUFGP/IBUFG" PERIOD = 15.625 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point div (SLICE_X10Y31.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               div (FF)
  Destination:          div (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         MCLK_BUFGP rising at 15.625ns
  Destination Clock:    MCLK_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: div to div
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.AQ      Tcko                  0.200   div
                                                       div
    SLICE_X10Y31.A6      net (fanout=4)        0.034   div
    SLICE_X10Y31.CLK     Tah         (-Th)    -0.190   div
                                                       div_rstpot
                                                       div
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Paths for end point div (SLICE_X10Y31.A5), 21 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.826ns (requirement - (clock path skew + uncertainty - data path))
  Source:               div (FF)
  Destination:          div (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.826ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         MCLK_BUFGP rising at 15.625ns
  Destination Clock:    MCLK_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: div to div
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.AQ      Tcko                  0.200   div
                                                       div
    SLICE_X10Y31.B2      net (fanout=4)        0.253   div
    SLICE_X10Y31.B       Tilo                  0.142   div
                                                       div_dpot
    SLICE_X10Y31.A5      net (fanout=1)        0.041   div_dpot
    SLICE_X10Y31.CLK     Tah         (-Th)    -0.190   div
                                                       div_rstpot
                                                       div
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.532ns logic, 0.294ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.864ns (requirement - (clock path skew + uncertainty - data path))
  Source:               delay_16 (FF)
  Destination:          div (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         MCLK_BUFGP rising at 15.625ns
  Destination Clock:    MCLK_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: delay_16 to div
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.DQ      Tcko                  0.198   delay<16>
                                                       delay_16
    SLICE_X10Y31.C6      net (fanout=2)        0.026   delay<16>
    SLICE_X10Y31.C       Tilo                  0.142   div
                                                       PWR_5_o_delay[25]_equal_1_o<25>4
    SLICE_X10Y31.B4      net (fanout=3)        0.127   PWR_5_o_delay[25]_equal_1_o<25>3
    SLICE_X10Y31.B       Tilo                  0.142   div
                                                       div_dpot
    SLICE_X10Y31.A5      net (fanout=1)        0.041   div_dpot
    SLICE_X10Y31.CLK     Tah         (-Th)    -0.190   div
                                                       div_rstpot
                                                       div
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.672ns logic, 0.194ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.998ns (requirement - (clock path skew + uncertainty - data path))
  Source:               delay_19 (FF)
  Destination:          div (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.007ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.358 - 0.349)
  Source Clock:         MCLK_BUFGP rising at 15.625ns
  Destination Clock:    MCLK_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: delay_19 to div
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.198   delay<20>
                                                       delay_19
    SLICE_X10Y31.B3      net (fanout=4)        0.436   delay<19>
    SLICE_X10Y31.B       Tilo                  0.142   div
                                                       div_dpot
    SLICE_X10Y31.A5      net (fanout=1)        0.041   div_dpot
    SLICE_X10Y31.CLK     Tah         (-Th)    -0.190   div
                                                       div_rstpot
                                                       div
    -------------------------------------------------  ---------------------------
    Total                                      1.007ns (0.530ns logic, 0.477ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point delay_14 (SLICE_X11Y31.B6), 26 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.890ns (requirement - (clock path skew + uncertainty - data path))
  Source:               delay_16 (FF)
  Destination:          delay_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.890ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         MCLK_BUFGP rising at 15.625ns
  Destination Clock:    MCLK_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: delay_16 to delay_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.DQ      Tcko                  0.198   delay<16>
                                                       delay_16
    SLICE_X10Y31.C6      net (fanout=2)        0.026   delay<16>
    SLICE_X10Y31.C       Tilo                  0.142   div
                                                       PWR_5_o_delay[25]_equal_1_o<25>4
    SLICE_X11Y31.A4      net (fanout=3)        0.113   PWR_5_o_delay[25]_equal_1_o<25>3
    SLICE_X11Y31.A       Tilo                  0.156   delay<16>
                                                       PWR_5_o_delay[25]_equal_1_o<25>5_1
    SLICE_X11Y31.B6      net (fanout=12)       0.040   PWR_5_o_delay[25]_equal_1_o<25>5
    SLICE_X11Y31.CLK     Tah         (-Th)    -0.215   delay<16>
                                                       delay_14_rstpot
                                                       delay_14
    -------------------------------------------------  ---------------------------
    Total                                      0.890ns (0.711ns logic, 0.179ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               delay_14 (FF)
  Destination:          delay_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.062ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         MCLK_BUFGP rising at 15.625ns
  Destination Clock:    MCLK_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: delay_14 to delay_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.BQ      Tcko                  0.198   delay<16>
                                                       delay_14
    SLICE_X10Y31.C5      net (fanout=2)        0.198   delay<14>
    SLICE_X10Y31.C       Tilo                  0.142   div
                                                       PWR_5_o_delay[25]_equal_1_o<25>4
    SLICE_X11Y31.A4      net (fanout=3)        0.113   PWR_5_o_delay[25]_equal_1_o<25>3
    SLICE_X11Y31.A       Tilo                  0.156   delay<16>
                                                       PWR_5_o_delay[25]_equal_1_o<25>5_1
    SLICE_X11Y31.B6      net (fanout=12)       0.040   PWR_5_o_delay[25]_equal_1_o<25>5
    SLICE_X11Y31.CLK     Tah         (-Th)    -0.215   delay<16>
                                                       delay_14_rstpot
                                                       delay_14
    -------------------------------------------------  ---------------------------
    Total                                      1.062ns (0.711ns logic, 0.351ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               delay_21 (FF)
  Destination:          delay_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.084ns (Levels of Logic = 2)
  Clock Path Skew:      0.010ns (0.358 - 0.348)
  Source Clock:         MCLK_BUFGP rising at 15.625ns
  Destination Clock:    MCLK_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: delay_21 to delay_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.AQ       Tcko                  0.198   delay<24>
                                                       delay_21
    SLICE_X11Y31.A5      net (fanout=4)        0.475   delay<21>
    SLICE_X11Y31.A       Tilo                  0.156   delay<16>
                                                       PWR_5_o_delay[25]_equal_1_o<25>5_1
    SLICE_X11Y31.B6      net (fanout=12)       0.040   PWR_5_o_delay[25]_equal_1_o<25>5
    SLICE_X11Y31.CLK     Tah         (-Th)    -0.215   delay<16>
                                                       delay_14_rstpot
                                                       delay_14
    -------------------------------------------------  ---------------------------
    Total                                      1.084ns (0.569ns logic, 0.515ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "MCLK_BUFGP/IBUFG" PERIOD = 15.625 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.959ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: MCLK_BUFGP/BUFG/I0
  Logical resource: MCLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: MCLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 15.150ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: delay<10>/CLK
  Logical resource: delay_7/CK
  Location pin: SLICE_X6Y31.CLK
  Clock network: MCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 15.150ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: delay<10>/CLK
  Logical resource: delay_8/CK
  Location pin: SLICE_X6Y31.CLK
  Clock network: MCLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock MCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MCLK           |    4.061|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1055 paths, 0 nets, and 139 connections

Design statistics:
   Minimum period:   4.061ns{1}   (Maximum frequency: 246.245MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 16 12:36:59 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



