// Seed: 204796085
module module_0 (
    input  tri1 id_0,
    output wand id_1
);
  struct {
    logic id_3;
    id_4  id_5;
  } ["" ==  -1 : {
-1 'b0
}] id_6;
  ;
  assign module_1.id_22 = 0;
endmodule
module module_1 #(
    parameter id_20 = 32'd97,
    parameter id_21 = 32'd2
) (
    output supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input supply0 id_3
    , id_26,
    input wor id_4,
    input tri0 id_5,
    output tri1 id_6,
    output tri0 id_7,
    output wire id_8,
    output supply0 id_9,
    input tri1 id_10,
    output wand id_11,
    input wor id_12,
    input supply1 id_13,
    output wire id_14,
    output supply1 id_15,
    input wor id_16,
    output tri id_17,
    input uwire id_18,
    output tri0 id_19,
    input wand _id_20,
    input tri0 _id_21,
    output wand id_22,
    input wire id_23,
    output wor id_24
);
  parameter id_27 = 1;
  module_0 modCall_1 (
      id_18,
      id_9
  );
  assign id_22 = ~id_21;
  wire id_28;
  logic [7:0] id_29;
  initial begin : LABEL_0
    id_29[-1+id_21] = id_20 == -1;
  end
  wire id_30;
  logic [-1 : id_21] id_31;
  ;
  wire id_32;
  integer [-1 : 1] id_33;
  wire id_34;
  logic [-1 'b0 : id_20] id_35;
  ;
endmodule
