{
  "meta": {
    "desc": "VHDL to Verilog converter",
    "desc_long": null,
    "home": "https://github.com/ldoolitt/vhd2vl",
    "license": {
      "deprecated": false,
      "free": true,
      "fullName": "GNU General Public License v2.0 or later",
      "redistributable": true,
      "shortName": "gpl2Plus",
      "spdxId": "GPL-2.0-or-later",
      "url": "https://spdx.org/licenses/GPL-2.0-or-later.html"
    },
    "maintainers": [
      {
        "email": "huszaghmatt@gmail.com",
        "github": "matthuszagh",
        "githubId": 7377393,
        "name": "Matt Huszagh"
      }
    ]
  },
  "versions": [
    {
      "first": "026b4765bada7437c679693491ca2c6b6a1cc35c",
      "last": "02ac19b524467e1de5b1efb3853a496b936f8df2",
      "name": "2018-09-01"
    }
  ]
}