<stg><name>gaussian_sep</name>


<trans_list>

<trans id="211" from="1" to="2">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="2" to="3">
<condition id="57">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="2" to="26">
<condition id="55">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="3" to="2">
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="3" to="4">
<condition id="60">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="4" to="5">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="5" to="6">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="6" to="7">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="7" to="8">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="8" to="9">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="9" to="10">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="10" to="11">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="11" to="12">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="12" to="13">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="13" to="14">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="14" to="15">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="15" to="16">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="16" to="17">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="17" to="18">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="18" to="19">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="19" to="20">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="20" to="21">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="21" to="22">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="22" to="23">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="23" to="24">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="24" to="25">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="25" to="3">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="26" to="27">
<condition id="86">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="27" to="26">
<condition id="88">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="27" to="28">
<condition id="89">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="28" to="29">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="29" to="30">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="30" to="31">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="31" to="32">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="32" to="33">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="33" to="34">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="34" to="35">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="35" to="36">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="36" to="37">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="37" to="38">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="38" to="39">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="39" to="40">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="40" to="41">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="41" to="42">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="42" to="43">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="43" to="44">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="44" to="45">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="45" to="46">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="46" to="27">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0">
<![CDATA[
entry:0  br label %bb4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb4:0  %indvar3 = phi i11 [ 0, %entry ], [ %i, %bb2 ]  ; <i11> [#uses=5]

]]></node>
<StgValue><ssdm name="indvar3"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb4:1  %tmp_1_1 = add i11 %indvar3, 2                  ; <i11> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb4:2  %i = add i11 %indvar3, 1                        ; <i11> [#uses=3]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb4:3  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1078, i64 1078, i64 1078) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb4:4  %exitcond1 = icmp eq i11 %indvar3, -970         ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb4:5  br i1 %exitcond1, label %bb10, label %bb2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb2:0  %j = phi i11 [ %j_2, %bb1 ], [ 0, %bb4 ]        ; <i11> [#uses=3]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb2:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb2:2  %exitcond2 = icmp eq i11 %j, -128               ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb2:3  %j_2 = add i11 %j, 1                            ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2:4  br i1 %exitcond2, label %bb4, label %bb1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="24" op_0_bw="11">
<![CDATA[
bb1:0  %tmp_5_trn5_cast = zext i11 %j to i24           ; <i24> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_5_trn5_cast"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
bb1:1  %tmp_1 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %indvar3, i11 0) ; <i22> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="23" op_0_bw="22">
<![CDATA[
bb1:2  %p_shl_cast = zext i22 %tmp_1 to i23            ; <i23> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="18" op_0_bw="18" op_1_bw="11" op_2_bw="7">
<![CDATA[
bb1:3  %tmp_2 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %indvar3, i7 0) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="23" op_0_bw="18">
<![CDATA[
bb1:4  %p_shl1_cast = zext i18 %tmp_2 to i23           ; <i23> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb1:5  %p_addr6 = sub i23 %p_shl_cast, %p_shl1_cast    ; <i23> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr6"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="24" op_0_bw="23">
<![CDATA[
bb1:6  %p_addr6_cast = sext i23 %p_addr6 to i24        ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr6_cast"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb1:7  %p_addr7 = add i24 %p_addr6_cast, %tmp_5_trn5_cast ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr7"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="24">
<![CDATA[
bb1:8  %p_addr7_cast = sext i24 %p_addr7 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr7_cast"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="32">
<![CDATA[
bb1:9  %tmp_3 = zext i32 %p_addr7_cast to i64          ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="21" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1:10  %in_addr = getelementptr [2073600 x i16]* %in_r, i64 0, i64 %tmp_3 ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="16" op_0_bw="21">
<![CDATA[
bb1:11  %in_load = load i16* %in_addr, align 2          ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
bb1:15  %tmp_4 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %i, i11 0) ; <i22> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="23" op_0_bw="22">
<![CDATA[
bb1:16  %p_shl2_cast = zext i22 %tmp_4 to i23           ; <i23> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="18" op_0_bw="18" op_1_bw="11" op_2_bw="7">
<![CDATA[
bb1:17  %tmp_5 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %i, i7 0) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="23" op_0_bw="18">
<![CDATA[
bb1:18  %p_shl3_cast = zext i18 %tmp_5 to i23           ; <i23> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb1:19  %p_addr3 = sub i23 %p_shl2_cast, %p_shl3_cast   ; <i23> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr3"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="24" op_0_bw="23">
<![CDATA[
bb1:20  %p_addr3_cast = sext i23 %p_addr3 to i24        ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr3_cast"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb1:21  %p_addr4 = add i24 %p_addr3_cast, %tmp_5_trn5_cast ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr4"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="24">
<![CDATA[
bb1:22  %p_addr4_cast = sext i24 %p_addr4 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr4_cast"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="32">
<![CDATA[
bb1:23  %tmp_16 = zext i32 %p_addr4_cast to i64         ; <i64> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="21" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1:24  %in_addr_1 = getelementptr [2073600 x i16]* %in_r, i64 0, i64 %tmp_16 ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="in_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="16" op_0_bw="21">
<![CDATA[
bb1:25  %in_load_1 = load i16* %in_addr_1, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
bb1:30  %tmp_18 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %tmp_1_1, i11 0) ; <i22> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="23" op_0_bw="22">
<![CDATA[
bb1:31  %p_shl4_cast = zext i22 %tmp_18 to i23          ; <i23> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="18" op_0_bw="18" op_1_bw="11" op_2_bw="7">
<![CDATA[
bb1:32  %tmp_21 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %tmp_1_1, i7 0) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="23" op_0_bw="18">
<![CDATA[
bb1:33  %p_shl5_cast = zext i18 %tmp_21 to i23          ; <i23> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb1:34  %p_addr = sub i23 %p_shl4_cast, %p_shl5_cast    ; <i23> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="24" op_0_bw="23">
<![CDATA[
bb1:35  %p_addr_cast = sext i23 %p_addr to i24          ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr_cast"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb1:36  %p_addr1 = add i24 %p_addr_cast, %tmp_5_trn5_cast ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="89" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="16" op_0_bw="21">
<![CDATA[
bb1:11  %in_load = load i16* %in_addr, align 2          ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="16" op_0_bw="21">
<![CDATA[
bb1:25  %in_load_1 = load i16* %in_addr_1, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_1"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="24">
<![CDATA[
bb1:37  %p_addr1_cast = sext i24 %p_addr1 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr1_cast"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="32">
<![CDATA[
bb1:38  %tmp_25 = zext i32 %p_addr1_cast to i64         ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="21" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1:39  %in_addr_2 = getelementptr [2073600 x i16]* %in_r, i64 0, i64 %tmp_25 ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="in_addr_2"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="16" op_0_bw="21">
<![CDATA[
bb1:40  %in_load_2 = load i16* %in_addr_2, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="16">
<![CDATA[
bb1:12  %tmp_6 = zext i16 %in_load to i64               ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="64">
<![CDATA[
bb1:13  %tmp_7 = sitofp i64 %tmp_6 to float             ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="16">
<![CDATA[
bb1:26  %tmp_9 = zext i16 %in_load_1 to i64             ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="64">
<![CDATA[
bb1:27  %tmp_s = sitofp i64 %tmp_9 to float             ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="16" op_0_bw="21">
<![CDATA[
bb1:40  %in_load_2 = load i16* %in_addr_2, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="100" st_id="6" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="64">
<![CDATA[
bb1:13  %tmp_7 = sitofp i64 %tmp_6 to float             ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="64">
<![CDATA[
bb1:27  %tmp_s = sitofp i64 %tmp_9 to float             ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="102" st_id="7" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="64">
<![CDATA[
bb1:13  %tmp_7 = sitofp i64 %tmp_6 to float             ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="64">
<![CDATA[
bb1:27  %tmp_s = sitofp i64 %tmp_9 to float             ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="104" st_id="8" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="64">
<![CDATA[
bb1:13  %tmp_7 = sitofp i64 %tmp_6 to float             ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="64">
<![CDATA[
bb1:27  %tmp_s = sitofp i64 %tmp_9 to float             ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="106" st_id="9" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="64">
<![CDATA[
bb1:13  %tmp_7 = sitofp i64 %tmp_6 to float             ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="64">
<![CDATA[
bb1:27  %tmp_s = sitofp i64 %tmp_9 to float             ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="108" st_id="10" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="64">
<![CDATA[
bb1:13  %tmp_7 = sitofp i64 %tmp_6 to float             ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="64">
<![CDATA[
bb1:27  %tmp_s = sitofp i64 %tmp_9 to float             ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="64" op_0_bw="16">
<![CDATA[
bb1:41  %tmp_12 = zext i16 %in_load_2 to i64            ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="64">
<![CDATA[
bb1:42  %tmp_13 = sitofp i64 %tmp_12 to float           ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="112" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1:14  %tmp_8 = fmul float %tmp_7, 0x3FCF91E640000000  ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1:28  %tmp_10 = fmul float %tmp_s, 0x3FE36A2B20000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="64">
<![CDATA[
bb1:42  %tmp_13 = sitofp i64 %tmp_12 to float           ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="115" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1:14  %tmp_8 = fmul float %tmp_7, 0x3FCF91E640000000  ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1:28  %tmp_10 = fmul float %tmp_s, 0x3FE36A2B20000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="64">
<![CDATA[
bb1:42  %tmp_13 = sitofp i64 %tmp_12 to float           ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="118" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1:14  %tmp_8 = fmul float %tmp_7, 0x3FCF91E640000000  ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1:28  %tmp_10 = fmul float %tmp_s, 0x3FE36A2B20000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="64">
<![CDATA[
bb1:42  %tmp_13 = sitofp i64 %tmp_12 to float           ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="121" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1:14  %tmp_8 = fmul float %tmp_7, 0x3FCF91E640000000  ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1:28  %tmp_10 = fmul float %tmp_s, 0x3FE36A2B20000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="64">
<![CDATA[
bb1:42  %tmp_13 = sitofp i64 %tmp_12 to float           ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="124" st_id="15" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1:29  %tmp_11 = fadd float %tmp_8, %tmp_10            ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="64">
<![CDATA[
bb1:42  %tmp_13 = sitofp i64 %tmp_12 to float           ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="126" st_id="16" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1:29  %tmp_11 = fadd float %tmp_8, %tmp_10            ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1:43  %tmp_14 = fmul float %tmp_13, 0x3FCF91E640000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="128" st_id="17" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1:29  %tmp_11 = fadd float %tmp_8, %tmp_10            ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="129" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1:43  %tmp_14 = fmul float %tmp_13, 0x3FCF91E640000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="130" st_id="18" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1:29  %tmp_11 = fadd float %tmp_8, %tmp_10            ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="131" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1:43  %tmp_14 = fmul float %tmp_13, 0x3FCF91E640000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="132" st_id="19" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1:29  %tmp_11 = fadd float %tmp_8, %tmp_10            ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="133" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1:43  %tmp_14 = fmul float %tmp_13, 0x3FCF91E640000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="134" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1:44  %tmp_15 = fadd float %tmp_11, %tmp_14           ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="135" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1:44  %tmp_15 = fadd float %tmp_11, %tmp_14           ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="136" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1:44  %tmp_15 = fadd float %tmp_11, %tmp_14           ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="137" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1:44  %tmp_15 = fadd float %tmp_11, %tmp_14           ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="138" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1:44  %tmp_15 = fadd float %tmp_11, %tmp_14           ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="139" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1:45  %tmp_addr = getelementptr [2073600 x float]* @tmp, i64 0, i64 %tmp_16 ; <float*> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_addr"/></StgValue>
</operation>

<operation id="140" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="32" op_1_bw="21">
<![CDATA[
bb1:46  store float %tmp_15, float* %tmp_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0">
<![CDATA[
bb1:47  br label %bb2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="142" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb10:0  %i_1 = phi i11 [ 0, %bb4 ], [ %i_2, %bb8 ]      ; <i11> [#uses=4]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="143" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb10:1  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="144" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb10:2  %exitcond = icmp eq i11 %i_1, -968              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="145" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb10:3  %i_2 = add i11 %i_1, 1                          ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="146" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb10:4  br i1 %exitcond, label %return, label %bb8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="0">
<![CDATA[
return:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="148" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb8:0  %indvar = phi i11 [ %j_1, %bb7 ], [ 0, %bb10 ]  ; <i11> [#uses=4]

]]></node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="149" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb8:1  %tmp8 = add i11 %indvar, 2                      ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="150" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb8:2  %j_1 = add i11 %indvar, 1                       ; <i11> [#uses=2]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="151" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb8:3  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1918, i64 1918, i64 1918) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="152" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb8:4  %exitcond3 = icmp eq i11 %indvar, -130          ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="153" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb8:5  br i1 %exitcond3, label %bb10, label %bb7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="24" op_0_bw="11">
<![CDATA[
bb7:0  %tmp_16_trn_cast = zext i11 %indvar to i24      ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_16_trn_cast"/></StgValue>
</operation>

<operation id="155" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
bb7:1  %tmp_26 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %i_1, i11 0) ; <i22> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="156" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="23" op_0_bw="22">
<![CDATA[
bb7:2  %p_shl6_cast = zext i22 %tmp_26 to i23          ; <i23> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="157" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="18" op_0_bw="18" op_1_bw="11" op_2_bw="7">
<![CDATA[
bb7:3  %tmp_27 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %i_1, i7 0) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="158" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="23" op_0_bw="18">
<![CDATA[
bb7:4  %p_shl7_cast = zext i18 %tmp_27 to i23          ; <i23> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="159" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb7:5  %tmp_addr1 = sub i23 %p_shl6_cast, %p_shl7_cast ; <i23> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_addr1"/></StgValue>
</operation>

<operation id="160" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="24" op_0_bw="23">
<![CDATA[
bb7:6  %tmp_addr1_cast = sext i23 %tmp_addr1 to i24    ; <i24> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_addr1_cast"/></StgValue>
</operation>

<operation id="161" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb7:7  %tmp_addr2 = add i24 %tmp_addr1_cast, %tmp_16_trn_cast ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_addr2"/></StgValue>
</operation>

<operation id="162" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="24">
<![CDATA[
bb7:8  %tmp_addr2_cast = sext i24 %tmp_addr2 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_addr2_cast"/></StgValue>
</operation>

<operation id="163" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="32">
<![CDATA[
bb7:9  %tmp_28 = zext i32 %tmp_addr2_cast to i64       ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="164" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb7:10  %tmp_addr_1 = getelementptr [2073600 x float]* @tmp, i64 0, i64 %tmp_28 ; <float*> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_addr_1"/></StgValue>
</operation>

<operation id="165" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="21">
<![CDATA[
bb7:11  %empty_13 = load float* %tmp_addr_1, align 4    ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="166" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="24" op_0_bw="11">
<![CDATA[
bb7:13  %tmp_18_trn_cast = zext i11 %j_1 to i24         ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_18_trn_cast"/></StgValue>
</operation>

<operation id="167" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb7:14  %tmp_addr3 = add i24 %tmp_addr1_cast, %tmp_18_trn_cast ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_addr3"/></StgValue>
</operation>

<operation id="168" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="24">
<![CDATA[
bb7:15  %tmp_addr3_cast = sext i24 %tmp_addr3 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_addr3_cast"/></StgValue>
</operation>

<operation id="169" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="32">
<![CDATA[
bb7:16  %tmp_29 = zext i32 %tmp_addr3_cast to i64       ; <i64> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="170" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb7:17  %tmp_addr_2 = getelementptr [2073600 x float]* @tmp, i64 0, i64 %tmp_29 ; <float*> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_addr_2"/></StgValue>
</operation>

<operation id="171" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="21">
<![CDATA[
bb7:18  %empty_14 = load float* %tmp_addr_2, align 4    ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="172" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="24" op_0_bw="11">
<![CDATA[
bb7:21  %tmp_21_trn_cast = zext i11 %tmp8 to i24        ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21_trn_cast"/></StgValue>
</operation>

<operation id="173" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb7:22  %tmp_addr4 = add i24 %tmp_addr1_cast, %tmp_21_trn_cast ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_addr4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="174" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="21">
<![CDATA[
bb7:11  %empty_13 = load float* %tmp_addr_1, align 4    ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="175" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7:12  %tmp_17 = fmul float %empty_13, 0x3FCF91E640000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="176" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="21">
<![CDATA[
bb7:18  %empty_14 = load float* %tmp_addr_2, align 4    ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="177" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7:19  %tmp_19 = fmul float %empty_14, 0x3FE36A2B20000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="178" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7:12  %tmp_17 = fmul float %empty_13, 0x3FCF91E640000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="179" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7:19  %tmp_19 = fmul float %empty_14, 0x3FE36A2B20000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="180" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7:12  %tmp_17 = fmul float %empty_13, 0x3FCF91E640000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="181" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7:19  %tmp_19 = fmul float %empty_14, 0x3FE36A2B20000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="182" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7:12  %tmp_17 = fmul float %empty_13, 0x3FCF91E640000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="183" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7:19  %tmp_19 = fmul float %empty_14, 0x3FE36A2B20000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="184" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7:20  %tmp_20 = fadd float %tmp_17, %tmp_19           ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="185" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="24">
<![CDATA[
bb7:23  %tmp_addr4_cast = sext i24 %tmp_addr4 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_addr4_cast"/></StgValue>
</operation>

<operation id="186" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="32">
<![CDATA[
bb7:24  %tmp_30 = zext i32 %tmp_addr4_cast to i64       ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="187" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb7:25  %tmp_addr_3 = getelementptr [2073600 x float]* @tmp, i64 0, i64 %tmp_30 ; <float*> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_addr_3"/></StgValue>
</operation>

<operation id="188" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="21">
<![CDATA[
bb7:26  %empty_15 = load float* %tmp_addr_3, align 4    ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="189" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7:20  %tmp_20 = fadd float %tmp_17, %tmp_19           ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="190" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="21">
<![CDATA[
bb7:26  %empty_15 = load float* %tmp_addr_3, align 4    ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="191" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7:27  %tmp_22 = fmul float %empty_15, 0x3FCF91E640000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="192" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7:20  %tmp_20 = fadd float %tmp_17, %tmp_19           ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="193" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7:27  %tmp_22 = fmul float %empty_15, 0x3FCF91E640000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="194" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7:20  %tmp_20 = fadd float %tmp_17, %tmp_19           ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="195" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7:27  %tmp_22 = fmul float %empty_15, 0x3FCF91E640000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="196" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7:20  %tmp_20 = fadd float %tmp_17, %tmp_19           ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="197" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7:27  %tmp_22 = fmul float %empty_15, 0x3FCF91E640000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="198" st_id="37" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7:28  %tmp_23 = fadd float %tmp_20, %tmp_22           ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="199" st_id="38" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7:28  %tmp_23 = fadd float %tmp_20, %tmp_22           ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="200" st_id="39" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7:28  %tmp_23 = fadd float %tmp_20, %tmp_22           ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="201" st_id="40" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7:28  %tmp_23 = fadd float %tmp_20, %tmp_22           ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="202" st_id="41" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7:28  %tmp_23 = fadd float %tmp_20, %tmp_22           ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="203" st_id="42" stage="4" lat="4">
<core>Float2Int</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="64" op_0_bw="32">
<![CDATA[
bb7:29  %tmp_24 = fptoui float %tmp_23 to i64           ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="204" st_id="43" stage="3" lat="4">
<core>Float2Int</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="64" op_0_bw="32">
<![CDATA[
bb7:29  %tmp_24 = fptoui float %tmp_23 to i64           ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="205" st_id="44" stage="2" lat="4">
<core>Float2Int</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="64" op_0_bw="32">
<![CDATA[
bb7:29  %tmp_24 = fptoui float %tmp_23 to i64           ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="206" st_id="45" stage="1" lat="4">
<core>Float2Int</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="64" op_0_bw="32">
<![CDATA[
bb7:29  %tmp_24 = fptoui float %tmp_23 to i64           ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="207" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="16" op_0_bw="64">
<![CDATA[
bb7:30  %tmp_1_2 = trunc i64 %tmp_24 to i16             ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="208" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="21" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb7:31  %out_addr = getelementptr [2073600 x i16]* %out_r, i64 0, i64 %tmp_29 ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="209" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="16" op_1_bw="21">
<![CDATA[
bb7:32  store i16 %tmp_1_2, i16* %out_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="0">
<![CDATA[
bb7:33  br label %bb8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
