# 1.16 System Configuration Registers

The system configuration registers are device specific and are only applicable to the specific device family. Each
register starts at a word boundary. Either word or byte data can be written to the SYS configuration registers.

For the system configuration registers for devices with Smart Analog Combo (SAC), see
[Section 1.16.1](#1161-smart-analog-combo-subfamily-system-configuration-registers). These devices are MSP430FR2000,
MSP430FR21xx, MSP430FR23xx.

For the system configuration registers for devices without Smart Analog Combo (SAC), see
[Section 1.16.2](#1162-system-configuration-registers-for-devices-without-smart-analog-combo-sac). These devices are
MSP430FR203x, MSP430FR24xx, MSP430FR25xx, MSP430FR26xx, MSP430FR41xx.

## 1.16.1 Smart Analog Combo Subfamily System Configuration Registers

[Table 1-23](#table-1-23) lists the system configuration registers that are specific to the Smart Analog Combo
Subfamily MCUs. These devices are MSP430FR2000, MSP430FR21xx, MSP430FR23xx. The following sections provide a detailed
description of each register and its bits.

<a id="table-1-23"></a>

| Offset | Acronym     | Register Name          | Type       | Access | Reset | Section                                                                                           |
| ------ | ----------- | ---------------------- | ---------- | ------ | ----- | ------------------------------------------------------------------------------------------------- |
| 20h    | `SYSCFG0`   | System Configuration 0 | Read/write | Word   | 9601h | [Section 1.16.1.1](#11611-smart-analog-combo-subfamily-syscfg0-register-offset--00h-reset--9601h) |
| 20h    | `SYSCFG0_L` | System Configuration 0 | Read/write | Byte   | 96h   | [Section 1.16.1.1](#11611-smart-analog-combo-subfamily-syscfg0-register-offset--00h-reset--9601h) |
| 21h    | `SYSCFG0_H` | System Configuration 0 | Read/write | Byte   | 01h   | [Section 1.16.1.1](#11611-smart-analog-combo-subfamily-syscfg0-register-offset--00h-reset--9601h) |
| 22h    | `SYSCFG1`   | System Configuration 1 | Read/write | Word   | 0000h | [Section 1.16.1.2](#11612-smart-analog-combo-subfamily-syscfg1-register-offset--02h-reset--0000h) |
| 22h    | `SYSCFG1_L` | System Configuration 1 | Read/write | Byte   | 00h   | [Section 1.16.1.2](#11612-smart-analog-combo-subfamily-syscfg1-register-offset--02h-reset--0000h) |
| 23h    | `SYSCFG1_H` | System Configuration 1 | Read/write | Byte   | 00h   | [Section 1.16.1.2](#11612-smart-analog-combo-subfamily-syscfg1-register-offset--02h-reset--0000h) |
| 24h    | `SYSCFG2`   | System Configuration 2 | Read/write | Word   | 0000h | [Section 1.16.1.3](#11613-smart-analog-combo-subfamily-syscfg2-register-offset--04h-reset--0000h) |
| 24h    | `SYSCFG2_L` | System Configuration 2 | Read/write | Byte   | 00h   | [Section 1.16.1.3](#11613-smart-analog-combo-subfamily-syscfg2-register-offset--04h-reset--0000h) |
| 25h    | `SYSCFG2_H` | System Configuration 2 | Read/write | Byte   | 00h   | [Section 1.16.1.3](#11613-smart-analog-combo-subfamily-syscfg2-register-offset--04h-reset--0000h) |
| 26h    | `SYSCFG3`   | System Configuration 3 | Read/write | Word   | 0000h | [Section 1.16.1.4](#11614-smart-analog-combo-subfamily-syscfg3-register-offset--06h-reset--0000h) |
| 26h    | `SYSCFG3_L` | System Configuration 3 | Read/write | Byte   | 00h   | [Section 1.16.1.4](#11614-smart-analog-combo-subfamily-syscfg3-register-offset--06h-reset--0000h) |
| 27h    | `SYSCFG3_H` | System Configuration 3 | Read/write | Byte   | 00h   | [Section 1.16.1.4](#11614-smart-analog-combo-subfamily-syscfg3-register-offset--06h-reset--0000h) |

**Table 1-23. Smart Analog Combo Subfamily SYS Configuration Registers**

### 1.16.1.1 Smart Analog Combo Subfamily `SYSCFG0` Register (offset = 00h) [reset = 9601h]

System Configuration Register 0

<a id="figure-1-31"></a>

| 15           | 14           | 13           | 12           | 11           | 10           | 9            | 8            |
| ------------ | ------------ | ------------ | ------------ | ------------ | ------------ | ------------ | ------------ |
| `FRWPPW` (1) | `FRWPPW` (1) | `FRWPPW` (1) | `FRWPPW` (1) | `FRWPPW` (1) | `FRWPPW` (1) | `FRWPPW` (1) | `FRWPPW` (1) |
| rw-1         | rw-0         | rw-0         | rw-1         | rw-0         | rw-1         | rw-1         | rw-0         |

| 7            | 6            | 5            | 4            | 3            | 2            | 1      | 0      |
| ------------ | ------------ | ------------ | ------------ | ------------ | ------------ | ------ | ------ |
| `FRWPOA` (2) | `FRWPOA` (2) | `FRWPOA` (2) | `FRWPOA` (2) | `FRWPOA` (2) | `FRWPOA` (2) | `DFWP` | `PFWP` |
| rw-0         | rw-0         | rw-0         | rw-0         | rw-0         | rw-0         | rw-1   | rw-1   |

**Figure 1-31. `SYSCFG0` Register**

(1) The password must be written with the FRAM protection bits in a word in a single operation.

(2) These bits are valid only in the MSP430FR235x and MSP430FR215x devices.

<a id="table-1-24"></a>

| Bit  | Field        | Type | Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| ---- | ------------ | ---- | ----- | ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ |
| 15-8 | `FRWPPW` (1) | RW   | 96h   | FRAM protection password<br>FRAM protection password. Write with 0A5h to unlock the FRAM protection registers.<br>Always reads as 096h                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 7-2  | `FRWPOA` (2) | RW   | 0h    | Program FRAM write protection offset address from the beginning of Program FRAM. The offset increases by 1kB resolution.<br>000000b = The write protection starting from the beginning of Program FRAM; the entire Program FRAM under `PFWP` protection.<br>000001b = The FRAM program memory is unprotected (read/write) between the beginning of program FRAM and the beginning of program FRAM + 1024 B. The remainder of the program FRAM is protected by the `PFWP` protection.<br>000010b = The FRAM program memory is unprotected (read/write) between the beginning of program FRAM and the beginning of program FRAM + 2048 B. The remainder of the program FRAM is protected by the `PFWP` protection.<br>000011b = The FRAM program memory is unprotected (read/write) between the beginning of program FRAM and the beginning of program FRAM + 3072 B. The remainder of the program FRAM is protected by the `PFWP` protection.<br>000100b = The FRAM program memory is unprotected (read/write) between the beginning of program FRAM and the beginning of program FRAM + 4096 B. The remainder of the program FRAM is protected by the `PFWP` protection.<br>...<br>111111b = The FRAM program memory is unprotected (read/write) between the beginning of program FRAM and the beginning of program FRAM + 64512 B. The remainder of the program FRAM is protected by the `PFWP` protection. |
| 1    | `DFWP`       | RW   | 1h    | Data (Information) FRAM write protection<br>0b = Data (Information) FRAM write enable<br>1b = Data (Information) FRAM write protected (not writable)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 0    | `PFWP`       | RW   | 1h    | Program (Main) FRAM write protection<br>0b = Program (Main) FRAM write enable<br>1b = Program (Main) FRAM write protected (not writable)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |

(1) The password must be written with the FRAM protection bits in a word in a single operation.

(2) These bits are valid only in the MSP430FR235x and MSP430FR215x devices.

**Table 1-24. `SYSCFG0` Register Description**

### 1.16.1.2 Smart Analog Combo Subfamily `SYSCFG1` Register (offset = 02h) [reset = 0000h]

System Configuration Register 1

<a id="figure-1-32"></a>

| 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        |
| -------- | -------- | -------- | -------- | -------- | -------- | -------- | -------- |
| Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| r0       | r0       | r0       | r0       | r0       | r0       | r0       | r0       |

| 7        | 6        | 5        | 4        | 3         | 2        | 1        | 0      |
| -------- | -------- | -------- | -------- | --------- | -------- | -------- | ------ |
| Reserved | Reserved | Reserved | `IRDATA` | `IRDSSEL` | `IRMSEL` | `IRPSEL` | `IREN` |
| r0       | r0       | r0       | rw-0     | rw-0      | rw-0     | rw-0     | rw-0   |

**Figure 1-32. `SYSCFG1` Register**

<a id="table-1-25"></a>

| Bit  | Field     | Type | Reset | Description                                                                                                       |
| ---- | --------- | ---- | ----- | ----------------------------------------------------------------------------------------------------------------- |
| 15-5 | Reserved  | R    | 0h    | Reserved. Always read as 0.                                                                                       |
| 4    | `IRDATA`  | RW   | 0h    | Infrared data<br>0b = Infrared data logic 0<br>1b = Infrared data logic 1                                         |
| 3    | `IRDSSEL` | RW   | 0h    | Infrared data source select<br>0b = From hardware peripherals upon device configuration<br>1b = From `IRDATA` bit |
| 2    | `IRMSEL`  | RW   | 0h    | Infrared mode select<br>0b = ASK mode<br>1b = FSK mode                                                            |
| 1    | `IRPSEL`  | RW   | 0h    | Infrared polarity select<br>0b = Normal polarity<br>1b = Inverted polarity                                        |
| 0    | `IREN`    | RW   | 0h    | Infrared enable<br>0b = Infrared function disabled<br>1b = Infrared function enabled                              |

**Table 1-25. `SYSCFG1` Register Description**

### 1.16.1.3 Smart Analog Combo Subfamily `SYSCFG2` Register (offset = 04h) [reset = 0000h]

System Configuration Register 2

<a id="figure-1-33"></a>

| 15              | 14              | 13             | 12              | 11             | 10             | 9        | 8        |
| --------------- | --------------- | -------------- | --------------- | -------------- | -------------- | -------- | -------- |
| `TB0TRGSEL` (1) | `TB1TRGSEL` (1) | `TB2TRGSEL`(1) | `TB3TRGSEL` (1) | `USCIBRMP` (1) | `RTCCKSEL` (1) | Reserved | Reserved |
| rw-0            | rw-0            | rw-0           | rw-0            | rw-0           | rw-0           | rw-0     | rw-0     |

| 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| -------- | -------- | -------- | -------- | -------- | -------- | -------- | -------- |
| Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| rw-0     | rw-0     | rw-0     | rw-0     | rw-0     | rw-0     | rw-0     | rw-0     |

(1) To determine if this bit is supported in a particular MCU, see the device-specific data sheet.

**Figure 1-33. `SYSCFG2` Register**

<a id="table-1-26"></a>

| Bit | Field           | Type | Reset | Description                                                                                                                                |
| --- | --------------- | ---- | ----- | ------------------------------------------------------------------------------------------------------------------------------------------ |
| 15  | `TB0TRGSEL` (1) | RW   | 0h    | `TB0OUTH` trigger source selection<br>0b = Internal source selected<br>1b = External source selected                                       |
| 14  | `TB1TRGSEL` (1) | RW   | 0h    | `TB1OUTH` trigger source selection<br>0b = Internal source selected<br>1b = External source selected                                       |
| 13  | `TB2TRGSEL` (1) | RW   | 0h    | `TB2OUTH` trigger source selection<br>0b = Internal source selected<br>1b = External source selected                                       |
| 12  | `TB3TRGSEL` (1) | RW   | 0h    | `TB3OUTH` trigger source selection<br>0b = Internal source selected<br>1b = External source selected                                       |
| 11  | `USCIBRMP` (1)  | RW   | 0h    | eUSCIB Remapping source selection, see the device-specific data sheet for details.<br>0b = P1.x is selected<br>1b = Other port is selected |
| 10  | `RTCCKSEL` (1)  | RW   | 0h    | `RTC` clock selection<br>0b = `SMCLK` is selected<br>1b = `ACLK` is selected                                                               |
| 9-0 | Reserved        | RW   | 0h    | Reserved. Always read as 0.                                                                                                                |

(1) To determine if this bit is supported in a particular MCU, see the device-specific data sheet.

**Table 1-26. `SYSCFG2` Register Description**

### 1.16.1.4 Smart Analog Combo Subfamily `SYSCFG3` Register (offset = 06h) [reset = 0000h]

System Configuration Register 3

<a id="figure-1-34"></a>

| 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        |
| -------- | -------- | -------- | -------- | -------- | -------- | -------- | -------- |
| Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| r-0      | r-0      | r-0      | r-0      | r-0      | r-0      | r-0      | r-0      |

| 7        | 6        | 5        | 4        | 3        | 2        | 1           | 0              |
| -------- | -------- | -------- | -------- | -------- | -------- | ----------- | -------------- |
| Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | `TBRMP` (1) | `USCIARMP` (1) |
| r-0      | r-0      | r-0      | r-0      | r-0      | r-0      | rw-0        | rw-0           |

(1) To determine if this bit is supported in a particular MCU, see the device-specific data sheet.

**Figure 1-34. `SYSCFG3` Register**

<a id="table-1-27"></a>

| Bit  | Field          | Type | Reset | Description                                                                                                                                                                                                                                                                                                                        |
| ---- | -------------- | ---- | ----- | ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| 15-2 | Reserved       | R    | 0h    | Reserved. Always read as 0.                                                                                                                                                                                                                                                                                                        |
| 1    | `TBRMP` (1)    | RW   | 0h    | Timer_B re-mapping source selection (see the device-specific data sheet for details)<br>0b = P1.x is selected (P1.6 and P1.7 are selected in MSP430FR2111, MSP430FR2110, MSP430FR2100, MSP430FR2000 (2))<br>1b = Other port is selected (P2.0 and P2.1 are selected in MSP430FR2111, MSP430FR2110, MSP430FR2100, MSP430FR2000 (2)) |
| 0    | `USCIARMP` (1) | RW   | 0h    | eUSCIA re-mapping source selection (see the device-specific data sheet for details)<br>0b = P1.x is selected (P1.4 to P1.7 are selected in MSP430FR2111, MSP430FR2110, MSP430FR2100, MSP430FR2000)<br>1b = Other port is selected (P1.0 to P1.3 are selected in MSP430FR2111, MSP430FR2110, MSP430FR2100, MSP430FR2000)            |

(1) To determine if this bit is supported in a particular MCU, see the device-specific data sheet.

(2) Only one selected port is valid at the same time when `TB0` acts as capture input functionality. The PWM from `TB0`
is output regardless of the setting on this re-map bit. See the device-specific data sheet for details.

**Table 1-27. `SYSCFG3` Register Description**

## 1.16.2 System Configuration Registers for Devices Without Smart Analog Combo (SAC)

[Table 1-28](#table-1-28) lists the system configuration registers that are specific to the devices without the SAC module.
These devices are MSP430FR203x, MSP430FR24xx, MSP430FR25xx, MSP430FR26xx, MSP430FR41xx.
The following sections provide a detailed description of each register and its bits.

<a id="table-1-28"></a>

| Offset | Acronym     | Register Name          | Type       | Access | Reset | Section                                                                                                 |
| ------ | ----------- | ---------------------- | ---------- | ------ | ----- | ------------------------------------------------------------------------------------------------------- |
| 20h    | `SYSCFG0`   | System Configuration 0 | Read/write | Word   | 9603h | [Section 1.16.2.1](#11621-devices-without-smart-analog-combo-syscfg0-register-offset--00h-reset--9603h) |
| 20h    | `SYSCFG0_L` | System Configuration 0 | Read/write | Byte   | 96h   | [Section 1.16.2.1](#11621-devices-without-smart-analog-combo-syscfg0-register-offset--00h-reset--9603h) |
| 21h    | `SYSCFG0_H` | System Configuration 0 | Read/write | Byte   | 03h   | [Section 1.16.2.1](#11621-devices-without-smart-analog-combo-syscfg0-register-offset--00h-reset--9603h) |
| 22h    | `SYSCFG1`   | System Configuration 1 | Read/write | Word   | 0000h | [Section 1.16.2.2](#11622-devices-without-smart-analog-combo-syscfg1-register-offset--02h-reset--0000h) |
| 22h    | `SYSCFG1_L` | System Configuration 1 | Read/write | Byte   | 00h   | [Section 1.16.2.2](#11622-devices-without-smart-analog-combo-syscfg1-register-offset--02h-reset--0000h) |
| 23h    | `SYSCFG1_H` | System Configuration 1 | Read/write | Byte   | 00h   | [Section 1.16.2.2](#11622-devices-without-smart-analog-combo-syscfg1-register-offset--02h-reset--0000h) |
| 24h    | `SYSCFG2`   | System Configuration 2 | Read/write | Word   | 0000h | [Section 1.16.2.3](#11623-devices-without-smart-analog-combo-syscfg2-register-offset--04h-reset--0000h) |
| 24h    | `SYSCFG2_L` | System Configuration 2 | Read/write | Byte   | 00h   | [Section 1.16.2.3](#11623-devices-without-smart-analog-combo-syscfg2-register-offset--04h-reset--0000h) |
| 25h    | `SYSCFG2_H` | System Configuration 2 | Read/write | Byte   | 00h   | [Section 1.16.2.3](#11623-devices-without-smart-analog-combo-syscfg2-register-offset--04h-reset--0000h) |
| 26h    | `SYSCFG3`   | System Configuration 3 | Read/write | Word   | 0000h | [Section 1.16.2.4](#11624-devices-without-smart-analog-combo-syscfg3-register-offset--06h-reset--0000h) |
| 26h    | `SYSCFG3_L` | System Configuration 3 | Read/write | Byte   | 00h   | [Section 1.16.2.4](#11624-devices-without-smart-analog-combo-syscfg3-register-offset--06h-reset--0000h) |
| 27h    | `SYSCFG3_H` | System Configuration 3 | Read/write | Byte   | 00h   | [Section 1.16.2.4](#11624-devices-without-smart-analog-combo-syscfg3-register-offset--06h-reset--0000h) |

**Table 1-28. Devices Without Smart Analog Combo SYS Configuration Registers**

### 1.16.2.1 Devices Without Smart Analog Combo `SYSCFG0` Register (offset = 00h) [reset = 9603h]

System Configuration Register 0

<a id="figure-1-35"></a>

| 15           | 14           | 13           | 12           | 11           | 10           | 9            | 8            |
| ------------ | ------------ | ------------ | ------------ | ------------ | ------------ | ------------ | ------------ |
| `FRWPPW` (1) | `FRWPPW` (1) | `FRWPPW` (1) | `FRWPPW` (1) | `FRWPPW` (1) | `FRWPPW` (1) | `FRWPPW` (1) | `FRWPPW` (1) |
| rw-1         | rw-0         | rw-0         | rw-1         | rw-0         | rw-1         | rw-1         | rw-0         |

| 7            | 6            | 5            | 4            | 3            | 2            | 1      | 0      |
| ------------ | ------------ | ------------ | ------------ | ------------ | ------------ | ------ | ------ |
| `FRWPOA` (2) | `FRWPOA` (2) | `FRWPOA` (2) | `FRWPOA` (2) | `FRWPOA` (2) | `FRWPOA` (2) | `DFWP` | `PFWP` |
| rw-0         | rw-0         | rw-0         | rw-0         | rw-0         | rw-0         | rw-1   | rw-1   |

(1) These bits have no affect on MSP430FR413x, MSP430FR203x devices.

(2) These bits are valid in MSP430FR2522 and MSP430FR2422 devices.

**Figure 1-35. `SYSCFG0` Register**

<a id="table-1-29"></a>

| Bit  | Field        | Type | Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| ---- | ------------ | ---- | ----- | ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| 15-8 | `FRWPPW` (1) | RW   | 96h   | FRAM protection password (2)<br>FRAM protection password. Write with 0A5h to unlock the FRAM protection registers.<br>Always reads as 096h                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| 7-2  | `FRWPOA` (3) | RW   | 0h    | Program FRAM write protection offset address from the beginning of Program FRAM. The offset increases by 1KB resolution<br>000000b = The write protection starting from the beginning of Program FRAM; the entire Program FRAM under `PFWP` protection<br>000001b = The FRAM program memory is unprotected (read/write) between the beginning of program FRAM and the beginning of program FRAM + 1024 B. The remainder of the program FRAM is protected by the `PFWP` protection.<br>000010b = The FRAM program memory is unprotected (read/write) between the beginning of program FRAM and the beginning of program FRAM + 2048 B. The remainder of the program FRAM is protected by the `PFWP` protection.<br>000011b = The FRAM program memory is unprotected (read/write) between the beginning of program FRAM and the beginning of program FRAM + 3072 B. The remainder of the program FRAM is protected by the `PFWP` protection.<br>000100b = The FRAM program memory is unprotected (read/write) between the beginning of program FRAM and the beginning of program FRAM + 4096 B. The remainder of the program FRAM is protected by the `PFWP` protection.<br>...<br>111111b = The FRAM program memory is unprotected (read/write) between the beginning of program FRAM and the beginning of program FRAM + 64512 B.<br>The remainder of the program FRAM is protected by the `PFWP` protection. |
| 1    | `DFWP`       | RW   | 1h    | Data (Information) FRAM write protection<br>0b = Data (Information) FRAM write enable<br>1b = Data (Information) FRAM write protected (not writable)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 0    | `PFWP`       | RW   | 1h    | Program (Main) FRAM write protection<br>0b = Program (Main) FRAM write enable<br>1b = Program (Main) FRAM write protected (not writable)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |

(1) These bits have no affect on MSP430FR413x, MSP430FR203x devices.

(2) The password must be written with the FRAM protection bits in a word in a single operation.

(3) These bits are valid in MSP430FR2522 and MSP430FR2422 devices.

**Table 1-29. `SYSCFG0` Register Description**

### 1.16.2.2 Devices Without Smart Analog Combo `SYSCFG1` Register (offset = 02h) [reset = 0000h]

System Configuration Register 1

<a id="figure-1-36"></a>

| 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        |
| -------- | -------- | -------- | -------- | -------- | -------- | -------- | -------- |
| Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| r0       | r0       | r0       | r0       | r0       | r0       | r0       | r0       |

| 7             | 6             | 5        | 4        | 3         | 2        | 1        | 0      |
| ------------- | ------------- | -------- | -------- | --------- | -------- | -------- | ------ |
| `SYNCSEL` (1) | `SYNCSEL` (1) | Reserved | `IRDATA` | `IRDSSEL` | `IRMSEL` | `IRPSEL` | `IREN` |
| rw-0          | rw-0          | r0       | rw-0     | rw-0      | rw-0     | rw-0     | rw-0   |

(1) This bit is valid only on devices that support CapTIvate functionality.

**Figure 1-36. `SYSCFG1` Register**

<a id="table-1-30"></a>

| Bit  | Field         | Type | Reset | Description                                                                                                                                                                        |
| ---- | ------------- | ---- | ----- | ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| 15-8 | Reserved      | R    | 0h    | Reserved. Always read as 0.                                                                                                                                                        |
| 7-6  | `SYNCSEL` (1) | RW   | 0h    | Captivate conversion triggered source selection<br>00b = External source is selected<br>01b = ADC as the source is selected<br>10b = internal source is selected<br>11b = Reserved |
| 5    | Reserved      | R    | 0h    | Reserved. Always read as 0.                                                                                                                                                        |
| 4    | `IRDATA`      | RW   | 0h    | Infrared data<br>0b = Infrared data logic 0<br>1b = Infrared data logic 1                                                                                                          |
| 3    | `IRDSSEL`     | RW   | 0h    | Infrared data source select<br>0b = From hardware peripherals upon device configuration<br>1b = From `IRDATA` bit                                                                  |
| 2    | `IRMSEL`      | RW   | 0h    | Infrared mode select<br>0b = ASK mode<br>1b = FSK mode                                                                                                                             |
| 1    | `IRPSEL`      | RW   | 0h    | Infrared polarity select<br>0b = Normal polarity<br>1b = Inverted polarity                                                                                                         |
| 0    | `IREN`        | RW   | 0h    | Infrared enable<br>0b = Infrared function disabled<br>1b = Infrared function enabled                                                                                               |

(1) This bit is valid only on devices that support CapTIvate functionality.

**Table 1-30. `SYSCFG1` Register Description**

### 1.16.2.3 Devices Without Smart Analog Combo `SYSCFG2` Register (offset = 04h) [reset = 0000h]

System Configuration Register 2

<a id="figure-1-37"></a>

| 15          | 14       | 13       | 12            | 11              | 10             | 9        | 8        |
| ----------- | -------- | -------- | ------------- | --------------- | -------------- | -------- | -------- |
| `TB0TRGSEL` | Reserved | Reserved | `LCDPCTL` (1) | `USCIB0RMP` (1) | `RTCCKSEL` (1) | Reserved | Reserved |
| rw-0        | rw-0     | rw-0     | rw-0          | rw-0            | rw-0           | rw-0     | rw-0     |

| 7          | 6          | 5          | 4          | 3          | 2          | 1          | 0          |
| ---------- | ---------- | ---------- | ---------- | ---------- | ---------- | ---------- | ---------- |
| `ADCPCTL7` | `ADCPCTL6` | `ADCPCTL5` | `ADCPCTL4` | `ADCPCTL3` | `ADCPCTL2` | `ADCPCTL1` | `ADCPCTL0` |
| rw-0       | rw-0       | rw-0       | rw-0       | rw-0       | rw-0       | rw-0       | rw-0       |

(1) To determine if this bit is supported in a particular MCU, see the device-specific data sheet.

**Figure 1-37. `SYSCFG2` Register**

<a id="table-1-31"></a>

| Bit   | Field           | Type | Reset | Description                                                                                                                                                                                    |
| ----- | --------------- | ---- | ----- | ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| 15    | `TB0TRGSEL` (1) | RW   | 0h    | `TB0OUTH` trigger source selection<br>0b = Internal source selected<br>1b = External source selected                                                                                           |
| 14-13 | Reserved        | RW   | 0h    | Reserved.                                                                                                                                                                                      |
| 12    | `LCDPCTL` (1)   | RW   | 0h    | LCD power pins (`LCDCAP0`, `LCDCAP1`, `R13`, `R23`, `R33`) control<br>0b = LCD power pin disabled<br>1b = LCD power pin enabled                                                                |
| 11    | `USCIB0RMP` (1) | RW   | 0h    | eUSCIB0 Remapping source selection, see the device-specific data sheet for details<br>0b = Default function is selected (for example, P1.x is selected)<br>1b = Re-mapped function is selected |
| 10    | `RTCCKSEL` (1)  | RW   | 0h    | RTC clock selection<br>0b = `SMCLK` is selected<br>1b = `ACLK` is selected                                                                                                                     |
| 9-8   | Reserved        | RW   | 0h    | Reserved.                                                                                                                                                                                      |
| 7     | `ADCPCTL7` (1)  | RW   | 0h    | ADC input A7 pin select<br>0b = ADC input A7 disabled<br>1b = ADC input A7 enabled                                                                                                             |
| 6     | `ADCPCTL6` (1)  | RW   | 0h    | ADC input A6 pin select<br>0b = ADC input A6 disabled<br>1b = ADC input A6 enabled                                                                                                             |
| 5     | `ADCPCTL5` (1)  | RW   | 0h    | ADC input A5 pin select<br>0b = ADC input A5 disabled<br>1b = ADC input A5 enabled                                                                                                             |
| 4     | `ADCPCTL4` (1)  | RW   | 0h    | ADC input A4 pin select<br>0b = ADC input A4 disabled<br>1b = ADC input A4 enabled                                                                                                             |
| 3     | `ADCPCTL3` (1)  | RW   | 0h    | ADC input A3 pin select<br>0b = ADC input A3 disabled<br>1b = ADC input A3 enabled                                                                                                             |
| 2     | `ADCPCTL2` (1)  | RW   | 0h    | ADC input A2 pin select<br>0b = ADC input A2 disabled<br>1b = ADC input A2 enabled                                                                                                             |
| 1     | `ADCPCTL1` (1)  | RW   | 0h    | ADC input A1 pin select<br>0b = ADC input A1 disabled<br>1b = ADC input A1 enabled                                                                                                             |
| 0     | `ADCPCTL0` (1)  | RW   | 0h    | ADC input A0 pin select<br>0b = ADC input A0 disabled<br>1b = ADC input A0 enabled                                                                                                             |

(1) To determine if this bit is supported in a particular MCU, see the device-specific data sheet.

**Table 1-31. `SYSCFG2` Register Description**

### 1.16.2.4 Devices Without Smart Analog Combo `SYSCFG3` Register (offset = 06h) [reset = 0000h]

System Configuration Register 3

<a id="figure-1-38"></a>

| 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        |
| -------- | -------- | -------- | -------- | -------- | -------- | -------- | -------- |
| Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| r-0      | r-0      | r-0      | r-0      | r-0      | r-0      | r-0      | r-0      |

| 7        | 6        | 5        | 4           | 3        | 2        | 1        | 0               |
| -------- | -------- | -------- | ----------- | -------- | -------- | -------- | --------------- |
| Reserved | Reserved | Reserved | `USCIB1RMP` | `TA3RMP` | `TA2RMP` | Reserved | `USCIA0RMP` (1) |
| r-0      | r-0      | r-0      | rw-0        | rw-0     | rw-0     | rw-0     | rw-0            |

(1) To determine if this bit is supported in a particular MCU, see the device-specific data sheet.

**Figure 1-38. `SYSCFG3` Register**

<a id="table-1-32"></a>

| Bit  | Field           | Type | Reset | Description                                                                                                         |
| ---- | --------------- | ---- | ----- | ------------------------------------------------------------------------------------------------------------------- |
| 15-5 | Reserved        | R    | 0h    | Reserved. Always read as 0.                                                                                         |
| 4    | `USCIB1RMP` (1) | RW   | 0h    | `USCIB1RMP` re-mapping source selection<br>0b = Default function is selected<br>1b = Re-mapped function is selected |
| 3    | `TA3RMP` (1)    | RW   | 0h    | Timer3_A3 re-mapping source selection<br>0b = Default function is selected<br>1b = Re-mapped function is selected   |
| 2    | `TA2RMP` (1)    | RW   | 0h    | Timer2_A3 re-mapping source selection<br>0b = Default function is selected<br>1b = Re-mapped function is selected   |
| 1    | Reserved        | R    | 0h    | Reserved. Always read as 0.                                                                                         |
| 0    | `USCIA0RMP` (1) | RW   | 0h    | eUSCIA0 re-mapping source selection<br>0b = Default function is selected<br>1b = Re-mapped function is selected     |

(1) To determine if this bit is supported in a particular MCU, see the device-specific data sheet.

**Table 1-32. `SYSCFG3` Register Description**
