<!DOCTYPE html>
<html lang="en" dir="ltr">

<head>
  <meta charset="utf-8">
  <title>Sushant's Personal Website</title>
</head>

<body>
  <table cellspacing="20">
    <tr>
      <td><img src="images/sushant.png" alt="sushant profile picture"
        width="200" height="200"></td>
      <td>
        <h1>Sushant Kumar</h1>
        <p>FPGA Design Engineer at <strong><a href="https://moewe-optik.de/">MOEWE Optical Solutions GmbH</a></strong></p>
        <p>I am a Hardware Design Engineer. I love designing and verification of ASIC </p>
        <p><strong>#VHDL #Verlilog # Systemverilog #MATLAB #Python # Digial Designing #Verification #OVM/UVM</strong></p>
      </td>
    </tr>
  </table>


  <hr>
  <h3>Work Experiences</h3>
  <table border="2">
    <thead>
      <tr>
        <th>Duration</th>
        <th>Profile</th>
        <th>Organization</th>
      </tr>
    </thead>
    <tbody>
      <tr>
        <td>July 2021 - Till now</td>
        <td>FPGA development Engineer</td>
        <td>MOEWE Optical Solutions GmBH, Mittweida, Germany</td>
      </tr>
      <tr>
        <td>April 2021 - July 2021</td>
        <td>Research Assistant</td>
        <td>Institute for Theoretical Electrical Engineering and Microelectronics (ITEM), Bremen, Germany</td>
      </tr>
      <tr>
        <td>October 2020 - March 2021</td>
        <td>Graduate Research Assistant</td>
        <td>Ferdinand Braun Institute, Leibniz Institute for High Frequency Technology, Berlin, Germany</td>
      </tr>
      <tr>
        <td>March 2020 - September 2020</td>
        <td>Project Researcher</td>
        <td>Institute for Theoretical Electrical Engineering and Microelectronics (ITEM), Bremen, Germany</td>
      </tr>
      <tr>
        <td>November 2019 - September 2020</td>
        <td>Graduate Research Assistant</td>
        <td>German Research Centre for Artificial Intelligence (DFKI) , Bremen, Germany</td>
      </tr>
      <tr>
        <td>September 2019 - September 2020</td>
        <td>Graduate Research Assistant</td>
        <td>Leibniz Institute for Materials-Oriented Technologies (IWT), Bremen, Germany</td>
      </tr>
      <tr>
        <td>October 2018 - September 2019</td>
        <td>Sales Associate</td>
        <td>AmRest, Bremen, Germany</td>
      </tr>
      <tr>
        <td>November 2014 - March 2018</td>
        <td>Director (DIN: 06982356)</td>
        <td>H R Delcable Private Limited, Noida, Uttar Pradesh, India</td>
      </tr>
      <tr>
        <td>June 2014 - November 2014</td>
        <td>Manager</td>
        <td>Sichuan Jinwangtong Electronic Science & Technology Corporation Limited, New Delhi, India</td>
      </tr>
      <tr>
        <td>June 2013 - May 2014</td>
        <td>Assistant Engineer</td>
        <td>Regentrich Capacitor Private Limited, Gurgaon, Haryana, India</td>
      </tr>
      <tr>
        <td>January 2013 - June 2013</td>
        <td>Intern</td>
        <td>Institute of Nuclear Medicine & Allied Science, Defence Research & development Organization, New Delhi, India</td>
      </tr>
      <tr>
        <td>June 2012 - July 2012</td>
        <td>Intern</td>
        <td>Desein Private Limited, New Delhi, India</td>
      </tr>
      <tr>
        <td>June 2011 - June 2011</td>
        <td>Intern</td>
        <td>Bharat Sanchar Nigam Limited, Governmenrt of India Enterprise, New Delhi, India</td>
      </tr>
    </tbody>
  </table>
  <br>

  <hr>
  <h3>Technical Qualification</h3>
  <table border="2">
    <thead>
      <tr>
        <th>Duration</th>
        <th>Education</th>
        <th>Institute</th>
      </tr>
    </thead>
    <tbody>
      <tr>
        <td>March 2018 - December 2021</td>
        <td>M.Sc. in Controls, Microsystems & Microelectronics</td>
        <td>University of Bremen, Bremen, Germany</td>
      </tr>
      <tr>
        <td>July 2009 - June 2013</td>
        <td>B.Tech in Electronics & Communications Engineering</td>
        <td>World College of Technology & Management, Gurgaon, Haryana, India</td>
      </tr>
    </tbody>
  </table>
  <br>
  <hr>
  <h3>Management Qualification</h3>
  <table border="2">
    <thead>
      <tr>
        <th>Duration</th>
        <th>Education</th>
        <th>Institute</th>
      </tr>
    </thead>
    <tbody>
      <tr>
        <td>January 2014 - June 2017</td>
        <td>Master's in Economics</td>
        <td>Indira Gandhi National Open University, New Delhi, India</td>
      </tr>
      <tr>
        <td>June 2015 - June 2016</td>
        <td>Post Graduate Diploma in International Business Operations</td>
        <td>Indira Gandhi National Open University, New Delhi, India</td>
      </tr>
      <tr>
        <td>June 2010 - June 2013</td>
        <td>Bachelor's of Arts (Economics)</td>
        <td>University of Delhi, New Delhi, India</td>
      </tr>
    </tbody>
  </table>



  <h3>Skills</h3>
  <table cellspacing="10">
    <table cellspacing="10">
      <tr>
        <td>HDML</td>
        <td>⭐⭐⭐⭐⭐</td>
      </tr>
      <tr>
        <td>Python</td>
        <td>⭐⭐⭐⭐⭐</td>
      </tr>
    </table>
    <table cellspacing="10">
      <tr>
        <td>C/C++</td>
        <td>⭐⭐⭐⭐⭐</td>
      </tr>
      <tr>
        <td>HDML</td>
        <td>⭐⭐⭐</td>
      </tr>
    </table>
  </table>

  <table>
    <tr>
      <td>
        <table>
          <tr>
            <td>HDML</td>
            <td>⭐⭐⭐⭐⭐</td>
          </tr>
          <tr>
            <td>Python</td>
            <td>⭐⭐⭐⭐⭐</td>
          </tr>
        </table>
      </td>
      <td>
        <table>
          <tr>
            <td>C/C++</td>
            <td>⭐⭐⭐⭐⭐</td>
          </tr>
          <tr>
            <td>HDML</td>
            <td>⭐⭐⭐</td>
          </tr>
        </table>
      </td>

    </tr>
  </table>

  <hr>
  <a href="educations.html">Educations</a>
  <a href="contact.html">Contact me</a>
</body>

<ul>
  <li>FPGA design Engineer at MOEWE Optical Solutions GmbH</li>
  <li>Research Student at </li>
  <li>Subtle art of not giving Fuck</li>
</ul>

</html>
