// Seed: 3285663300
module module_0 #(
    parameter id_7 = 32'd49
) ();
  tri0 id_1;
  bit id_2, id_3;
  assign id_2 = id_1;
  tri1 id_4, id_5;
  struct packed {logic id_6;} _id_7;
  logic [-1  &  -1 : 1] id_8;
  assign id_1 = 1;
  always_comb id_2 = 1;
  assign id_5.id_4 = 1;
  assign module_1.id_1 = 0;
  id_9 :
  assert property (@(posedge id_7.id_6 | -1 or -1 or posedge id_9) 1)
    wait (-1 + 1'd0) id_7.id_6 <= 1'h0;
  wire [-1 : id_7] id_10;
endmodule
module module_1 #(
    parameter id_4 = 32'd67,
    parameter id_6 = 32'd29
) (
    input tri id_0,
    input supply0 id_1,
    output supply1 id_2,
    output wire id_3,
    output tri _id_4,
    output uwire id_5,
    input uwire _id_6,
    output uwire id_7[id_6 : id_4]
);
  assign id_3 = 1'h0;
  assign id_4 = id_1;
  assign id_3 = !id_6;
  module_0 modCall_1 ();
endmodule
