-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/home/lusius/Devel/STM32_Devel/FPGA/tst1/tst/tst1_tst1_sch_tb_isim_beh.exe" -prj "/home/lusius/Devel/STM32_Devel/FPGA/tst1/tst/tst1_tst1_sch_tb_beh.prj" "work.tst1_tst1_sch_tb" "work.glbl" 
