--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Seven_bit_adder_subtractor.twx Seven_bit_adder_subtractor.ncd
-o Seven_bit_adder_subtractor.twr Seven_bit_adder_subtractor.pcf -ucf
Seven_bit_adder_subtractor.ucf

Design file:              Seven_bit_adder_subtractor.ncd
Physical constraint file: Seven_bit_adder_subtractor.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 61 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.157ns.
--------------------------------------------------------------------------------

Paths for end point B_3 (SLICE_X51Y65.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               D0/rotation_event (FF)
  Destination:          B_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.142ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.009 - 0.024)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: D0/rotation_event to B_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y59.YQ      Tcko                  0.652   D0/rotation_event
                                                       D0/rotation_event
    SLICE_X50Y65.G2      net (fanout=7)        1.065   D0/rotation_event
    SLICE_X50Y65.Y       Tilo                  0.759   A_6_not0001
                                                       B_3_not00011
    SLICE_X51Y65.CE      net (fanout=2)        1.111   B_3_not0001
    SLICE_X51Y65.CLK     Tceck                 0.555   B<3>
                                                       B_3
    -------------------------------------------------  ---------------------------
    Total                                      4.142ns (1.966ns logic, 2.176ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_FSM_FFd2 (FF)
  Destination:          B_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.797ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_FSM_FFd2 to B_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y63.XQ      Tcko                  0.592   counter_FSM_FFd2
                                                       counter_FSM_FFd2
    SLICE_X50Y65.G1      net (fanout=2)        0.780   counter_FSM_FFd2
    SLICE_X50Y65.Y       Tilo                  0.759   A_6_not0001
                                                       B_3_not00011
    SLICE_X51Y65.CE      net (fanout=2)        1.111   B_3_not0001
    SLICE_X51Y65.CLK     Tceck                 0.555   B<3>
                                                       B_3
    -------------------------------------------------  ---------------------------
    Total                                      3.797ns (1.906ns logic, 1.891ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prev_rotation_event (FF)
  Destination:          B_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.731ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.009 - 0.014)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prev_rotation_event to B_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y62.YQ      Tcko                  0.652   prev_rotation_event
                                                       prev_rotation_event
    SLICE_X50Y65.G4      net (fanout=6)        0.654   prev_rotation_event
    SLICE_X50Y65.Y       Tilo                  0.759   A_6_not0001
                                                       B_3_not00011
    SLICE_X51Y65.CE      net (fanout=2)        1.111   B_3_not0001
    SLICE_X51Y65.CLK     Tceck                 0.555   B<3>
                                                       B_3
    -------------------------------------------------  ---------------------------
    Total                                      3.731ns (1.966ns logic, 1.765ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point B_2 (SLICE_X51Y65.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               D0/rotation_event (FF)
  Destination:          B_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.142ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.009 - 0.024)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: D0/rotation_event to B_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y59.YQ      Tcko                  0.652   D0/rotation_event
                                                       D0/rotation_event
    SLICE_X50Y65.G2      net (fanout=7)        1.065   D0/rotation_event
    SLICE_X50Y65.Y       Tilo                  0.759   A_6_not0001
                                                       B_3_not00011
    SLICE_X51Y65.CE      net (fanout=2)        1.111   B_3_not0001
    SLICE_X51Y65.CLK     Tceck                 0.555   B<3>
                                                       B_2
    -------------------------------------------------  ---------------------------
    Total                                      4.142ns (1.966ns logic, 2.176ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_FSM_FFd2 (FF)
  Destination:          B_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.797ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_FSM_FFd2 to B_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y63.XQ      Tcko                  0.592   counter_FSM_FFd2
                                                       counter_FSM_FFd2
    SLICE_X50Y65.G1      net (fanout=2)        0.780   counter_FSM_FFd2
    SLICE_X50Y65.Y       Tilo                  0.759   A_6_not0001
                                                       B_3_not00011
    SLICE_X51Y65.CE      net (fanout=2)        1.111   B_3_not0001
    SLICE_X51Y65.CLK     Tceck                 0.555   B<3>
                                                       B_2
    -------------------------------------------------  ---------------------------
    Total                                      3.797ns (1.906ns logic, 1.891ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prev_rotation_event (FF)
  Destination:          B_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.731ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.009 - 0.014)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prev_rotation_event to B_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y62.YQ      Tcko                  0.652   prev_rotation_event
                                                       prev_rotation_event
    SLICE_X50Y65.G4      net (fanout=6)        0.654   prev_rotation_event
    SLICE_X50Y65.Y       Tilo                  0.759   A_6_not0001
                                                       B_3_not00011
    SLICE_X51Y65.CE      net (fanout=2)        1.111   B_3_not0001
    SLICE_X51Y65.CLK     Tceck                 0.555   B<3>
                                                       B_2
    -------------------------------------------------  ---------------------------
    Total                                      3.731ns (1.966ns logic, 1.765ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point B_5 (SLICE_X51Y66.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               D0/rotation_event (FF)
  Destination:          B_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.129ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.011 - 0.024)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: D0/rotation_event to B_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y59.YQ      Tcko                  0.652   D0/rotation_event
                                                       D0/rotation_event
    SLICE_X50Y64.F2      net (fanout=7)        1.025   D0/rotation_event
    SLICE_X50Y64.X       Tilo                  0.759   B_6_not0001
                                                       B_6_not00011
    SLICE_X51Y66.CE      net (fanout=2)        1.138   B_6_not0001
    SLICE_X51Y66.CLK     Tceck                 0.555   B<5>
                                                       B_5
    -------------------------------------------------  ---------------------------
    Total                                      4.129ns (1.966ns logic, 2.163ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_FSM_FFd3 (FF)
  Destination:          B_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.841ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_FSM_FFd3 to B_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y62.YQ      Tcko                  0.587   counter_FSM_FFd4
                                                       counter_FSM_FFd3
    SLICE_X50Y64.F1      net (fanout=2)        0.802   counter_FSM_FFd3
    SLICE_X50Y64.X       Tilo                  0.759   B_6_not0001
                                                       B_6_not00011
    SLICE_X51Y66.CE      net (fanout=2)        1.138   B_6_not0001
    SLICE_X51Y66.CLK     Tceck                 0.555   B<5>
                                                       B_5
    -------------------------------------------------  ---------------------------
    Total                                      3.841ns (1.901ns logic, 1.940ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prev_rotation_event (FF)
  Destination:          B_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.693ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.011 - 0.014)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prev_rotation_event to B_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y62.YQ      Tcko                  0.652   prev_rotation_event
                                                       prev_rotation_event
    SLICE_X50Y64.F4      net (fanout=6)        0.589   prev_rotation_event
    SLICE_X50Y64.X       Tilo                  0.759   B_6_not0001
                                                       B_6_not00011
    SLICE_X51Y66.CE      net (fanout=2)        1.138   B_6_not0001
    SLICE_X51Y66.CLK     Tceck                 0.555   B<5>
                                                       B_5
    -------------------------------------------------  ---------------------------
    Total                                      3.693ns (1.966ns logic, 1.727ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter_FSM_FFd4 (SLICE_X51Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.968ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_FSM_FFd3 (FF)
  Destination:          counter_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: counter_FSM_FFd3 to counter_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y62.YQ      Tcko                  0.470   counter_FSM_FFd4
                                                       counter_FSM_FFd3
    SLICE_X51Y62.BX      net (fanout=2)        0.405   counter_FSM_FFd3
    SLICE_X51Y62.CLK     Tckdi       (-Th)    -0.093   counter_FSM_FFd4
                                                       counter_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.563ns logic, 0.405ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point counter_FSM_FFd3 (SLICE_X51Y62.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_FSM_FFd2 (FF)
  Destination:          counter_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.026ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: counter_FSM_FFd2 to counter_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y63.XQ      Tcko                  0.474   counter_FSM_FFd2
                                                       counter_FSM_FFd2
    SLICE_X51Y62.BY      net (fanout=2)        0.417   counter_FSM_FFd2
    SLICE_X51Y62.CLK     Tckdi       (-Th)    -0.135   counter_FSM_FFd4
                                                       counter_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.026ns (0.609ns logic, 0.417ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Paths for end point counter_FSM_FFd5 (SLICE_X50Y62.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_FSM_FFd4 (FF)
  Destination:          counter_FSM_FFd5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.046ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: counter_FSM_FFd4 to counter_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y62.XQ      Tcko                  0.473   counter_FSM_FFd4
                                                       counter_FSM_FFd4
    SLICE_X50Y62.BY      net (fanout=2)        0.421   counter_FSM_FFd4
    SLICE_X50Y62.CLK     Tckdi       (-Th)    -0.152   counter_FSM_FFd5
                                                       counter_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      1.046ns (0.625ns logic, 0.421ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: D0/rotation_event/CLK
  Logical resource: D0/rotation_event/CK
  Location pin: SLICE_X54Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: D0/rotation_event/CLK
  Logical resource: D0/rotation_event/CK
  Location pin: SLICE_X54Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: D0/rotation_event/CLK
  Logical resource: D0/rotation_event/CK
  Location pin: SLICE_X54Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.157|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 61 paths, 0 nets, and 50 connections

Design statistics:
   Minimum period:   4.157ns{1}   (Maximum frequency: 240.558MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar  7 15:20:45 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 358 MB



