# 1 "arch/arm/boot/dts/sama5d31ek_revc.dts"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/sama5d31ek_revc.dts"
# 9 "arch/arm/boot/dts/sama5d31ek_revc.dts"
/dts-v1/;
# 1 "arch/arm/boot/dts/sama5d31.dtsi" 1







# 1 "arch/arm/boot/dts/sama5d3.dtsi" 1
# 11 "arch/arm/boot/dts/sama5d3.dtsi"
# 1 "arch/arm/boot/dts/skeleton.dtsi" 1






/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 12 "arch/arm/boot/dts/sama5d3.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/dma/at91.h" 1
# 13 "arch/arm/boot/dts/sama5d3.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/pinctrl/at91.h" 1
# 14 "arch/arm/boot/dts/sama5d3.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 15 "arch/arm/boot/dts/sama5d3.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/gpio/gpio.h" 1
# 16 "arch/arm/boot/dts/sama5d3.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/clock/at91.h" 1
# 17 "arch/arm/boot/dts/sama5d3.dtsi" 2

/ {
 model = "Atmel SAMA5D3 family SoC";
 compatible = "atmel,sama5d3", "atmel,sama5";
 interrupt-parent = <&aic>;

 aliases {
  serial0 = &dbgu;
  serial1 = &usart0;
  serial2 = &usart1;
  serial3 = &usart2;
  serial4 = &usart3;
  serial5 = &uart0;
  gpio0 = &pioA;
  gpio1 = &pioB;
  gpio2 = &pioC;
  gpio3 = &pioD;
  gpio4 = &pioE;
  tcb0 = &tcb0;
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  ssc0 = &ssc0;
  ssc1 = &ssc1;
  pwm0 = &pwm0;
 };
 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a5";
   reg = <0x0>;
  };
 };

 pmu {
  compatible = "arm,cortex-a5-pmu";
  interrupts = <46 4 0>;
 };

 memory {
  reg = <0x20000000 0x8000000>;
 };

 clocks {
  slow_xtal: slow_xtal {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <0>;
  };

  main_xtal: main_xtal {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <0>;
  };

  adc_op_clk: adc_op_clk{
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <1000000>;
  };
 };

 sram: sram@00300000 {
  compatible = "mmio-sram";
  reg = <0x00300000 0x20000>;
 };

 ahb {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  apb {
   compatible = "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   mmc0: mmc@f0000000 {
    compatible = "atmel,hsmci";
    reg = <0xf0000000 0x600>;
    interrupts = <21 4 0>;
    dmas = <&dma0 2 (0 & (0xff))>;
    dma-names = "rxtx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_mmc0_clk_cmd_dat0 &pinctrl_mmc0_dat1_3 &pinctrl_mmc0_dat4_7>;
    status = "disabled";
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&mci0_clk>;
    clock-names = "mci_clk";
   };

   spi0: spi@f0004000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "atmel,at91rm9200-spi";
    reg = <0xf0004000 0x100>;
    interrupts = <24 4 3>;
    dmas = <&dma0 2 (1 & (0xff))>,
           <&dma0 2 (2 & (0xff))>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_spi0>;
    clocks = <&spi0_clk>;
    clock-names = "spi_clk";
    status = "disabled";
   };

   ssc0: ssc@f0008000 {
    compatible = "atmel,at91sam9g45-ssc";
    reg = <0xf0008000 0x4000>;
    interrupts = <38 4 4>;
    dmas = <&dma0 2 (13 & (0xff))>,
           <&dma0 2 (14 & (0xff))>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_ssc0_tx &pinctrl_ssc0_rx>;
    clocks = <&ssc0_clk>;
    clock-names = "pclk";
    status = "disabled";
   };

   tcb0: timer@f0010000 {
    compatible = "atmel,at91sam9x5-tcb";
    reg = <0xf0010000 0x100>;
    interrupts = <26 4 0>;
    clocks = <&tcb0_clk>, <&clk32k>;
    clock-names = "t0_clk", "slow_clk";
   };

   i2c0: i2c@f0014000 {
    compatible = "atmel,at91sam9x5-i2c";
    reg = <0xf0014000 0x4000>;
    interrupts = <18 4 6>;
    dmas = <&dma0 2 (7 & (0xff))>,
           <&dma0 2 (8 & (0xff))>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_i2c0>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&twi0_clk>;
    status = "disabled";
   };

   i2c1: i2c@f0018000 {
    compatible = "atmel,at91sam9x5-i2c";
    reg = <0xf0018000 0x4000>;
    interrupts = <19 4 6>;
    dmas = <&dma0 2 (9 & (0xff))>,
           <&dma0 2 (10 & (0xff))>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_i2c1>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&twi1_clk>;
    status = "disabled";
   };

   usart0: serial@f001c000 {
    compatible = "atmel,at91sam9260-usart";
    reg = <0xf001c000 0x100>;
    interrupts = <12 4 5>;
    dmas = <&dma0 2 (3 & (0xff))>,
           <&dma0 2 ((4 & (0xff)) | (0x2 << (8)))>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_usart0>;
    clocks = <&usart0_clk>;
    clock-names = "usart";
    status = "disabled";
   };

   usart1: serial@f0020000 {
    compatible = "atmel,at91sam9260-usart";
    reg = <0xf0020000 0x100>;
    interrupts = <13 4 5>;
    dmas = <&dma0 2 (5 & (0xff))>,
           <&dma0 2 ((6 & (0xff)) | (0x2 << (8)))>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_usart1>;
    clocks = <&usart1_clk>;
    clock-names = "usart";
    status = "disabled";
   };

   uart0: serial@f0024000 {
    compatible = "atmel,at91sam9260-usart";
    reg = <0xf0024000 0x100>;
    interrupts = <16 4 5>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart0>;
    clocks = <&uart0_clk>;
    clock-names = "usart";
    status = "disabled";
   };

   pwm0: pwm@f002c000 {
    compatible = "atmel,sama5d3-pwm";
    reg = <0xf002c000 0x300>;
    interrupts = <28 4 4>;
    #pwm-cells = <3>;
    clocks = <&pwm_clk>;
    status = "disabled";
   };

   isi: isi@f0034000 {
    compatible = "atmel,at91sam9g45-isi";
    reg = <0xf0034000 0x4000>;
    interrupts = <37 4 5>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_isi_data_0_7>;
    clocks = <&isi_clk>;
    clock-names = "isi_clk";
    status = "disabled";
    port {
     #address-cells = <1>;
     #size-cells = <0>;
    };
   };

   sfr: sfr@f0038000 {
    compatible = "atmel,sama5d3-sfr", "syscon";
    reg = <0xf0038000 0x60>;
   };

   mmc1: mmc@f8000000 {
    compatible = "atmel,hsmci";
    reg = <0xf8000000 0x600>;
    interrupts = <22 4 0>;
    dmas = <&dma1 2 (0 & (0xff))>;
    dma-names = "rxtx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_mmc1_clk_cmd_dat0 &pinctrl_mmc1_dat1_3>;
    status = "disabled";
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&mci1_clk>;
    clock-names = "mci_clk";
   };

   spi1: spi@f8008000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "atmel,at91rm9200-spi";
    reg = <0xf8008000 0x100>;
    interrupts = <25 4 3>;
    dmas = <&dma1 2 (15 & (0xff))>,
           <&dma1 2 (16 & (0xff))>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_spi1>;
    clocks = <&spi1_clk>;
    clock-names = "spi_clk";
    status = "disabled";
   };

   ssc1: ssc@f800c000 {
    compatible = "atmel,at91sam9g45-ssc";
    reg = <0xf800c000 0x4000>;
    interrupts = <39 4 4>;
    dmas = <&dma1 2 (3 & (0xff))>,
           <&dma1 2 (4 & (0xff))>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_ssc1_tx &pinctrl_ssc1_rx>;
    clocks = <&ssc1_clk>;
    clock-names = "pclk";
    status = "disabled";
   };

   adc0: adc@f8018000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "atmel,at91sam9x5-adc";
    reg = <0xf8018000 0x100>;
    interrupts = <29 4 5>;
    pinctrl-names = "default";
    pinctrl-0 = <
     &pinctrl_adc0_adtrg
     &pinctrl_adc0_ad0
     &pinctrl_adc0_ad1
     &pinctrl_adc0_ad2
     &pinctrl_adc0_ad3
     &pinctrl_adc0_ad4
     &pinctrl_adc0_ad5
     &pinctrl_adc0_ad6
     &pinctrl_adc0_ad7
     &pinctrl_adc0_ad8
     &pinctrl_adc0_ad9
     &pinctrl_adc0_ad10
     &pinctrl_adc0_ad11
     >;
    clocks = <&adc_clk>,
      <&adc_op_clk>;
    clock-names = "adc_clk", "adc_op_clk";
    atmel,adc-channels-used = <0xfff>;
    atmel,adc-startup-time = <40>;
    atmel,adc-use-external-triggers;
    atmel,adc-vref = <3000>;
    atmel,adc-res = <10 12>;
    atmel,adc-sample-hold-time = <11>;
    atmel,adc-res-names = "lowres", "highres";
    status = "disabled";

    trigger@0 {
     reg = <0>;
     trigger-name = "external-rising";
     trigger-value = <0x1>;
     trigger-external;
    };
    trigger@1 {
     reg = <1>;
     trigger-name = "external-falling";
     trigger-value = <0x2>;
     trigger-external;
    };
    trigger@2 {
     reg = <2>;
     trigger-name = "external-any";
     trigger-value = <0x3>;
     trigger-external;
    };
    trigger@3 {
     reg = <3>;
     trigger-name = "continuous";
     trigger-value = <0x6>;
    };
   };

   i2c2: i2c@f801c000 {
    compatible = "atmel,at91sam9x5-i2c";
    reg = <0xf801c000 0x4000>;
    interrupts = <20 4 6>;
    dmas = <&dma1 2 (11 & (0xff))>,
           <&dma1 2 (12 & (0xff))>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_i2c2>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&twi2_clk>;
    status = "disabled";
   };

   usart2: serial@f8020000 {
    compatible = "atmel,at91sam9260-usart";
    reg = <0xf8020000 0x100>;
    interrupts = <14 4 5>;
    dmas = <&dma1 2 (7 & (0xff))>,
           <&dma1 2 ((8 & (0xff)) | (0x2 << (8)))>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_usart2>;
    clocks = <&usart2_clk>;
    clock-names = "usart";
    status = "disabled";
   };

   usart3: serial@f8024000 {
    compatible = "atmel,at91sam9260-usart";
    reg = <0xf8024000 0x100>;
    interrupts = <15 4 5>;
    dmas = <&dma1 2 (9 & (0xff))>,
           <&dma1 2 ((10 & (0xff)) | (0x2 << (8)))>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_usart3>;
    clocks = <&usart3_clk>;
    clock-names = "usart";
    status = "disabled";
   };

   sha@f8034000 {
    compatible = "atmel,at91sam9g46-sha";
    reg = <0xf8034000 0x100>;
    interrupts = <42 4 0>;
    dmas = <&dma1 2 (17 & (0xff))>;
    dma-names = "tx";
    clocks = <&sha_clk>;
    clock-names = "sha_clk";
   };

   aes@f8038000 {
    compatible = "atmel,at91sam9g46-aes";
    reg = <0xf8038000 0x100>;
    interrupts = <43 4 0>;
    dmas = <&dma1 2 (18 & (0xff))>,
           <&dma1 2 (19 & (0xff))>;
    dma-names = "tx", "rx";
    clocks = <&aes_clk>;
    clock-names = "aes_clk";
   };

   tdes@f803c000 {
    compatible = "atmel,at91sam9g46-tdes";
    reg = <0xf803c000 0x100>;
    interrupts = <44 4 0>;
    dmas = <&dma1 2 (20 & (0xff))>,
           <&dma1 2 (21 & (0xff))>;
    dma-names = "tx", "rx";
    clocks = <&tdes_clk>;
    clock-names = "tdes_clk";
   };

   dma0: dma-controller@ffffe600 {
    compatible = "atmel,at91sam9g45-dma";
    reg = <0xffffe600 0x200>;
    interrupts = <30 4 0>;
    #dma-cells = <2>;
    clocks = <&dma0_clk>;
    clock-names = "dma_clk";
   };

   dma1: dma-controller@ffffe800 {
    compatible = "atmel,at91sam9g45-dma";
    reg = <0xffffe800 0x200>;
    interrupts = <31 4 0>;
    #dma-cells = <2>;
    clocks = <&dma1_clk>;
    clock-names = "dma_clk";
   };

   ramc0: ramc@ffffea00 {
    compatible = "atmel,sama5d3-ddramc";
    reg = <0xffffea00 0x200>;
    clocks = <&ddrck>, <&mpddr_clk>;
    clock-names = "ddrck", "mpddr";
   };

   dbgu: serial@ffffee00 {
    compatible = "atmel,at91sam9260-dbgu", "atmel,at91sam9260-usart";
    reg = <0xffffee00 0x200>;
    interrupts = <2 4 7>;
    dmas = <&dma1 2 (13 & (0xff))>,
           <&dma1 2 ((14 & (0xff)) | (0x2 << (8)))>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_dbgu>;
    clocks = <&dbgu_clk>;
    clock-names = "usart";
    status = "disabled";
   };

   aic: interrupt-controller@fffff000 {
    #interrupt-cells = <3>;
    compatible = "atmel,sama5d3-aic";
    interrupt-controller;
    reg = <0xfffff000 0x200>;
    atmel,external-irqs = <47>;
   };

   pinctrl@fffff200 {
    #address-cells = <1>;
    #size-cells = <1>;
    compatible = "atmel,sama5d3-pinctrl", "atmel,at91sam9x5-pinctrl", "simple-bus";
    ranges = <0xfffff200 0xfffff200 0xa00>;
    atmel,mux-mask = <

     0xffffffff 0xc0fc0000 0xc0ff0000
     0xffffffff 0x0ff8ffff 0x00000000
     0xffffffff 0xbc00f1ff 0x7c00fc00
     0xffffffff 0xc001c0e0 0x0001c1e0
     0xffffffff 0xbf9f8000 0x18000000
     >;


    adc0 {
     pinctrl_adc0_adtrg: adc0_adtrg {
      atmel,pins =
       <3 19 1 (0 << 0)>;
     };
     pinctrl_adc0_ad0: adc0_ad0 {
      atmel,pins =
       <3 20 1 (0 << 0)>;
     };
     pinctrl_adc0_ad1: adc0_ad1 {
      atmel,pins =
       <3 21 1 (0 << 0)>;
     };
     pinctrl_adc0_ad2: adc0_ad2 {
      atmel,pins =
       <3 22 1 (0 << 0)>;
     };
     pinctrl_adc0_ad3: adc0_ad3 {
      atmel,pins =
       <3 23 1 (0 << 0)>;
     };
     pinctrl_adc0_ad4: adc0_ad4 {
      atmel,pins =
       <3 24 1 (0 << 0)>;
     };
     pinctrl_adc0_ad5: adc0_ad5 {
      atmel,pins =
       <3 25 1 (0 << 0)>;
     };
     pinctrl_adc0_ad6: adc0_ad6 {
      atmel,pins =
       <3 26 1 (0 << 0)>;
     };
     pinctrl_adc0_ad7: adc0_ad7 {
      atmel,pins =
       <3 27 1 (0 << 0)>;
     };
     pinctrl_adc0_ad8: adc0_ad8 {
      atmel,pins =
       <3 28 1 (0 << 0)>;
     };
     pinctrl_adc0_ad9: adc0_ad9 {
      atmel,pins =
       <3 29 1 (0 << 0)>;
     };
     pinctrl_adc0_ad10: adc0_ad10 {
      atmel,pins =
       <3 30 1 (0 << 0)>;
     };
     pinctrl_adc0_ad11: adc0_ad11 {
      atmel,pins =
       <3 31 1 (0 << 0)>;
     };
    };

    dbgu {
     pinctrl_dbgu: dbgu-0 {
      atmel,pins =
       <1 30 1 (0 << 0)
        1 31 1 (1 << 0)>;
     };
    };

    i2c0 {
     pinctrl_i2c0: i2c0-0 {
      atmel,pins =
       <0 30 1 (0 << 0)
        0 31 1 (0 << 0)>;
     };
    };

    i2c1 {
     pinctrl_i2c1: i2c1-0 {
      atmel,pins =
       <2 26 2 (0 << 0)
        2 27 2 (0 << 0)>;
     };
    };

    i2c2 {
     pinctrl_i2c2: i2c2-0 {
      atmel,pins =
       <0 18 2 (0 << 0)
        0 19 2 (0 << 0)>;
     };
    };

    isi {
     pinctrl_isi_data_0_7: isi-0-data-0-7 {
      atmel,pins =
       <0 16 3 (0 << 0)
        0 17 3 (0 << 0)
        0 18 3 (0 << 0)
        0 19 3 (0 << 0)
        0 20 3 (0 << 0)
        0 21 3 (0 << 0)
        0 22 3 (0 << 0)
        0 23 3 (0 << 0)
        2 30 3 (0 << 0)
        0 31 3 (0 << 0)
        0 30 3 (0 << 0)>;
     };

     pinctrl_isi_data_8_9: isi-0-data-8-9 {
      atmel,pins =
       <2 29 3 (0 << 0)
        2 28 3 (0 << 0)>;
     };

     pinctrl_isi_data_10_11: isi-0-data-10-11 {
      atmel,pins =
       <2 27 3 (0 << 0)
        2 26 3 (0 << 0)>;
     };
    };

    mmc0 {
     pinctrl_mmc0_clk_cmd_dat0: mmc0_clk_cmd_dat0 {
      atmel,pins =
       <3 9 1 (0 << 0)
        3 0 1 (1 << 0)
        3 1 1 (1 << 0)>;
     };
     pinctrl_mmc0_dat1_3: mmc0_dat1_3 {
      atmel,pins =
       <3 2 1 (1 << 0)
        3 3 1 (1 << 0)
        3 4 1 (1 << 0)>;
     };
     pinctrl_mmc0_dat4_7: mmc0_dat4_7 {
      atmel,pins =
       <3 5 1 (1 << 0)
        3 6 1 (1 << 0)
        3 7 1 (1 << 0)
        3 8 1 (1 << 0)>;
     };
    };

    mmc1 {
     pinctrl_mmc1_clk_cmd_dat0: mmc1_clk_cmd_dat0 {
      atmel,pins =
       <1 24 1 (0 << 0)
        1 19 1 (1 << 0)
        1 20 1 (1 << 0)>;
     };
     pinctrl_mmc1_dat1_3: mmc1_dat1_3 {
      atmel,pins =
       <1 21 1 (1 << 0)
        1 22 1 (1 << 0)
        1 23 1 (1 << 0)>;
     };
    };

    nand0 {
     pinctrl_nand0_ale_cle: nand0_ale_cle-0 {
      atmel,pins =
       <4 21 1 (1 << 0)
        4 22 1 (1 << 0)>;
     };
    };

    pwm0 {
     pinctrl_pwm0_pwmh0_0: pwm0_pwmh0-0 {
      atmel,pins =
       <0 20 2 (0 << 0)>;
     };
     pinctrl_pwm0_pwmh0_1: pwm0_pwmh0-1 {
      atmel,pins =
       <1 0 2 (0 << 0)>;
     };
     pinctrl_pwm0_pwml0_0: pwm0_pwml0-0 {
      atmel,pins =
       <0 21 2 (0 << 0)>;
     };
     pinctrl_pwm0_pwml0_1: pwm0_pwml0-1 {
      atmel,pins =
       <1 1 2 (0 << 0)>;
     };

     pinctrl_pwm0_pwmh1_0: pwm0_pwmh1-0 {
      atmel,pins =
       <0 22 2 (0 << 0)>;
     };
     pinctrl_pwm0_pwmh1_1: pwm0_pwmh1-1 {
      atmel,pins =
       <1 4 2 (0 << 0)>;
     };
     pinctrl_pwm0_pwmh1_2: pwm0_pwmh1-2 {
      atmel,pins =
       <1 27 3 (0 << 0)>;
     };
     pinctrl_pwm0_pwml1_0: pwm0_pwml1-0 {
      atmel,pins =
       <0 23 2 (0 << 0)>;
     };
     pinctrl_pwm0_pwml1_1: pwm0_pwml1-1 {
      atmel,pins =
       <1 5 2 (0 << 0)>;
     };
     pinctrl_pwm0_pwml1_2: pwm0_pwml1-2 {
      atmel,pins =
       <4 31 2 (0 << 0)>;
     };

     pinctrl_pwm0_pwmh2_0: pwm0_pwmh2-0 {
      atmel,pins =
       <1 8 2 (0 << 0)>;
     };
     pinctrl_pwm0_pwmh2_1: pwm0_pwmh2-1 {
      atmel,pins =
       <3 5 3 (0 << 0)>;
     };
     pinctrl_pwm0_pwml2_0: pwm0_pwml2-0 {
      atmel,pins =
       <1 9 2 (0 << 0)>;
     };
     pinctrl_pwm0_pwml2_1: pwm0_pwml2-1 {
      atmel,pins =
       <3 6 3 (0 << 0)>;
     };

     pinctrl_pwm0_pwmh3_0: pwm0_pwmh3-0 {
      atmel,pins =
       <1 12 2 (0 << 0)>;
     };
     pinctrl_pwm0_pwmh3_1: pwm0_pwmh3-1 {
      atmel,pins =
       <3 7 3 (0 << 0)>;
     };
     pinctrl_pwm0_pwml3_0: pwm0_pwml3-0 {
      atmel,pins =
       <1 13 2 (0 << 0)>;
     };
     pinctrl_pwm0_pwml3_1: pwm0_pwml3-1 {
      atmel,pins =
       <3 8 3 (0 << 0)>;
     };
    };

    spi0 {
     pinctrl_spi0: spi0-0 {
      atmel,pins =
       <3 10 1 (0 << 0)
        3 11 1 (0 << 0)
        3 12 1 (0 << 0)>;
     };
    };

    spi1 {
     pinctrl_spi1: spi1-0 {
      atmel,pins =
       <2 22 1 (0 << 0)
        2 23 1 (0 << 0)
        2 24 1 (0 << 0)>;
     };
    };

    ssc0 {
     pinctrl_ssc0_tx: ssc0_tx {
      atmel,pins =
       <2 16 1 (0 << 0)
        2 17 1 (0 << 0)
        2 18 1 (0 << 0)>;
     };

     pinctrl_ssc0_rx: ssc0_rx {
      atmel,pins =
       <2 19 1 (0 << 0)
        2 20 1 (0 << 0)
        2 21 1 (0 << 0)>;
     };
    };

    ssc1 {
     pinctrl_ssc1_tx: ssc1_tx {
      atmel,pins =
       <1 2 2 (0 << 0)
        1 3 2 (0 << 0)
        1 6 2 (0 << 0)>;
     };

     pinctrl_ssc1_rx: ssc1_rx {
      atmel,pins =
       <1 7 2 (0 << 0)
        1 10 2 (0 << 0)
        1 11 2 (0 << 0)>;
     };
    };

    uart0 {
     pinctrl_uart0: uart0-0 {
      atmel,pins =
       <2 29 1 (0 << 0)
        2 30 1 (1 << 0)>;
     };
    };

    uart1 {
     pinctrl_uart1: uart1-0 {
      atmel,pins =
       <0 30 2 (0 << 0)
        0 31 2 (1 << 0)>;
     };
    };

    usart0 {
     pinctrl_usart0: usart0-0 {
      atmel,pins =
       <3 17 1 (0 << 0)
        3 18 1 (1 << 0)>;
     };

     pinctrl_usart0_rts_cts: usart0_rts_cts-0 {
      atmel,pins =
       <3 15 1 (0 << 0)
        3 16 1 (0 << 0)>;
     };
    };

    usart1 {
     pinctrl_usart1: usart1-0 {
      atmel,pins =
       <1 28 1 (0 << 0)
        1 29 1 (1 << 0)>;
     };

     pinctrl_usart1_rts_cts: usart1_rts_cts-0 {
      atmel,pins =
       <1 26 1 (0 << 0)
        1 27 1 (0 << 0)>;
     };
    };

    usart2 {
     pinctrl_usart2: usart2-0 {
      atmel,pins =
       <4 25 2 (0 << 0)
        4 26 2 (1 << 0)>;
     };

     pinctrl_usart2_rts_cts: usart2_rts_cts-0 {
      atmel,pins =
       <4 23 2 (0 << 0)
        4 24 2 (0 << 0)>;
     };
    };

    usart3 {
     pinctrl_usart3: usart3-0 {
      atmel,pins =
       <4 18 2 (0 << 0)
        4 19 2 (1 << 0)>;
     };

     pinctrl_usart3_rts_cts: usart3_rts_cts-0 {
      atmel,pins =
       <4 16 2 (0 << 0)
        4 17 2 (0 << 0)>;
     };
    };


    pioA: gpio@fffff200 {
     compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
     reg = <0xfffff200 0x100>;
     interrupts = <6 4 1>;
     #gpio-cells = <2>;
     gpio-controller;
     interrupt-controller;
     #interrupt-cells = <2>;
     clocks = <&pioA_clk>;
    };

    pioB: gpio@fffff400 {
     compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
     reg = <0xfffff400 0x100>;
     interrupts = <7 4 1>;
     #gpio-cells = <2>;
     gpio-controller;
     interrupt-controller;
     #interrupt-cells = <2>;
     clocks = <&pioB_clk>;
    };

    pioC: gpio@fffff600 {
     compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
     reg = <0xfffff600 0x100>;
     interrupts = <8 4 1>;
     #gpio-cells = <2>;
     gpio-controller;
     interrupt-controller;
     #interrupt-cells = <2>;
     clocks = <&pioC_clk>;
    };

    pioD: gpio@fffff800 {
     compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
     reg = <0xfffff800 0x100>;
     interrupts = <9 4 1>;
     #gpio-cells = <2>;
     gpio-controller;
     interrupt-controller;
     #interrupt-cells = <2>;
     clocks = <&pioD_clk>;
    };

    pioE: gpio@fffffa00 {
     compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
     reg = <0xfffffa00 0x100>;
     interrupts = <10 4 1>;
     #gpio-cells = <2>;
     gpio-controller;
     interrupt-controller;
     #interrupt-cells = <2>;
     clocks = <&pioE_clk>;
    };
   };

   pmc: pmc@fffffc00 {
    compatible = "atmel,sama5d3-pmc", "syscon";
    reg = <0xfffffc00 0x120>;
    interrupts = <1 4 7>;
    interrupt-controller;
    #address-cells = <1>;
    #size-cells = <0>;
    #interrupt-cells = <1>;

    main_rc_osc: main_rc_osc {
     compatible = "atmel,at91sam9x5-clk-main-rc-osc";
     #clock-cells = <0>;
     interrupt-parent = <&pmc>;
     interrupts = <17>;
     clock-frequency = <12000000>;
     clock-accuracy = <50000000>;
    };

    main_osc: main_osc {
     compatible = "atmel,at91rm9200-clk-main-osc";
     #clock-cells = <0>;
     interrupt-parent = <&pmc>;
     interrupts = <0>;
     clocks = <&main_xtal>;
    };

    main: mainck {
     compatible = "atmel,at91sam9x5-clk-main";
     #clock-cells = <0>;
     interrupt-parent = <&pmc>;
     interrupts = <16>;
     clocks = <&main_rc_osc &main_osc>;
    };

    plla: pllack {
     compatible = "atmel,sama5d3-clk-pll";
     #clock-cells = <0>;
     interrupt-parent = <&pmc>;
     interrupts = <1>;
     clocks = <&main>;
     reg = <0>;
     atmel,clk-input-range = <8000000 50000000>;
     #atmel,pll-clk-output-range-cells = <4>;
     atmel,pll-clk-output-ranges = <400000000 1000000000 0 0>;
    };

    plladiv: plladivck {
     compatible = "atmel,at91sam9x5-clk-plldiv";
     #clock-cells = <0>;
     clocks = <&plla>;
    };

    utmi: utmick {
     compatible = "atmel,at91sam9x5-clk-utmi";
     #clock-cells = <0>;
     interrupt-parent = <&pmc>;
     interrupts = <6>;
     clocks = <&main>;
    };

    mck: masterck {
     compatible = "atmel,at91sam9x5-clk-master";
     #clock-cells = <0>;
     interrupt-parent = <&pmc>;
     interrupts = <3>;
     clocks = <&clk32k>, <&main>, <&plladiv>, <&utmi>;
     atmel,clk-output-range = <0 166000000>;
     atmel,clk-divisors = <1 2 4 3>;
    };

    usb: usbck {
     compatible = "atmel,at91sam9x5-clk-usb";
     #clock-cells = <0>;
     clocks = <&plladiv>, <&utmi>;
    };

    prog: progck {
     compatible = "atmel,at91sam9x5-clk-programmable";
     #address-cells = <1>;
     #size-cells = <0>;
     interrupt-parent = <&pmc>;
     clocks = <&clk32k>, <&main>, <&plladiv>, <&utmi>, <&mck>;

     prog0: prog0 {
      #clock-cells = <0>;
      reg = <0>;
      interrupts = <(8 + (0))>;
     };

     prog1: prog1 {
      #clock-cells = <0>;
      reg = <1>;
      interrupts = <(8 + (1))>;
     };

     prog2: prog2 {
      #clock-cells = <0>;
      reg = <2>;
      interrupts = <(8 + (2))>;
     };
    };

    smd: smdclk {
     compatible = "atmel,at91sam9x5-clk-smd";
     #clock-cells = <0>;
     clocks = <&plladiv>, <&utmi>;
    };

    systemck {
     compatible = "atmel,at91rm9200-clk-system";
     #address-cells = <1>;
     #size-cells = <0>;

     ddrck: ddrck {
      #clock-cells = <0>;
      reg = <2>;
      clocks = <&mck>;
     };

     smdck: smdck {
      #clock-cells = <0>;
      reg = <4>;
      clocks = <&smd>;
     };

     uhpck: uhpck {
      #clock-cells = <0>;
      reg = <6>;
      clocks = <&usb>;
     };

     udpck: udpck {
      #clock-cells = <0>;
      reg = <7>;
      clocks = <&usb>;
     };

     pck0: pck0 {
      #clock-cells = <0>;
      reg = <8>;
      clocks = <&prog0>;
     };

     pck1: pck1 {
      #clock-cells = <0>;
      reg = <9>;
      clocks = <&prog1>;
     };

     pck2: pck2 {
      #clock-cells = <0>;
      reg = <10>;
      clocks = <&prog2>;
     };
    };

    periphck {
     compatible = "atmel,at91sam9x5-clk-peripheral";
     #address-cells = <1>;
     #size-cells = <0>;
     clocks = <&mck>;

     dbgu_clk: dbgu_clk {
      #clock-cells = <0>;
      reg = <2>;
     };

     hsmc_clk: hsmc_clk {
      #clock-cells = <0>;
      reg = <5>;
     };

     pioA_clk: pioA_clk {
      #clock-cells = <0>;
      reg = <6>;
     };

     pioB_clk: pioB_clk {
      #clock-cells = <0>;
      reg = <7>;
     };

     pioC_clk: pioC_clk {
      #clock-cells = <0>;
      reg = <8>;
     };

     pioD_clk: pioD_clk {
      #clock-cells = <0>;
      reg = <9>;
     };

     pioE_clk: pioE_clk {
      #clock-cells = <0>;
      reg = <10>;
     };

     usart0_clk: usart0_clk {
      #clock-cells = <0>;
      reg = <12>;
      atmel,clk-output-range = <0 66000000>;
     };

     usart1_clk: usart1_clk {
      #clock-cells = <0>;
      reg = <13>;
      atmel,clk-output-range = <0 66000000>;
     };

     usart2_clk: usart2_clk {
      #clock-cells = <0>;
      reg = <14>;
      atmel,clk-output-range = <0 66000000>;
     };

     usart3_clk: usart3_clk {
      #clock-cells = <0>;
      reg = <15>;
      atmel,clk-output-range = <0 66000000>;
     };

     uart0_clk: uart0_clk {
      #clock-cells = <0>;
      reg = <16>;
      atmel,clk-output-range = <0 66000000>;
     };

     twi0_clk: twi0_clk {
      reg = <18>;
      #clock-cells = <0>;
      atmel,clk-output-range = <0 16625000>;
     };

     twi1_clk: twi1_clk {
      #clock-cells = <0>;
      reg = <19>;
      atmel,clk-output-range = <0 16625000>;
     };

     twi2_clk: twi2_clk {
      #clock-cells = <0>;
      reg = <20>;
      atmel,clk-output-range = <0 16625000>;
     };

     mci0_clk: mci0_clk {
      #clock-cells = <0>;
      reg = <21>;
     };

     mci1_clk: mci1_clk {
      #clock-cells = <0>;
      reg = <22>;
     };

     spi0_clk: spi0_clk {
      #clock-cells = <0>;
      reg = <24>;
      atmel,clk-output-range = <0 133000000>;
     };

     spi1_clk: spi1_clk {
      #clock-cells = <0>;
      reg = <25>;
      atmel,clk-output-range = <0 133000000>;
     };

     tcb0_clk: tcb0_clk {
      #clock-cells = <0>;
      reg = <26>;
      atmel,clk-output-range = <0 133000000>;
     };

     pwm_clk: pwm_clk {
      #clock-cells = <0>;
      reg = <28>;
     };

     adc_clk: adc_clk {
      #clock-cells = <0>;
      reg = <29>;
      atmel,clk-output-range = <0 66000000>;
     };

     dma0_clk: dma0_clk {
      #clock-cells = <0>;
      reg = <30>;
     };

     dma1_clk: dma1_clk {
      #clock-cells = <0>;
      reg = <31>;
     };

     uhphs_clk: uhphs_clk {
      #clock-cells = <0>;
      reg = <32>;
     };

     udphs_clk: udphs_clk {
      #clock-cells = <0>;
      reg = <33>;
     };

     isi_clk: isi_clk {
      #clock-cells = <0>;
      reg = <37>;
     };

     ssc0_clk: ssc0_clk {
      #clock-cells = <0>;
      reg = <38>;
      atmel,clk-output-range = <0 66000000>;
     };

     ssc1_clk: ssc1_clk {
      #clock-cells = <0>;
      reg = <39>;
      atmel,clk-output-range = <0 66000000>;
     };

     sha_clk: sha_clk {
      #clock-cells = <0>;
      reg = <42>;
     };

     aes_clk: aes_clk {
      #clock-cells = <0>;
      reg = <43>;
     };

     tdes_clk: tdes_clk {
      #clock-cells = <0>;
      reg = <44>;
     };

     trng_clk: trng_clk {
      #clock-cells = <0>;
      reg = <45>;
     };

     fuse_clk: fuse_clk {
      #clock-cells = <0>;
      reg = <48>;
     };

     mpddr_clk: mpddr_clk {
      #clock-cells = <0>;
      reg = <49>;
     };
    };
   };

   rstc@fffffe00 {
    compatible = "atmel,sama5d3-rstc", "atmel,at91sam9g45-rstc";
    reg = <0xfffffe00 0x10>;
    clocks = <&clk32k>;
   };

   shutdown-controller@fffffe10 {
    compatible = "atmel,at91sam9x5-shdwc";
    reg = <0xfffffe10 0x10>;
    clocks = <&clk32k>;
   };

   pit: timer@fffffe30 {
    compatible = "atmel,at91sam9260-pit";
    reg = <0xfffffe30 0xf>;
    interrupts = <3 4 5>;
    clocks = <&mck>;
   };

   watchdog@fffffe40 {
    compatible = "atmel,at91sam9260-wdt";
    reg = <0xfffffe40 0x10>;
    interrupts = <4 4 7>;
    clocks = <&clk32k>;
    atmel,watchdog-type = "hardware";
    atmel,reset-type = "all";
    atmel,dbg-halt;
    status = "disabled";
   };

   sckc@fffffe50 {
    compatible = "atmel,at91sam9x5-sckc";
    reg = <0xfffffe50 0x4>;

    slow_rc_osc: slow_rc_osc {
     compatible = "atmel,at91sam9x5-clk-slow-rc-osc";
     #clock-cells = <0>;
     clock-frequency = <32768>;
     clock-accuracy = <50000000>;
     atmel,startup-time-usec = <75>;
    };

    slow_osc: slow_osc {
     compatible = "atmel,at91sam9x5-clk-slow-osc";
     #clock-cells = <0>;
     clocks = <&slow_xtal>;
     atmel,startup-time-usec = <1200000>;
    };

    clk32k: slowck {
     compatible = "atmel,at91sam9x5-clk-slow";
     #clock-cells = <0>;
     clocks = <&slow_rc_osc &slow_osc>;
    };
   };

   rtc@fffffeb0 {
    compatible = "atmel,at91rm9200-rtc";
    reg = <0xfffffeb0 0x30>;
    interrupts = <1 4 7>;
    clocks = <&clk32k>;
   };
  };

  usb0: gadget@00500000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "atmel,sama5d3-udc";
   reg = <0x00500000 0x100000
          0xf8030000 0x4000>;
   interrupts = <33 4 2>;
   clocks = <&udphs_clk>, <&utmi>;
   clock-names = "pclk", "hclk";
   status = "disabled";

   ep0 {
    reg = <0>;
    atmel,fifo-size = <64>;
    atmel,nb-banks = <1>;
   };

   ep1 {
    reg = <1>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <3>;
    atmel,can-dma;
    atmel,can-isoc;
   };

   ep2 {
    reg = <2>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <3>;
    atmel,can-dma;
    atmel,can-isoc;
   };

   ep3 {
    reg = <3>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
    atmel,can-dma;
   };

   ep4 {
    reg = <4>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
    atmel,can-dma;
   };

   ep5 {
    reg = <5>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
    atmel,can-dma;
   };

   ep6 {
    reg = <6>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
    atmel,can-dma;
   };

   ep7 {
    reg = <7>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
    atmel,can-dma;
   };

   ep8 {
    reg = <8>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
   };

   ep9 {
    reg = <9>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
   };

   ep10 {
    reg = <10>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
   };

   ep11 {
    reg = <11>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
   };

   ep12 {
    reg = <12>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
   };

   ep13 {
    reg = <13>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
   };

   ep14 {
    reg = <14>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
   };

   ep15 {
    reg = <15>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
   };
  };

  usb1: ohci@00600000 {
   compatible = "atmel,at91rm9200-ohci", "usb-ohci";
   reg = <0x00600000 0x100000>;
   interrupts = <32 4 2>;
   clocks = <&uhphs_clk>, <&uhphs_clk>, <&uhpck>;
   clock-names = "ohci_clk", "hclk", "uhpck";
   status = "disabled";
  };

  usb2: ehci@00700000 {
   compatible = "atmel,at91sam9g45-ehci", "usb-ehci";
   reg = <0x00700000 0x100000>;
   interrupts = <32 4 2>;
   clocks = <&utmi>, <&uhphs_clk>;
   clock-names = "usb_clk", "ehci_clk";
   status = "disabled";
  };

  nand0: nand@60000000 {
   compatible = "atmel,sama5d3-nand", "atmel,at91rm9200-nand";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   reg = < 0x60000000 0x01000000
    0xffffc070 0x00000490
    0xffffc500 0x00000100
    0x00110000 0x00018000
    >;
   interrupts = <5 4 6>;
   atmel,nand-addr-offset = <21>;
   atmel,nand-cmd-offset = <22>;
   atmel,nand-has-dma;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_nand0_ale_cle>;
   clocks = <&hsmc_clk>;
   atmel,pmecc-lookup-table-offset = <0x0 0x8000>;
   status = "disabled";

   nfc@70000000 {
    compatible = "atmel,sama5d3-nfc";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <
     0x70000000 0x08000000
     0xffffc000 0x00000070
     0x00200000 0x00100000
     >;
   };
  };
 };
};
# 9 "arch/arm/boot/dts/sama5d31.dtsi" 2
# 1 "arch/arm/boot/dts/sama5d3_lcd.dtsi" 1
# 13 "arch/arm/boot/dts/sama5d3_lcd.dtsi"
/ {
 ahb {
  apb {
   hlcdc: hlcdc@f0030000 {
    compatible = "atmel,sama5d3-hlcdc";
    reg = <0xf0030000 0x2000>;
    interrupts = <36 4 0>;
    clocks = <&lcdc_clk>, <&lcdck>, <&clk32k>;
    clock-names = "periph_clk","sys_clk", "slow_clk";
    status = "disabled";

    hlcdc-display-controller {
     compatible = "atmel,hlcdc-display-controller";
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      #address-cells = <1>;
      #size-cells = <0>;
      reg = <0>;
     };
    };

    hlcdc_pwm: hlcdc-pwm {
     compatible = "atmel,hlcdc-pwm";
     pinctrl-names = "default";
     pinctrl-0 = <&pinctrl_lcd_pwm>;
     #pwm-cells = <3>;
    };
   };

   pinctrl@fffff200 {
    lcd {
     pinctrl_lcd_base: lcd-base-0 {
      atmel,pins =
       <0 26 1 (0 << 0)
        0 27 1 (0 << 0)
        0 25 1 (0 << 0)
        0 29 1 (0 << 0)
        0 28 1 (0 << 0)>;
     };

     pinctrl_lcd_pwm: lcd-pwm-0 {
      atmel,pins = <0 24 1 (0 << 0)>;
     };

     pinctrl_lcd_rgb444: lcd-rgb-0 {
      atmel,pins =
       <0 0 1 (0 << 0)
        0 1 1 (0 << 0)
        0 2 1 (0 << 0)
        0 3 1 (0 << 0)
        0 4 1 (0 << 0)
        0 5 1 (0 << 0)
        0 6 1 (0 << 0)
        0 7 1 (0 << 0)
        0 8 1 (0 << 0)
        0 9 1 (0 << 0)
        0 10 1 (0 << 0)
        0 11 1 (0 << 0)>;
     };

     pinctrl_lcd_rgb565: lcd-rgb-1 {
      atmel,pins =
       <0 0 1 (0 << 0)
        0 1 1 (0 << 0)
        0 2 1 (0 << 0)
        0 3 1 (0 << 0)
        0 4 1 (0 << 0)
        0 5 1 (0 << 0)
        0 6 1 (0 << 0)
        0 7 1 (0 << 0)
        0 8 1 (0 << 0)
        0 9 1 (0 << 0)
        0 10 1 (0 << 0)
        0 11 1 (0 << 0)
        0 12 1 (0 << 0)
        0 13 1 (0 << 0)
        0 14 1 (0 << 0)
        0 15 1 (0 << 0)>;
     };

     pinctrl_lcd_rgb666: lcd-rgb-2 {
      atmel,pins =
       <0 0 1 (0 << 0)
        0 1 1 (0 << 0)
        0 2 1 (0 << 0)
        0 3 1 (0 << 0)
        0 4 1 (0 << 0)
        0 5 1 (0 << 0)
        0 6 1 (0 << 0)
        0 7 1 (0 << 0)
        0 8 1 (0 << 0)
        0 9 1 (0 << 0)
        0 10 1 (0 << 0)
        0 11 1 (0 << 0)
        0 12 1 (0 << 0)
        0 13 1 (0 << 0)
        0 14 1 (0 << 0)
        0 15 1 (0 << 0)
        0 16 1 (0 << 0)
        0 17 1 (0 << 0)>;
     };

     pinctrl_lcd_rgb666_alt: lcd-rgb-2-alt {
      atmel,pins =
       <0 0 1 (0 << 0)
        0 1 1 (0 << 0)
        0 2 1 (0 << 0)
        0 3 1 (0 << 0)
        0 4 1 (0 << 0)
        0 5 1 (0 << 0)
        0 6 1 (0 << 0)
        0 7 1 (0 << 0)
        0 8 1 (0 << 0)
        0 9 1 (0 << 0)
        0 10 1 (0 << 0)
        0 11 1 (0 << 0)
        0 12 1 (0 << 0)
        0 13 1 (0 << 0)
        0 14 1 (0 << 0)
        0 15 1 (0 << 0)
        2 14 3 (0 << 0)
        2 13 3 (0 << 0)>;
     };

     pinctrl_lcd_rgb888: lcd-rgb-3 {
      atmel,pins =
       <0 0 1 (0 << 0)
        0 1 1 (0 << 0)
        0 2 1 (0 << 0)
        0 3 1 (0 << 0)
        0 4 1 (0 << 0)
        0 5 1 (0 << 0)
        0 6 1 (0 << 0)
        0 7 1 (0 << 0)
        0 8 1 (0 << 0)
        0 9 1 (0 << 0)
        0 10 1 (0 << 0)
        0 11 1 (0 << 0)
        0 12 1 (0 << 0)
        0 13 1 (0 << 0)
        0 14 1 (0 << 0)
        0 15 1 (0 << 0)
        0 16 1 (0 << 0)
        0 17 1 (0 << 0)
        0 18 1 (0 << 0)
        0 19 1 (0 << 0)
        0 20 1 (0 << 0)
        0 21 1 (0 << 0)
        0 22 1 (0 << 0)
        0 23 1 (0 << 0)>;
     };

     pinctrl_lcd_rgb888_alt: lcd-rgb-3-alt {
      atmel,pins =
       <0 0 1 (0 << 0)
        0 1 1 (0 << 0)
        0 2 1 (0 << 0)
        0 3 1 (0 << 0)
        0 4 1 (0 << 0)
        0 5 1 (0 << 0)
        0 6 1 (0 << 0)
        0 7 1 (0 << 0)
        0 8 1 (0 << 0)
        0 9 1 (0 << 0)
        0 10 1 (0 << 0)
        0 11 1 (0 << 0)
        0 12 1 (0 << 0)
        0 13 1 (0 << 0)
        0 14 1 (0 << 0)
        0 15 1 (0 << 0)
        2 14 3 (0 << 0)
        2 13 3 (0 << 0)
        2 12 3 (0 << 0)
        2 11 3 (0 << 0)
        2 10 3 (0 << 0)
        2 15 3 (0 << 0)
        4 27 3 (0 << 0)
        4 28 3 (0 << 0)>;
     };
    };
   };

   pmc: pmc@fffffc00 {
    periphck {
     lcdc_clk: lcdc_clk {
      #clock-cells = <0>;
      reg = <36>;
     };
    };

    systemck {
     lcdck: lcdck {
      #clock-cells = <0>;
      reg = <3>;
      clocks = <&mck>;
     };
    };
   };
  };
 };
};
# 10 "arch/arm/boot/dts/sama5d31.dtsi" 2
# 1 "arch/arm/boot/dts/sama5d3_emac.dtsi" 1
# 13 "arch/arm/boot/dts/sama5d3_emac.dtsi"
/ {
 ahb {
  apb {
   pinctrl@fffff200 {
    macb1 {
     pinctrl_macb1_rmii: macb1_rmii-0 {
      atmel,pins =
       <2 0 1 (0 << 0)
        2 1 1 (0 << 0)
        2 2 1 (0 << 0)
        2 3 1 (0 << 0)
        2 4 1 (0 << 0)
        2 5 1 (0 << 0)
        2 6 1 (0 << 0)
        2 7 1 (0 << 0)
        2 8 1 (0 << 0)
        2 9 1 (0 << 0)>;
     };
    };
   };

   pmc: pmc@fffffc00 {
    periphck {
     macb1_clk: macb1_clk {
      #clock-cells = <0>;
      reg = <35>;
     };
    };
   };

   macb1: ethernet@f802c000 {
    compatible = "cdns,at91sam9260-macb", "cdns,macb";
    reg = <0xf802c000 0x100>;
    interrupts = <35 4 3>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_macb1_rmii>;
    clocks = <&macb1_clk>, <&macb1_clk>;
    clock-names = "hclk", "pclk";
    status = "disabled";
   };
  };
 };
};
# 11 "arch/arm/boot/dts/sama5d31.dtsi" 2
# 1 "arch/arm/boot/dts/sama5d3_mci2.dtsi" 1
# 14 "arch/arm/boot/dts/sama5d3_mci2.dtsi"
/ {
 ahb {
  apb {
   pinctrl@fffff200 {
    mmc2 {
     pinctrl_mmc2_clk_cmd_dat0: mmc2_clk_cmd_dat0 {
      atmel,pins =
       <2 15 1 (0 << 0)
        2 10 1 (1 << 0)
        2 11 1 (1 << 0)>;
     };
     pinctrl_mmc2_dat1_3: mmc2_dat1_3 {
      atmel,pins =
       <2 12 1 (0 << 0)
        2 13 1 (0 << 0)
        2 14 1 (0 << 0)>;
     };
    };
   };

   pmc: pmc@fffffc00 {
    periphck {
     mci2_clk: mci2_clk {
      #clock-cells = <0>;
      reg = <23>;
     };
    };
   };

   mmc2: mmc@f8004000 {
    compatible = "atmel,hsmci";
    reg = <0xf8004000 0x600>;
    interrupts = <23 4 0>;
    dmas = <&dma1 2 (1 & (0xff))>;
    dma-names = "rxtx";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_mmc2_clk_cmd_dat0 &pinctrl_mmc2_dat1_3>;
    clocks = <&mci2_clk>;
    clock-names = "mci_clk";
    status = "disabled";
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };
 };
};
# 12 "arch/arm/boot/dts/sama5d31.dtsi" 2
# 1 "arch/arm/boot/dts/sama5d3_uart.dtsi" 1
# 14 "arch/arm/boot/dts/sama5d3_uart.dtsi"
/ {
 aliases {
  serial5 = &uart0;
  serial6 = &uart1;
 };

 ahb {
  apb {
   pinctrl@fffff200 {
    uart0 {
     pinctrl_uart0: uart0-0 {
      atmel,pins =
       <2 29 1 (0 << 0)
        2 30 1 (1 << 0)>;
     };
    };

    uart1 {
     pinctrl_uart1: uart1-0 {
      atmel,pins =
       <0 30 2 (0 << 0)
        0 31 2 (1 << 0)>;
     };
    };
   };

   pmc: pmc@fffffc00 {
    periphck {
     uart0_clk: uart0_clk {
      #clock-cells = <0>;
      reg = <16>;
      atmel,clk-output-range = <0 66000000>;
     };

     uart1_clk: uart1_clk {
      #clock-cells = <0>;
      reg = <17>;
      atmel,clk-output-range = <0 66000000>;
     };
    };
   };

   uart0: serial@f0024000 {
    compatible = "atmel,at91sam9260-usart";
    reg = <0xf0024000 0x200>;
    interrupts = <16 4 5>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart0>;
    clocks = <&uart0_clk>;
    clock-names = "usart";
    status = "disabled";
   };

   uart1: serial@f8028000 {
    compatible = "atmel,at91sam9260-usart";
    reg = <0xf8028000 0x200>;
    interrupts = <17 4 5>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart1>;
    clocks = <&uart1_clk>;
    clock-names = "usart";
    status = "disabled";
   };
  };
 };
};
# 13 "arch/arm/boot/dts/sama5d31.dtsi" 2

/ {
 compatible = "atmel,sama5d31", "atmel,sama5d3", "atmel,sama5";
};
# 11 "arch/arm/boot/dts/sama5d31ek_revc.dts" 2
# 1 "arch/arm/boot/dts/sama5d3xmb.dtsi" 1
# 9 "arch/arm/boot/dts/sama5d3xmb.dtsi"
# 1 "arch/arm/boot/dts/sama5d3xcm.dtsi" 1
# 10 "arch/arm/boot/dts/sama5d3xcm.dtsi"
/ {
 compatible = "atmel,sama5d3xcm", "atmel,sama5d3", "atmel,sama5";

 chosen {
  bootargs = "rootfstype=ubifs ubi.mtd=5 root=ubi0:rootfs";
  stdout-path = "serial0:115200n8";
 };

 memory {
  reg = <0x20000000 0x20000000>;
 };

 clocks {
  slow_xtal {
   clock-frequency = <32768>;
  };

  main_xtal {
   clock-frequency = <12000000>;
  };
 };

 ahb {
  apb {
   spi0: spi@f0004000 {
    cs-gpios = <&pioD 13 0>, <0>, <0>, <0>;
   };

   macb0: ethernet@f0028000 {
    phy-mode = "rgmii";
    #address-cells = <1>;
    #size-cells = <0>;

    ethernet-phy@1 {
     reg = <0x1>;
     interrupt-parent = <&pioB>;
     interrupts = <25 2>;
     txen-skew-ps = <800>;
     txc-skew-ps = <3000>;
     rxdv-skew-ps = <400>;
     rxc-skew-ps = <3000>;
     rxd0-skew-ps = <400>;
     rxd1-skew-ps = <400>;
     rxd2-skew-ps = <400>;
     rxd3-skew-ps = <400>;
    };

    ethernet-phy@7 {
     reg = <0x7>;
     interrupt-parent = <&pioB>;
     interrupts = <25 2>;
     txen-skew-ps = <800>;
     txc-skew-ps = <3000>;
     rxdv-skew-ps = <400>;
     rxc-skew-ps = <3000>;
     rxd0-skew-ps = <400>;
     rxd1-skew-ps = <400>;
     rxd2-skew-ps = <400>;
     rxd3-skew-ps = <400>;
    };
   };
  };

  nand0: nand@60000000 {
   nand-bus-width = <8>;
   nand-ecc-mode = "hw";
   atmel,has-pmecc;
   atmel,pmecc-cap = <4>;
   atmel,pmecc-sector-size = <512>;
   nand-on-flash-bbt;
   status = "okay";

   at91bootstrap@0 {
    label = "at91bootstrap";
    reg = <0x0 0x40000>;
   };

   bootloader@40000 {
    label = "bootloader";
    reg = <0x40000 0x80000>;
   };

   bootloaderenv@c0000 {
    label = "bootloader env";
    reg = <0xc0000 0xc0000>;
   };

   dtb@180000 {
    label = "device tree";
    reg = <0x180000 0x80000>;
   };

   kernel@200000 {
    label = "kernel";
    reg = <0x200000 0x600000>;
   };

   rootfs@800000 {
    label = "rootfs";
    reg = <0x800000 0x0f800000>;
   };
  };
 };

 leds {
  compatible = "gpio-leds";

  d2 {
   label = "d2";
   gpios = <&pioE 25 1>;
   linux,default-trigger = "heartbeat";
  };
 };
};
# 10 "arch/arm/boot/dts/sama5d3xmb.dtsi" 2

/ {
 compatible = "atmel,sama5d3xmb", "atmel,sama5d3xcm", "atmel,sama5d3", "atmel,sama5";

 ahb {
  apb {
   mmc0: mmc@f0000000 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_mmc0_clk_cmd_dat0 &pinctrl_mmc0_dat1_3 &pinctrl_mmc0_cd>;
    status = "okay";
    slot@0 {
     reg = <0>;
     bus-width = <4>;
     cd-gpios = <&pioD 17 0>;
    };
   };

   spi0: spi@f0004000 {
    dmas = <0>, <0>;

    m25p80@0 {
     compatible = "atmel,at25df321a";
     spi-max-frequency = <50000000>;
     reg = <0>;
    };
   };

   ssc0: ssc@f0008000 {
    atmel,clk-from-rk-pin;
   };

   i2c1: i2c@f0018000 {
    ov2640: camera@0x30 {
     compatible = "ovti,ov2640";
     reg = <0x30>;
     pinctrl-names = "default";
     pinctrl-0 = <&pinctrl_pck1_as_isi_mck &pinctrl_sensor_power &pinctrl_sensor_reset>;
     resetb-gpios = <&pioE 24 1>;
     pwdn-gpios = <&pioE 29 0>;

     clocks = <&pck1>;
     clock-names = "xvclk";
     assigned-clocks = <&pck1>;
     assigned-clock-rates = <25000000>;

     port {
      ov2640_0: endpoint {
       remote-endpoint = <&isi_0>;
       bus-width = <8>;
      };
     };
    };
   };

   usart1: serial@f0020000 {
    dmas = <0>, <0>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_usart1 &pinctrl_usart1_rts_cts>;
    status = "okay";
   };

   isi: isi@f0034000 {
    port {
     isi_0: endpoint {
      remote-endpoint = <&ov2640_0>;
      bus-width = <8>;
      vsync-active = <1>;
      hsync-active = <1>;
     };
    };
   };

   mmc1: mmc@f8000000 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_mmc1_clk_cmd_dat0 &pinctrl_mmc1_dat1_3 &pinctrl_mmc1_cd>;
    status = "okay";
    slot@0 {
     reg = <0>;
     bus-width = <4>;
     cd-gpios = <&pioD 18 0>;
    };
   };

   adc0: adc@f8018000 {
    pinctrl-names = "default";
    pinctrl-0 = <
     &pinctrl_adc0_adtrg
     &pinctrl_adc0_ad0
     &pinctrl_adc0_ad1
     &pinctrl_adc0_ad2
     &pinctrl_adc0_ad3
     &pinctrl_adc0_ad4
     >;
    status = "okay";
   };

   macb1: ethernet@f802c000 {
    phy-mode = "rmii";

    #address-cells = <1>;
    #size-cells = <0>;
    phy0: ethernet-phy@1 {
     interrupt-parent = <&pioE>;
     interrupts = <30 2>;
     reg = <1>;
    };
   };

   pinctrl@fffff200 {
    board {
     pinctrl_mmc0_cd: mmc0_cd {
      atmel,pins =
       <3 17 0 ((1 << 0) | (1 << 2))>;
     };

     pinctrl_mmc1_cd: mmc1_cd {
      atmel,pins =
       <3 18 0 ((1 << 0) | (1 << 2))>;
     };

     pinctrl_pck0_as_audio_mck: pck0_as_audio_mck {
      atmel,pins =
       <3 30 2 (0 << 0)>;
     };

     pinctrl_pck1_as_isi_mck: pck1_as_isi_mck-0 {
      atmel,pins =
       <3 31 2 (0 << 0)>;
     };

     pinctrl_sensor_reset: sensor_reset-0 {
      atmel,pins =
       <4 24 0 (0 << 0)>;
     };

     pinctrl_sensor_power: sensor_power-0 {
      atmel,pins =
       <4 29 0 (0 << 0)>;
     };

     pinctrl_usba_vbus: usba_vbus {
      atmel,pins =
       <3 29 0 (1 << 2)>;
     };
    };
   };

   dbgu: serial@ffffee00 {
    dmas = <0>, <0>;
    status = "okay";
   };

   watchdog@fffffe40 {
    status = "okay";
   };
  };

  usb0: gadget@00500000 {
   atmel,vbus-gpio = <&pioD 29 0>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_usba_vbus>;
   status = "okay";
  };

  usb1: ohci@00600000 {
   num-ports = <3>;
   atmel,vbus-gpio = <&pioD 25 0
        &pioD 26 1
        &pioD 27 1
       >;
   status = "okay";
  };

  usb2: ehci@00700000 {
   status = "okay";
  };
 };
};
# 12 "arch/arm/boot/dts/sama5d31ek_revc.dts" 2
# 1 "arch/arm/boot/dts/sama5d3xmb_revc_audio.dtsi" 1
# 10 "arch/arm/boot/dts/sama5d3xmb_revc_audio.dtsi"
/ {
 ahb {
  apb {
   i2c0: i2c@f0014000 {
    wm8904: wm8904@1a {
     compatible = "wlf,wm8904";
     reg = <0x1a>;
     clocks = <&pck0>;
     clock-names = "mclk";
    };
   };
  };
 };

 sound {
  compatible = "atmel,asoc-wm8904";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_pck0_as_audio_mck>;

  atmel,model = "wm8904 @ SAMA5D3EK";
  atmel,audio-routing =
   "Headphone Jack", "HPOUTL",
   "Headphone Jack", "HPOUTR",
   "IN2L", "Line In Jack",
   "IN2R", "Line In Jack",
   "Mic", "MICBIAS",
   "IN1L", "Mic";

  atmel,ssc-controller = <&ssc0>;
  atmel,audio-codec = <&wm8904>;

  status = "disabled";
 };
};
# 13 "arch/arm/boot/dts/sama5d31ek_revc.dts" 2

# 1 "arch/arm/boot/dts/sama5d3xdm.dtsi" 1
# 10 "arch/arm/boot/dts/sama5d3xdm.dtsi"
/ {
 ahb {
  apb {
   i2c1: i2c@f0018000 {
    qt1070: keyboard@1b {
     compatible = "qt1070";
     reg = <0x1b>;
     interrupt-parent = <&pioE>;
     interrupts = <31 0x0>;
     pinctrl-names = "default";
     pinctrl-0 = <&pinctrl_qt1070_irq>;
     wakeup-source;
    };
   };

   hlcdc: hlcdc@f0030000 {
    status = "okay";

    hlcdc-display-controller {
     pinctrl-names = "default";
     pinctrl-0 = <&pinctrl_lcd_base &pinctrl_lcd_rgb888_alt>;

     port@0 {
      hlcdc_panel_output: endpoint@0 {
       reg = <0>;
       remote-endpoint = <&panel_input>;
      };
     };
    };
   };

   adc0: adc@f8018000 {
    atmel,adc-ts-wires = <4>;
    atmel,adc-ts-pressure-threshold = <10000>;
    status = "okay";
   };

   pinctrl@fffff200 {
    board {
     pinctrl_qt1070_irq: qt1070_irq {
      atmel,pins =
       <4 31 0 ((1 << 0) | (1 << 2))>;
     };
    };
   };
  };
 };

 backlight: backlight {
  compatible = "pwm-backlight";
  pwms = <&hlcdc_pwm 0 50000 0>;
  brightness-levels = <0 4 8 16 32 64 128 255>;
  default-brightness-level = <6>;
  power-supply = <&bl_reg>;
  status = "okay";
 };

 bl_reg: backlight_regulator {
  compatible = "regulator-fixed";
  regulator-name = "backlight-power-supply";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  status = "okay";
 };

 panel: panel {
  compatible = "innolux,at043tn24", "simple-panel";


  #address-cells = <1>;
  #size-cells = <0>;
  status = "okay";

  port@0 {
   #address-cells = <1>;
   #size-cells = <0>;

   panel_input: endpoint@0 {
    reg = <0>;
    remote-endpoint = <&hlcdc_panel_output>;
   };
  };
 };

 panel_reg: panel_regulator {
  compatible = "regulator-fixed";
  regulator-name = "panel-power-supply";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  status = "okay";
 };
};
# 15 "arch/arm/boot/dts/sama5d31ek_revc.dts" 2

/ {
 model = "Atmel SAMA5D31-EK - rev.C";
 compatible = "atmel,sama5d31ek", "atmel,sama5d3xmb", "atmel,sama5d3xcm", "atmel,sama5d31", "atmel,sama5d3", "atmel,sama5";

 ahb {
  apb {
   spi0: spi@f0004000 {
    status = "okay";
   };

   ssc0: ssc@f0008000 {
    status = "okay";
   };

   i2c0: i2c@f0014000 {
    status = "okay";
   };

   i2c1: i2c@f0018000 {
    status = "okay";
   };

   macb1: ethernet@f802c000 {
    status = "okay";
   };
  };
 };

 leds {
  d3 {
   label = "d3";
   gpios = <&pioE 24 0>;
  };
 };

 sound {
  status = "okay";
 };
};
