#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Jan  4 10:45:20 2023
# Process ID: 8756
# Current directory: C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/SPITEST/SPI_TEST
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent37232 C:\Users\felix\Documents\DTU\30082_project_jan_23\Git\DTU\30082\VHDL\SPITEST\SPI_TEST\SPI_TEST.xpr
# Log file: C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/SPITEST/SPI_TEST/vivado.log
# Journal file: C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/SPITEST/SPI_TEST\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/SPITEST/SPI_TEST/SPI_TEST.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/SPITEST/SPI_TEST'
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionXsim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionActiveHdl
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionXsim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionActiveHdl
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/SPITEST/SPI_TEST/SPI_TEST.srcs/sources_1'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name EnableResourceEstimation
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimCompileState
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name ClassicSocBoot
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name LocalIPRepoLeafDirName
WARNING: [Project 1-231] Project 'SPI_TEST.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.211 ; gain = 0.000
update_compile_order -fileset sources_1
save_project_as project_1 C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/SPITEST/project_1 -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/SPITEST/project_1'
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Wed Jan  4 10:46:58 2023] Launched synth_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/SPITEST/project_1/project_1.runs/synth_1/runme.log
[Wed Jan  4 10:46:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/SPITEST/project_1/project_1.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1225.918 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/SPITEST/lab3top.xdc]
WARNING: [Vivado 12-584] No ports matched 'test_data'. [C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/SPITEST/lab3top.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/SPITEST/lab3top.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN5'. [C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/SPITEST/lab3top.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/SPITEST/lab3top.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/30082/VHDL/SPITEST/lab3top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1307.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1464.281 ; gain = 440.070
report_power -name {power_1}
Command: report_power -name power_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan 14 10:00:32 2023...
