

================================================================
== Synthesis Summary Report of 'multiply'
================================================================
+ General Information: 
    * Date:           Wed Aug 28 19:20:49 2024
    * Version:        2024.1.1 (Build 5090947 on Jun 13 2024)
    * Project:        multiplier
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |   Modules  | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    |   & Loops  | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ multiply  |     -|  4.27|        0|   0.000|         -|        1|     -|       yes|     -|   -|  147 (~0%)|  248 (~0%)|    -|
    +------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+-----------------------+
| Interface     | Register | Offset | Width | Access | Description           |
+---------------+----------+--------+-------+--------+-----------------------+
| s_axi_control | a        | 0x10   | 32    | W      | Data signal of a      |
| s_axi_control | b        | 0x18   | 32    | W      | Data signal of b      |
| s_axi_control | result   | 0x20   | 32    | R      | Data signal of result |
+---------------+----------+--------+-------+--------+-----------------------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------------+
| Argument | Direction | Datatype                |
+----------+-----------+-------------------------+
| a        | in        | LNS<7, 4, 3, 8> const & |
| b        | in        | LNS<7, 4, 3, 8> const & |
| result   | out       | LNS<7, 4, 3, 8>&        |
+----------+-----------+-------------------------+

* SW-to-HW Mapping
+----------+---------------+----------+----------------------------------+
| Argument | HW Interface  | HW Type  | HW Info                          |
+----------+---------------+----------+----------------------------------+
| a        | s_axi_control | register | name=a offset=0x10 range=32      |
| b        | s_axi_control | register | name=b offset=0x18 range=32      |
| result   | s_axi_control | register | name=result offset=0x20 range=32 |
+----------+---------------+----------+----------------------------------+


================================================================
== Bind Op Report
================================================================
+------------------------+-----+--------+-------------+-----+--------+---------+
| Name                   | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+------------------------+-----+--------+-------------+-----+--------+---------+
| + multiply             | 0   |        |             |     |        |         |
|   result_sign_fu_91_p2 |     |        | result_sign | xor | auto   | 0       |
|   result_exp_fu_117_p2 |     |        | result_exp  | add | fabric | 0       |
+------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + multiply        |           |           | 0    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------+------------------------------------------------+
| Type      | Options                  | Location                                       |
+-----------+--------------------------+------------------------------------------------+
| pipeline  | II=1                     | ../src/mul/mul_unit.cpp:7 in multiply          |
| interface | ap_ctrl_none port=return | ../src/mul/mul_unit.cpp:8 in multiply, return  |
| interface | ap_none port=a           | ../src/mul/mul_unit.cpp:9 in multiply, a       |
| interface | ap_none port=b           | ../src/mul/mul_unit.cpp:10 in multiply, b      |
| interface | ap_none port=result      | ../src/mul/mul_unit.cpp:11 in multiply, result |
+-----------+--------------------------+------------------------------------------------+


