# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../guia_12.srcs/sources_1/new/edgeMealy.vhd" \
"../../../../guia_12.srcs/sim_1/imports/capitulo12/edgeMealy_tb.vhd" \

# Do not sort compile order
nosort
