Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar 25 18:37:00 2023
| Host         : LAPTOP-J16L9AUJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zr_individual_task_control_sets_placed.rpt
| Design       : zr_individual_task
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            1 |
|      8 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             132 |           20 |
| Yes          | No                    | No                     |             104 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------+--------------------------------+------------------+----------------+
|     Clock Signal     |           Enable Signal           |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------------+--------------------------------+------------------+----------------+
| ~clk6p25m_BUFG       |                                   |                                |                1 |              2 |
|  basys_clk_IBUF_BUFG |                                   |                                |                2 |              6 |
|  basys_clk_IBUF_BUFG |                                   | COUNT[3]_i_1_n_0               |                1 |              8 |
| ~clk6p25m_BUFG       |                                   | func/frame_counter[16]_i_1_n_0 |                5 |             34 |
| ~clk6p25m_BUFG       | func/delay[0]_i_1_n_0             |                                |                5 |             40 |
| ~clk6p25m_BUFG       | func/FSM_onehot_state[31]_i_1_n_0 |                                |                9 |             64 |
| ~clk6p25m_BUFG       |                                   | func/spi_word[39]_i_1_n_0      |               14 |             90 |
+----------------------+-----------------------------------+--------------------------------+------------------+----------------+


