{"Source Block": ["miaow/src/verilog/rtl/common/encoder.v@0:46@HdlStmAssign", "module encoder(in,out);\ninput [39:0] in;\noutput [5:0] out;\n\nassign out =  (in[0]==1'b1)?6'd0:\n              (in[1]==1'b1)?6'd1:\n\t\t\t  (in[2]==1'b1)?6'd2:\n\t\t\t  (in[3]==1'b1)?6'd3:\n\t\t\t  (in[4]==1'b1)?6'd4:\n\t\t\t  (in[5]==1'b1)?6'd5:\n\t\t\t  (in[6]==1'b1)?6'd6:\n\t\t\t  (in[7]==1'b1)?6'd7:\n\t\t\t  (in[8]==1'b1)?6'd8:\n\t\t\t  (in[9]==1'b1)?6'd9:\n\t\t\t  (in[10]==1'b1)?6'd10:\n\t\t\t  (in[11]==1'b1)?6'd11:\n\t\t\t  (in[12]==1'b1)?6'd12:\n\t\t\t  (in[13]==1'b1)?6'd13:\n\t\t\t  (in[14]==1'b1)?6'd14:\n\t\t\t  (in[15]==1'b1)?6'd15:\n\t\t\t  (in[16]==1'b1)?6'd16:\n\t\t\t  (in[17]==1'b1)?6'd17:\n\t\t\t  (in[18]==1'b1)?6'd18:\n\t\t\t  (in[19]==1'b1)?6'd19:\n\t\t\t  (in[20]==1'b1)?6'd20:\n\t\t\t  (in[21]==1'b1)?6'd21:\n\t\t\t  (in[22]==1'b1)?6'd22:\n\t\t\t  (in[23]==1'b1)?6'd23:\n\t\t\t  (in[24]==1'b1)?6'd24:\n\t\t\t  (in[25]==1'b1)?6'd25:\n\t\t\t  (in[26]==1'b1)?6'd26:\n\t\t\t  (in[27]==1'b1)?6'd27:\n\t\t\t  (in[28]==1'b1)?6'd28:\n\t\t\t  (in[29]==1'b1)?6'd29:\n\t\t\t  (in[30]==1'b1)?6'd30:\n\t\t\t  (in[31]==1'b1)?6'd31:\n\t\t\t  (in[32]==1'b1)?6'd32:\n\t\t\t  (in[33]==1'b1)?6'd33:\n\t\t\t  (in[34]==1'b1)?6'd34:\n\t\t\t  (in[35]==1'b1)?6'd35:\n\t\t\t  (in[36]==1'b1)?6'd36:\n\t\t\t  (in[37]==1'b1)?6'd37:\n\t\t\t  (in[38]==1'b1)?6'd38:\n\t\t\t  (in[30]==1'b1)?6'd39:\n\t\t\t  6'b000000;\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[44, "\t\t\t  (in[30]==1'b1)?6'd39:\n"]], "Add": [[44, "\t\t\t  (in[39]==1'b1)?6'd39:\n"]]}}