#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Sep 17 15:34:28 2022
# Process ID: 1656059
# Current directory: /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1
# Command line: vivado -log top_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_wrapper.tcl
# Log file: /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/top_wrapper.vds
# Journal file: /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/eliquinox/Xilinx-2021/Vivado/2021.1/data/ip'.
Command: synth_design -top top_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1656087
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2566.293 ; gain = 0.000 ; free physical = 32573 ; free virtual = 47395
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_wrapper' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/hdl/top_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/home/eliquinox/Xilinx-2021/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [/home/eliquinox/Xilinx-2021/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3062]
INFO: [Synth 8-6157] synthesizing module 'top_axi_ethernetlite_0_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_axi_ethernetlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_axi_ethernetlite_0_0' (2#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_axi_ethernetlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_axi_timer_0_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_axi_timer_0_0' (3#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'generateout0' of module 'top_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3449]
WARNING: [Synth 8-7071] port 'generateout1' of module 'top_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3449]
WARNING: [Synth 8-7071] port 'pwm0' of module 'top_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3449]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'top_axi_timer_0_0' has 26 connections declared, but only 23 given [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3449]
INFO: [Synth 8-6157] synthesizing module 'top_axi_uartlite_0_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_axi_uartlite_0_0' (4#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_clk_wiz_0_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_clk_wiz_0_0' (5#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'top_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3496]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'top_clk_wiz_0_0' has 6 connections declared, but only 5 given [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3496]
INFO: [Synth 8-6157] synthesizing module 'top_mdm_1_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_mdm_1_0' (6#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_microblaze_0_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_microblaze_0_0' (7#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWID' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3515]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWADDR' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3515]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWLEN' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3515]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWSIZE' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3515]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWBURST' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3515]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWLOCK' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3515]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWCACHE' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3515]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWPROT' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3515]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWQOS' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3515]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWVALID' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3515]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WDATA' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3515]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WSTRB' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3515]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WLAST' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3515]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WVALID' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3515]
WARNING: [Synth 8-7071] port 'M_AXI_IC_BREADY' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3515]
WARNING: [Synth 8-7071] port 'M_AXI_IC_ARID' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3515]
WARNING: [Synth 8-7071] port 'M_AXI_DC_AWID' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3515]
WARNING: [Synth 8-7071] port 'M_AXI_DC_ARID' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3515]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'top_microblaze_0_0' has 126 connections declared, but only 108 given [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3515]
INFO: [Synth 8-6157] synthesizing module 'top_microblaze_0_axi_intc_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_microblaze_0_axi_intc_0' (8#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_microblaze_0_axi_periph_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3939]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_FAIRLI' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:12]
INFO: [Synth 8-6157] synthesizing module 'top_auto_ds_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_auto_ds_0' (9#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_auto_pc_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_auto_pc_0' (10#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'top_auto_pc_0' is unconnected for instance 'auto_pc' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:363]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'top_auto_pc_0' is unconnected for instance 'auto_pc' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:363]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'top_auto_pc_0' has 56 connections declared, but only 54 given [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:363]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_FAIRLI' (11#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1T2T38Z' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:420]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1T2T38Z' (12#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:420]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_O7LC3H' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:692]
INFO: [Synth 8-6157] synthesizing module 'top_auto_ds_1' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_auto_ds_1' (13#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_auto_pc_1' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_auto_pc_1' (14#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_auto_pc_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'top_auto_pc_1' is unconnected for instance 'auto_pc' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:1043]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'top_auto_pc_1' is unconnected for instance 'auto_pc' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:1043]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'top_auto_pc_1' has 56 connections declared, but only 54 given [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:1043]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_O7LC3H' (15#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:692]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_12IU86W' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:1100]
INFO: [Synth 8-6157] synthesizing module 'top_auto_ds_2' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_auto_ds_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_auto_ds_2' (16#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_auto_ds_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_auto_pc_2' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_auto_pc_2' (17#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_auto_pc_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'top_auto_pc_2' is unconnected for instance 'auto_pc' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:1451]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'top_auto_pc_2' is unconnected for instance 'auto_pc' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:1451]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'top_auto_pc_2' has 56 connections declared, but only 54 given [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:1451]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_12IU86W' (18#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:1100]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1WPMAOW' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:1508]
INFO: [Synth 8-6157] synthesizing module 'top_auto_ds_3' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_auto_ds_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_auto_ds_3' (19#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_auto_ds_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_auto_pc_3' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_auto_pc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_auto_pc_3' (20#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_auto_pc_3_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'top_auto_pc_3' is unconnected for instance 'auto_pc' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:1859]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'top_auto_pc_3' is unconnected for instance 'auto_pc' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:1859]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'top_auto_pc_3' has 56 connections declared, but only 54 given [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:1859]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1WPMAOW' (21#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:1508]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_17UPS7G' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:2150]
INFO: [Synth 8-6157] synthesizing module 'top_auto_pc_4' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_auto_pc_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_auto_pc_4' (22#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_auto_pc_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_auto_us_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_auto_us_0' (23#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'top_auto_us_0' is unconnected for instance 'auto_us' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:2465]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'top_auto_us_0' is unconnected for instance 'auto_us' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:2465]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'top_auto_us_0' has 72 connections declared, but only 70 given [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:2465]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_17UPS7G' (24#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:2150]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_IR99QH' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:2538]
INFO: [Synth 8-6157] synthesizing module 'top_auto_us_1' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_auto_us_1' (25#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_auto_us_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'top_auto_us_1' is unconnected for instance 'auto_us' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:2817]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'top_auto_us_1' is unconnected for instance 'auto_us' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:2817]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'top_auto_us_1' has 72 connections declared, but only 70 given [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:2817]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_IR99QH' (26#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:2538]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1YK9UTJ' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:2890]
INFO: [Synth 8-6157] synthesizing module 'top_auto_us_2' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_auto_us_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_auto_us_2' (27#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_auto_us_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'top_auto_us_2' is unconnected for instance 'auto_us' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3025]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'top_auto_us_2' has 34 connections declared, but only 33 given [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3025]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1YK9UTJ' (28#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:2890]
INFO: [Synth 8-6157] synthesizing module 'top_xbar_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_xbar_0' (29#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_awready' does not match port width (3) of module 'top_xbar_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:5493]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_bresp' does not match port width (6) of module 'top_xbar_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:5497]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_bvalid' does not match port width (3) of module 'top_xbar_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:5498]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_wready' does not match port width (3) of module 'top_xbar_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:5506]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'top_xbar_0' is unconnected for instance 'xbar' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:5432]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'top_xbar_0' is unconnected for instance 'xbar' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:5432]
WARNING: [Synth 8-7023] instance 'xbar' of module 'top_xbar_0' has 78 connections declared, but only 76 given [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:5432]
INFO: [Synth 8-6155] done synthesizing module 'top_microblaze_0_axi_periph_0' (30#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3939]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1PW29UC' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:1916]
INFO: [Synth 8-6157] synthesizing module 'top_dlmb_bram_if_cntlr_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_dlmb_bram_if_cntlr_0' (31#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_dlmb_v10_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_dlmb_v10_0' (32#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'top_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:2062]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'top_dlmb_v10_0' has 25 connections declared, but only 24 given [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:2062]
INFO: [Synth 8-6157] synthesizing module 'top_ilmb_bram_if_cntlr_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_ilmb_bram_if_cntlr_0' (33#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_ilmb_v10_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_ilmb_v10_0' (34#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'top_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:2108]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'top_ilmb_v10_0' has 25 connections declared, but only 24 given [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:2108]
INFO: [Synth 8-6157] synthesizing module 'top_lmb_bram_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_lmb_bram_0' (35#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'top_lmb_bram_0' is unconnected for instance 'lmb_bram' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:2133]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'top_lmb_bram_0' is unconnected for instance 'lmb_bram' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:2133]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'top_lmb_bram_0' has 16 connections declared, but only 14 given [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1PW29UC' (36#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:1916]
INFO: [Synth 8-6157] synthesizing module 'top_microblaze_0_xlconcat_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_microblaze_0_xlconcat_0/synth/top_microblaze_0_xlconcat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (37#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'top_microblaze_0_xlconcat_0' (38#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_microblaze_0_xlconcat_0/synth/top_microblaze_0_xlconcat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'top_mig_7series_0_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_mig_7series_0_0' (39#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'app_sr_active' of module 'top_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3868]
WARNING: [Synth 8-7071] port 'app_ref_ack' of module 'top_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3868]
WARNING: [Synth 8-7071] port 'app_zq_ack' of module 'top_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3868]
WARNING: [Synth 8-7071] port 'init_calib_complete' of module 'top_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3868]
WARNING: [Synth 8-7071] port 'device_temp' of module 'top_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3868]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'top_mig_7series_0_0' has 64 connections declared, but only 59 given [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3868]
INFO: [Synth 8-6157] synthesizing module 'top_rst_mig_7series_0_83M_0' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_rst_mig_7series_0_83M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_rst_mig_7series_0_83M_0' (40#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/.Xil/Vivado-1656059-eliquinox-ws/realtime/top_rst_mig_7series_0_83M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'top_rst_mig_7series_0_83M_0' is unconnected for instance 'rst_mig_7series_0_83M' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3928]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'top_rst_mig_7series_0_83M_0' is unconnected for instance 'rst_mig_7series_0_83M' [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3928]
WARNING: [Synth 8-7023] instance 'rst_mig_7series_0_83M' of module 'top_rst_mig_7series_0_83M_0' has 10 connections declared, but only 8 given [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3928]
INFO: [Synth 8-6155] done synthesizing module 'top' (41#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/synth/top.v:3062]
INFO: [Synth 8-6155] done synthesizing module 'top_wrapper' (42#1) [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/hdl/top_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2566.293 ; gain = 0.000 ; free physical = 32155 ; free virtual = 46978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2566.293 ; gain = 0.000 ; free physical = 32151 ; free virtual = 46975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2566.293 ; gain = 0.000 ; free physical = 32151 ; free virtual = 46975
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2566.293 ; gain = 0.000 ; free physical = 32824 ; free virtual = 47648
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0/top_clk_wiz_0_0_in_context.xdc] for cell 'top_i/clk_wiz_0'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0/top_clk_wiz_0_0_in_context.xdc] for cell 'top_i/clk_wiz_0'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc] for cell 'top_i/mig_7series_0'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc] for cell 'top_i/mig_7series_0'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_microblaze_0_0/top_microblaze_0_0/top_microblaze_0_0_in_context.xdc] for cell 'top_i/microblaze_0'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_microblaze_0_0/top_microblaze_0_0/top_microblaze_0_0_in_context.xdc] for cell 'top_i/microblaze_0'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_dlmb_v10_0/top_dlmb_v10_0/top_ilmb_v10_0_in_context.xdc] for cell 'top_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_dlmb_v10_0/top_dlmb_v10_0/top_ilmb_v10_0_in_context.xdc] for cell 'top_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_ilmb_v10_0/top_ilmb_v10_0/top_ilmb_v10_0_in_context.xdc] for cell 'top_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_ilmb_v10_0/top_ilmb_v10_0/top_ilmb_v10_0_in_context.xdc] for cell 'top_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_dlmb_bram_if_cntlr_0/top_dlmb_bram_if_cntlr_0/top_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'top_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_dlmb_bram_if_cntlr_0/top_dlmb_bram_if_cntlr_0/top_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'top_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_ilmb_bram_if_cntlr_0/top_ilmb_bram_if_cntlr_0/top_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'top_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_ilmb_bram_if_cntlr_0/top_ilmb_bram_if_cntlr_0/top_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'top_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_lmb_bram_0/top_lmb_bram_0/top_lmb_bram_0_in_context.xdc] for cell 'top_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_lmb_bram_0/top_lmb_bram_0/top_lmb_bram_0_in_context.xdc] for cell 'top_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_xbar_0/top_xbar_0/top_xbar_0_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_xbar_0/top_xbar_0/top_xbar_0_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_auto_pc_4/top_auto_pc_4/top_auto_pc_4_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_auto_pc_4/top_auto_pc_4/top_auto_pc_4_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_auto_us_0/top_auto_us_0/top_auto_us_0_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/s00_couplers/auto_us'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_auto_us_0/top_auto_us_0/top_auto_us_0_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/s00_couplers/auto_us'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_auto_us_1/top_auto_us_1/top_auto_us_0_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/s01_couplers/auto_us'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_auto_us_1/top_auto_us_1/top_auto_us_0_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/s01_couplers/auto_us'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_auto_us_2/top_auto_us_2/top_auto_us_2_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/s02_couplers/auto_us'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_auto_us_2/top_auto_us_2/top_auto_us_2_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/s02_couplers/auto_us'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_auto_ds_0/top_auto_ds_0/top_auto_ds_0_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/m00_couplers/auto_ds'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_auto_ds_0/top_auto_ds_0/top_auto_ds_0_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/m00_couplers/auto_ds'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_auto_pc_0/top_auto_pc_0/top_auto_pc_0_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_auto_pc_0/top_auto_pc_0/top_auto_pc_0_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_auto_ds_1/top_auto_ds_1/top_auto_ds_1_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/m02_couplers/auto_ds'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_auto_ds_1/top_auto_ds_1/top_auto_ds_1_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/m02_couplers/auto_ds'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_auto_pc_1/top_auto_pc_1/top_auto_pc_1_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_auto_pc_1/top_auto_pc_1/top_auto_pc_1_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_auto_ds_2/top_auto_ds_2/top_auto_ds_0_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/m03_couplers/auto_ds'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_auto_ds_2/top_auto_ds_2/top_auto_ds_0_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/m03_couplers/auto_ds'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_auto_pc_2/top_auto_pc_2/top_auto_pc_0_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_auto_pc_2/top_auto_pc_2/top_auto_pc_0_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_auto_ds_3/top_auto_ds_3/top_auto_ds_0_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/m04_couplers/auto_ds'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_auto_ds_3/top_auto_ds_3/top_auto_ds_0_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/m04_couplers/auto_ds'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_auto_pc_3/top_auto_pc_3/top_auto_pc_0_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_auto_pc_3/top_auto_pc_3/top_auto_pc_0_in_context.xdc] for cell 'top_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_microblaze_0_axi_intc_0/top_microblaze_0_axi_intc_0/top_microblaze_0_axi_intc_0_in_context.xdc] for cell 'top_i/microblaze_0_axi_intc'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_microblaze_0_axi_intc_0/top_microblaze_0_axi_intc_0/top_microblaze_0_axi_intc_0_in_context.xdc] for cell 'top_i/microblaze_0_axi_intc'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0/top_mdm_1_0_in_context.xdc] for cell 'top_i/mdm_1'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0/top_mdm_1_0_in_context.xdc] for cell 'top_i/mdm_1'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_rst_mig_7series_0_83M_0/top_rst_mig_7series_0_83M_0/top_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'top_i/rst_mig_7series_0_83M'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_rst_mig_7series_0_83M_0/top_rst_mig_7series_0_83M_0/top_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'top_i/rst_mig_7series_0_83M'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_axi_ethernetlite_0_0/top_axi_ethernetlite_0_0/top_axi_ethernetlite_0_0_in_context.xdc] for cell 'top_i/axi_ethernetlite_0'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_axi_ethernetlite_0_0/top_axi_ethernetlite_0_0/top_axi_ethernetlite_0_0_in_context.xdc] for cell 'top_i/axi_ethernetlite_0'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_axi_uartlite_0_0/top_axi_uartlite_0_0/top_axi_uartlite_0_0_in_context.xdc] for cell 'top_i/axi_uartlite_0'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_axi_uartlite_0_0/top_axi_uartlite_0_0/top_axi_uartlite_0_0_in_context.xdc] for cell 'top_i/axi_uartlite_0'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_axi_timer_0_0/top_axi_timer_0_0/top_axi_timer_0_0_in_context.xdc] for cell 'top_i/axi_timer_0'
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_axi_timer_0_0/top_axi_timer_0_0/top_axi_timer_0_0_in_context.xdc] for cell 'top_i/axi_timer_0'
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.srcs/constrs_1/new/arty_eth.xdc]
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.srcs/constrs_1/new/arty_eth.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.srcs/constrs_1/new/arty_eth.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2630.250 ; gain = 0.000 ; free physical = 32884 ; free virtual = 47707
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2630.250 ; gain = 0.000 ; free physical = 32884 ; free virtual = 47707
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '12.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2630.250 ; gain = 63.957 ; free physical = 32967 ; free virtual = 47791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2630.250 ; gain = 63.957 ; free physical = 32967 ; free virtual = 47791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0/top_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0/top_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_mig_7series_0_0/top_mig_7series_0_0/top_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for eth_mii_rx_clk. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_axi_ethernetlite_0_0/top_axi_ethernetlite_0_0/top_axi_ethernetlite_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_mii_rx_clk. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_axi_ethernetlite_0_0/top_axi_ethernetlite_0_0/top_axi_ethernetlite_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for eth_mii_tx_clk. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_axi_ethernetlite_0_0/top_axi_ethernetlite_0_0/top_axi_ethernetlite_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_mii_tx_clk. (constraint file  /home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.gen/sources_1/bd/top/ip/top_axi_ethernetlite_0_0/top_axi_ethernetlite_0_0/top_axi_ethernetlite_0_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for top_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/mig_7series_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_axi_periph/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_axi_periph/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_axi_periph/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_axi_periph/m00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_axi_periph/m02_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_axi_periph/m03_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_axi_periph/m04_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/rst_mig_7series_0_83M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/axi_ethernetlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/axi_timer_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2630.250 ; gain = 63.957 ; free physical = 32967 ; free virtual = 47790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2630.250 ; gain = 63.957 ; free physical = 32967 ; free virtual = 47792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2630.250 ; gain = 63.957 ; free physical = 32957 ; free virtual = 47786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2630.250 ; gain = 63.957 ; free physical = 32843 ; free virtual = 47673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2630.250 ; gain = 63.957 ; free physical = 32843 ; free virtual = 47672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2630.250 ; gain = 63.957 ; free physical = 32835 ; free virtual = 47664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2630.250 ; gain = 63.957 ; free physical = 32835 ; free virtual = 47665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2630.250 ; gain = 63.957 ; free physical = 32835 ; free virtual = 47665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2630.250 ; gain = 63.957 ; free physical = 32835 ; free virtual = 47665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2630.250 ; gain = 63.957 ; free physical = 32835 ; free virtual = 47665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2630.250 ; gain = 63.957 ; free physical = 32835 ; free virtual = 47665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2630.250 ; gain = 63.957 ; free physical = 32835 ; free virtual = 47665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |top_xbar_0                  |         1|
|2     |top_auto_ds_0               |         1|
|3     |top_auto_pc_0               |         1|
|4     |top_auto_ds_1               |         1|
|5     |top_auto_pc_1               |         1|
|6     |top_auto_ds_2               |         1|
|7     |top_auto_pc_2               |         1|
|8     |top_auto_ds_3               |         1|
|9     |top_auto_pc_3               |         1|
|10    |top_auto_pc_4               |         1|
|11    |top_auto_us_0               |         1|
|12    |top_auto_us_1               |         1|
|13    |top_auto_us_2               |         1|
|14    |top_axi_ethernetlite_0_0    |         1|
|15    |top_axi_timer_0_0           |         1|
|16    |top_axi_uartlite_0_0        |         1|
|17    |top_clk_wiz_0_0             |         1|
|18    |top_mdm_1_0                 |         1|
|19    |top_microblaze_0_0          |         1|
|20    |top_microblaze_0_axi_intc_0 |         1|
|21    |top_mig_7series_0_0         |         1|
|22    |top_rst_mig_7series_0_83M_0 |         1|
|23    |top_dlmb_bram_if_cntlr_0    |         1|
|24    |top_dlmb_v10_0              |         1|
|25    |top_ilmb_bram_if_cntlr_0    |         1|
|26    |top_ilmb_v10_0              |         1|
|27    |top_lmb_bram_0              |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |top_auto_ds               |     4|
|5     |top_auto_pc               |     5|
|10    |top_auto_us               |     3|
|13    |top_axi_ethernetlite_0    |     1|
|14    |top_axi_timer_0           |     1|
|15    |top_axi_uartlite_0        |     1|
|16    |top_clk_wiz_0             |     1|
|17    |top_dlmb_bram_if_cntlr    |     1|
|18    |top_dlmb_v10              |     1|
|19    |top_ilmb_bram_if_cntlr    |     1|
|20    |top_ilmb_v10              |     1|
|21    |top_lmb_bram              |     1|
|22    |top_mdm_1                 |     1|
|23    |top_microblaze_0          |     1|
|24    |top_microblaze_0_axi_intc |     1|
|25    |top_mig_7series_0         |     1|
|26    |top_rst_mig_7series_0_83M |     1|
|27    |top_xbar                  |     1|
|28    |IBUF                      |    10|
|29    |IOBUF                     |     1|
|30    |OBUF                      |     9|
+------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2630.250 ; gain = 63.957 ; free physical = 32835 ; free virtual = 47665
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2630.250 ; gain = 0.000 ; free physical = 32883 ; free virtual = 47712
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2630.250 ; gain = 63.957 ; free physical = 32883 ; free virtual = 47712
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2630.250 ; gain = 0.000 ; free physical = 32983 ; free virtual = 47812
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2630.250 ; gain = 0.000 ; free physical = 32913 ; free virtual = 47742
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Synth Design complete, checksum: d5117d5d
INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2630.250 ; gain = 64.031 ; free physical = 33047 ; free virtual = 47877
INFO: [Common 17-1381] The checkpoint '/home/eliquinox/code/fpga/microblaze-ethernet/microblaze-ethernet.runs/synth_1/top_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_wrapper_utilization_synth.rpt -pb top_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep 17 15:34:48 2022...
