// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "08/19/2023 20:53:29"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module tallernios (
	clk,
	rst_n,
	switch,
	pio_7segments_0,
	pio_7segments_1,
	pio_7segments_2,
	pio_7segments_3,
	pio_7segments_4,
	pio_7segments_5,
	pio_button);
input 	clk;
input 	rst_n;
input 	[1:0] switch;
output 	[6:0] pio_7segments_0;
output 	[6:0] pio_7segments_1;
output 	[6:0] pio_7segments_2;
output 	[6:0] pio_7segments_3;
output 	[6:0] pio_7segments_4;
output 	[6:0] pio_7segments_5;
input 	pio_button;

// Design Ports Information
// pio_7segments_0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_7segments_5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch[0]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pio_button	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch[1]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ;
wire \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \rst_n~input_o ;
wire \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \plat|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ;
wire \plat|rst_controller|r_sync_rst_chain~1_combout ;
wire \plat|rst_controller|always2~0_combout ;
wire \plat|rst_controller|r_early_rst~q ;
wire \~GND~combout ;
wire \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \plat|rst_controller|r_sync_rst_chain~0_combout ;
wire \plat|rst_controller|WideOr0~0_combout ;
wire \plat|rst_controller|r_sync_rst~q ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_br~q ;
wire \plat|nios2_gen2_0|cpu|E_src2[7]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|Add0~2 ;
wire \plat|nios2_gen2_0|cpu|Add0~6 ;
wire \plat|nios2_gen2_0|cpu|Add0~10 ;
wire \plat|nios2_gen2_0|cpu|Add0~38 ;
wire \plat|nios2_gen2_0|cpu|Add0~33_sumout ;
wire \plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[10]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~9_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[11]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_exception~5_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~11_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_exception~4_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~10_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_exception~3_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~3_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~12_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~7_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~10_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~3_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~11_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~4_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~5_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ;
wire \plat|nios2_gen2_0|cpu|E_new_inst~q ;
wire \plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|d_write~q ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ;
wire \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_logic~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_logic~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_logic~q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ;
wire \plat|nios2_gen2_0|cpu|Add0~22 ;
wire \plat|nios2_gen2_0|cpu|Add0~17_sumout ;
wire \plat|nios2_gen2_0|cpu|Equal0~1_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~5_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~2_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~8_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~7_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~6_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~5_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~4_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ;
wire \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ;
wire \plat|nios2_gen2_0|cpu|R_src2_use_imm~5_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_use_imm~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_use_imm~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_use_imm~q ;
wire \plat|nios2_gen2_0|cpu|Add0~37_sumout ;
wire \plat|nios2_gen2_0|cpu|Equal62~3_combout ;
wire \plat|nios2_gen2_0|cpu|D_op_rdctl~combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~9_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~8_combout ;
wire \plat|nios2_gen2_0|cpu|Add0~29_sumout ;
wire \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_logic_op[1]~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ;
wire \plat|nios2_gen2_0|cpu|Add0~18 ;
wire \plat|nios2_gen2_0|cpu|Add0~13_sumout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ;
wire \plat|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~1_combout ;
wire \plat|nios2_gen2_0|cpu|Add0~5_sumout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ;
wire \plat|nios2_gen2_0|cpu|d_writedata[16]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result~1_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[17]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~17_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data[4]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[8]~5_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~7_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~11_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~10_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~6_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~12_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~13_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~12_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~9_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_logic~2_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_rot_right~q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~20_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_shift_logical~q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~22_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[15]~16_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[31]~31_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_sub~q ;
wire \plat|nios2_gen2_0|cpu|Equal0~13_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~2_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~3_combout ;
wire \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout ;
wire \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~q ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[14]~14_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[13]~15_combout ;
wire \plat|nios2_gen2_0|cpu|D_iw[18]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[12]~12_combout ;
wire \plat|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[11]~13_combout ;
wire \plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[10]~6_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[9]~7_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[7]~8_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[6]~9_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[5]~10_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[4]~11_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[3]~2_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[1]~4_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[17]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[0]~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[15]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q ;
wire \plat|nios2_gen2_0|cpu|E_src2[15]~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[14]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[14]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_src2[13]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[12]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_src2[9]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[8]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_src2[6]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[5]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_lo[4]~3_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_lo[3]~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|R_src2_lo[2]~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_lo[1]~4_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|R_src2_lo[0]~5_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~90_cout ;
wire \plat|nios2_gen2_0|cpu|Add2~82 ;
wire \plat|nios2_gen2_0|cpu|Add2~74 ;
wire \plat|nios2_gen2_0|cpu|Add2~2 ;
wire \plat|nios2_gen2_0|cpu|Add2~6 ;
wire \plat|nios2_gen2_0|cpu|Add2~10 ;
wire \plat|nios2_gen2_0|cpu|Add2~42 ;
wire \plat|nios2_gen2_0|cpu|Add2~38 ;
wire \plat|nios2_gen2_0|cpu|Add2~34 ;
wire \plat|nios2_gen2_0|cpu|Add2~30 ;
wire \plat|nios2_gen2_0|cpu|Add2~26 ;
wire \plat|nios2_gen2_0|cpu|Add2~22 ;
wire \plat|nios2_gen2_0|cpu|Add2~18 ;
wire \plat|nios2_gen2_0|cpu|Add2~14 ;
wire \plat|nios2_gen2_0|cpu|Add2~54 ;
wire \plat|nios2_gen2_0|cpu|Add2~46 ;
wire \plat|nios2_gen2_0|cpu|Add2~50 ;
wire \plat|nios2_gen2_0|cpu|Add2~58 ;
wire \plat|nios2_gen2_0|cpu|Add2~70 ;
wire \plat|nios2_gen2_0|cpu|Add2~66 ;
wire \plat|nios2_gen2_0|cpu|Add2~62 ;
wire \plat|nios2_gen2_0|cpu|Add2~126 ;
wire \plat|nios2_gen2_0|cpu|Add2~122 ;
wire \plat|nios2_gen2_0|cpu|Add2~118 ;
wire \plat|nios2_gen2_0|cpu|Add2~114 ;
wire \plat|nios2_gen2_0|cpu|Add2~102 ;
wire \plat|nios2_gen2_0|cpu|Add2~110 ;
wire \plat|nios2_gen2_0|cpu|Add2~106 ;
wire \plat|nios2_gen2_0|cpu|Add2~134 ;
wire \plat|nios2_gen2_0|cpu|Add2~130 ;
wire \plat|nios2_gen2_0|cpu|Add2~98 ;
wire \plat|nios2_gen2_0|cpu|Add2~94 ;
wire \plat|nios2_gen2_0|cpu|Add2~85_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[31]~32_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~30_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[30]~28_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~93_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[30]~30_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[3]~1_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[3]~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[4]~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[4]~3_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[6]~9_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[6]~10_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[7]~8_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[7]~9_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[9]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[9]~6_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[9]~7_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[10]~5_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[10]~6_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[12]~3_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~13_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[12]~4_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[13]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add2~81_sumout ;
wire \plat|nios2_gen2_0|cpu|Add2~73_sumout ;
wire \plat|nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[30]~6_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~6_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~28_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[29]~29_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~97_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[29]~31_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[31]~8_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~7_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~29_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~129_sumout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[28]~26_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[28]~28_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~26_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[27]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[27]~27_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~133_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[27]~29_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~27_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[25]~4_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[26]~3_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~3_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[26]~20_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~105_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[26]~22_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~20_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~24_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~31_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~29_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~30_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~27_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~28_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[25]~21_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~109_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[25]~23_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~4_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~21_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[24]~19_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~101_sumout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[24]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[24]~21_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[27]~2_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~1_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~19_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~26_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~25_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[23]~22_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~113_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[23]~24_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~22_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[22]~23_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~117_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[22]~25_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[20]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[22]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~5_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~23_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~23_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~21_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add2~121_sumout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[21]~24_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[21]~26_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[21]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[23]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~7_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~24_combout ;
wire \plat|nios2_gen2_0|cpu|E_src1[18]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~15_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~19_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[20]~25_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~125_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[20]~27_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~25_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[24]~1_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~2_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[19]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~1_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[19]~15_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~61_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[19]~16_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~16_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[18]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~3_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~18_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~15_combout ;
wire \plat|nios2_gen2_0|cpu|R_src1[3]~3_combout ;
wire \plat|nios2_gen2_0|cpu|E_src1[3]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~18_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[1]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[1]~20_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_src1[15]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[15]~12_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~49_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[15]~13_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~13_combout ;
wire \plat|nios2_gen2_0|cpu|E_src1[14]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add2~45_sumout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[14]~11_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[14]~12_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[9]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[14]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~5_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~12_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[13]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[13]~13_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~53_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[13]~14_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[13]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[15]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~7_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~14_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[28]~5_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~5_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte3_data[4]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~4_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[8]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[12]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~1_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~4_combout ;
wire \plat|nios2_gen2_0|cpu|R_src1[11]~5_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[11]~4_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[11]~5_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|d_writedata[10]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[11]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~2_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~5_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[29]~7_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~8_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~6_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~6_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data[7]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_ld_signed~q ;
wire \plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~2_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~3_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~6_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[0]~30_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[0]~19_combout ;
wire \plat|nios2_gen2_0|cpu|LessThan0~0_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~7_combout ;
wire \plat|nios2_gen2_0|cpu|R_src1[7]~9_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~7_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[8]~7_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[8]~8_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~8_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[16]~14_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~57_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[16]~15_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|router|Equal2~0_combout ;
wire \plat|mm_interconnect_0|router|Equal2~1_combout ;
wire \plat|mm_interconnect_0|router|Equal1~0_combout ;
wire \plat|mm_interconnect_0|router|src_channel[0]~2_combout ;
wire \plat|mm_interconnect_0|router|Equal3~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ;
wire \plat|mm_interconnect_0|router|always1~0_combout ;
wire \plat|mm_interconnect_0|router|Equal7~0_combout ;
wire \plat|mm_interconnect_0|router|src_channel[0]~3_combout ;
wire \plat|mm_interconnect_0|router|Equal2~2_combout ;
wire \plat|mm_interconnect_0|router|src_channel[0]~0_combout ;
wire \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|router|Equal7~1_combout ;
wire \plat|mm_interconnect_0|router|src_channel[0]~1_combout ;
wire \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|router|src_channel[0]~4_combout ;
wire \plat|ram_0|wren~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_mem_byte_en~0_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[7]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~9_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[6]~feeder_combout ;
wire \plat|pio_7segments_0|always0~0_combout ;
wire \plat|pio_7segments_4|always0~0_combout ;
wire \plat|pio_button_0|read_mux_out~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_waitrequest_generated~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \plat|pio_7segments_2|data_out[6]~feeder_combout ;
wire \plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \plat|mm_interconnect_0|router|Equal4~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_waitrequest_generated~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_7segments_2_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter~0_combout ;
wire \plat|pio_7segments_2|always0~0_combout ;
wire \plat|pio_7segments_5|always0~0_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[6]~14_combout ;
wire \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_waitrequest_generated~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \plat|mm_interconnect_0|pio_7segments_1_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter~1_combout ;
wire \plat|pio_7segments_1|always0~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[6]~feeder_combout ;
wire \plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|router|Equal2~3_combout ;
wire \plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|pio_7segments_0|always0~1_combout ;
wire \plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_waitrequest_generated~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter~1_combout ;
wire \plat|pio_7segments_0|always0~2_combout ;
wire \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[6]~feeder_combout ;
wire \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_waitrequest_generated~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \plat|mm_interconnect_0|pio_7segments_3_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|pio_7segments_3|always0~0_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[6]~13_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~10_combout ;
wire \plat|nios2_gen2_0|cpu|R_src1[5]~11_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~10_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add2~41_sumout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[5]~10_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[5]~11_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[5]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[5]~16_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[5]~15_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~11_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[2]~3_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[18]~16_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~65_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[18]~17_combout ;
wire \plat|mm_interconnect_0|router|Equal3~1_combout ;
wire \plat|mm_interconnect_0|router|Equal3~2_combout ;
wire \plat|mm_interconnect_0|router|Equal6~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \plat|mm_interconnect_0|pio_7segments_4_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_waitrequest_generated~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[4]~12_combout ;
wire \plat|pio_7segments_0|data_out[4]~feeder_combout ;
wire \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[4]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[4]~11_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3_combout ;
wire \plat|pio_7segments_4|data_out[3]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[3]~9_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[3]~10_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2_combout ;
wire \plat|nios2_gen2_0|cpu|R_src1[10]~6_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[10]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~6_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~5_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~4_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~3_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~13_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~11_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~12_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~14_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~17_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[17]~17_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~69_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[17]~18_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|router|Equal5~0_combout ;
wire \plat|mm_interconnect_0|router|Equal9~0_combout ;
wire \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \plat|mm_interconnect_0|pio_button_0_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|router|always1~1_combout ;
wire \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~0_combout ;
wire \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~2_combout ;
wire \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~9_combout ;
wire \plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout ;
wire \plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout ;
wire \plat|mm_interconnect_0|rsp_mux|WideOr1~combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout ;
wire \plat|nios2_gen2_0|cpu|d_read_nxt~combout ;
wire \plat|nios2_gen2_0|cpu|d_read~q ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout ;
wire \plat|mm_interconnect_0|pio_switch_0_s1_translator|av_waitrequest_generated~0_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout ;
wire \plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout ;
wire \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ;
wire \plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_st~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_st~q ;
wire \plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \plat|mm_interconnect_0|cmd_demux|WideOr0~combout ;
wire \plat|nios2_gen2_0|cpu|E_st_stall~combout ;
wire \plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ;
wire \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ;
wire \plat|timer_0|period_l_wr_strobe~0_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE_q ;
wire \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2_combout ;
wire \plat|pio_7segments_4|data_out[2]~DUPLICATE_q ;
wire \plat|pio_7segments_0|data_out[2]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[2]~7_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[2]~8_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout ;
wire \plat|nios2_gen2_0|cpu|Equal133~0_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_valid_from_R~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_valid_from_R~q ;
wire \plat|nios2_gen2_0|cpu|Equal62~14_combout ;
wire \plat|nios2_gen2_0|cpu|D_op_wrctl~combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ;
wire \plat|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_control_rd_data[1]~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_control_rd_data[1]~2_combout ;
wire \plat|pio_7segments_3|data_out[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[1]~6_combout ;
wire \switch[1]~input_o ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[1]~2_combout ;
wire \plat|pio_7segments_2|data_out[1]~feeder_combout ;
wire \plat|timer_0|counter_is_running~feeder_combout ;
wire \plat|timer_0|counter_is_running~q ;
wire \plat|timer_0|read_mux_out[1]~2_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[1]~5_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add2~17_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[9]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~8_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~9_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~21_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[8]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~5_combout ;
wire \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout ;
wire \plat|nios2_gen2_0|cpu|D_logic_op[0]~1_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[1]~18_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~0_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~9_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[2]~0_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~11_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~10_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~2_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~8_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[7]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Equal127~5_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~6_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~3_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~4_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~7_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~12_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~1_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~86 ;
wire \plat|nios2_gen2_0|cpu|Add2~77_sumout ;
wire \plat|nios2_gen2_0|cpu|E_cmp_result~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_cmp_result~q ;
wire \plat|nios2_gen2_0|cpu|Equal62~8_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q ;
wire \plat|nios2_gen2_0|cpu|Equal0~4_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_br_uncond~q ;
wire \plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ;
wire \plat|nios2_gen2_0|cpu|Add0~34 ;
wire \plat|nios2_gen2_0|cpu|Add0~30 ;
wire \plat|nios2_gen2_0|cpu|Add0~26 ;
wire \plat|nios2_gen2_0|cpu|Add0~21_sumout ;
wire \plat|nios2_gen2_0|cpu|R_src1[9]~7_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~25_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[7]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add0~25_sumout ;
wire \plat|nios2_gen2_0|cpu|R_src1[8]~8_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~29_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[6]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~4_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[0]~feeder_combout ;
wire \plat|timer_0|read_mux_out[0]~0_combout ;
wire \plat|timer_0|period_l_wr_strobe~1_combout ;
wire \plat|timer_0|period_l_wr_strobe~2_combout ;
wire \plat|timer_0|control_register~0_combout ;
wire \plat|timer_0|control_register~q ;
wire \plat|timer_0|force_reload~0_combout ;
wire \plat|timer_0|force_reload~q ;
wire \plat|timer_0|Add0~21_sumout ;
wire \plat|timer_0|internal_counter~5_combout ;
wire \plat|timer_0|counter_is_running~DUPLICATE_q ;
wire \plat|timer_0|always0~0_combout ;
wire \plat|timer_0|internal_counter[0]~DUPLICATE_q ;
wire \plat|timer_0|Add0~22 ;
wire \plat|timer_0|Add0~17_sumout ;
wire \plat|timer_0|internal_counter~4_combout ;
wire \plat|timer_0|Add0~18 ;
wire \plat|timer_0|Add0~13_sumout ;
wire \plat|timer_0|internal_counter~3_combout ;
wire \plat|timer_0|Add0~14 ;
wire \plat|timer_0|Add0~9_sumout ;
wire \plat|timer_0|internal_counter~2_combout ;
wire \plat|timer_0|Add0~10 ;
wire \plat|timer_0|Add0~5_sumout ;
wire \plat|timer_0|internal_counter~1_combout ;
wire \plat|timer_0|Add0~6 ;
wire \plat|timer_0|Add0~61_sumout ;
wire \plat|timer_0|internal_counter~15_combout ;
wire \plat|timer_0|Add0~62 ;
wire \plat|timer_0|Add0~57_sumout ;
wire \plat|timer_0|internal_counter~14_combout ;
wire \plat|timer_0|Add0~58 ;
wire \plat|timer_0|Add0~53_sumout ;
wire \plat|timer_0|internal_counter~13_combout ;
wire \plat|timer_0|Add0~54 ;
wire \plat|timer_0|Add0~49_sumout ;
wire \plat|timer_0|internal_counter~12_combout ;
wire \plat|timer_0|Add0~50 ;
wire \plat|timer_0|Add0~45_sumout ;
wire \plat|timer_0|internal_counter~11_combout ;
wire \plat|timer_0|Add0~46 ;
wire \plat|timer_0|Add0~1_sumout ;
wire \plat|timer_0|internal_counter~0_combout ;
wire \plat|timer_0|Equal0~2_combout ;
wire \plat|timer_0|Add0~2 ;
wire \plat|timer_0|Add0~41_sumout ;
wire \plat|timer_0|internal_counter~10_combout ;
wire \plat|timer_0|Add0~42 ;
wire \plat|timer_0|Add0~37_sumout ;
wire \plat|timer_0|internal_counter~9_combout ;
wire \plat|timer_0|Add0~38 ;
wire \plat|timer_0|Add0~33_sumout ;
wire \plat|timer_0|internal_counter~8_combout ;
wire \plat|timer_0|Add0~34 ;
wire \plat|timer_0|Add0~29_sumout ;
wire \plat|timer_0|internal_counter~7_combout ;
wire \plat|timer_0|Add0~30 ;
wire \plat|timer_0|Add0~25_sumout ;
wire \plat|timer_0|internal_counter~6_combout ;
wire \plat|timer_0|Equal0~1_combout ;
wire \plat|timer_0|Equal0~0_combout ;
wire \plat|timer_0|Equal0~3_combout ;
wire \plat|timer_0|delayed_unxcounter_is_zeroxx0~q ;
wire \plat|timer_0|timeout_occurred~0_combout ;
wire \plat|timer_0|timeout_occurred~1_combout ;
wire \plat|timer_0|timeout_occurred~q ;
wire \plat|timer_0|read_mux_out[0]~1_combout ;
wire \plat|pio_7segments_1|data_out[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ;
wire \pio_button~input_o ;
wire \plat|pio_button_0|d1_data_in~q ;
wire \plat|pio_button_0|edge_capture_wr_strobe~0_combout ;
wire \plat|pio_button_0|edge_capture_wr_strobe~1_combout ;
wire \plat|pio_button_0|d2_data_in~feeder_combout ;
wire \plat|pio_button_0|d2_data_in~q ;
wire \plat|pio_button_0|edge_capture~0_combout ;
wire \plat|pio_button_0|edge_capture~q ;
wire \plat|pio_button_0|read_mux_out~1_combout ;
wire \switch[0]~input_o ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ;
wire \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[0]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data[0]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Equal132~0_combout ;
wire \plat|timer_0|control_register~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout ;
wire \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_break_nxt~combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_break~q ;
wire \plat|nios2_gen2_0|cpu|Equal134~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_bstatus_reg~q ;
wire \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout ;
wire \plat|nios2_gen2_0|cpu|W_status_reg_pie~q ;
wire \plat|nios2_gen2_0|cpu|Equal133~1_combout ;
wire \plat|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_estatus_reg~q ;
wire \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~3_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~33_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[5]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~2_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_retaddr~q ;
wire \plat|nios2_gen2_0|cpu|R_src1~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_src1[6]~10_combout ;
wire \plat|nios2_gen2_0|cpu|E_src1[6]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add2~37_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[4]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|F_pc[4]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|F_iw~6_combout ;
wire \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Equal0~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[2]~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ;
wire \plat|pio_button_0|irq_mask~0_combout ;
wire \plat|pio_button_0|irq_mask~q ;
wire \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~1_combout ;
wire \plat|nios2_gen2_0|cpu|intr_req~0_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_exception~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_exception~2_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_exception~q ;
wire \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ;
wire \plat|nios2_gen2_0|cpu|F_pc[3]~0_combout ;
wire \plat|nios2_gen2_0|cpu|F_pc[3]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add0~9_sumout ;
wire \plat|nios2_gen2_0|cpu|R_src1[4]~4_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~9_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[2]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_ld~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ;
wire \plat|nios2_gen2_0|cpu|E_stall~0_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data~q ;
wire \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout ;
wire \plat|nios2_gen2_0|cpu|Add3~3_combout ;
wire \plat|nios2_gen2_0|cpu|Add3~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add3~1_combout ;
wire \plat|nios2_gen2_0|cpu|E_stall~1_combout ;
wire \plat|nios2_gen2_0|cpu|Add3~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_stall~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_stall~3_combout ;
wire \plat|nios2_gen2_0|cpu|W_valid~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_valid~q ;
wire \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|nios2_gen2_0|cpu|i_read~q ;
wire \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout ;
wire \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q ;
wire \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|nios2_gen2_0|cpu|i_read_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|i_read~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|F_valid~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_valid~q ;
wire \plat|nios2_gen2_0|cpu|R_valid~q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_sub~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add2~5_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[1]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~7_combout ;
wire \plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q ;
wire \plat|nios2_gen2_0|cpu|R_src1~1_combout ;
wire \plat|nios2_gen2_0|cpu|Add0~1_sumout ;
wire \plat|nios2_gen2_0|cpu|R_src1[2]~2_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~1_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[0]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_wr_dst_reg~combout ;
wire \plat|nios2_gen2_0|cpu|R_wr_dst_reg~q ;
wire \plat|nios2_gen2_0|cpu|W_rf_wren~combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[1]~feeder_combout ;
wire \s0|WideOr6~0_combout ;
wire \s0|WideOr5~0_combout ;
wire \s0|WideOr4~0_combout ;
wire \s0|WideOr3~0_combout ;
wire \s0|WideOr2~0_combout ;
wire \s0|WideOr1~0_combout ;
wire \s0|WideOr0~0_combout ;
wire \s1|WideOr6~0_combout ;
wire \s1|WideOr5~0_combout ;
wire \s1|WideOr4~0_combout ;
wire \s1|WideOr3~0_combout ;
wire \s1|WideOr2~0_combout ;
wire \s1|WideOr1~0_combout ;
wire \s1|WideOr0~0_combout ;
wire \s2|WideOr6~0_combout ;
wire \s2|WideOr5~0_combout ;
wire \s2|WideOr4~0_combout ;
wire \s2|WideOr3~0_combout ;
wire \s2|WideOr2~0_combout ;
wire \s2|WideOr1~0_combout ;
wire \s2|WideOr0~0_combout ;
wire \s3|WideOr6~0_combout ;
wire \s3|WideOr5~0_combout ;
wire \s3|WideOr4~0_combout ;
wire \s3|WideOr3~0_combout ;
wire \s3|WideOr2~0_combout ;
wire \s3|WideOr1~0_combout ;
wire \s3|WideOr0~0_combout ;
wire \s4|WideOr6~0_combout ;
wire \s4|WideOr5~0_combout ;
wire \s4|WideOr4~0_combout ;
wire \s4|WideOr3~0_combout ;
wire \s4|WideOr2~0_combout ;
wire \s4|WideOr1~0_combout ;
wire \s4|WideOr0~0_combout ;
wire \s5|WideOr6~0_combout ;
wire \s5|WideOr5~0_combout ;
wire \s5|WideOr4~0_combout ;
wire \s5|WideOr3~0_combout ;
wire \s5|WideOr2~0_combout ;
wire \s5|WideOr1~0_combout ;
wire \s5|WideOr0~0_combout ;
wire [31:0] \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [31:0] \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre ;
wire [31:0] \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [31:0] \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre ;
wire [15:0] \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre ;
wire [1:0] \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used ;
wire [31:0] \plat|nios2_gen2_0|cpu|W_alu_result ;
wire [0:0] \plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg ;
wire [31:0] \plat|nios2_gen2_0|cpu|D_iw ;
wire [0:0] \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg ;
wire [31:0] \plat|nios2_gen2_0|cpu|E_shift_rot_result ;
wire [95:0] \plat|mm_interconnect_0|rsp_mux|src_data ;
wire [31:0] \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre ;
wire [1:0] \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used ;
wire [31:0] \plat|nios2_gen2_0|cpu|E_src2 ;
wire [6:0] \plat|pio_7segments_2|data_out ;
wire [31:0] \plat|nios2_gen2_0|cpu|E_src1 ;
wire [0:0] \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg ;
wire [7:0] \plat|nios2_gen2_0|cpu|av_ld_byte0_data ;
wire [1:0] \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used ;
wire [31:0] \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre ;
wire [31:0] \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre ;
wire [4:0] \plat|nios2_gen2_0|cpu|E_shift_rot_cnt ;
wire [31:0] \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre ;
wire [31:0] \plat|ram_0|the_altsyncram|auto_generated|q_a ;
wire [31:0] \plat|rom_0|the_altsyncram|auto_generated|q_a ;
wire [0:0] \plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg ;
wire [9:0] \plat|nios2_gen2_0|cpu|F_pc ;
wire [1:0] \plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter ;
wire [31:0] \plat|pio_switch_0|readdata ;
wire [0:0] \plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg ;
wire [7:0] \plat|nios2_gen2_0|cpu|av_ld_byte3_data ;
wire [31:0] \plat|nios2_gen2_0|cpu|d_writedata ;
wire [6:0] \plat|pio_7segments_0|data_out ;
wire [6:0] \plat|pio_7segments_1|data_out ;
wire [6:0] \plat|pio_7segments_3|data_out ;
wire [6:0] \plat|pio_7segments_4|data_out ;
wire [6:0] \plat|pio_7segments_5|data_out ;
wire [1:0] \plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|nios2_gen2_0|cpu|R_logic_op ;
wire [1:0] \plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter ;
wire [4:0] \plat|rst_controller|altera_reset_synchronizer_int_chain ;
wire [3:0] \plat|rst_controller|r_sync_rst_chain ;
wire [1:0] \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [1:0] \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used ;
wire [15:0] \plat|timer_0|readdata ;
wire [1:0] \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter ;
wire [1:0] \plat|nios2_gen2_0|cpu|av_ld_align_cycle ;
wire [0:0] \plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg ;
wire [31:0] \plat|nios2_gen2_0|cpu|W_control_rd_data ;
wire [0:0] \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg ;
wire [4:0] \plat|nios2_gen2_0|cpu|R_dst_regnum ;
wire [31:0] \plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre ;
wire [31:0] \plat|mm_interconnect_0|pio_button_0_s1_translator|av_readdata_pre ;
wire [7:0] \plat|nios2_gen2_0|cpu|av_ld_byte1_data ;
wire [1:0] \plat|nios2_gen2_0|cpu|R_compare_op ;
wire [31:0] \plat|nios2_gen2_0|cpu|W_ienable_reg ;
wire [31:0] \plat|nios2_gen2_0|cpu|W_ipending_reg ;
wire [0:0] \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg ;
wire [7:0] \plat|nios2_gen2_0|cpu|av_ld_byte2_data ;
wire [3:0] \plat|nios2_gen2_0|cpu|d_byteenable ;
wire [31:0] \plat|pio_button_0|readdata ;
wire [1:0] \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used ;
wire [15:0] \plat|timer_0|internal_counter ;
wire [1:0] \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;

wire [39:0] \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [9:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [9:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [9:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [39:0] \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ;

assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [0] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [1] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [11] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [12] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [13] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [2];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [14] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [3];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [15] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [4];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [22] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [5];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [23] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [6];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [24] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [7];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [25] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [8];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [26] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [9];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [0] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [1] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [2] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [3] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [4] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [5] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [6] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [7] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [8] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [16] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [9] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [10] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [17] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [2];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [18] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [3];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [19] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [4];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [20] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [5];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [21] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [6];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [27] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [7];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [28] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [8];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [29] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [9];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [2] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [3] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [8] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [12] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [30] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [31] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [4] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [7] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [10] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [11] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [9] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [14] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [5] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [6] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [13] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [15] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [16] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [19] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [17] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [18] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [20] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [22] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [21] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [23] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [24] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [27] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [25] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [26] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [28] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [30] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [29] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [31] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus [1];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \pio_7segments_0[0]~output (
	.i(\s0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_0[0]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_0[0]~output .bus_hold = "false";
defparam \pio_7segments_0[0]~output .open_drain_output = "false";
defparam \pio_7segments_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \pio_7segments_0[1]~output (
	.i(\s0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_0[1]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_0[1]~output .bus_hold = "false";
defparam \pio_7segments_0[1]~output .open_drain_output = "false";
defparam \pio_7segments_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \pio_7segments_0[2]~output (
	.i(\s0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_0[2]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_0[2]~output .bus_hold = "false";
defparam \pio_7segments_0[2]~output .open_drain_output = "false";
defparam \pio_7segments_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \pio_7segments_0[3]~output (
	.i(\s0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_0[3]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_0[3]~output .bus_hold = "false";
defparam \pio_7segments_0[3]~output .open_drain_output = "false";
defparam \pio_7segments_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \pio_7segments_0[4]~output (
	.i(\s0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_0[4]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_0[4]~output .bus_hold = "false";
defparam \pio_7segments_0[4]~output .open_drain_output = "false";
defparam \pio_7segments_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \pio_7segments_0[5]~output (
	.i(\s0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_0[5]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_0[5]~output .bus_hold = "false";
defparam \pio_7segments_0[5]~output .open_drain_output = "false";
defparam \pio_7segments_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \pio_7segments_0[6]~output (
	.i(!\s0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_0[6]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_0[6]~output .bus_hold = "false";
defparam \pio_7segments_0[6]~output .open_drain_output = "false";
defparam \pio_7segments_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \pio_7segments_1[0]~output (
	.i(\s1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_1[0]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_1[0]~output .bus_hold = "false";
defparam \pio_7segments_1[0]~output .open_drain_output = "false";
defparam \pio_7segments_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \pio_7segments_1[1]~output (
	.i(\s1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_1[1]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_1[1]~output .bus_hold = "false";
defparam \pio_7segments_1[1]~output .open_drain_output = "false";
defparam \pio_7segments_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \pio_7segments_1[2]~output (
	.i(\s1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_1[2]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_1[2]~output .bus_hold = "false";
defparam \pio_7segments_1[2]~output .open_drain_output = "false";
defparam \pio_7segments_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \pio_7segments_1[3]~output (
	.i(\s1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_1[3]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_1[3]~output .bus_hold = "false";
defparam \pio_7segments_1[3]~output .open_drain_output = "false";
defparam \pio_7segments_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \pio_7segments_1[4]~output (
	.i(\s1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_1[4]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_1[4]~output .bus_hold = "false";
defparam \pio_7segments_1[4]~output .open_drain_output = "false";
defparam \pio_7segments_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \pio_7segments_1[5]~output (
	.i(\s1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_1[5]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_1[5]~output .bus_hold = "false";
defparam \pio_7segments_1[5]~output .open_drain_output = "false";
defparam \pio_7segments_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \pio_7segments_1[6]~output (
	.i(!\s1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_1[6]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_1[6]~output .bus_hold = "false";
defparam \pio_7segments_1[6]~output .open_drain_output = "false";
defparam \pio_7segments_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \pio_7segments_2[0]~output (
	.i(\s2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_2[0]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_2[0]~output .bus_hold = "false";
defparam \pio_7segments_2[0]~output .open_drain_output = "false";
defparam \pio_7segments_2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \pio_7segments_2[1]~output (
	.i(\s2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_2[1]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_2[1]~output .bus_hold = "false";
defparam \pio_7segments_2[1]~output .open_drain_output = "false";
defparam \pio_7segments_2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \pio_7segments_2[2]~output (
	.i(\s2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_2[2]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_2[2]~output .bus_hold = "false";
defparam \pio_7segments_2[2]~output .open_drain_output = "false";
defparam \pio_7segments_2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \pio_7segments_2[3]~output (
	.i(\s2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_2[3]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_2[3]~output .bus_hold = "false";
defparam \pio_7segments_2[3]~output .open_drain_output = "false";
defparam \pio_7segments_2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \pio_7segments_2[4]~output (
	.i(\s2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_2[4]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_2[4]~output .bus_hold = "false";
defparam \pio_7segments_2[4]~output .open_drain_output = "false";
defparam \pio_7segments_2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \pio_7segments_2[5]~output (
	.i(\s2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_2[5]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_2[5]~output .bus_hold = "false";
defparam \pio_7segments_2[5]~output .open_drain_output = "false";
defparam \pio_7segments_2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \pio_7segments_2[6]~output (
	.i(!\s2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_2[6]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_2[6]~output .bus_hold = "false";
defparam \pio_7segments_2[6]~output .open_drain_output = "false";
defparam \pio_7segments_2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \pio_7segments_3[0]~output (
	.i(\s3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_3[0]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_3[0]~output .bus_hold = "false";
defparam \pio_7segments_3[0]~output .open_drain_output = "false";
defparam \pio_7segments_3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \pio_7segments_3[1]~output (
	.i(\s3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_3[1]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_3[1]~output .bus_hold = "false";
defparam \pio_7segments_3[1]~output .open_drain_output = "false";
defparam \pio_7segments_3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \pio_7segments_3[2]~output (
	.i(\s3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_3[2]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_3[2]~output .bus_hold = "false";
defparam \pio_7segments_3[2]~output .open_drain_output = "false";
defparam \pio_7segments_3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \pio_7segments_3[3]~output (
	.i(\s3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_3[3]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_3[3]~output .bus_hold = "false";
defparam \pio_7segments_3[3]~output .open_drain_output = "false";
defparam \pio_7segments_3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \pio_7segments_3[4]~output (
	.i(\s3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_3[4]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_3[4]~output .bus_hold = "false";
defparam \pio_7segments_3[4]~output .open_drain_output = "false";
defparam \pio_7segments_3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \pio_7segments_3[5]~output (
	.i(\s3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_3[5]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_3[5]~output .bus_hold = "false";
defparam \pio_7segments_3[5]~output .open_drain_output = "false";
defparam \pio_7segments_3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \pio_7segments_3[6]~output (
	.i(!\s3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_3[6]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_3[6]~output .bus_hold = "false";
defparam \pio_7segments_3[6]~output .open_drain_output = "false";
defparam \pio_7segments_3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \pio_7segments_4[0]~output (
	.i(\s4|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_4[0]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_4[0]~output .bus_hold = "false";
defparam \pio_7segments_4[0]~output .open_drain_output = "false";
defparam \pio_7segments_4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \pio_7segments_4[1]~output (
	.i(\s4|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_4[1]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_4[1]~output .bus_hold = "false";
defparam \pio_7segments_4[1]~output .open_drain_output = "false";
defparam \pio_7segments_4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \pio_7segments_4[2]~output (
	.i(\s4|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_4[2]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_4[2]~output .bus_hold = "false";
defparam \pio_7segments_4[2]~output .open_drain_output = "false";
defparam \pio_7segments_4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \pio_7segments_4[3]~output (
	.i(\s4|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_4[3]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_4[3]~output .bus_hold = "false";
defparam \pio_7segments_4[3]~output .open_drain_output = "false";
defparam \pio_7segments_4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \pio_7segments_4[4]~output (
	.i(\s4|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_4[4]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_4[4]~output .bus_hold = "false";
defparam \pio_7segments_4[4]~output .open_drain_output = "false";
defparam \pio_7segments_4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \pio_7segments_4[5]~output (
	.i(\s4|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_4[5]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_4[5]~output .bus_hold = "false";
defparam \pio_7segments_4[5]~output .open_drain_output = "false";
defparam \pio_7segments_4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \pio_7segments_4[6]~output (
	.i(!\s4|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_4[6]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_4[6]~output .bus_hold = "false";
defparam \pio_7segments_4[6]~output .open_drain_output = "false";
defparam \pio_7segments_4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \pio_7segments_5[0]~output (
	.i(\s5|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_5[0]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_5[0]~output .bus_hold = "false";
defparam \pio_7segments_5[0]~output .open_drain_output = "false";
defparam \pio_7segments_5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \pio_7segments_5[1]~output (
	.i(\s5|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_5[1]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_5[1]~output .bus_hold = "false";
defparam \pio_7segments_5[1]~output .open_drain_output = "false";
defparam \pio_7segments_5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \pio_7segments_5[2]~output (
	.i(\s5|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_5[2]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_5[2]~output .bus_hold = "false";
defparam \pio_7segments_5[2]~output .open_drain_output = "false";
defparam \pio_7segments_5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \pio_7segments_5[3]~output (
	.i(\s5|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_5[3]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_5[3]~output .bus_hold = "false";
defparam \pio_7segments_5[3]~output .open_drain_output = "false";
defparam \pio_7segments_5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \pio_7segments_5[4]~output (
	.i(\s5|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_5[4]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_5[4]~output .bus_hold = "false";
defparam \pio_7segments_5[4]~output .open_drain_output = "false";
defparam \pio_7segments_5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \pio_7segments_5[5]~output (
	.i(\s5|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_5[5]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_5[5]~output .bus_hold = "false";
defparam \pio_7segments_5[5]~output .open_drain_output = "false";
defparam \pio_7segments_5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \pio_7segments_5[6]~output (
	.i(!\s5|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pio_7segments_5[6]),
	.obar());
// synopsys translate_off
defparam \pio_7segments_5[6]~output .bus_hold = "false";
defparam \pio_7segments_5[6]~output .open_drain_output = "false";
defparam \pio_7segments_5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N30
cyclonev_lcell_comb \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 (
// Equation(s):
// \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .extended_lut = "off";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .lut_mask = 64'h0000000000000000;
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N57
cyclonev_lcell_comb \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = ( \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y15_N59
dffeas \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N56
dffeas \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N49
dffeas \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N48
cyclonev_lcell_comb \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y2_N50
dffeas \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N11
dffeas \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N8
dffeas \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N17
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N14
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N12
cyclonev_lcell_comb \plat|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder (
// Equation(s):
// \plat|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout  = ( \plat|rst_controller|altera_reset_synchronizer_int_chain [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .extended_lut = "off";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y15_N14
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N37
dffeas \plat|rst_controller|r_sync_rst_chain[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N0
cyclonev_lcell_comb \plat|rst_controller|r_sync_rst_chain~1 (
// Equation(s):
// \plat|rst_controller|r_sync_rst_chain~1_combout  = ( \plat|rst_controller|r_sync_rst_chain [3] & ( \plat|rst_controller|altera_reset_synchronizer_int_chain [2] ) )

	.dataa(gnd),
	.datab(!\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|r_sync_rst_chain [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|r_sync_rst_chain~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain~1 .extended_lut = "off";
defparam \plat|rst_controller|r_sync_rst_chain~1 .lut_mask = 64'h0000000033333333;
defparam \plat|rst_controller|r_sync_rst_chain~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y15_N1
dffeas \plat|rst_controller|r_sync_rst_chain[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N51
cyclonev_lcell_comb \plat|rst_controller|always2~0 (
// Equation(s):
// \plat|rst_controller|always2~0_combout  = ( \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & ( \plat|rst_controller|r_sync_rst_chain [2] ) ) # ( 
// \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & ( !\plat|rst_controller|r_sync_rst_chain [2] ) ) # ( !\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & ( 
// !\plat|rst_controller|r_sync_rst_chain [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.dataf(!\plat|rst_controller|r_sync_rst_chain [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|always2~0 .extended_lut = "off";
defparam \plat|rst_controller|always2~0 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \plat|rst_controller|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y15_N52
dffeas \plat|rst_controller|r_early_rst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_early_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_early_rst .is_wysiwyg = "true";
defparam \plat|rst_controller|r_early_rst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N48
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y15_N7
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N15
cyclonev_lcell_comb \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 (
// Equation(s):
// \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout  = ( !\plat|rst_controller|altera_reset_synchronizer_int_chain [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .extended_lut = "off";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N17
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N3
cyclonev_lcell_comb \plat|rst_controller|r_sync_rst_chain~0 (
// Equation(s):
// \plat|rst_controller|r_sync_rst_chain~0_combout  = ( \plat|rst_controller|r_sync_rst_chain [2] & ( \plat|rst_controller|altera_reset_synchronizer_int_chain [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|r_sync_rst_chain [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|r_sync_rst_chain~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain~0 .extended_lut = "off";
defparam \plat|rst_controller|r_sync_rst_chain~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|rst_controller|r_sync_rst_chain~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y15_N5
dffeas \plat|rst_controller|r_sync_rst_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N12
cyclonev_lcell_comb \plat|rst_controller|WideOr0~0 (
// Equation(s):
// \plat|rst_controller|WideOr0~0_combout  = ( \plat|rst_controller|r_sync_rst~q  & ( (!\plat|rst_controller|r_sync_rst_chain [1]) # (\plat|rst_controller|altera_reset_synchronizer_int_chain [4]) ) ) # ( !\plat|rst_controller|r_sync_rst~q  & ( 
// \plat|rst_controller|altera_reset_synchronizer_int_chain [4] ) )

	.dataa(gnd),
	.datab(!\plat|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.datac(!\plat|rst_controller|r_sync_rst_chain [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|r_sync_rst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|WideOr0~0 .extended_lut = "off";
defparam \plat|rst_controller|WideOr0~0 .lut_mask = 64'h33333333F3F3F3F3;
defparam \plat|rst_controller|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N41
dffeas \plat|rst_controller|r_sync_rst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|WideOr0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N20
dffeas \plat|nios2_gen2_0|cpu|D_iw[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y16_N2
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_br (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N5
dffeas \plat|nios2_gen2_0|cpu|F_pc[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[7]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[7]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[7]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src2[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~1_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc [0] ) + ( VCC ) + ( !VCC ))
// \plat|nios2_gen2_0|cpu|Add0~2  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|F_pc [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~1_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \plat|nios2_gen2_0|cpu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~5_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc [1] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~2  ))
// \plat|nios2_gen2_0|cpu|Add0~6  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc [1] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|F_pc [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~5_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \plat|nios2_gen2_0|cpu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~9_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc [2] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~6  ))
// \plat|nios2_gen2_0|cpu|Add0~10  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc [2] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|F_pc [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~9_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|nios2_gen2_0|cpu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~37 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~37_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc [3] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~10  ))
// \plat|nios2_gen2_0|cpu|Add0~38  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc [3] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|F_pc [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~37_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~37 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \plat|nios2_gen2_0|cpu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~33 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~33_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc [4] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~38  ))
// \plat|nios2_gen2_0|cpu|Add0~34  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc [4] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~38  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|F_pc [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~33_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~33 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \plat|nios2_gen2_0|cpu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout  = ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw [14] ) ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( 
// \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  ) ) # ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw [14] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[10]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[10]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[10]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src2[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|F_pc [9],\plat|nios2_gen2_0|cpu|F_pc [8],\plat|nios2_gen2_0|cpu|F_pc [7],\plat|nios2_gen2_0|cpu|F_pc [6],\plat|nios2_gen2_0|cpu|F_pc [5],\plat|nios2_gen2_0|cpu|F_pc[4]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|F_pc[3]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|F_pc [2],
\plat|nios2_gen2_0|cpu|F_pc [1],\plat|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .init_file = "platform_rom_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .logical_ram_name = "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ubm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000FFC7C8018044380A7380C000C823800038002380401081110280A7FE0380E03806018040000001807FC0060180509425040200580041FF00D806000300318C000080A878000000000C630000202A02000000000318C000080A8780180000007FF801F47C00B8060580600000030340100421030028C400081FC40601807FD03A0380421084200003380021804014150694451411FD006207F0338002180401415069445141001006207F030011FC00E0208E01FDA51084018C60EFD6337FA5282C080100000A06818207E00380023807F69463108C630102180BF58C5FE94A0903004000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init1 = "0282A0A181F2081FC0004380023807F6944210063181BF58CDFE94C000000000A0000052808201C80C7C0207E00010E0008E01FDA518C42318C040860AFD6317FA5101000000028000218E0014A041C8047F5007C50101501415F9005040000900000000018004014C081C600007FF80605800001000303505800010140401001807FC7C00C0300C0300C031F710005480054CC400100950005100055400510005100040251010000014400100948040010051000C02560100040204074401001F6F052002005100040253010B2003005100040254010A8001005100040255010B00000051000402510014400152110004020400160500E01806018060581609";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init0 = "8260D83400004000150900001424000050D00001434000050100001425094350D405010C0051000402042C05200000510004025301004801440010095004001005100040255010000014400100944040010041000501401416018160582609830018300541601FCE0100001015038040401801010047F000005F9004010160C00400005000068000E00081E1001FC184061450C7C4018CE0181601809F8107F1004000842281850000200300010601807FE806058060D8360982605816018060D836098260581A018060580606FF40402BFEFF6040300E014068004181BFD806018360D8260981605800518060D836098260581601FE00000000000008020000";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~9_combout  = ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  ) # ( !\plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|rom_0|the_altsyncram|auto_generated|q_a [17]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~9 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N1
dffeas \plat|nios2_gen2_0|cpu|D_iw[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[17] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[11]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[11]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[11]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src2[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N52
dffeas \plat|nios2_gen2_0|cpu|D_iw[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N44
dffeas \plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N7
dffeas \plat|nios2_gen2_0|cpu|D_iw[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_exception~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_exception~5_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw [0] & ( (\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & 
// ((!\plat|nios2_gen2_0|cpu|D_iw [2]) # (\plat|nios2_gen2_0|cpu|D_iw [3])))) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw [0] & ( (\plat|nios2_gen2_0|cpu|D_iw [3] & ((!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|D_iw [2] & \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [2] $ (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ))))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [3]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_exception~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~5 .lut_mask = 64'h0000104100003100;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~11_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw [3] & ( (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [0] & (\plat|nios2_gen2_0|cpu|D_iw [2] & 
// \plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~11 .lut_mask = 64'h0000000000000001;
defparam \plat|nios2_gen2_0|cpu|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_exception~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_exception~4_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw [5] & ( (!\plat|nios2_gen2_0|cpu|D_iw [2] & ((!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw 
// [0])) # (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [0] & !\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q )))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw [5] & ( 
// (!\plat|nios2_gen2_0|cpu|D_iw [2] & ((!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [0] & \plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [0])))) ) 
// ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_exception~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~4 .lut_mask = 64'h2028280800000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~10_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [3] & (!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw 
// [2] & !\plat|nios2_gen2_0|cpu|D_iw [0]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [3]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~10 .lut_mask = 64'h0000000008000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_exception~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_exception~3_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [5] & 
// \plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [2] & ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [5] & 
// (\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ))) # (\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [5] & (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [2] & ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [5] & 
// (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_exception~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~3 .lut_mask = 64'h0220000002400404;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_exception~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout  = ( !\plat|nios2_gen2_0|cpu|Equal0~10_combout  & ( !\plat|nios2_gen2_0|cpu|D_ctrl_exception~3_combout  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_exception~5_combout  & (!\plat|nios2_gen2_0|cpu|Equal0~11_combout 
//  & !\plat|nios2_gen2_0|cpu|D_ctrl_exception~4_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~5_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal0~11_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~4_combout ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|Equal0~10_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~0 .lut_mask = 64'h8080000000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|F_pc [9],\plat|nios2_gen2_0|cpu|F_pc [8],\plat|nios2_gen2_0|cpu|F_pc [7],\plat|nios2_gen2_0|cpu|F_pc [6],\plat|nios2_gen2_0|cpu|F_pc [5],\plat|nios2_gen2_0|cpu|F_pc[4]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|F_pc [3],\plat|nios2_gen2_0|cpu|F_pc [2],
\plat|nios2_gen2_0|cpu|F_pc [1],\plat|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .init_file = "platform_rom_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .logical_ram_name = "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ubm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_last_address = 1023;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 1024;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000FFC1F380601C4E01C405180110440503805044051009B164001009F0140501405D83E00384004BE0DFC0AD83E0204A130411047E00477F04760F801104899300C0280A9200A020012264CC300A0284812808004899300C0280A9203E028080DFC0517C1F03805D8200F800E03800380C01C441100120384E17C06803E0DFC02104050606E2CC40018050440E038412848E28C8117C0E1385F018050440E03841284962CC811000E1385F0180F07860014110141F068B92801A0009F1C4DF2C40000400180C1008820441E180050440507C1A068762E4A00440127C7117CB100001000601";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init1 = "04022081107C11070E0264051640007C1A2E4A00680127C7137CB100800180C1204602E400044110081F0441C38099014590001F0681A1D8B9280110049F1C45F2C402000601048118011380B90001100C1E0001F180001000007C4010060024601006003BE00441133811000C0DFC05D83E003811280CD380003000018040183E0DFC1018E4398E83A8E23040112801103411044A003011280110341128011034112800C0441128C0D044A003011044A0034112840C044112FC0C044B301440054A8044AF034112800C044112D0A4034112800C044112C8A0034112800C044112D4A0034112800C044A00440D044112800C044BF01460017618022090260A02";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init0 = "A0B03E00004018040180601006018040180601006018040186201006090260A02A188411034112800C044B5044A0034112800C044112E00D044A003011044BF034112800C0441128C0D044A003011044A00341128009102008824098280A82C0803E0102008037F01400100001000500040100401001F044101FC40000601A46010040D0340D8360014110500D27C11000111041E1001201760803E0078060748018051048011B8600460180006803E0DFFC1D89E2705A16056150521404E1300A0200601002003BE0E88A2789FF0000227C5FE88000040000040019E27FCA2789C1685815854148501018E1300A02006010020F837D00000000000000D0B020";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~3_combout  = ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [15] ) ) # ( !\plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [15] ) ) # ( 
// \plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~3 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N25
dffeas \plat|nios2_gen2_0|cpu|D_iw[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[15] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~0_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [11] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [11] & ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N31
dffeas \plat|nios2_gen2_0|cpu|D_iw[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[11] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw [11] & ( (!\plat|nios2_gen2_0|cpu|D_iw [14] & (((!\plat|nios2_gen2_0|cpu|D_iw [16] & 
// \plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|D_iw [15]))) # (\plat|nios2_gen2_0|cpu|D_iw [14] & (((\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q )))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw 
// [11] & ( (!\plat|nios2_gen2_0|cpu|D_iw [16] & (((!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|D_iw [15])))) # (\plat|nios2_gen2_0|cpu|D_iw [16] & ((!\plat|nios2_gen2_0|cpu|D_iw [14] & ((!\plat|nios2_gen2_0|cpu|D_iw [15]) # 
// (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ))) # (\plat|nios2_gen2_0|cpu|D_iw [14] & (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw [15])))) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( !\plat|nios2_gen2_0|cpu|D_iw [11] & 
// ( (\plat|nios2_gen2_0|cpu|D_iw [15] & ((!\plat|nios2_gen2_0|cpu|D_iw [16] & (!\plat|nios2_gen2_0|cpu|D_iw [14] & !\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|D_iw [16] & (\plat|nios2_gen2_0|cpu|D_iw [14])))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_iw [13] & ( !\plat|nios2_gen2_0|cpu|D_iw [11] & ( (!\plat|nios2_gen2_0|cpu|D_iw [16] & (!\plat|nios2_gen2_0|cpu|D_iw [15] & (!\plat|nios2_gen2_0|cpu|D_iw [14] $ (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q )))) # 
// (\plat|nios2_gen2_0|cpu|D_iw [16] & (!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  $ (((!\plat|nios2_gen2_0|cpu|D_iw [14]) # (!\plat|nios2_gen2_0|cpu|D_iw [15]))))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 .lut_mask = 64'h8714009145A40BCF;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ))) # 
// (\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [2] & ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( 
// (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q )))) # (\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & 
// (((\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q )))) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & 
// ((!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ) # (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q )))) # (\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q )))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [2] & ( 
// !\plat|nios2_gen2_0|cpu|D_iw [4] & ( (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (((!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q )))) # (\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (((!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 .lut_mask = 64'hEC33C433C833CC22;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~12_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [19] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [19] & ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~12 .lut_mask = 64'h33333333FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N43
dffeas \plat|nios2_gen2_0|cpu|D_iw[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[19] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N17
dffeas \plat|nios2_gen2_0|cpu|D_iw[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [24]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[24] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [24] & ( (\plat|nios2_gen2_0|cpu|D_iw [19]) # (\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [24] & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & \plat|nios2_gen2_0|cpu|D_iw [19]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~6 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~7_combout  = ( \plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout  ) 
// ) # ( \plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout  & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ) # ((\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ((\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ) # (\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Equal0~9_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~7 .lut_mask = 64'hABBBFFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N35
dffeas \plat|nios2_gen2_0|cpu|R_dst_regnum[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_dst_regnum[2]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~10_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [20] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [20] & ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~10 .lut_mask = 64'h33333333FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N35
dffeas \plat|nios2_gen2_0|cpu|D_iw[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[20] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y12_N40
dffeas \plat|nios2_gen2_0|cpu|D_iw[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [25]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[25] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|nios2_gen2_0|cpu|D_iw [25] ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|nios2_gen2_0|cpu|D_iw [20] ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [25]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~2 .lut_mask = 64'h5555555500FF00FF;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~3_combout  = ( \plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout  ) 
// ) # ( \plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout  & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ) # ((\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ((\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Equal0~9_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~3 .lut_mask = 64'hABBBFFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N32
dffeas \plat|nios2_gen2_0|cpu|R_dst_regnum[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~11_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [21] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [21] & ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~11 .lut_mask = 64'h33333333FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N55
dffeas \plat|nios2_gen2_0|cpu|D_iw[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[21] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N56
dffeas \plat|nios2_gen2_0|cpu|D_iw[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [26]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[26] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~4_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [26] & ( \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [26] & ( !\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( 
// \plat|nios2_gen2_0|cpu|D_iw [21] ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [26] & ( !\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|nios2_gen2_0|cpu|D_iw [21] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [26]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~4 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~5_combout  = ( \plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~4_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~4_combout  ) 
// ) # ( \plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~4_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~4_combout  & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ) # ((\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ((\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Equal0~9_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~5 .lut_mask = 64'hF0F7FFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N8
dffeas \plat|nios2_gen2_0|cpu|R_dst_regnum[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N2
dffeas \plat|nios2_gen2_0|cpu|D_iw[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[22] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y12_N1
dffeas \plat|nios2_gen2_0|cpu|D_iw[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[23] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N13
dffeas \plat|nios2_gen2_0|cpu|D_iw[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [27]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[27] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N11
dffeas \plat|nios2_gen2_0|cpu|D_iw[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [28]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[28] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N46
dffeas \plat|nios2_gen2_0|cpu|D_iw[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [29]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[29] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|F_pc [9],\plat|nios2_gen2_0|cpu|F_pc [8],\plat|nios2_gen2_0|cpu|F_pc [7],\plat|nios2_gen2_0|cpu|F_pc [6],\plat|nios2_gen2_0|cpu|F_pc [5],\plat|nios2_gen2_0|cpu|F_pc[4]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|F_pc[3]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|F_pc [2],
\plat|nios2_gen2_0|cpu|F_pc [1],\plat|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .init_file = "platform_rom_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ubm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 1023;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 1024;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000C000000000000000030000000003000030000300000000000000000C0300C0300C03000000000300C0000C0300C0300C0000003000030000300C00000000000000000000000000000000000000000000000000000000000000000030000000C03000000000300C0300C0200000000000000000000000020000000C0300C0000003000000000000003000000000300C0000003000000000000003000000000300C00000030000000000000000000000C0000C00000000000000000000000000000000000000000000000000030000300000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = "000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000C0000C0000C030000000C00000000000000003000000000000C0000C0300C03000000000000C0300000000000000300C000000000000000000000200000000000080000000000020000000002000000000000002000000000000000008000000000000000020000000800000000000000000000000000000002000000000000000000020000000000000000000200000000000000000000008000000000000008000000000C0300C0300C0300C";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = "0300C03000000000000C00000030000000C00000030000000C000000300C0300C0300C0000000000000080000000000000000000002000000000000000008000000000000000020000000000000000080000002000000000300C0300C0300C03008030000300C0300C000000000C03000000000000000000000000000000000000000000C0000C0000C0000000000000000000C000000000C0300C030000000000000020000000000000020000000C0300C0300C0300C0300C0300C0300C0300C0300C0300C030000300C0300C030000000C0300C0000000000000000300C0300C0300C0300C0300C030000300C0300C0300C0300C0300000000000000000000";
// synopsys translate_on

// Location: FF_X74_Y12_N4
dffeas \plat|nios2_gen2_0|cpu|D_iw[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [30]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[30] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N17
dffeas \plat|nios2_gen2_0|cpu|D_iw[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [31]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[31] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N17
dffeas \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y15_N14
dffeas \plat|nios2_gen2_0|cpu|E_new_inst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|R_valid~q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_new_inst .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_new_inst .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y13_N53
dffeas \plat|nios2_gen2_0|cpu|d_read~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_read~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_read~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N25
dffeas \plat|nios2_gen2_0|cpu|d_write (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_stall~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_write .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_write .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N16
dffeas \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N35
dffeas \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  = ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q  & ( 
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|d_write~q  & \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ) ) ) ) # ( 
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q  & ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q  & 
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ) ) ) ) # ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q  & ( 
// !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE_q  & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ) # 
// (\plat|nios2_gen2_0|cpu|d_write~q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|d_write~q ),
	.datab(!\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0 .lut_mask = 64'h0707030305050000;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N44
dffeas \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[0]~2_combout  = ( \plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg~0_combout  ) # ( 
// !\plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg~0_combout  & ( (\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used [0] & ((!\plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg [0]) # 
// (\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[0]~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 64'h00CF00CFFFFFFFFF;
defparam \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N46
dffeas \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y13_N28
dffeas \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y13_N25
dffeas \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter [1] & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// (\plat|mm_interconnect_0|pio_button_0_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter [0])) ) ) # ( !\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter [1] & ( 
// (!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|pio_button_0_s1_agent|m0_write~0_combout  & 
// !\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_button_0_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0200020003000300;
defparam \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N29
dffeas \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_logic~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_logic~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw [13] & (!\plat|nios2_gen2_0|cpu|D_iw [11] & (!\plat|nios2_gen2_0|cpu|D_iw [16] & \plat|nios2_gen2_0|cpu|Equal0~0_combout ))) ) 
// )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_logic~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~0 .lut_mask = 64'h0000000000400040;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_logic~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_logic~1_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( \plat|nios2_gen2_0|cpu|D_ctrl_logic~0_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [2] & ( \plat|nios2_gen2_0|cpu|D_ctrl_logic~0_combout  ) ) # ( 
// \plat|nios2_gen2_0|cpu|D_iw [2] & ( !\plat|nios2_gen2_0|cpu|D_ctrl_logic~0_combout  & ( (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ) # 
// (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_logic~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_logic~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~1 .lut_mask = 64'h00000888FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N43
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_logic (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_logic~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_logic .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_logic .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [11] & ( (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|D_iw [16]) # (\plat|nios2_gen2_0|cpu|D_iw [15]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_iw [11] & ( (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|D_iw [15]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 .lut_mask = 64'h0303030333033303;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout  = ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( (!\plat|nios2_gen2_0|cpu|D_iw [13] & (\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout  & \plat|nios2_gen2_0|cpu|D_iw [14])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 .lut_mask = 64'h00000000000A000A;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y13_N56
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~21 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~21_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc [7] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~26  ))
// \plat|nios2_gen2_0|cpu|Add0~22  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc [7] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|F_pc [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~21_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~21 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|nios2_gen2_0|cpu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~17 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~17_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc [8] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~22  ))
// \plat|nios2_gen2_0|cpu|Add0~18  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc [8] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|F_pc [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~17_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~17 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|nios2_gen2_0|cpu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~1_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [0] & ( !\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [2] & (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|D_iw [5]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~1 .lut_mask = 64'h0020000000000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~5_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw [5] & ( (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw 
// [0] & !\plat|nios2_gen2_0|cpu|D_iw [2]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~5 .lut_mask = 64'h0000200000000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~2_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [5] & ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw 
// [2] & !\plat|nios2_gen2_0|cpu|D_iw [0]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~2 .lut_mask = 64'h0000000080000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~8_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [0] & ( \plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [2] & (!\plat|nios2_gen2_0|cpu|D_iw [5] & 
// !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~8 .lut_mask = 64'h0000000080000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout  = ( !\plat|nios2_gen2_0|cpu|Equal0~8_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout  & !\plat|nios2_gen2_0|cpu|Equal0~2_combout ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1 .lut_mask = 64'hA0A0A0A000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~7_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [5] & ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw 
// [2] & !\plat|nios2_gen2_0|cpu|D_iw [0]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~7 .lut_mask = 64'h0000200000000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~6_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw [5] & ( (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw 
// [0] & !\plat|nios2_gen2_0|cpu|D_iw [2]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~6 .lut_mask = 64'h0000000080000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N47
dffeas \plat|nios2_gen2_0|cpu|D_iw[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[12] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~5_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw [15] & ( (!\plat|nios2_gen2_0|cpu|D_iw [11] & (\plat|nios2_gen2_0|cpu|D_iw [16] & (!\plat|nios2_gen2_0|cpu|D_iw [14] & 
// !\plat|nios2_gen2_0|cpu|D_iw [12]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~5 .lut_mask = 64'h0000000020000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [12] & ( !\plat|nios2_gen2_0|cpu|D_iw [11] & ( (!\plat|nios2_gen2_0|cpu|D_iw [13] & ((!\plat|nios2_gen2_0|cpu|D_iw [16] & ((\plat|nios2_gen2_0|cpu|D_iw [14]))) # 
// (\plat|nios2_gen2_0|cpu|D_iw [16] & (!\plat|nios2_gen2_0|cpu|D_iw [15])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3 .lut_mask = 64'h30A0000000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~4_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( \plat|nios2_gen2_0|cpu|D_iw [15] & ( (!\plat|nios2_gen2_0|cpu|D_iw [11] & (!\plat|nios2_gen2_0|cpu|D_iw [12] & (!\plat|nios2_gen2_0|cpu|D_iw [13] & 
// !\plat|nios2_gen2_0|cpu|D_iw [16]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~4 .lut_mask = 64'h0000000080000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout  = ( \plat|nios2_gen2_0|cpu|Equal62~4_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal62~4_combout  & ( (\plat|nios2_gen2_0|cpu|Equal0~0_combout  & 
// ((\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3_combout ) # (\plat|nios2_gen2_0|cpu|Equal62~5_combout ))) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal62~5_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal62~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0 .lut_mask = 64'h0333033333333333;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout  = ( \plat|nios2_gen2_0|cpu|Equal0~6_combout  & ( \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~6_combout  & ( \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout  ) ) # ( 
// \plat|nios2_gen2_0|cpu|Equal0~6_combout  & ( !\plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~6_combout  & ( !\plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout  & ( (((!\plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout ) # 
// (\plat|nios2_gen2_0|cpu|Equal0~7_combout )) # (\plat|nios2_gen2_0|cpu|Equal0~5_combout )) # (\plat|nios2_gen2_0|cpu|Equal0~1_combout ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal0~5_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal0~7_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Equal0~6_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~2 .lut_mask = 64'hF7FFFFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y16_N7
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[0]~2_combout  = ( \plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg~0_combout  ) # ( 
// !\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg~0_combout  & ( (\plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used [0] & ((!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0]) # 
// (\plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[0]~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 64'h00AF00AFFFFFFFFF;
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N32
dffeas \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [5] & ( !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [2] & 
// ((\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ) # (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 .lut_mask = 64'h0000002A00000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N13
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16 .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_use_imm~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_use_imm~5_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw [2] & (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [0] & 
// !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ))) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw [2] & (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|D_iw [0])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_use_imm~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~5 .lut_mask = 64'h0404040404000400;
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_use_imm~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_use_imm~1_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( (!\plat|nios2_gen2_0|cpu|D_iw [13] & (!\plat|nios2_gen2_0|cpu|D_iw [11] & (!\plat|nios2_gen2_0|cpu|D_iw [16] & (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|Equal0~0_combout )))) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( (!\plat|nios2_gen2_0|cpu|D_iw [13] & (!\plat|nios2_gen2_0|cpu|D_iw [11] & (\plat|nios2_gen2_0|cpu|D_iw [15] & (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|Equal0~0_combout )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_use_imm~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~1 .extended_lut = "on";
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~1 .lut_mask = 64'h0000000000800008;
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_use_imm~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_use_imm~0_combout  = ( \plat|nios2_gen2_0|cpu|R_src2_use_imm~1_combout  ) # ( !\plat|nios2_gen2_0|cpu|R_src2_use_imm~1_combout  & ( (((\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout  & \plat|nios2_gen2_0|cpu|R_valid~q )) # 
// (\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout )) # (\plat|nios2_gen2_0|cpu|R_src2_use_imm~5_combout ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~5_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|R_valid~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_use_imm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~0 .lut_mask = 64'h3F7F3F7FFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y16_N53
dffeas \plat|nios2_gen2_0|cpu|R_src2_use_imm (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_use_imm~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N23
dffeas \plat|nios2_gen2_0|cpu|D_iw[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[9] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~3_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [15] & ( \plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw [13] & (!\plat|nios2_gen2_0|cpu|D_iw [11] & (\plat|nios2_gen2_0|cpu|D_iw [16] & 
// !\plat|nios2_gen2_0|cpu|D_iw [14]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~3 .lut_mask = 64'h0000000004000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_op_rdctl (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_op_rdctl~combout  = ( \plat|nios2_gen2_0|cpu|Equal62~3_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal62~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_op_rdctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_op_rdctl .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_op_rdctl .lut_mask = 64'h0000000033333333;
defparam \plat|nios2_gen2_0|cpu|D_op_rdctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y16_N25
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~9_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE_q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE_q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~9 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N43
dffeas \plat|nios2_gen2_0|cpu|E_src1[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[6]~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N29
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~9_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~8_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [8] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [6]) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [8] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [6]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~8 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~29 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~29_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc [5] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~34  ))
// \plat|nios2_gen2_0|cpu|Add0~30  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc [5] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|F_pc [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~29_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~29 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \plat|nios2_gen2_0|cpu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  = ( !\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( \plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout  = ( !\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0] & ( !\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1 .lut_mask = 64'hFFFF000000000000;
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N55
dffeas \plat|nios2_gen2_0|cpu|av_ld_align_cycle[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout  = ( !\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  & ( !\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0] $ (!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0 .lut_mask = 64'h55AA55AA00000000;
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N26
dffeas \plat|nios2_gen2_0|cpu|av_ld_align_cycle[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout  = ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( \plat|nios2_gen2_0|cpu|D_iw [15] ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( \plat|nios2_gen2_0|cpu|D_iw [4] ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 .lut_mask = 64'h0F0F0F0F55555555;
defparam \plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_logic_op[1]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_logic_op[1]~0_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout  ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout  & ( \plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_logic_op[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_logic_op[1]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_logic_op[1]~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_logic_op[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N32
dffeas \plat|nios2_gen2_0|cpu|R_logic_op[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_logic_op[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_logic_op[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_mem32~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [4] & \plat|nios2_gen2_0|cpu|D_iw [2])) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem32~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem32~0 .lut_mask = 64'h0003000300000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_mem16~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|D_iw [3]) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( 
// (\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [3] & \plat|nios2_gen2_0|cpu|D_iw [2])) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [3]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem16~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem16~0 .lut_mask = 64'h0003000303030303;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout  & ( (\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1] & (!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0] $ (\plat|nios2_gen2_0|cpu|D_iw [4]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout  & ( (\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1] & \plat|nios2_gen2_0|cpu|av_ld_align_cycle [0]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 .lut_mask = 64'h1111111141414141;
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  & 
// !\plat|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout )) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  & ( ((\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  & !\plat|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout )) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 .lut_mask = 64'h3F333F330C000C00;
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N44
dffeas \plat|nios2_gen2_0|cpu|av_ld_aligning_data (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_mem8~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( (\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( (\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( 
// !\plat|nios2_gen2_0|cpu|D_iw [2] & ( (\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem8~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem8~0 .lut_mask = 64'h0000505050505050;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_mem8~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [4] ) # ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( !\plat|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem8~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem8~1 .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  = (!\plat|nios2_gen2_0|cpu|D_iw [4] & \plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~13_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc [9] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|F_pc [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|nios2_gen2_0|cpu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N35
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y15_N46
dffeas \plat|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N32
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~0_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~1_combout  = (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [2]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result [4]))

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [4]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~1 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|F_pc [9],\plat|nios2_gen2_0|cpu|F_pc [8],\plat|nios2_gen2_0|cpu|F_pc [7],\plat|nios2_gen2_0|cpu|F_pc [6],\plat|nios2_gen2_0|cpu|F_pc [5],\plat|nios2_gen2_0|cpu|F_pc[4]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|F_pc[3]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|F_pc [2],
\plat|nios2_gen2_0|cpu|F_pc [1],\plat|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .init_file = "platform_rom_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ubm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000FFE06014448E8038E83A47A3A8E83ABE83A8E83A1303A3501E0A2840E83A0E83A410178E84430015C10414101745C1745DC0700158EB041050405C005023A0107409904010341D1408E8040D026010040D0345023A4107409904010150D074C103AA13065003A0101745E3A70026454158E9041D0FA8E83AE123A055158101E0203A0E83A0E844BE83A8EA3ABE8170543A0E817E123A0EB848E83A8EA3ABE8170543A0E8171123A0EB848E841818440EA3A0EB1E1EA3A4D87A09A368EBC48E81609806110040592E8EA061103A8E83A8787A1E83A8E8368E8268DA3AF123A05826018440";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = "10164BA3A81A3AC18448E83A8E926C787A8E9361E926CDA3AF123A09906110044B8448E90E8EA3A45A068EA061123A0EA3A49A1E1E87A0EA3A0DA3A49B368EBC48E826418440112E1123A1723A03A3A05A06456064541E45C15C984C05C44101352D0C4601158EA3A4123A054348103A011176023A11104010150D1350D4B41111581206711C4711C4711C481A3A2123A7023A8E8846023A2123A7023A2123A7023A211808EA3A411C08E8846023A8E8847023A411808EA3A011808E81407898C18048EBB47023A211808EA3A810747023A211808EA3A011F47023A211808EA3A810B47023A211808E8848E9C08EA3A211808E804078580E80405D1705D1705D";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = "1705D170D4B40D43405C357D1170D5B405C355D1170D53405C353D01545415454154563A7023A211808EA048E8B47023A211808EA3A811C08E8846023A8E8047023A211808EA3A411C08E8846023A8E8847023A2111E0DD15454154541545415111151D117056040E8352D11E45C3A4D4B4055372D306400C0CD90405526450744507405074050740EA3A8E83AF123A49A3A05E061107A0E80405D17C7B3A0E91705E3A3E9260E8448E9041D33A055158103A4101745C1745C1745C1745C1745C1745C1745C179E81705D1705704079C0C131705506700264984CCE815C1115055150551505515055159E8154541545415454150570400000000000003A05034";
// synopsys translate_on

// Location: FF_X74_Y13_N40
dffeas \plat|nios2_gen2_0|cpu|D_iw[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y16_N26
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[16]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[16]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[16]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result~1_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result~1 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N28
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[17]~18_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[17] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[17]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[17]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[17]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~17 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~17_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [2] & ( ((!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [18] & !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data [2] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [18] & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [18]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~17 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~17 .lut_mask = 64'h080008005D555D55;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N37
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[4]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [17] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [19]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [17] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [19]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N43
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y15_N46
dffeas \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[8]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[8]~5_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ) # 
// ((\plat|nios2_gen2_0|cpu|D_iw [21])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [14])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\plat|nios2_gen2_0|cpu|D_iw [21])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [14])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[8]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[8]~5 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~7_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( !\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw [13] & (\plat|nios2_gen2_0|cpu|D_iw [15] & (\plat|nios2_gen2_0|cpu|D_iw [11] & 
// \plat|nios2_gen2_0|cpu|D_iw [16]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~7 .lut_mask = 64'h0000000100000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~11_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( !\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw [13] & (!\plat|nios2_gen2_0|cpu|D_iw [15] & (\plat|nios2_gen2_0|cpu|D_iw [11] & 
// !\plat|nios2_gen2_0|cpu|D_iw [16]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~11 .lut_mask = 64'h0000040000000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~10_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( (\plat|nios2_gen2_0|cpu|D_iw [11] & (!\plat|nios2_gen2_0|cpu|D_iw [16] & (!\plat|nios2_gen2_0|cpu|D_iw [15] & 
// !\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~10 .lut_mask = 64'h0000000040000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout  = ( !\plat|nios2_gen2_0|cpu|Equal62~10_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal62~7_combout  & !\plat|nios2_gen2_0|cpu|Equal62~11_combout ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|Equal62~7_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal62~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal62~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 .lut_mask = 64'hC0C0C0C000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw [11] & ( (!\plat|nios2_gen2_0|cpu|D_iw [14] & (((!\plat|nios2_gen2_0|cpu|D_iw [15] & \plat|nios2_gen2_0|cpu|D_iw [16])))) 
// # (\plat|nios2_gen2_0|cpu|D_iw [14] & (!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [15] & !\plat|nios2_gen2_0|cpu|D_iw [16]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( !\plat|nios2_gen2_0|cpu|D_iw [11] & ( 
// (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [15] & \plat|nios2_gen2_0|cpu|D_iw [16])) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 .lut_mask = 64'h0050000002C00000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [15] & (\plat|nios2_gen2_0|cpu|D_iw 
// [16] & \plat|nios2_gen2_0|cpu|D_iw [11]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( (\plat|nios2_gen2_0|cpu|D_iw [15] & (\plat|nios2_gen2_0|cpu|D_iw [16] & \plat|nios2_gen2_0|cpu|D_iw [11])) ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|D_iw [14] & ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( (!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [15] & (\plat|nios2_gen2_0|cpu|D_iw [16] & !\plat|nios2_gen2_0|cpu|D_iw [11]))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_iw [14] & ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [15] & \plat|nios2_gen2_0|cpu|D_iw [16])) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 .lut_mask = 64'h0101020000030004;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( (\plat|nios2_gen2_0|cpu|D_iw [15] & (\plat|nios2_gen2_0|cpu|D_iw [16] & ((!\plat|nios2_gen2_0|cpu|D_iw [11]) # 
// (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 .lut_mask = 64'h0000000000000301;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~6_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw [11] & ( (\plat|nios2_gen2_0|cpu|D_iw [14] & (\plat|nios2_gen2_0|cpu|D_iw [16] & (!\plat|nios2_gen2_0|cpu|D_iw [15] & 
// \plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~6 .lut_mask = 64'h0000000000100000;
defparam \plat|nios2_gen2_0|cpu|Equal62~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [15] & (!\plat|nios2_gen2_0|cpu|D_iw 
// [16] & \plat|nios2_gen2_0|cpu|D_iw [11]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( (!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [15] & !\plat|nios2_gen2_0|cpu|D_iw [16])) ) ) ) 
// # ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [15] & (!\plat|nios2_gen2_0|cpu|D_iw [16] & !\plat|nios2_gen2_0|cpu|D_iw [11]))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_iw [14] & ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( (!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [16] & (!\plat|nios2_gen2_0|cpu|D_iw [15] $ (\plat|nios2_gen2_0|cpu|D_iw [11])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 .lut_mask = 64'h8020400020200040;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  & 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  & (!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  & !\plat|nios2_gen2_0|cpu|Equal62~6_combout ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal62~6_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 .lut_mask = 64'h8000800000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~12_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( !\plat|nios2_gen2_0|cpu|D_iw [15] & ( (\plat|nios2_gen2_0|cpu|D_iw [11] & (!\plat|nios2_gen2_0|cpu|D_iw [16] & (!\plat|nios2_gen2_0|cpu|D_iw [14] & 
// !\plat|nios2_gen2_0|cpu|D_iw [12]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~12 .lut_mask = 64'h4000000000000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~13_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( (\plat|nios2_gen2_0|cpu|D_iw [11] & (!\plat|nios2_gen2_0|cpu|D_iw [16] & (!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|D_iw [15]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~13 .lut_mask = 64'h0000000040000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~12_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw [0] & ( (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [2] & 
// (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw [5]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~12 .lut_mask = 64'h0000000080000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout  = ( !\plat|nios2_gen2_0|cpu|Equal0~12_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal0~0_combout ) # ((!\plat|nios2_gen2_0|cpu|Equal62~12_combout  & !\plat|nios2_gen2_0|cpu|Equal62~13_combout )) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal62~12_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal62~13_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 .lut_mask = 64'hFCCCFCCC00000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( (\plat|nios2_gen2_0|cpu|D_iw [13] & (!\plat|nios2_gen2_0|cpu|D_iw [12] & (!\plat|nios2_gen2_0|cpu|D_iw [16] $ 
// (!\plat|nios2_gen2_0|cpu|D_iw [15])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1 .lut_mask = 64'h0000000000001040;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~9_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [12] & ( \plat|nios2_gen2_0|cpu|D_iw [15] & ( (\plat|nios2_gen2_0|cpu|D_iw [13] & (!\plat|nios2_gen2_0|cpu|D_iw [11] & (!\plat|nios2_gen2_0|cpu|D_iw [14] & 
// \plat|nios2_gen2_0|cpu|D_iw [16]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~9 .lut_mask = 64'h0000000000400000;
defparam \plat|nios2_gen2_0|cpu|Equal62~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout  = ( \plat|nios2_gen2_0|cpu|Equal62~9_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal0~0_combout  & !\plat|nios2_gen2_0|cpu|Equal0~9_combout ) ) ) # ( !\plat|nios2_gen2_0|cpu|Equal62~9_combout  & ( 
// !\plat|nios2_gen2_0|cpu|Equal0~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal0~9_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal62~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 .lut_mask = 64'hFF00FF00F000F000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout  = ( !\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout  & ( \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_exception~5_combout  & 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_exception~3_combout  & (!\plat|nios2_gen2_0|cpu|Equal0~11_combout  & !\plat|nios2_gen2_0|cpu|D_ctrl_exception~4_combout ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~5_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~3_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~11_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~4_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 .lut_mask = 64'h0000000080000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout ) # ((\plat|nios2_gen2_0|cpu|Equal0~0_combout  & 
// ((!\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout ) # (!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout )))) ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout  )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4 .lut_mask = 64'hFFFFFFFFFF54FF54;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N32
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_logic~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_logic~2_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [5] & ( !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [0] & (\plat|nios2_gen2_0|cpu|D_iw [2] & ((\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ) 
// # (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_logic~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~2 .lut_mask = 64'h002A000000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout  = ( \plat|nios2_gen2_0|cpu|R_src2_use_imm~1_combout  ) # ( !\plat|nios2_gen2_0|cpu|R_src2_use_imm~1_combout  & ( ((\plat|nios2_gen2_0|cpu|Equal0~7_combout ) # 
// (\plat|nios2_gen2_0|cpu|Equal0~1_combout )) # (\plat|nios2_gen2_0|cpu|D_ctrl_logic~2_combout ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_logic~2_combout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal0~7_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y16_N14
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi~1_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q  ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi~1 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N52
dffeas \plat|nios2_gen2_0|cpu|E_src2[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[8]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[24] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~1_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [11] & ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( (!\plat|nios2_gen2_0|cpu|D_iw [15] & (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [13] & 
// !\plat|nios2_gen2_0|cpu|D_iw [16]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~1 .lut_mask = 64'h0000000000002000;
defparam \plat|nios2_gen2_0|cpu|Equal62~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~combout  = ( \plat|nios2_gen2_0|cpu|Equal62~1_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal62~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N23
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_rot_right (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_rot_right .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_rot_right .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y14_N17
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~18_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~20 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~20_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [1]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [1]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~20 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~20 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N58
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~20_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [12] & ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( (!\plat|nios2_gen2_0|cpu|D_iw [13] & (!\plat|nios2_gen2_0|cpu|D_iw [11] & (!\plat|nios2_gen2_0|cpu|D_iw [16] & 
// \plat|nios2_gen2_0|cpu|D_iw [15]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~0 .lut_mask = 64'h0000000000000080;
defparam \plat|nios2_gen2_0|cpu|Equal62~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw [11] & ( (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [15] & !\plat|nios2_gen2_0|cpu|D_iw [16])) ) ) ) 
// # ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( !\plat|nios2_gen2_0|cpu|D_iw [11] & ( (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [15] & (!\plat|nios2_gen2_0|cpu|D_iw [14] & !\plat|nios2_gen2_0|cpu|D_iw [16]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 .lut_mask = 64'h1000000011000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout  & ( 
// (\plat|nios2_gen2_0|cpu|Equal0~0_combout  & \plat|nios2_gen2_0|cpu|Equal62~0_combout ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal62~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 .lut_mask = 64'h0303030333333333;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N19
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_shift_logical (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_shift_logical~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_shift_logical .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_shift_logical .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout  = ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_logical~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_rot_right~q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [31]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_rot_right~q  
// & (\plat|nios2_gen2_0|cpu|E_shift_rot_result [0])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [0]),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [31]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_logical~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 .lut_mask = 64'h05AF05AF00000000;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~22 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~22_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout  & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [30]) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [30]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~22 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~22 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\plat|nios2_gen2_0|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\plat|nios2_gen2_0|cpu|W_rf_wren~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~30_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~28_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~29_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~26_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~27_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~20_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~21_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~19_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~22_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~23_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~24_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~25_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~16_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~17_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~18_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~15_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~13_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~12_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~14_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~4_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~5_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~6_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~7_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~8_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~9_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~10_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~11_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|R_dst_regnum [4],\plat|nios2_gen2_0|cpu|R_dst_regnum [3],\plat|nios2_gen2_0|cpu|R_dst_regnum [2],\plat|nios2_gen2_0|cpu|R_dst_regnum [1],\plat|nios2_gen2_0|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\plat|nios2_gen2_0|cpu|D_iw [26],\plat|nios2_gen2_0|cpu|D_iw [25],\plat|nios2_gen2_0|cpu|D_iw [24],\plat|nios2_gen2_0|cpu|D_iw [23],\plat|nios2_gen2_0|cpu|D_iw [22]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_register_bank_b_module:platform_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[15]~16 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[15]~16_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( (!\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout  & (((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q )) # (\plat|nios2_gen2_0|cpu|D_iw [21]))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( (!\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout  & 
// (\plat|nios2_gen2_0|cpu|D_iw [21] & ((\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) # (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[15]~16 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[15]~16 .lut_mask = 64'h002A002A80AA80AA;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N7
dffeas \plat|nios2_gen2_0|cpu|E_src2[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[15]~16_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[31] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[31]~31 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[31]~31_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [31] & ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (!\plat|nios2_gen2_0|cpu|E_src1 [31]) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [31] & ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|R_logic_op [1] & \plat|nios2_gen2_0|cpu|E_src1 [31]) ) ) ) # ( \plat|nios2_gen2_0|cpu|E_src2 [31] & ( 
// !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|R_logic_op [1] ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_src2 [31] & ( !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ 
// (\plat|nios2_gen2_0|cpu|E_src1 [31]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [31]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|E_src2 [31]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[31]~31 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[31]~31 .lut_mask = 64'hA5A5555505055A5A;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N11
dffeas \plat|nios2_gen2_0|cpu|E_alu_sub (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_sub~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_sub .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_alu_sub .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~13_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [2] & 
// (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw [5]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~13 .lut_mask = 64'h0000000010000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~2_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [15] & ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( (!\plat|nios2_gen2_0|cpu|D_iw [11] & (!\plat|nios2_gen2_0|cpu|D_iw [12] & (!\plat|nios2_gen2_0|cpu|D_iw [16] & 
// !\plat|nios2_gen2_0|cpu|D_iw [13]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~2 .lut_mask = 64'h0000000080000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~3_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [2] & (!\plat|nios2_gen2_0|cpu|D_iw 
// [5] & !\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~3 .lut_mask = 64'h0000000010000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout  = ( !\plat|nios2_gen2_0|cpu|Equal0~3_combout  & ( \plat|nios2_gen2_0|cpu|Equal62~4_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal0~0_combout  & !\plat|nios2_gen2_0|cpu|Equal0~2_combout ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|Equal0~3_combout  & ( !\plat|nios2_gen2_0|cpu|Equal62~4_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal0~2_combout  & ((!\plat|nios2_gen2_0|cpu|Equal0~0_combout ) # (!\plat|nios2_gen2_0|cpu|Equal62~2_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal62~2_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal0~2_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Equal0~3_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal62~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 .lut_mask = 64'hFC000000CC000000;
defparam \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout  = ( \plat|nios2_gen2_0|cpu|Equal0~8_combout  & ( \plat|nios2_gen2_0|cpu|R_valid~q  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~8_combout  & ( (\plat|nios2_gen2_0|cpu|R_valid~q  & 
// ((!\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout ) # (\plat|nios2_gen2_0|cpu|Equal0~13_combout ))) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|Equal0~13_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|R_valid~q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 .lut_mask = 64'h0F030F030F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y16_N1
dffeas \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[14]~14 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[14]~14_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ) # 
// ((\plat|nios2_gen2_0|cpu|D_iw [21])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [20])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\plat|nios2_gen2_0|cpu|D_iw [21])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [20])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [20]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[14]~14 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[14]~14 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N26
dffeas \plat|nios2_gen2_0|cpu|E_src2[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[14]~14_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[30] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[13]~15 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[13]~15_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [19] & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] & ( (!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ) # 
// ((\plat|nios2_gen2_0|cpu|D_iw [21]) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [19] & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ) # (\plat|nios2_gen2_0|cpu|D_iw [21]))) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [19] & ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] & ( ((\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & \plat|nios2_gen2_0|cpu|D_iw [21])) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_iw [19] & ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] & ( (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// \plat|nios2_gen2_0|cpu|D_iw [21])) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [19]),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[13]~15 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[13]~15 .lut_mask = 64'h0044337788CCBBFF;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[13]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y12_N59
dffeas \plat|nios2_gen2_0|cpu|E_src2[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[13]~15_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[29] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_iw[18]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_iw[18]~feeder_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_iw[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[18]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_iw[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_iw[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y11_N25
dffeas \plat|nios2_gen2_0|cpu|D_iw[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_iw[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[18] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[12]~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[12]~12_combout  = ( \plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [21])) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// ((\plat|nios2_gen2_0|cpu|D_iw [18]))) ) ) # ( !\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [18])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [18]),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[12]~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[12]~12 .lut_mask = 64'h05AF05AF27272727;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N40
dffeas \plat|nios2_gen2_0|cpu|E_src2[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[28] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N2
dffeas \plat|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[11]~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[11]~13_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )) # 
// (\plat|nios2_gen2_0|cpu|D_iw [21]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [21] & (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[11]~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[11]~13 .lut_mask = 64'h02570257A2F7A2F7;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[11]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N47
dffeas \plat|nios2_gen2_0|cpu|E_src2[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[11]~13_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[27] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\plat|nios2_gen2_0|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\plat|nios2_gen2_0|cpu|W_rf_wren~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~30_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~28_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~29_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~26_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~27_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~20_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~21_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~19_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~22_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~23_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~24_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~25_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~16_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~17_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~18_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~15_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~13_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~12_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~14_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~4_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~5_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~6_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~7_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~8_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~9_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~10_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~11_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|R_dst_regnum [4],\plat|nios2_gen2_0|cpu|R_dst_regnum [3],\plat|nios2_gen2_0|cpu|R_dst_regnum [2],\plat|nios2_gen2_0|cpu|R_dst_regnum [1],\plat|nios2_gen2_0|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\plat|nios2_gen2_0|cpu|D_iw [31],\plat|nios2_gen2_0|cpu|D_iw [30],\plat|nios2_gen2_0|cpu|D_iw [29],\plat|nios2_gen2_0|cpu|D_iw [28],\plat|nios2_gen2_0|cpu|D_iw [27]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_register_bank_a_module:platform_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src1[17]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src1[17]~0_combout  = ( \plat|nios2_gen2_0|cpu|R_src1~0_combout  ) # ( !\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ( \plat|nios2_gen2_0|cpu|R_src1~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[17]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src1[17]~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src1[17]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N23
dffeas \plat|nios2_gen2_0|cpu|E_src1[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[26] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[10]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[10]~6_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ) # 
// ((\plat|nios2_gen2_0|cpu|D_iw [21])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [16])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\plat|nios2_gen2_0|cpu|D_iw [21])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [16])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[10]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[10]~6 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N19
dffeas \plat|nios2_gen2_0|cpu|E_src2[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[10]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[26] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[9]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[9]~7_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ) # 
// ((\plat|nios2_gen2_0|cpu|D_iw [21])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [15])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\plat|nios2_gen2_0|cpu|D_iw [21])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [15])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[9]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[9]~7 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N55
dffeas \plat|nios2_gen2_0|cpu|E_src2[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[9]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[25] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y14_N5
dffeas \plat|nios2_gen2_0|cpu|E_src1[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[25] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[7]~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[7]~8_combout  = ( \plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [21])) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((\plat|nios2_gen2_0|cpu|D_iw 
// [13]))) ) ) # ( !\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [13])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[7]~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[7]~8 .lut_mask = 64'h05AF05AF27272727;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N44
dffeas \plat|nios2_gen2_0|cpu|E_src2[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[7]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[23] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[6]~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[6]~9_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ) # 
// ((\plat|nios2_gen2_0|cpu|D_iw [21])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\plat|nios2_gen2_0|cpu|D_iw [21]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[6]~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[6]~9 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N59
dffeas \plat|nios2_gen2_0|cpu|E_src2[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[6]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[22] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[5]~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[5]~10_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] & ( \plat|nios2_gen2_0|cpu|D_iw [11] & ( ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q )) # (\plat|nios2_gen2_0|cpu|D_iw [21]) ) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] & ( \plat|nios2_gen2_0|cpu|D_iw [11] & ( 
// ((\plat|nios2_gen2_0|cpu|D_iw [21] & \plat|nios2_gen2_0|cpu|R_src2_use_imm~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] & ( 
// !\plat|nios2_gen2_0|cpu|D_iw [11] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ) # (\plat|nios2_gen2_0|cpu|D_iw [21]))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] & ( !\plat|nios2_gen2_0|cpu|D_iw [11] & ( (\plat|nios2_gen2_0|cpu|D_iw [21] & (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// \plat|nios2_gen2_0|cpu|R_src2_use_imm~q )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[5]~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[5]~10 .lut_mask = 64'h0404C4C43737F7F7;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y12_N50
dffeas \plat|nios2_gen2_0|cpu|E_src2[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[5]~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[21] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y14_N44
dffeas \plat|nios2_gen2_0|cpu|E_src1[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[20] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N29
dffeas \plat|nios2_gen2_0|cpu|D_iw[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[10] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[4]~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[4]~11_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] & ( \plat|nios2_gen2_0|cpu|D_iw [10] ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] & ( (!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ) # (\plat|nios2_gen2_0|cpu|D_iw [21]) ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] & ( \plat|nios2_gen2_0|cpu|D_iw [10] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] & ( (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & \plat|nios2_gen2_0|cpu|D_iw [21]) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [10]),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[4]~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[4]~11 .lut_mask = 64'h030300FFCFCF00FF;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N4
dffeas \plat|nios2_gen2_0|cpu|E_src2[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[4]~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[20] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y14_N56
dffeas \plat|nios2_gen2_0|cpu|E_src1[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[19] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[3]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[3]~2_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ) # 
// ((\plat|nios2_gen2_0|cpu|D_iw [21])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [9])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\plat|nios2_gen2_0|cpu|D_iw [21])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [9])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [9]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[3]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[3]~2 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N22
dffeas \plat|nios2_gen2_0|cpu|E_src2[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[19] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y15_N8
dffeas \plat|nios2_gen2_0|cpu|E_src1[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[18] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y15_N46
dffeas \plat|nios2_gen2_0|cpu|E_src1[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[17] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[1]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[1]~4_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )) # 
// (\plat|nios2_gen2_0|cpu|D_iw [21]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [7])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [21] & ((\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [7])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [7]),
	.datad(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[1]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[1]~4 .lut_mask = 64'h05270527AF27AF27;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N37
dffeas \plat|nios2_gen2_0|cpu|E_src2[17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[17]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N8
dffeas \plat|nios2_gen2_0|cpu|D_iw[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[0]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[0]~0_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ) # 
// ((\plat|nios2_gen2_0|cpu|D_iw [21])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [6])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\plat|nios2_gen2_0|cpu|D_iw [21])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [6])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[0]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[0]~0 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N49
dffeas \plat|nios2_gen2_0|cpu|E_src2[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[16] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[15]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[15]~feeder_combout  = \plat|nios2_gen2_0|cpu|D_iw [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[15]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|E_src2[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [11] & ( (!\plat|nios2_gen2_0|cpu|D_iw [14] & (!\plat|nios2_gen2_0|cpu|D_iw [16])) # (\plat|nios2_gen2_0|cpu|D_iw [14] & ((\plat|nios2_gen2_0|cpu|D_iw [15]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 .lut_mask = 64'hA0F5A0F500000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|Equal0~0_combout  & (\plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout  & !\plat|nios2_gen2_0|cpu|D_iw [13])) 
// ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 .lut_mask = 64'h0000000005000500;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N35
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[15]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[15]~0_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q  ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[15]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[15]~0 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src2[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y13_N28
dffeas \plat|nios2_gen2_0|cpu|E_src2[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[15]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[15]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[15] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y15_N23
dffeas \plat|nios2_gen2_0|cpu|E_src1[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[15] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[14]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[14]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[14]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src2[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y16_N32
dffeas \plat|nios2_gen2_0|cpu|E_src2[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[14]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[15]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[14]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[13]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[13]~feeder_combout  = \plat|nios2_gen2_0|cpu|D_iw [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[13]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|E_src2[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y13_N49
dffeas \plat|nios2_gen2_0|cpu|E_src2[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[13]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[15]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[13] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[12]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[12]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[12]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src2[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N49
dffeas \plat|nios2_gen2_0|cpu|E_src2[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[12]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[15]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[12] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y15_N5
dffeas \plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y15_N29
dffeas \plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[11]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y15_N52
dffeas \plat|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[10]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[9]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[9]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[9]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src2[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N4
dffeas \plat|nios2_gen2_0|cpu|E_src2[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[9]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[15]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[9] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[8]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[8]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[8]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src2[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N20
dffeas \plat|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[8]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[15]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[6]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[6]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[6]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y13_N17
dffeas \plat|nios2_gen2_0|cpu|E_src2[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[6]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[15]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[5]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[5]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[5]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src2[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y16_N49
dffeas \plat|nios2_gen2_0|cpu|E_src2[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[5]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[15]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_lo~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_lo~0_combout  = ( !\plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q  & ( !\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_lo~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_lo~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \plat|nios2_gen2_0|cpu|R_src2_lo~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_lo[4]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_lo[4]~3_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  
// & ((\plat|nios2_gen2_0|cpu|D_iw [10]) # (\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] & ( (!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout  & 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & (\plat|nios2_gen2_0|cpu|D_iw [10] & !\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [10]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_lo[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[4]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[4]~3 .lut_mask = 64'h080008004C004C00;
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N31
dffeas \plat|nios2_gen2_0|cpu|E_src2[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_lo[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_lo[3]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_lo[3]~2_combout  = ( !\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  
// & ((\plat|nios2_gen2_0|cpu|D_iw [9]) # (\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] 
// & ( (!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout  & (\plat|nios2_gen2_0|cpu|D_iw [9] & !\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [9]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_lo[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[3]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[3]~2 .lut_mask = 64'h0A0000005F000000;
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N10
dffeas \plat|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_lo[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_lo[2]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_lo[2]~1_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  
// & ((\plat|nios2_gen2_0|cpu|D_iw [8]) # (\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( (!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout  & 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & \plat|nios2_gen2_0|cpu|D_iw [8]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [8]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_lo[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[2]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[2]~1 .lut_mask = 64'h0080008040C040C0;
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N13
dffeas \plat|nios2_gen2_0|cpu|E_src2[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_lo[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_lo[1]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_lo[1]~4_combout  = ( !\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & ((!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout  & (\plat|nios2_gen2_0|cpu|D_iw [7])) # 
// (\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]))))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [7]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_lo[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[1]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[1]~4 .lut_mask = 64'h404C0000404C0000;
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N16
dffeas \plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_lo[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_lo[0]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_lo[0]~5_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  
// & ((\plat|nios2_gen2_0|cpu|D_iw [6]) # (\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] & ( (!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout  & 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [6] & !\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_lo[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[0]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[0]~5 .lut_mask = 64'h080008004C004C00;
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N16
dffeas \plat|nios2_gen2_0|cpu|E_src2[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_lo[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~90 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~90_cout  = CARRY(( \plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\plat|nios2_gen2_0|cpu|Add2~90_cout ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~90 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~90 .lut_mask = 64'h0000000000003333;
defparam \plat|nios2_gen2_0|cpu|Add2~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~81 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~81_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1 [0] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [0]) ) + ( \plat|nios2_gen2_0|cpu|Add2~90_cout  ))
// \plat|nios2_gen2_0|cpu|Add2~82  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1 [0] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [0]) ) + ( \plat|nios2_gen2_0|cpu|Add2~90_cout  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [0]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~90_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~81_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~81 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~81 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~73 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~73_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1 [1] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|Add2~82  ))
// \plat|nios2_gen2_0|cpu|Add2~74  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1 [1] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|Add2~82  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~73_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~73 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~73 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~1_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [2]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [2] ) + ( \plat|nios2_gen2_0|cpu|Add2~74  ))
// \plat|nios2_gen2_0|cpu|Add2~2  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [2]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [2] ) + ( \plat|nios2_gen2_0|cpu|Add2~74  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_src1 [2]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~1_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~1 .lut_mask = 64'h0000AAAA00000FF0;
defparam \plat|nios2_gen2_0|cpu|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~5_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1[3]~DUPLICATE_q  ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|Add2~2  ))
// \plat|nios2_gen2_0|cpu|Add2~6  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1[3]~DUPLICATE_q  ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|Add2~2  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~5_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~5 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~9_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [4]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [4] ) + ( \plat|nios2_gen2_0|cpu|Add2~6  ))
// \plat|nios2_gen2_0|cpu|Add2~10  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [4]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [4] ) + ( \plat|nios2_gen2_0|cpu|Add2~6  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [4]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~9_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~9 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~41 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~41_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [5]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [5] ) + ( \plat|nios2_gen2_0|cpu|Add2~10  ))
// \plat|nios2_gen2_0|cpu|Add2~42  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [5]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [5] ) + ( \plat|nios2_gen2_0|cpu|Add2~10  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [5]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~41_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~41 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~41 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~37 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~37_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [6]) ) + ( \plat|nios2_gen2_0|cpu|E_src1[6]~DUPLICATE_q  ) + ( \plat|nios2_gen2_0|cpu|Add2~42  ))
// \plat|nios2_gen2_0|cpu|Add2~38  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [6]) ) + ( \plat|nios2_gen2_0|cpu|E_src1[6]~DUPLICATE_q  ) + ( \plat|nios2_gen2_0|cpu|Add2~42  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1[6]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~37_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~37 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~37 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~33 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~33_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1 [7] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [7]) ) + ( \plat|nios2_gen2_0|cpu|Add2~38  ))
// \plat|nios2_gen2_0|cpu|Add2~34  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1 [7] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [7]) ) + ( \plat|nios2_gen2_0|cpu|Add2~38  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [7]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~33_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~33 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~33 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~29 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~29_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [8] ) + ( \plat|nios2_gen2_0|cpu|Add2~34  ))
// \plat|nios2_gen2_0|cpu|Add2~30  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [8] ) + ( \plat|nios2_gen2_0|cpu|Add2~34  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_src1 [8]),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~29_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~29 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~29 .lut_mask = 64'h0000AAAA000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~25 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~25_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [9]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [9] ) + ( \plat|nios2_gen2_0|cpu|Add2~30  ))
// \plat|nios2_gen2_0|cpu|Add2~26  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [9]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [9] ) + ( \plat|nios2_gen2_0|cpu|Add2~30  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [9]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~25_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~25 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~25 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~21 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~21_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE_q  ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [10]) ) + ( \plat|nios2_gen2_0|cpu|Add2~26  ))
// \plat|nios2_gen2_0|cpu|Add2~22  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE_q  ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [10]) ) + ( \plat|nios2_gen2_0|cpu|Add2~26  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [10]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~21_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~21 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~21 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~17 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~17_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE_q  ) + ( \plat|nios2_gen2_0|cpu|Add2~22  ))
// \plat|nios2_gen2_0|cpu|Add2~18  = CARRY(( !\plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE_q  ) + ( \plat|nios2_gen2_0|cpu|Add2~22  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~17_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~17 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~17 .lut_mask = 64'h0000F0F000006666;
defparam \plat|nios2_gen2_0|cpu|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~13_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q  ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [12]) ) + ( \plat|nios2_gen2_0|cpu|Add2~18  ))
// \plat|nios2_gen2_0|cpu|Add2~14  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q  ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [12]) ) + ( \plat|nios2_gen2_0|cpu|Add2~18  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [12]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~13_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~13 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~53 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~53_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [13]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [13] ) + ( \plat|nios2_gen2_0|cpu|Add2~14  ))
// \plat|nios2_gen2_0|cpu|Add2~54  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [13]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [13] ) + ( \plat|nios2_gen2_0|cpu|Add2~14  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [13]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~53_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~53 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~53 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~45 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~45_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2[14]~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1[14]~DUPLICATE_q  ) + ( \plat|nios2_gen2_0|cpu|Add2~54  ))
// \plat|nios2_gen2_0|cpu|Add2~46  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2[14]~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1[14]~DUPLICATE_q  ) + ( \plat|nios2_gen2_0|cpu|Add2~54  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1[14]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~45_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~45 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~45 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~49 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~49_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1 [15] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [15]) ) + ( \plat|nios2_gen2_0|cpu|Add2~46  ))
// \plat|nios2_gen2_0|cpu|Add2~50  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1 [15] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [15]) ) + ( \plat|nios2_gen2_0|cpu|Add2~46  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [15]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~49_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~49 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~49 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~57 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~57_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [16]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [16] ) + ( \plat|nios2_gen2_0|cpu|Add2~50  ))
// \plat|nios2_gen2_0|cpu|Add2~58  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [16]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [16] ) + ( \plat|nios2_gen2_0|cpu|Add2~50  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [16]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~57_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~57 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~57 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~69 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~69_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2[17]~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [17] ) + ( \plat|nios2_gen2_0|cpu|Add2~58  ))
// \plat|nios2_gen2_0|cpu|Add2~70  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2[17]~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [17] ) + ( \plat|nios2_gen2_0|cpu|Add2~58  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_src1 [17]),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~69_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~69 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~69 .lut_mask = 64'h0000AAAA00003C3C;
defparam \plat|nios2_gen2_0|cpu|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~65 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~65_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [18]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [18] ) + ( \plat|nios2_gen2_0|cpu|Add2~70  ))
// \plat|nios2_gen2_0|cpu|Add2~66  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [18]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [18] ) + ( \plat|nios2_gen2_0|cpu|Add2~70  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [18]),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~65_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~65 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~65 .lut_mask = 64'h0000FF0000003C3C;
defparam \plat|nios2_gen2_0|cpu|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~61 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~61_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [19]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [19] ) + ( \plat|nios2_gen2_0|cpu|Add2~66  ))
// \plat|nios2_gen2_0|cpu|Add2~62  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [19]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [19] ) + ( \plat|nios2_gen2_0|cpu|Add2~66  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [19]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~61_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~61 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~61 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~125 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~125_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [20]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [20] ) + ( \plat|nios2_gen2_0|cpu|Add2~62  ))
// \plat|nios2_gen2_0|cpu|Add2~126  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [20]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [20] ) + ( \plat|nios2_gen2_0|cpu|Add2~62  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [20]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~125_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~125 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~125 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~121 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~121_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [21]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [21] ) + ( \plat|nios2_gen2_0|cpu|Add2~126  ))
// \plat|nios2_gen2_0|cpu|Add2~122  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [21]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [21] ) + ( \plat|nios2_gen2_0|cpu|Add2~126  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [21]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~121_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~121 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~121 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~117 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~117_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_src2 [22] $ (!\plat|nios2_gen2_0|cpu|E_alu_sub~q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [22] ) + ( \plat|nios2_gen2_0|cpu|Add2~122  ))
// \plat|nios2_gen2_0|cpu|Add2~118  = CARRY(( !\plat|nios2_gen2_0|cpu|E_src2 [22] $ (!\plat|nios2_gen2_0|cpu|E_alu_sub~q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [22] ) + ( \plat|nios2_gen2_0|cpu|Add2~122  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_src2 [22]),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~117_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~117 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~117 .lut_mask = 64'h0000F0F000006666;
defparam \plat|nios2_gen2_0|cpu|Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~113 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~113_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [23]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [23] ) + ( \plat|nios2_gen2_0|cpu|Add2~118  ))
// \plat|nios2_gen2_0|cpu|Add2~114  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [23]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [23] ) + ( \plat|nios2_gen2_0|cpu|Add2~118  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [23]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~113_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~113 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~113 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~101 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~101_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1 [24] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [24]) ) + ( \plat|nios2_gen2_0|cpu|Add2~114  ))
// \plat|nios2_gen2_0|cpu|Add2~102  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1 [24] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [24]) ) + ( \plat|nios2_gen2_0|cpu|Add2~114  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [24]),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~101_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~101 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~101 .lut_mask = 64'h0000CC3300000F0F;
defparam \plat|nios2_gen2_0|cpu|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~109 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~109_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1 [25] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [25]) ) + ( \plat|nios2_gen2_0|cpu|Add2~102  ))
// \plat|nios2_gen2_0|cpu|Add2~110  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1 [25] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [25]) ) + ( \plat|nios2_gen2_0|cpu|Add2~102  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [25]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~109_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~109 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~109 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~105 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~105_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [26]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [26] ) + ( \plat|nios2_gen2_0|cpu|Add2~110  ))
// \plat|nios2_gen2_0|cpu|Add2~106  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [26]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [26] ) + ( \plat|nios2_gen2_0|cpu|Add2~110  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_src1 [26]),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~105_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~105 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~105 .lut_mask = 64'h0000AAAA00003C3C;
defparam \plat|nios2_gen2_0|cpu|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~133 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~133_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1 [27] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [27]) ) + ( \plat|nios2_gen2_0|cpu|Add2~106  ))
// \plat|nios2_gen2_0|cpu|Add2~134  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1 [27] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [27]) ) + ( \plat|nios2_gen2_0|cpu|Add2~106  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [27]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~133_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~134 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~133 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~133 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~129 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~129_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [28]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [28] ) + ( \plat|nios2_gen2_0|cpu|Add2~134  ))
// \plat|nios2_gen2_0|cpu|Add2~130  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [28]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [28] ) + ( \plat|nios2_gen2_0|cpu|Add2~134  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_src1 [28]),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~129_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~130 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~129 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~129 .lut_mask = 64'h0000AAAA00003C3C;
defparam \plat|nios2_gen2_0|cpu|Add2~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~97 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~97_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1 [29] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [29]) ) + ( \plat|nios2_gen2_0|cpu|Add2~130  ))
// \plat|nios2_gen2_0|cpu|Add2~98  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1 [29] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [29]) ) + ( \plat|nios2_gen2_0|cpu|Add2~130  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [29]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~97_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~97 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~97 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~93 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~93_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [30]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [30] ) + ( \plat|nios2_gen2_0|cpu|Add2~98  ))
// \plat|nios2_gen2_0|cpu|Add2~94  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [30]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [30] ) + ( \plat|nios2_gen2_0|cpu|Add2~98  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [30]),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~93_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~93 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~93 .lut_mask = 64'h0000FF0000003C3C;
defparam \plat|nios2_gen2_0|cpu|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~85 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~85_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_src2 [31] $ (!\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~q )) ) + ( !\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~q  $ 
// (!\plat|nios2_gen2_0|cpu|E_src1 [31]) ) + ( \plat|nios2_gen2_0|cpu|Add2~94  ))
// \plat|nios2_gen2_0|cpu|Add2~86  = CARRY(( !\plat|nios2_gen2_0|cpu|E_src2 [31] $ (!\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~q )) ) + ( !\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~q  $ 
// (!\plat|nios2_gen2_0|cpu|E_src1 [31]) ) + ( \plat|nios2_gen2_0|cpu|Add2~94  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_src2 [31]),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [31]),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~85_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~85 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~85 .lut_mask = 64'h0000F00F00006969;
defparam \plat|nios2_gen2_0|cpu|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[31]~32 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[31]~32_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \plat|nios2_gen2_0|cpu|Add2~85_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|E_logic_result[31]~31_combout 
// ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result [31])) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \plat|nios2_gen2_0|cpu|Add2~85_sumout  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [31]) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( !\plat|nios2_gen2_0|cpu|Add2~85_sumout  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|E_logic_result[31]~31_combout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result [31])) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( !\plat|nios2_gen2_0|cpu|Add2~85_sumout  & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [31] & \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [31]),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[31]~31_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[31]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[31]~32 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[31]~32 .lut_mask = 64'h030303F3F3F303F3;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[31]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N55
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[31]~32_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[31] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~30 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~30_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [31] & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [7] & ( ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result [31] & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [7] & ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  ) ) ) # ( \plat|nios2_gen2_0|cpu|W_alu_result [31] & ( 
// !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [7] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result [31]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~30 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~30 .lut_mask = 64'h000080803333B3B3;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N35
dffeas \plat|nios2_gen2_0|cpu|E_src1[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[30] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[30]~28 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[30]~28_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [30] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op [0]) # (!\plat|nios2_gen2_0|cpu|E_src1 [30]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [30] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op [0] & !\plat|nios2_gen2_0|cpu|E_src1 [30])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src1 [30]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[30]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[30]~28 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[30]~28 .lut_mask = 64'h8585858556565656;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[30]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[30]~30 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[30]~30_combout  = ( \plat|nios2_gen2_0|cpu|Add2~93_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) # 
// (\plat|nios2_gen2_0|cpu|E_logic_result[30]~28_combout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [30])))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~93_sumout  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|E_logic_result[30]~28_combout  & ((\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [30])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_logic_result[30]~28_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [30]),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[30]~30 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[30]~30 .lut_mask = 64'h05330533F533F533;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N4
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[30]~30_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[30] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y15_N37
dffeas \plat|nios2_gen2_0|cpu|E_src1[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N11
dffeas \plat|nios2_gen2_0|cpu|E_src2[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_lo[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[3]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[3]~1_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [3] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|E_src1 [3]) # (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [3] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|E_src1 [3] & !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & (\plat|nios2_gen2_0|cpu|E_src1 [3])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [3]),
	.datad(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[3]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[3]~1 .lut_mask = 64'hA505A505555A555A;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[3]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[3]~2_combout  = ( \plat|nios2_gen2_0|cpu|E_logic_result[3]~1_combout  & ( \plat|nios2_gen2_0|cpu|Add2~5_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [3]) ) ) ) # 
// ( !\plat|nios2_gen2_0|cpu|E_logic_result[3]~1_combout  & ( \plat|nios2_gen2_0|cpu|Add2~5_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result [3])) ) ) ) # ( \plat|nios2_gen2_0|cpu|E_logic_result[3]~1_combout  & ( !\plat|nios2_gen2_0|cpu|Add2~5_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result [3])) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_logic_result[3]~1_combout  & ( !\plat|nios2_gen2_0|cpu|Add2~5_sumout  & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [3] & 
// \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [3]),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datae(!\plat|nios2_gen2_0|cpu|E_logic_result[3]~1_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[3]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[3]~2 .lut_mask = 64'h00330F33F033FF33;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N29
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[4]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[4]~2_combout  = (!\plat|nios2_gen2_0|cpu|E_src2 [4] & ((!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src1 [4])) # 
// (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src1 [4]))))) # (\plat|nios2_gen2_0|cpu|E_src2 [4] & (!\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src1 
// [4])))))

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_src2 [4]),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[4]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[4]~2 .lut_mask = 64'h831E831E831E831E;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N25
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~2_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[4]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[4]~3_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE_q  ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & (\plat|nios2_gen2_0|cpu|Add2~9_sumout )) # (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ((\plat|nios2_gen2_0|cpu|E_logic_result[4]~2_combout ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Add2~9_sumout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[4]~2_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[4]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[4]~3 .lut_mask = 64'h4747474700FF00FF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N14
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N28
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~9_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y13_N16
dffeas \plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[6]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[15]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[6]~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[6]~9_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op [0] & ( (!\plat|nios2_gen2_0|cpu|E_src1 [6] & (\plat|nios2_gen2_0|cpu|R_logic_op [1] & \plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE_q )) # 
// (\plat|nios2_gen2_0|cpu|E_src1 [6] & (!\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (!\plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE_q ))) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op [0] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ 
// (((\plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE_q ) # (\plat|nios2_gen2_0|cpu|E_src1 [6]))) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_src1 [6]),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[6]~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[6]~9 .lut_mask = 64'hC30FC30F033C033C;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[6]~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[6]~10_combout  = ( \plat|nios2_gen2_0|cpu|E_logic_result[6]~9_combout  & ( \plat|nios2_gen2_0|cpu|Add2~37_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE_q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_logic_result[6]~9_combout  & ( \plat|nios2_gen2_0|cpu|Add2~37_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE_q )) ) ) ) # ( \plat|nios2_gen2_0|cpu|E_logic_result[6]~9_combout  & ( 
// !\plat|nios2_gen2_0|cpu|Add2~37_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE_q )) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_logic_result[6]~9_combout  & ( !\plat|nios2_gen2_0|cpu|Add2~37_sumout  & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|E_logic_result[6]~9_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[6]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[6]~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[6]~10 .lut_mask = 64'h05053535C5C5F5F5;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[6]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N29
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|E_alu_result[6]~10_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N43
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~8_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[7]~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[7]~8_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op [0] & ( (!\plat|nios2_gen2_0|cpu|E_src2 [7] & (\plat|nios2_gen2_0|cpu|R_logic_op [1] & \plat|nios2_gen2_0|cpu|E_src1 [7])) # (\plat|nios2_gen2_0|cpu|E_src2 [7] & 
// (!\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (!\plat|nios2_gen2_0|cpu|E_src1 [7]))) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op [0] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((\plat|nios2_gen2_0|cpu|E_src1 [7]) # (\plat|nios2_gen2_0|cpu|E_src2 [7]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src2 [7]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [7]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[7]~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[7]~8 .lut_mask = 64'hA50FA50F055A055A;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[7]~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[7]~9_combout  = ( \plat|nios2_gen2_0|cpu|Add2~33_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[7]~8_combout 
// )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [7])))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~33_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ((\plat|nios2_gen2_0|cpu|E_logic_result[7]~8_combout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [7])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [7]),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[7]~8_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[7]~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[7]~9 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N56
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[7]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y15_N5
dffeas \plat|nios2_gen2_0|cpu|E_src2[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[9]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[15]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[9]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[9]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[9]~6_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op [1] & ( (!\plat|nios2_gen2_0|cpu|E_src1 [9] & ((\plat|nios2_gen2_0|cpu|E_src2[9]~DUPLICATE_q ))) # (\plat|nios2_gen2_0|cpu|E_src1 [9] & 
// ((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2[9]~DUPLICATE_q ))) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_src1 [9] & 
// !\plat|nios2_gen2_0|cpu|E_src2[9]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|E_src1 [9] & \plat|nios2_gen2_0|cpu|E_src2[9]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [9]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[9]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[9]~6 .lut_mask = 64'hC003C0030FFC0FFC;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[9]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[9]~7_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \plat|nios2_gen2_0|cpu|Add2~25_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_logic_result[9]~6_combout )) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [9]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \plat|nios2_gen2_0|cpu|Add2~25_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result [9]) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( !\plat|nios2_gen2_0|cpu|Add2~25_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_logic_result[9]~6_combout )) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [9]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( !\plat|nios2_gen2_0|cpu|Add2~25_sumout  & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [9] & 
// \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_logic_result[9]~6_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [9]),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[9]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[9]~7 .lut_mask = 64'h03035353F3F35353;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N43
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[9]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[10]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[10]~5_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [10] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|E_src2 [10]) # (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [10] & ( (!\plat|nios2_gen2_0|cpu|E_src2 [10] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|R_logic_op [1])) # (\plat|nios2_gen2_0|cpu|E_src2 [10] & ((\plat|nios2_gen2_0|cpu|R_logic_op 
// [1]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src2 [10]),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[10]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[10]~5 .lut_mask = 64'h858585851E1E1E1E;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[10]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[10]~6_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|Add2~21_sumout  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[10]~DUPLICATE_q  ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|Add2~21_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\plat|nios2_gen2_0|cpu|E_logic_result[10]~5_combout ) ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|Add2~21_sumout  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[10]~DUPLICATE_q  ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( 
// !\plat|nios2_gen2_0|cpu|Add2~21_sumout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & \plat|nios2_gen2_0|cpu|E_logic_result[10]~5_combout ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[10]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[10]~5_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[10]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[10]~6 .lut_mask = 64'h00550F0FAAFF0F0F;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N59
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[10]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y14_N58
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[11]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[11] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y15_N4
dffeas \plat|nios2_gen2_0|cpu|E_src1[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[12] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[12]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[12]~3_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [12] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2 [12]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [12] & ( (!\plat|nios2_gen2_0|cpu|E_src2 [12] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|R_logic_op [1])) # (\plat|nios2_gen2_0|cpu|E_src2 [12] & ((\plat|nios2_gen2_0|cpu|R_logic_op 
// [1]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_src2 [12]),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|E_src1 [12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[12]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[12]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[12]~3 .lut_mask = 64'h83831E1E83831E1E;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[12]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[12]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[12]~4_combout  = ( \plat|nios2_gen2_0|cpu|Add2~13_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[12]~3_combout 
// )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [12])))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~13_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ((\plat|nios2_gen2_0|cpu|E_logic_result[12]~3_combout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [12])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [12]),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[12]~3_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[12]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[12]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[12]~4 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[12]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N50
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[12]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[12] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y14_N34
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[13]~14_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[13]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_mem_byte_en[3]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) # (\plat|nios2_gen2_0|cpu|Add2~73_sumout ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// ( ((\plat|nios2_gen2_0|cpu|Add2~81_sumout  & \plat|nios2_gen2_0|cpu|Add2~73_sumout )) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Add2~81_sumout ),
	.datab(!\plat|nios2_gen2_0|cpu|Add2~73_sumout ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[3]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[3]~3 .lut_mask = 64'h11FF11FFFF33FF33;
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N20
dffeas \plat|nios2_gen2_0|cpu|d_byteenable[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_byteenable[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[30]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[30]~6_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [30])) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]))) ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( 
// \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] ) )

	.dataa(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[30]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[30]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[30]~6 .lut_mask = 64'h00FF00FF47474747;
defparam \plat|nios2_gen2_0|cpu|E_st_data[30]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N14
dffeas \plat|nios2_gen2_0|cpu|d_writedata[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_data[30]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[30] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|nios2_gen2_0|cpu|d_writedata [30],\plat|nios2_gen2_0|cpu|d_writedata [28]}),
	.portaaddr({\plat|nios2_gen2_0|cpu|W_alu_result[13]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [12],\plat|nios2_gen2_0|cpu|W_alu_result [11],\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ,
\plat|nios2_gen2_0|cpu|W_alu_result [8],\plat|nios2_gen2_0|cpu|W_alu_result [7],\plat|nios2_gen2_0|cpu|W_alu_result [6],\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [4],\plat|nios2_gen2_0|cpu|W_alu_result [3],
\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q }),
	.portabyteenamasks({\plat|nios2_gen2_0|cpu|d_byteenable [3]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .init_file = "platform_ram_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .logical_ram_name = "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~6 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~6_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [30] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~6 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~6 .lut_mask = 64'h0000000055555555;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_rshift8~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_align_cycle [1] & ( (!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0] & (\plat|nios2_gen2_0|cpu|W_alu_result [1] & (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// \plat|nios2_gen2_0|cpu|W_alu_result [0]))) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0] & \plat|nios2_gen2_0|cpu|W_alu_result [0])) # 
// (\plat|nios2_gen2_0|cpu|W_alu_result [1]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0]),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [1]),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [0]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_rshift8~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_rshift8~0 .lut_mask = 64'h030B030B00020002;
defparam \plat|nios2_gen2_0|cpu|av_ld_rshift8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N44
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~28 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~28_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [6] & ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [6] & ( ((\plat|nios2_gen2_0|cpu|W_alu_result [30] & !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [6] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [30] & !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [30]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~28 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~28 .lut_mask = 64'h0A0000005F555555;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N47
dffeas \plat|nios2_gen2_0|cpu|E_src1[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[29] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[29]~29 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[29]~29_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op [1] & ( (!\plat|nios2_gen2_0|cpu|E_src1 [29] & (\plat|nios2_gen2_0|cpu|E_src2 [29])) # (\plat|nios2_gen2_0|cpu|E_src1 [29] & ((!\plat|nios2_gen2_0|cpu|E_src2 [29]) 
// # (!\plat|nios2_gen2_0|cpu|R_logic_op [0]))) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] & ( (!\plat|nios2_gen2_0|cpu|E_src1 [29] & (!\plat|nios2_gen2_0|cpu|E_src2 [29] & !\plat|nios2_gen2_0|cpu|R_logic_op [0])) # (\plat|nios2_gen2_0|cpu|E_src1 [29] & 
// (\plat|nios2_gen2_0|cpu|E_src2 [29] & \plat|nios2_gen2_0|cpu|R_logic_op [0])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src1 [29]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [29]),
	.datad(!\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[29]~29 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[29]~29 .lut_mask = 64'hA005A0055F5A5F5A;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[29]~31 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[29]~31_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|Add2~97_sumout  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [29] ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|Add2~97_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\plat|nios2_gen2_0|cpu|E_logic_result[29]~29_combout ) ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|Add2~97_sumout  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [29] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|Add2~97_sumout  
// & ( (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & \plat|nios2_gen2_0|cpu|E_logic_result[29]~29_combout ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [29]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[29]~29_combout ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[29]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[29]~31 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[29]~31 .lut_mask = 64'h03035555CFCF5555;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[29]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N34
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[29]~31_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[29] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[31]~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[31]~8_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] & ( 
// \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]) # 
// (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] & ( 
// \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ((!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ))) ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] & ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ((\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout 
// ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] & ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[31]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[31]~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[31]~8 .lut_mask = 64'h2222272772727777;
defparam \plat|nios2_gen2_0|cpu|E_st_data[31]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N20
dffeas \plat|nios2_gen2_0|cpu|d_writedata[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_data[31]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[31] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|nios2_gen2_0|cpu|d_writedata [31],\plat|nios2_gen2_0|cpu|d_writedata [29]}),
	.portaaddr({\plat|nios2_gen2_0|cpu|W_alu_result [13],\plat|nios2_gen2_0|cpu|W_alu_result [12],\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ,
\plat|nios2_gen2_0|cpu|W_alu_result [8],\plat|nios2_gen2_0|cpu|W_alu_result [7],\plat|nios2_gen2_0|cpu|W_alu_result [6],\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [4],\plat|nios2_gen2_0|cpu|W_alu_result [3],
\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q }),
	.portabyteenamasks({\plat|nios2_gen2_0|cpu|d_byteenable [3]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .init_file = "platform_ram_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .logical_ram_name = "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~7 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~7_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [29] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~7 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N28
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~29 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~29_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [5] ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( (\plat|nios2_gen2_0|cpu|W_alu_result [29] & 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result [29]),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [5]),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~29 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~29 .lut_mask = 64'h5000500033333333;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N29
dffeas \plat|nios2_gen2_0|cpu|E_src1[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[28] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[28]~26 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[28]~26_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [28] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op [0]) # (!\plat|nios2_gen2_0|cpu|E_src1 [28]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [28] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op [0] & !\plat|nios2_gen2_0|cpu|E_src1 [28])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src1 [28]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [28]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[28]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[28]~26 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[28]~26 .lut_mask = 64'hA055A055555A555A;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[28]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[28]~28 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[28]~28_combout  = ( \plat|nios2_gen2_0|cpu|Add2~129_sumout  & ( \plat|nios2_gen2_0|cpu|E_logic_result[28]~26_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ) # 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result [28]) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~129_sumout  & ( \plat|nios2_gen2_0|cpu|E_logic_result[28]~26_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [28]))) ) ) ) # ( \plat|nios2_gen2_0|cpu|Add2~129_sumout  & ( 
// !\plat|nios2_gen2_0|cpu|E_logic_result[28]~26_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [28]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~129_sumout  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[28]~26_combout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result [28]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [28]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|Add2~129_sumout ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[28]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[28]~28 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[28]~28 .lut_mask = 64'h05058D8D2727AFAF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N22
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[28]~28_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[28] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y14_N52
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~26 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~26_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [4] ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( (\plat|nios2_gen2_0|cpu|W_alu_result [28] & 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q )) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result [28]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [4]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~26 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~26 .lut_mask = 64'h4040404000FF00FF;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N11
dffeas \plat|nios2_gen2_0|cpu|E_src1[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[27] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y14_N31
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~30_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [27]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[27]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[27]~27 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[27]~27_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op [1] & ( (!\plat|nios2_gen2_0|cpu|E_src2 [27] & ((\plat|nios2_gen2_0|cpu|E_src1 [27]))) # (\plat|nios2_gen2_0|cpu|E_src2 [27] & ((!\plat|nios2_gen2_0|cpu|R_logic_op 
// [0]) # (!\plat|nios2_gen2_0|cpu|E_src1 [27]))) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [0] & (!\plat|nios2_gen2_0|cpu|E_src2 [27] & !\plat|nios2_gen2_0|cpu|E_src1 [27])) # (\plat|nios2_gen2_0|cpu|R_logic_op 
// [0] & (\plat|nios2_gen2_0|cpu|E_src2 [27] & \plat|nios2_gen2_0|cpu|E_src1 [27])) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [27]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [27]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[27]~27 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[27]~27 .lut_mask = 64'hC003C0030FFC0FFC;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[27]~29 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[27]~29_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \plat|nios2_gen2_0|cpu|Add2~133_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|E_logic_result[27]~27_combout 
// ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result[27]~DUPLICATE_q )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \plat|nios2_gen2_0|cpu|Add2~133_sumout  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result[27]~DUPLICATE_q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( !\plat|nios2_gen2_0|cpu|Add2~133_sumout  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|E_logic_result[27]~27_combout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result[27]~DUPLICATE_q )) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( !\plat|nios2_gen2_0|cpu|Add2~133_sumout  & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result[27]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[27]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[27]~27_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~133_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[27]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[27]~29 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[27]~29 .lut_mask = 64'h030303F3F3F303F3;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[27]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N38
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[27]~29_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[27] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~27 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~27_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [3] ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [3] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & \plat|nios2_gen2_0|cpu|W_alu_result [27])) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [3] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & \plat|nios2_gen2_0|cpu|W_alu_result [27])) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [27]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~27 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~27 .lut_mask = 64'h080800000808FFFF;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[25]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[25]~4_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1])))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (((\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )) # 
// (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9] & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1])))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] & ((!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datab(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[25]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[25]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[25]~4 .lut_mask = 64'h35303530353F353F;
defparam \plat|nios2_gen2_0|cpu|E_st_data[25]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N50
dffeas \plat|nios2_gen2_0|cpu|d_writedata[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_data[25]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[25] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[26]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[26]~3_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (((\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) # 
// (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] & !\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[26]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[26]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[26]~3 .lut_mask = 64'h4744474447774777;
defparam \plat|nios2_gen2_0|cpu|E_st_data[26]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N56
dffeas \plat|nios2_gen2_0|cpu|d_writedata[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_data[26]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[26] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|nios2_gen2_0|cpu|d_writedata [26],\plat|nios2_gen2_0|cpu|d_writedata [25]}),
	.portaaddr({\plat|nios2_gen2_0|cpu|W_alu_result[13]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [12],\plat|nios2_gen2_0|cpu|W_alu_result [11],\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ,
\plat|nios2_gen2_0|cpu|W_alu_result [8],\plat|nios2_gen2_0|cpu|W_alu_result [7],\plat|nios2_gen2_0|cpu|W_alu_result [6],\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [4],\plat|nios2_gen2_0|cpu|W_alu_result [3],
\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q }),
	.portabyteenamasks({\plat|nios2_gen2_0|cpu|d_byteenable [3]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .init_file = "platform_ram_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .logical_ram_name = "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~3 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~3_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [26] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N5
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[26]~20 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[26]~20_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [26] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2 [26]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [26] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src2 [26])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src2 
// [26]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[26]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[26]~20 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[26]~20 .lut_mask = 64'h8383838336363636;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[26]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N34
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~27_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [26]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[26] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[26]~22 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[26]~22_combout  = ( \plat|nios2_gen2_0|cpu|Add2~105_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # 
// ((\plat|nios2_gen2_0|cpu|E_logic_result[26]~20_combout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [26])))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~105_sumout  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & (\plat|nios2_gen2_0|cpu|E_logic_result[26]~20_combout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [26])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[26]~20_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [26]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[26]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[26]~22 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[26]~22 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[26]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N32
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[26]~22_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[26] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~20 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~20_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [2] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( 
// \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [2] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( (\plat|nios2_gen2_0|cpu|W_alu_result [26] & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [2]),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [26]),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~20 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~20 .lut_mask = 64'h3030000055555555;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N53
dffeas \plat|nios2_gen2_0|cpu|E_src1[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[31] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y14_N56
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~22_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [31]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[31] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~24 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~24_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [29] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [31]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [29] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [31]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~24 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~24 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N50
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~24_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [30]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[30] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~31 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~31_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [28] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [30]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [28] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [30]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~31 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~31 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N44
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~31_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [29]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[29] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~29 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~29_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[27]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [29]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result[27]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [29]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~29 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~29 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N28
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~29_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [28]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[28] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~30 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~30_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [28] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q ) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [28] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~30 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~30 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N32
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~30_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [27]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[27] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~27 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~27_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [27] ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result [25] ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [25]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~27 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~27 .lut_mask = 64'h555555550F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N35
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~27_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [26]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~28 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~28_combout  = (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result [24])) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & 
// ((\plat|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q )))

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [24]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~28 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~28 .lut_mask = 64'h4747474747474747;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N2
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~28_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [25]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[25] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[25]~21 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[25]~21_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [25] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src1 [25]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [25] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src1 [25])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src1 
// [25]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[25]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[25]~21 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[25]~21 .lut_mask = 64'h8383838336363636;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[25]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[25]~23 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[25]~23_combout  = ( \plat|nios2_gen2_0|cpu|E_logic_result[25]~21_combout  & ( \plat|nios2_gen2_0|cpu|Add2~109_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ) # 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result [25]) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_logic_result[25]~21_combout  & ( \plat|nios2_gen2_0|cpu|Add2~109_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [25]))) ) ) ) # ( \plat|nios2_gen2_0|cpu|E_logic_result[25]~21_combout  & ( 
// !\plat|nios2_gen2_0|cpu|Add2~109_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [25]))) ) 
// ) ) # ( !\plat|nios2_gen2_0|cpu|E_logic_result[25]~21_combout  & ( !\plat|nios2_gen2_0|cpu|Add2~109_sumout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [25]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [25]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|E_logic_result[25]~21_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[25]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[25]~23 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[25]~23 .lut_mask = 64'h050527278D8DAFAF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[25]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N10
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[25]~23_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[25] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~4 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~4_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [25] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~4 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N7
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~21 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~21_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( ((\plat|nios2_gen2_0|cpu|W_alu_result [25] & !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (\plat|nios2_gen2_0|cpu|W_alu_result [25] & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|R_ctrl_ld~q )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result [25]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [1]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~21 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~21 .lut_mask = 64'h500050FF000000FF;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N17
dffeas \plat|nios2_gen2_0|cpu|E_src1[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[24] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[24]~19 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[24]~19_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [24] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2 [24]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [24] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src2 [24])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src2 
// [24]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[24]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[24]~19 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[24]~19 .lut_mask = 64'h8383838336363636;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[24]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N4
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[24]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~26_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [24]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[24]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[24]~21 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[24]~21_combout  = ( \plat|nios2_gen2_0|cpu|Add2~101_sumout  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[24]~DUPLICATE_q  & ( ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # 
// (\plat|nios2_gen2_0|cpu|E_logic_result[24]~19_combout )) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~101_sumout  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[24]~DUPLICATE_q  & ( 
// ((\plat|nios2_gen2_0|cpu|E_logic_result[24]~19_combout  & \plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|Add2~101_sumout  & ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result[24]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\plat|nios2_gen2_0|cpu|E_logic_result[24]~19_combout ))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|Add2~101_sumout  & ( !\plat|nios2_gen2_0|cpu|E_shift_rot_result[24]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|E_logic_result[24]~19_combout  & 
// \plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[24]~19_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datae(!\plat|nios2_gen2_0|cpu|Add2~101_sumout ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[24]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[24]~21 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[24]~21 .lut_mask = 64'h000AAA0A555FFF5F;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[24]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N26
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[24]~21_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[24] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[27]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[27]~2_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (((\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) # 
// (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & !\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datac(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[27]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[27]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[27]~2 .lut_mask = 64'h2722272227772777;
defparam \plat|nios2_gen2_0|cpu|E_st_data[27]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N26
dffeas \plat|nios2_gen2_0|cpu|d_writedata[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_data[27]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[27] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|nios2_gen2_0|cpu|d_writedata [27],\plat|nios2_gen2_0|cpu|d_writedata [24]}),
	.portaaddr({\plat|nios2_gen2_0|cpu|W_alu_result [13],\plat|nios2_gen2_0|cpu|W_alu_result [12],\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ,
\plat|nios2_gen2_0|cpu|W_alu_result [8],\plat|nios2_gen2_0|cpu|W_alu_result [7],\plat|nios2_gen2_0|cpu|W_alu_result [6],\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [4],\plat|nios2_gen2_0|cpu|W_alu_result [3],
\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q }),
	.portabyteenamasks({\plat|nios2_gen2_0|cpu|d_byteenable [3]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .init_file = "platform_ram_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~1 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~1_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [24] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N16
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~19 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~19_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [0] & ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [0] & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( ((\plat|nios2_gen2_0|cpu|W_alu_result [24] & !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [0] & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (\plat|nios2_gen2_0|cpu|W_alu_result [24] & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|R_ctrl_ld~q )) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [24]),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [0]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~19 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~19 .lut_mask = 64'h300030FF000000FF;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N38
dffeas \plat|nios2_gen2_0|cpu|E_src1[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[23] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y14_N8
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~25_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[23] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~26 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~26_combout  = (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result [23])) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & 
// ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [25])))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [23]),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~26 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~26 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N5
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~26_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [24]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[24] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~25 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~25_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [24]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [24]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~25 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~25 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N7
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~25_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[23]~22 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[23]~22_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [23] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2 [23]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [23] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src2 [23])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src2 
// [23]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [23]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[23]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[23]~22 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[23]~22 .lut_mask = 64'hA055A055555A555A;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[23]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[23]~24 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[23]~24_combout  = ( \plat|nios2_gen2_0|cpu|Add2~113_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # 
// ((\plat|nios2_gen2_0|cpu|E_logic_result[23]~22_combout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~113_sumout  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ((\plat|nios2_gen2_0|cpu|E_logic_result[23]~22_combout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[23]~22_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[23]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[23]~24 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[23]~24 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[23]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N35
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[23]~24_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[23] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~22 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~22_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \plat|nios2_gen2_0|cpu|W_alu_result [23] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE_q  ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( 
// \plat|nios2_gen2_0|cpu|W_alu_result [23] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( !\plat|nios2_gen2_0|cpu|W_alu_result [23] & ( 
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~22 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~22 .lut_mask = 64'h00000F0FCC000F0F;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N59
dffeas \plat|nios2_gen2_0|cpu|E_src1[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[22] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y15_N56
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~23_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[22]~23 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[22]~23_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [22] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src1 [22]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [22] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src1 [22])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src1 
// [22]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[22]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[22]~23 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[22]~23 .lut_mask = 64'h8383838336363636;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[22]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[22]~25 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[22]~25_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|Add2~117_sumout  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q  ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|Add2~117_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\plat|nios2_gen2_0|cpu|E_logic_result[22]~23_combout ) ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|Add2~117_sumout  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q  ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( 
// !\plat|nios2_gen2_0|cpu|Add2~117_sumout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & \plat|nios2_gen2_0|cpu|E_logic_result[22]~23_combout ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[22]~23_combout ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[22]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[22]~25 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[22]~25 .lut_mask = 64'h03035555CFCF5555;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[22]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N49
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[22]~25_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[22] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[20]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[20]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[20]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[23]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout  & ( \plat|nios2_gen2_0|cpu|D_iw [4] ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ) # 
// (\plat|nios2_gen2_0|cpu|D_iw [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[23]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[23]~0 .lut_mask = 64'hFF0FFF0F0F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|E_st_data[23]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N8
dffeas \plat|nios2_gen2_0|cpu|d_writedata[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[20]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[20] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y15_N50
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[5]~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y14_N19
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_mem_byte_en[2]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout  = ( \plat|nios2_gen2_0|cpu|Add2~73_sumout  & ( (!\plat|nios2_gen2_0|cpu|Add2~81_sumout ) # ((\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout )) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|Add2~73_sumout  & ( !\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  $ (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Add2~81_sumout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[2]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[2]~2 .lut_mask = 64'h0FF00FF0AFFFAFFF;
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N47
dffeas \plat|nios2_gen2_0|cpu|d_byteenable[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_byteenable[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[22]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[22]~feeder_combout  = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[22]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[22]~feeder .lut_mask = 64'h3333333333333333;
defparam \plat|nios2_gen2_0|cpu|d_writedata[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N56
dffeas \plat|nios2_gen2_0|cpu|d_writedata[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[22]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[22] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|nios2_gen2_0|cpu|d_writedata [22],\plat|nios2_gen2_0|cpu|d_writedata [20]}),
	.portaaddr({\plat|nios2_gen2_0|cpu|W_alu_result[13]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [12],\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ,
\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [7],\plat|nios2_gen2_0|cpu|W_alu_result [6],\plat|nios2_gen2_0|cpu|W_alu_result [5],\plat|nios2_gen2_0|cpu|W_alu_result [4],\plat|nios2_gen2_0|cpu|W_alu_result [3],
\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q }),
	.portabyteenamasks({\plat|nios2_gen2_0|cpu|d_byteenable [2]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .init_file = "platform_ram_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .logical_ram_name = "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~5_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [6] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [22] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [6] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [22] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & ((!\plat|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [6] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a 
// [22] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [6] & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [22] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [6]),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~5 .lut_mask = 64'h110011551B0A1B5F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N40
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~23 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~23_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [6] ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [6] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  
// & \plat|nios2_gen2_0|cpu|W_alu_result [22]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [22]),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [6]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~23 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~23 .lut_mask = 64'h22220F0F00000F0F;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N50
dffeas \plat|nios2_gen2_0|cpu|E_src1[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[21] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y15_N53
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~21_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [21]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[21] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~23 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~23_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [21]) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [21]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~23 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~23 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N55
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~23_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[22] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~21 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~21_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [20] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [22]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [20] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [22]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [22]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~21 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~21 .lut_mask = 64'h00330033CCFFCCFF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N52
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~21_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [21]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[21]~24 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[21]~24_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [21] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2 [21]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [21] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src2 [21])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src2 
// [21]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[21]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[21]~24 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[21]~24 .lut_mask = 64'h8383838336363636;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[21]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[21]~26 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[21]~26_combout  = ( \plat|nios2_gen2_0|cpu|Add2~121_sumout  & ( \plat|nios2_gen2_0|cpu|E_logic_result[21]~24_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ) # 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE_q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~121_sumout  & ( \plat|nios2_gen2_0|cpu|E_logic_result[21]~24_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE_q ))) ) ) ) # ( \plat|nios2_gen2_0|cpu|Add2~121_sumout  & ( 
// !\plat|nios2_gen2_0|cpu|E_logic_result[21]~24_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// ((\plat|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE_q ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~121_sumout  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[21]~24_combout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|Add2~121_sumout ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[21]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[21]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[21]~26 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[21]~26 .lut_mask = 64'h05058D8D2727AFAF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[21]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N49
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[21]~26_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[21] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[21]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[21]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[21]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N14
dffeas \plat|nios2_gen2_0|cpu|d_writedata[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[21]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[21] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[23]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[23]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[23]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N41
dffeas \plat|nios2_gen2_0|cpu|d_writedata[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[23]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[23] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|nios2_gen2_0|cpu|d_writedata [23],\plat|nios2_gen2_0|cpu|d_writedata [21]}),
	.portaaddr({\plat|nios2_gen2_0|cpu|W_alu_result[13]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [12],\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ,
\plat|nios2_gen2_0|cpu|W_alu_result [8],\plat|nios2_gen2_0|cpu|W_alu_result [7],\plat|nios2_gen2_0|cpu|W_alu_result [6],\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [4],\plat|nios2_gen2_0|cpu|W_alu_result [3],
\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q }),
	.portabyteenamasks({\plat|nios2_gen2_0|cpu|d_byteenable [2]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .init_file = "platform_ram_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .logical_ram_name = "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~7_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [21] & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [5] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [21] & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [5] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) 
// ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [21] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [5] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [21] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data 
// [5] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [21]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~7 .lut_mask = 64'h101010BA151515BF;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N58
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~24 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~24_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [5] & ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [5] & ( ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & \plat|nios2_gen2_0|cpu|W_alu_result [21])) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data [5] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [21] & !\plat|nios2_gen2_0|cpu|R_ctrl_ld~q )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [21]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~24 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~24 .lut_mask = 64'h0A0000000AFF00FF;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N7
dffeas \plat|nios2_gen2_0|cpu|E_src1[18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[18]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y15_N25
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1[18]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~15 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~15_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [20] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [20] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~15 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~15 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N29
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~15_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [19]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[19] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~19 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~19_combout  = (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result [19])) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & 
// ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [21])))

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [19]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~19 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~19 .lut_mask = 64'h4747474747474747;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N49
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~19_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [20]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[20] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[20]~25 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[20]~25_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [20] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2 [20]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [20] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src2 [20])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src2 
// [20]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[20]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[20]~25 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[20]~25 .lut_mask = 64'h8383838336363636;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[20]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[20]~27 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[20]~27_combout  = ( \plat|nios2_gen2_0|cpu|E_logic_result[20]~25_combout  & ( \plat|nios2_gen2_0|cpu|Add2~125_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ) # 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result [20]) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_logic_result[20]~25_combout  & ( \plat|nios2_gen2_0|cpu|Add2~125_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [20]))) ) ) ) # ( \plat|nios2_gen2_0|cpu|E_logic_result[20]~25_combout  & ( 
// !\plat|nios2_gen2_0|cpu|Add2~125_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [20]))) ) 
// ) ) # ( !\plat|nios2_gen2_0|cpu|E_logic_result[20]~25_combout  & ( !\plat|nios2_gen2_0|cpu|Add2~125_sumout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [20]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [20]),
	.datae(!\plat|nios2_gen2_0|cpu|E_logic_result[20]~25_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[20]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[20]~27 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[20]~27 .lut_mask = 64'h00550A5FA0F5AAFF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[20]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N46
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[20]~27_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[20] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~25 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~25_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \plat|nios2_gen2_0|cpu|W_alu_result [20] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data[4]~DUPLICATE_q  ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( 
// \plat|nios2_gen2_0|cpu|W_alu_result [20] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( !\plat|nios2_gen2_0|cpu|W_alu_result [20] & ( 
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data[4]~DUPLICATE_q  ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data[4]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~25 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~25 .lut_mask = 64'h00003333A0A03333;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[24]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[24]~1_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24])) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & 
// ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[24]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[24]~1 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \plat|nios2_gen2_0|cpu|E_st_data[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y13_N38
dffeas \plat|nios2_gen2_0|cpu|d_writedata[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_data[24]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[24] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~2 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~2_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [27] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [27]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~2 .lut_mask = 64'h0000555500005555;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N34
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[19]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[19]~feeder_combout  = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[19]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[19]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N59
dffeas \plat|nios2_gen2_0|cpu|d_writedata[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[19]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[19] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|nios2_gen2_0|cpu|d_writedata [19],\plat|nios2_gen2_0|cpu|d_writedata [16]}),
	.portaaddr({\plat|nios2_gen2_0|cpu|W_alu_result [13],\plat|nios2_gen2_0|cpu|W_alu_result [12],\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ,
\plat|nios2_gen2_0|cpu|W_alu_result [8],\plat|nios2_gen2_0|cpu|W_alu_result [7],\plat|nios2_gen2_0|cpu|W_alu_result [6],\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [4],\plat|nios2_gen2_0|cpu|W_alu_result [3],
\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q }),
	.portabyteenamasks({\plat|nios2_gen2_0|cpu|d_byteenable [2]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .init_file = "platform_ram_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~1_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [3] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [19] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [3] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [19] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & ((!\plat|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [3] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a 
// [19] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [3] & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [19] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [3]),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~1 .lut_mask = 64'h110011551B0A1B5F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N47
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y15_N28
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~15_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [19]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[19]~15 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[19]~15_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op [1] & ( \plat|nios2_gen2_0|cpu|E_src1 [19] & ( (!\plat|nios2_gen2_0|cpu|E_src2 [19]) # (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_logic_op [1] & ( \plat|nios2_gen2_0|cpu|E_src1 [19] & ( (\plat|nios2_gen2_0|cpu|E_src2 [19] & \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_logic_op [1] & ( !\plat|nios2_gen2_0|cpu|E_src1 
// [19] & ( \plat|nios2_gen2_0|cpu|E_src2 [19] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] & ( !\plat|nios2_gen2_0|cpu|E_src1 [19] & ( (!\plat|nios2_gen2_0|cpu|E_src2 [19] & !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_src2 [19]),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[19]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[19]~15 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[19]~15 .lut_mask = 64'hC0C033330303FCFC;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[19]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[19]~16 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[19]~16_combout  = ( \plat|nios2_gen2_0|cpu|Add2~61_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[19]~15_combout 
// )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~61_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ((\plat|nios2_gen2_0|cpu|E_logic_result[19]~15_combout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[19]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[19]~15_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[19]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[19]~16 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[19]~16 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[19]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N52
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[19]~16_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[19] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~16 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~16_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [19] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\plat|nios2_gen2_0|cpu|av_ld_byte2_data [3])))) ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result [19] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte2_data [3]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [3]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~16 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~16 .lut_mask = 64'h050505058D058D05;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N11
dffeas \plat|nios2_gen2_0|cpu|d_writedata[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[17]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[17] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[18]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[18]~feeder_combout  = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[18]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|d_writedata[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N38
dffeas \plat|nios2_gen2_0|cpu|d_writedata[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[18]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[18] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|nios2_gen2_0|cpu|d_writedata [18],\plat|nios2_gen2_0|cpu|d_writedata [17]}),
	.portaaddr({\plat|nios2_gen2_0|cpu|W_alu_result[13]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [12],\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ,
\plat|nios2_gen2_0|cpu|W_alu_result [8],\plat|nios2_gen2_0|cpu|W_alu_result [7],\plat|nios2_gen2_0|cpu|W_alu_result [6],\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [4],\plat|nios2_gen2_0|cpu|W_alu_result [3],
\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q }),
	.portabyteenamasks({\plat|nios2_gen2_0|cpu|d_byteenable [2]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .init_file = "platform_ram_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~3_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [17] & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [17] & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) 
// ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [17] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [17] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data 
// [1] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [17]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~3 .lut_mask = 64'h101010BA151515BF;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N25
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~18 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~18_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [1] & ( ((!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [17] & !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data [1] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [17] & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [17]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~18 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~18 .lut_mask = 64'h080008005D555D55;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N53
dffeas \plat|nios2_gen2_0|cpu|d_writedata[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[16]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[16] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [16] & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [0] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [16] & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [0] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) 
// ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [16] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [0] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & ((!\plat|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [16] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data 
// [0] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [16]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0 .lut_mask = 64'h11001B0A11551B5F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N56
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y14_N58
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[16]~15_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~15 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~15_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\plat|nios2_gen2_0|cpu|av_ld_byte2_data [0])))) ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte2_data [0]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [0]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~15 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~15 .lut_mask = 64'h0055005580D580D5;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[3]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[3]~3_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # 
// ((\plat|nios2_gen2_0|cpu|D_iw [7])))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~5_sumout )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( 
// (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (\plat|nios2_gen2_0|cpu|R_src1~1_combout  & (\plat|nios2_gen2_0|cpu|D_iw [7]))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~5_sumout )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [7]),
	.datac(!\plat|nios2_gen2_0|cpu|Add0~5_sumout ),
	.datad(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[3]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[3]~3 .lut_mask = 64'h110F110FBB0FBB0F;
defparam \plat|nios2_gen2_0|cpu|R_src1[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N38
dffeas \plat|nios2_gen2_0|cpu|E_src1[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[3]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N34
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~1_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1[3]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~0_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [3] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result[1]~DUPLICATE_q ) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [3] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result[1]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N31
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~0_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~18 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~18_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [0] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE_q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [0] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE_q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~18 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~18 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N16
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~18_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[1]~20 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[1]~20_combout  = ( \plat|nios2_gen2_0|cpu|Add2~73_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[1]~18_combout 
// )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[1]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~73_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & (\plat|nios2_gen2_0|cpu|E_logic_result[1]~18_combout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[1]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[1]~18_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[1]~20 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[1]~20 .lut_mask = 64'h043704378CBF8CBF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[1]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N14
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[1]~20_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte0_data[4]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_align_cycle [0] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ) # ((!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1] & \plat|nios2_gen2_0|cpu|W_alu_result [1])) ) ) # 
// ( !\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ) # ((!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1] & ((\plat|nios2_gen2_0|cpu|W_alu_result [0]) # (\plat|nios2_gen2_0|cpu|W_alu_result [1]))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1] & (\plat|nios2_gen2_0|cpu|W_alu_result [1] & \plat|nios2_gen2_0|cpu|W_alu_result [0]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [1]),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [0]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[4]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[4]~0 .lut_mask = 64'hCEEFCEEFCECECECE;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout  ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ) # 
// (\plat|nios2_gen2_0|cpu|D_iw [4]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 .lut_mask = 64'hF5F5F5F5FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N14
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y15_N43
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~12_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y15_N22
dffeas \plat|nios2_gen2_0|cpu|E_src1[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[15]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[15]~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[15]~12_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [15] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src1[15]~DUPLICATE_q ))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [15] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src1[15]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & 
// ((\plat|nios2_gen2_0|cpu|E_src1[15]~DUPLICATE_q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[15]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[15]~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[15]~12 .lut_mask = 64'hA055A055555A555A;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[15]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[15]~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[15]~13_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|Add2~49_sumout  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q  ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|Add2~49_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\plat|nios2_gen2_0|cpu|E_logic_result[15]~12_combout ) ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|Add2~49_sumout  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q  ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( 
// !\plat|nios2_gen2_0|cpu|Add2~49_sumout  & ( (\plat|nios2_gen2_0|cpu|E_logic_result[15]~12_combout  & \plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[15]~12_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[15]~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[15]~13 .lut_mask = 64'h000F5555FF0F5555;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N5
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[15]~13_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~13_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( \plat|nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|av_ld_byte1_data [7] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( \plat|nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & 
// ((\plat|nios2_gen2_0|cpu|av_ld_byte1_data [7]))) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( !\plat|nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|av_ld_byte1_data [7] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) 
// # ( !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( !\plat|nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|av_ld_byte1_data [7] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [7]),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~13 .lut_mask = 64'h00330033AA330033;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N4
dffeas \plat|nios2_gen2_0|cpu|E_src1[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[14]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y15_N5
dffeas \plat|nios2_gen2_0|cpu|E_src1[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[14] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[14]~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[14]~11_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op [1] & ( (!\plat|nios2_gen2_0|cpu|E_src2[14]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|E_src1 [14])) # (\plat|nios2_gen2_0|cpu|E_src2[14]~DUPLICATE_q  & 
// ((!\plat|nios2_gen2_0|cpu|E_src1 [14]) # (!\plat|nios2_gen2_0|cpu|R_logic_op [0]))) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] & ( (!\plat|nios2_gen2_0|cpu|E_src2[14]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_src1 [14] & 
// !\plat|nios2_gen2_0|cpu|R_logic_op [0])) # (\plat|nios2_gen2_0|cpu|E_src2[14]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|E_src1 [14] & \plat|nios2_gen2_0|cpu|R_logic_op [0])) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_src2[14]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [14]),
	.datad(!\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[14]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[14]~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[14]~11 .lut_mask = 64'hC003C0033F3C3F3C;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[14]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[14]~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[14]~12_combout  = ( \plat|nios2_gen2_0|cpu|Add2~45_sumout  & ( \plat|nios2_gen2_0|cpu|E_logic_result[14]~11_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [14]) ) 
// ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~45_sumout  & ( \plat|nios2_gen2_0|cpu|E_logic_result[14]~11_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [14]))) ) ) ) # ( \plat|nios2_gen2_0|cpu|Add2~45_sumout  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[14]~11_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [14]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~45_sumout  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[14]~11_combout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  
// & \plat|nios2_gen2_0|cpu|E_shift_rot_result [14]) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [14]),
	.datae(!\plat|nios2_gen2_0|cpu|Add2~45_sumout ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[14]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[14]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[14]~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[14]~12 .lut_mask = 64'h000FC0CF303FF0FF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[14]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N20
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[14]~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[14] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[9]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[9]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[9]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N53
dffeas \plat|nios2_gen2_0|cpu|d_writedata[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[9]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[9] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_mem_byte_en[1]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( (!\plat|nios2_gen2_0|cpu|Add2~73_sumout ) # (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// ( ((\plat|nios2_gen2_0|cpu|Add2~81_sumout  & !\plat|nios2_gen2_0|cpu|Add2~73_sumout )) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Add2~81_sumout ),
	.datab(!\plat|nios2_gen2_0|cpu|Add2~73_sumout ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[1]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[1]~1 .lut_mask = 64'h44FF44FFFFCCFFCC;
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N44
dffeas \plat|nios2_gen2_0|cpu|d_byteenable[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_byteenable[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[14]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[14]~feeder_combout  = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[14]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[14]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N11
dffeas \plat|nios2_gen2_0|cpu|d_writedata[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[14]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[14] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|nios2_gen2_0|cpu|d_writedata [14],\plat|nios2_gen2_0|cpu|d_writedata [9]}),
	.portaaddr({\plat|nios2_gen2_0|cpu|W_alu_result[13]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [12],\plat|nios2_gen2_0|cpu|W_alu_result [11],\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ,
\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [7],\plat|nios2_gen2_0|cpu|W_alu_result [6],\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [4],\plat|nios2_gen2_0|cpu|W_alu_result [3],
\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q }),
	.portabyteenamasks({\plat|nios2_gen2_0|cpu|d_byteenable [1]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .init_file = "platform_ram_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .logical_ram_name = "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~5_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [14] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ) # 
// ((!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [6]))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a 
// [14] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) # 
// (\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [6])))) ) ) ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [14] & ( !\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [6])))) ) ) ) # 
// ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [14] & ( !\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & 
// ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [6])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [6]),
	.datac(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [14]),
	.dataf(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~5 .lut_mask = 64'h001B001B001BFF1B;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N28
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~12_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte1_data [6] & ( ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [14] & !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte1_data [6] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [14] & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [14]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~12 .lut_mask = 64'h080008005D555D55;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N26
dffeas \plat|nios2_gen2_0|cpu|E_src1[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[13] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y15_N46
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~13_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[13]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[13]~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[13]~13_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [13] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src1 [13]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [13] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src1 [13])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src1 
// [13]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[13]~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[13]~13 .lut_mask = 64'h8585858556565656;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[13]~14 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[13]~14_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|Add2~53_sumout  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[13]~DUPLICATE_q  ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|Add2~53_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\plat|nios2_gen2_0|cpu|E_logic_result[13]~13_combout ) ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|Add2~53_sumout  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[13]~DUPLICATE_q  ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ( 
// !\plat|nios2_gen2_0|cpu|Add2~53_sumout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & \plat|nios2_gen2_0|cpu|E_logic_result[13]~13_combout ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[13]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[13]~13_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[13]~14 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[13]~14 .lut_mask = 64'h00550F0FAAFF0F0F;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N35
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[13]~14_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[13] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[13]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[13]~feeder_combout  = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[13]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|d_writedata[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N35
dffeas \plat|nios2_gen2_0|cpu|d_writedata[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[13]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[13] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[15]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[15]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[15]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N32
dffeas \plat|nios2_gen2_0|cpu|d_writedata[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[15]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[15] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|nios2_gen2_0|cpu|d_writedata [15],\plat|nios2_gen2_0|cpu|d_writedata [13]}),
	.portaaddr({\plat|nios2_gen2_0|cpu|W_alu_result[13]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [12],\plat|nios2_gen2_0|cpu|W_alu_result [11],\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ,
\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [7],\plat|nios2_gen2_0|cpu|W_alu_result [6],\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [4],\plat|nios2_gen2_0|cpu|W_alu_result [3],
\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q }),
	.portabyteenamasks({\plat|nios2_gen2_0|cpu|d_byteenable [1]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .init_file = "platform_ram_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .logical_ram_name = "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~7_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [13] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [5] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [13] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [5] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) 
// ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [13] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data [5] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [13] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data 
// [5] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~7 .lut_mask = 64'h101010BA151515BF;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N22
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~14 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~14_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte1_data [5] & ( ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|W_alu_result [13]))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte1_data [5] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & 
// \plat|nios2_gen2_0|cpu|W_alu_result [13]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [13]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~14 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~14 .lut_mask = 64'h008000800F8F0F8F;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[28]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[28]~5_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28])) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & 
// ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[28]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[28]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[28]~5 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \plat|nios2_gen2_0|cpu|E_st_data[28]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y13_N41
dffeas \plat|nios2_gen2_0|cpu|d_writedata[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_data[28]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[28] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~5 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~5_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [28] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~5 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N53
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[4]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~4_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data[4]~DUPLICATE_q  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [20] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|av_ld_byte3_data[4]~DUPLICATE_q  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [20] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data[4]~DUPLICATE_q  & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [20] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|av_ld_byte3_data[4]~DUPLICATE_q  & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [20] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & 
// !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data[4]~DUPLICATE_q ),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~4 .lut_mask = 64'h1010151510BA15BF;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N38
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[8]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[8]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[8]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N41
dffeas \plat|nios2_gen2_0|cpu|d_writedata[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[8]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[8] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[12]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[12]~feeder_combout  = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[12]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|d_writedata[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N8
dffeas \plat|nios2_gen2_0|cpu|d_writedata[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[12]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[12] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|nios2_gen2_0|cpu|d_writedata [12],\plat|nios2_gen2_0|cpu|d_writedata [8]}),
	.portaaddr({\plat|nios2_gen2_0|cpu|W_alu_result[13]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [12],\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ,
\plat|nios2_gen2_0|cpu|W_alu_result [8],\plat|nios2_gen2_0|cpu|W_alu_result [7],\plat|nios2_gen2_0|cpu|W_alu_result [6],\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [4],\plat|nios2_gen2_0|cpu|W_alu_result [3],
\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q }),
	.portabyteenamasks({\plat|nios2_gen2_0|cpu|d_byteenable [1]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .init_file = "platform_ram_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~1_combout  = ( \plat|nios2_gen2_0|cpu|LessThan0~0_combout  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [12] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// ((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [4])) ) ) ) # ( !\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & ( 
// \plat|ram_0|the_altsyncram|auto_generated|q_a [12] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) ) ) ) # ( \plat|nios2_gen2_0|cpu|LessThan0~0_combout  & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [12] & ( (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [4] & \plat|nios2_gen2_0|cpu|av_ld_aligning_data~q 
// ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [12] & ( (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & \plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [4]),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~1 .lut_mask = 64'h0303050503F305F5;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N49
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~4_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [12] & ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|av_ld_byte1_data [4] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|W_alu_result [12] & ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|av_ld_byte1_data [4] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|W_alu_result [12] & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\plat|nios2_gen2_0|cpu|av_ld_byte1_data [4])) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|W_alu_result [12] & ( !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|av_ld_byte1_data [4] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [4]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result [12]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~4 .lut_mask = 64'h1111D1D111111111;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[11]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[11]~5_combout  = ( \plat|nios2_gen2_0|cpu|Add0~13_sumout  & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] & ( ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # 
// (\plat|nios2_gen2_0|cpu|R_src1~0_combout )) # (\plat|nios2_gen2_0|cpu|D_iw [15]) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add0~13_sumout  & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] & ( 
// (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # (\plat|nios2_gen2_0|cpu|D_iw [15]))) ) ) ) # ( \plat|nios2_gen2_0|cpu|Add0~13_sumout  & ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] & ( ((\plat|nios2_gen2_0|cpu|D_iw [15] & \plat|nios2_gen2_0|cpu|R_src1~1_combout )) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|Add0~13_sumout  & ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] & ( (\plat|nios2_gen2_0|cpu|D_iw [15] & (\plat|nios2_gen2_0|cpu|R_src1~1_combout  & 
// !\plat|nios2_gen2_0|cpu|R_src1~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Add0~13_sumout ),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[11]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[11]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[11]~5 .lut_mask = 64'h050005FFF500F5FF;
defparam \plat|nios2_gen2_0|cpu|R_src1[11]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N28
dffeas \plat|nios2_gen2_0|cpu|E_src1[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[11]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[11] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[11]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[11]~4_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op [0] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (\plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|E_src1 [11])) # 
// (\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src1 [11]))) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op [0] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ 
// (((\plat|nios2_gen2_0|cpu|E_src1 [11]) # (\plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [11]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[11]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[11]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[11]~4 .lut_mask = 64'hC333C333033C033C;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[11]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[11]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[11]~5_combout  = ( \plat|nios2_gen2_0|cpu|Add2~17_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[11]~4_combout 
// )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [11])))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~17_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & (\plat|nios2_gen2_0|cpu|E_logic_result[11]~4_combout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [11])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[11]~4_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [11]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[11]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[11]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[11]~5 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[11]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N59
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[11]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[10]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[10]~feeder_combout  = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[10]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[10]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N59
dffeas \plat|nios2_gen2_0|cpu|d_writedata[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[10]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[10] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[11]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[11]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[11]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N29
dffeas \plat|nios2_gen2_0|cpu|d_writedata[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[11]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[11] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|nios2_gen2_0|cpu|d_writedata [11],\plat|nios2_gen2_0|cpu|d_writedata [10]}),
	.portaaddr({\plat|nios2_gen2_0|cpu|W_alu_result [13],\plat|nios2_gen2_0|cpu|W_alu_result [12],\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ,
\plat|nios2_gen2_0|cpu|W_alu_result [8],\plat|nios2_gen2_0|cpu|W_alu_result [7],\plat|nios2_gen2_0|cpu|W_alu_result [6],\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [4],\plat|nios2_gen2_0|cpu|W_alu_result [3],
\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q }),
	.portabyteenamasks({\plat|nios2_gen2_0|cpu|d_byteenable [1]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .init_file = "platform_ram_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .logical_ram_name = "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~2_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [11] & ( \plat|nios2_gen2_0|cpu|LessThan0~0_combout  & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|av_ld_byte2_data [3]))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [11] & ( 
// \plat|nios2_gen2_0|cpu|LessThan0~0_combout  & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & \plat|nios2_gen2_0|cpu|av_ld_byte2_data [3]) ) ) ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [11] & ( !\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & ( 
// (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [11] & ( !\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & ( (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & \plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [3]),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [11]),
	.dataf(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~2 .lut_mask = 64'h11111D1D00330C3F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N4
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~5_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte1_data [3]) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte1_data [3]) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte1_data [3]) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & 
// ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ((\plat|nios2_gen2_0|cpu|av_ld_byte1_data [3]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [3]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~5 .lut_mask = 64'h4747030303030303;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[29]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[29]~7_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29])) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & 
// (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[29]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[29]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[29]~7 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \plat|nios2_gen2_0|cpu|E_st_data[29]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N38
dffeas \plat|nios2_gen2_0|cpu|d_writedata[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_data[29]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[29] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~8 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~8_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [31] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~8 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~8 .lut_mask = 64'h0000000055555555;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N47
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~6_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [7] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [23] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [7] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [23] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [7] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a 
// [23] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [7] & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [23] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [7]),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~6 .lut_mask = 64'h1010151510BA15BF;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N44
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~6_combout  = ( \plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [15] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # ((\plat|nios2_gen2_0|cpu|av_ld_byte2_data [7])))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [15] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & ((\plat|nios2_gen2_0|cpu|av_ld_byte2_data [7])))) ) ) ) # ( \plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a 
// [15] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [7]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [15] & ( (\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & \plat|nios2_gen2_0|cpu|av_ld_byte2_data [7])) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [7]),
	.datae(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~6 .lut_mask = 64'h00050A0F30353A3F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N13
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[7]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|D_iw [2]))) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|D_iw [2])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 .lut_mask = 64'h0011001100100010;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N38
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_ld_signed (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_ld_signed .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_fill_bit~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ( (\plat|nios2_gen2_0|cpu|av_ld_byte1_data[7]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|R_ctrl_ld_signed~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ( (\plat|nios2_gen2_0|cpu|av_ld_byte0_data [7] & \plat|nios2_gen2_0|cpu|R_ctrl_ld_signed~q ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [7]),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data[7]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_ld_signed~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_fill_bit~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_fill_bit~0 .lut_mask = 64'h00330033000F000F;
defparam \plat|nios2_gen2_0|cpu|av_fill_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~2_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [18] & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [2] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [18] & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [2] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) 
// ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [18] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [2] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & ((!\plat|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [18] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data 
// [2] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [18]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~2 .lut_mask = 64'h11001B0A11551B5F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N29
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~3_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [10] & ( \plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((!\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [2]))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [10] & ( \plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [2]))) ) 
// ) ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [10] & ( !\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [2] & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [10] & ( 
// !\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & ( (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [2] & (\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & \plat|nios2_gen2_0|cpu|av_ld_aligning_data~q )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [2]),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [10]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~3 .lut_mask = 64'h0005330500F533F5;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y13_N1
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~6_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte1_data [2] ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q )) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [2]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~6 .lut_mask = 64'h00C0555500C05555;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N29
dffeas \plat|nios2_gen2_0|cpu|E_src1[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[0]~30 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[0]~30_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (\plat|nios2_gen2_0|cpu|E_src1 [0] & \plat|nios2_gen2_0|cpu|E_src2 [0])) # 
// (\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|E_src1 [0] $ (!\plat|nios2_gen2_0|cpu|E_src2 [0]))) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((\plat|nios2_gen2_0|cpu|E_src2 
// [0]) # (\plat|nios2_gen2_0|cpu|E_src1 [0]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(!\plat|nios2_gen2_0|cpu|E_src1 [0]),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [0]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[0]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[0]~30 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[0]~30 .lut_mask = 64'h9955995511661166;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[0]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[0]~19 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[0]~19_combout  = ( \plat|nios2_gen2_0|cpu|Add2~81_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[0]~30_combout 
// )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [0])))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~81_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & (\plat|nios2_gen2_0|cpu|E_logic_result[0]~30_combout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [0])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[0]~30_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [0]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[0]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[0]~19 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[0]~19 .lut_mask = 64'h043704378CBF8CBF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[0]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N16
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[0]~19_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|LessThan0~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|LessThan0~0_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [1] & ( (!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]) # ((!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0] & \plat|nios2_gen2_0|cpu|W_alu_result [0])) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|W_alu_result [1] & ( (!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1] & (!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0] & \plat|nios2_gen2_0|cpu|W_alu_result [0])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0]),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|LessThan0~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|LessThan0~0 .lut_mask = 64'h08080808AEAEAEAE;
defparam \plat|nios2_gen2_0|cpu|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [9] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [1] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [9] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [1] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) 
// ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [9] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data [1] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [9] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data 
// [1] & ( (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & \plat|nios2_gen2_0|cpu|av_ld_aligning_data~q )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [9]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4 .lut_mask = 64'h00220F2200770F77;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N22
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~7_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte1_data [1] ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte1_data [1] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [1]),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~7 .lut_mask = 64'h3030555500005555;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[7]~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[7]~9_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [11] & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout ) # 
// (\plat|nios2_gen2_0|cpu|Add0~29_sumout ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [11] & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & 
// (!\plat|nios2_gen2_0|cpu|R_src1~1_combout )) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((\plat|nios2_gen2_0|cpu|Add0~29_sumout ))) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [11] & ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (\plat|nios2_gen2_0|cpu|R_src1~1_combout )) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & 
// ((\plat|nios2_gen2_0|cpu|Add0~29_sumout ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [11] & ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( (\plat|nios2_gen2_0|cpu|Add0~29_sumout  & 
// \plat|nios2_gen2_0|cpu|R_src1~0_combout ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Add0~29_sumout ),
	.datac(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[7]~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[7]~9 .lut_mask = 64'h03035353A3A3F3F3;
defparam \plat|nios2_gen2_0|cpu|R_src1[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N49
dffeas \plat|nios2_gen2_0|cpu|E_src1[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[7]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N44
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~8_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~7_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [9] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE_q ) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [9] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE_q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~7 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N46
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~7_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[8] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y15_N19
dffeas \plat|nios2_gen2_0|cpu|E_src2[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[8]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[15]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[8] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[8]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[8]~7_combout  = (!\plat|nios2_gen2_0|cpu|E_src2 [8] & ((!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op [0] & !\plat|nios2_gen2_0|cpu|E_src1 [8])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] 
// & ((\plat|nios2_gen2_0|cpu|E_src1 [8]))))) # (\plat|nios2_gen2_0|cpu|E_src2 [8] & (!\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op [0]) # (!\plat|nios2_gen2_0|cpu|E_src1 [8])))))

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [8]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[8]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[8]~7 .lut_mask = 64'h8336833683368336;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[8]~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[8]~8_combout  = ( \plat|nios2_gen2_0|cpu|E_logic_result[8]~7_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\plat|nios2_gen2_0|cpu|Add2~29_sumout )))) 
// # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result [8])) ) ) # ( !\plat|nios2_gen2_0|cpu|E_logic_result[8]~7_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (((\plat|nios2_gen2_0|cpu|Add2~29_sumout  & !\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result [8])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [8]),
	.datab(!\plat|nios2_gen2_0|cpu|Add2~29_sumout ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[8]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[8]~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[8]~8 .lut_mask = 64'h305530553F553F55;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N20
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[8] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [8] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [0] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [8] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [0] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|LessThan0~0_combout ) # (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) 
// ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [8] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data [0] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & ((!\plat|nios2_gen2_0|cpu|LessThan0~0_combout )))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [8] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data 
// [0] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  & !\plat|nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [8]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0 .lut_mask = 64'h11001B0A11551B5F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N20
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~8_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte1_data [0] & ( ((\plat|nios2_gen2_0|cpu|W_alu_result [8] & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte1_data [0] & ( (\plat|nios2_gen2_0|cpu|W_alu_result [8] & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result [8]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~8 .lut_mask = 64'h400040004F0F4F0F;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N28
dffeas \plat|nios2_gen2_0|cpu|E_src1[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[16] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y15_N4
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~14_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [16]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[16]~14 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[16]~14_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [16] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|E_src2 [16]) # (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [16] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|E_src2 [16] & !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & (\plat|nios2_gen2_0|cpu|E_src2 [16])) 
// ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [16]),
	.datad(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[16]~14 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[16]~14 .lut_mask = 64'hA505A505555A555A;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[16]~15 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[16]~15_combout  = ( \plat|nios2_gen2_0|cpu|Add2~57_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[16]~14_combout 
// )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~57_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ((\plat|nios2_gen2_0|cpu|E_logic_result[16]~14_combout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[16]~14_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[16]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[16]~15 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[16]~15 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[16]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N59
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[16]~15_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[16] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y14_N53
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[19]~16_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y14_N58
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[10]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[10] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y15_N44
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[9]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[9] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal2~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal2~0_combout  = ( !\plat|nios2_gen2_0|cpu|W_alu_result [10] & ( !\plat|nios2_gen2_0|cpu|W_alu_result [9] & ( (!\plat|nios2_gen2_0|cpu|W_alu_result [7] & (!\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|W_alu_result [12] & !\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result [7]),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [12]),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[8]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result [10]),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal2~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal2~0 .lut_mask = 64'h8000000000000000;
defparam \plat|mm_interconnect_0|router|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N4
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[15]~13_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[15] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal2~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal2~1_combout  = ( !\plat|nios2_gen2_0|cpu|W_alu_result [14] & ( (!\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|W_alu_result[13]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|W_alu_result [15] 
// & !\plat|nios2_gen2_0|cpu|W_alu_result [6]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result[13]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [15]),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [6]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal2~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal2~1 .lut_mask = 64'h8000800000000000;
defparam \plat|mm_interconnect_0|router|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal1~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal1~0_combout  = ( \plat|mm_interconnect_0|router|Equal2~0_combout  & ( \plat|mm_interconnect_0|router|Equal2~1_combout  & ( (\plat|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|W_alu_result 
// [16] & (!\plat|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|W_alu_result [18]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [16]),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [18]),
	.datae(!\plat|mm_interconnect_0|router|Equal2~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal1~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal1~0 .lut_mask = 64'h0000000000004000;
defparam \plat|mm_interconnect_0|router|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|router|src_channel[0]~2 (
// Equation(s):
// \plat|mm_interconnect_0|router|src_channel[0]~2_combout  = ( \plat|mm_interconnect_0|router|Equal2~0_combout  & ( \plat|mm_interconnect_0|router|Equal2~1_combout  & ( (\plat|mm_interconnect_0|router|Equal3~1_combout  & 
// (!\plat|nios2_gen2_0|cpu|W_alu_result [4] & ((\plat|nios2_gen2_0|cpu|W_alu_result [16]) # (\plat|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [16]),
	.datac(!\plat|mm_interconnect_0|router|Equal3~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datae(!\plat|mm_interconnect_0|router|Equal2~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|src_channel[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|src_channel[0]~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|src_channel[0]~2 .lut_mask = 64'h0000000000000700;
defparam \plat|mm_interconnect_0|router|src_channel[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N26
dffeas \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal3~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal3~0_combout  = ( !\plat|nios2_gen2_0|cpu|W_alu_result [17] & ( !\plat|nios2_gen2_0|cpu|W_alu_result [16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [16]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal3~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal3~0 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|mm_interconnect_0|router|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N13
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y13_N20
dffeas \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|router|always1~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|always1~0_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [16] & ( (\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q  & (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q  & 
// !\plat|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q )) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|always1~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|always1~0 .lut_mask = 64'h0000000050005000;
defparam \plat|mm_interconnect_0|router|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal7~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal7~0_combout  = ( !\plat|nios2_gen2_0|cpu|W_alu_result [18] & ( \plat|nios2_gen2_0|cpu|W_alu_result [19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [19]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal7~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal7~0 .lut_mask = 64'h00FF00FF00000000;
defparam \plat|mm_interconnect_0|router|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|router|src_channel[0]~3 (
// Equation(s):
// \plat|mm_interconnect_0|router|src_channel[0]~3_combout  = ( \plat|mm_interconnect_0|router|Equal2~1_combout  & ( \plat|mm_interconnect_0|router|Equal7~0_combout  & ( (!\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q  & 
// (\plat|mm_interconnect_0|router|Equal2~0_combout  & ((\plat|mm_interconnect_0|router|always1~0_combout ) # (\plat|mm_interconnect_0|router|Equal3~0_combout )))) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal3~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datad(!\plat|mm_interconnect_0|router|Equal2~0_combout ),
	.datae(!\plat|mm_interconnect_0|router|Equal2~1_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|src_channel[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|src_channel[0]~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|src_channel[0]~3 .lut_mask = 64'h000000000000004C;
defparam \plat|mm_interconnect_0|router|src_channel[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal2~2 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal2~2_combout  = ( !\plat|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|W_alu_result [18] & \plat|nios2_gen2_0|cpu|W_alu_result [16])) 
// ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [18]),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [16]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal2~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal2~2 .lut_mask = 64'h0050005000000000;
defparam \plat|mm_interconnect_0|router|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|router|src_channel[0]~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|src_channel[0]~0_combout  = ( \plat|mm_interconnect_0|router|Equal2~2_combout  & ( \plat|mm_interconnect_0|router|Equal2~0_combout  & ( (!\plat|nios2_gen2_0|cpu|W_alu_result [4] & 
// \plat|mm_interconnect_0|router|Equal2~1_combout ) ) ) ) # ( !\plat|mm_interconnect_0|router|Equal2~2_combout  & ( \plat|mm_interconnect_0|router|Equal2~0_combout  & ( (!\plat|nios2_gen2_0|cpu|W_alu_result [4] & 
// (\plat|mm_interconnect_0|router|Equal2~1_combout  & (\plat|mm_interconnect_0|router|Equal3~1_combout  & \plat|mm_interconnect_0|router|Equal3~0_combout ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datab(!\plat|mm_interconnect_0|router|Equal2~1_combout ),
	.datac(!\plat|mm_interconnect_0|router|Equal3~1_combout ),
	.datad(!\plat|mm_interconnect_0|router|Equal3~0_combout ),
	.datae(!\plat|mm_interconnect_0|router|Equal2~2_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|src_channel[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|src_channel[0]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|src_channel[0]~0 .lut_mask = 64'h0000000000022222;
defparam \plat|mm_interconnect_0|router|src_channel[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  = ( !\plat|mm_interconnect_0|router|src_channel[0]~3_combout  & ( !\plat|mm_interconnect_0|router|src_channel[0]~0_combout  & ( (!\plat|mm_interconnect_0|router|Equal1~0_combout 
//  & (!\plat|mm_interconnect_0|router|src_channel[0]~2_combout  & (!\plat|mm_interconnect_0|router|Equal9~0_combout  & !\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datab(!\plat|mm_interconnect_0|router|src_channel[0]~2_combout ),
	.datac(!\plat|mm_interconnect_0|router|Equal9~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|router|src_channel[0]~3_combout ),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h8000000000000000;
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & ( ((\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0] & 
// ((!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1])))) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ) ) ) # ( 
// !\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & ( (\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0] & ((!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]) # 
// (\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00AF00AF33BF33BF;
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N44
dffeas \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal7~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal7~1_combout  = ( \plat|mm_interconnect_0|router|Equal2~1_combout  & ( (\plat|mm_interconnect_0|router|Equal2~0_combout  & (!\plat|nios2_gen2_0|cpu|W_alu_result [4] & \plat|mm_interconnect_0|router|Equal7~0_combout )) ) 
// )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|router|Equal2~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datad(!\plat|mm_interconnect_0|router|Equal7~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal7~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal7~1 .lut_mask = 64'h0000000000300030;
defparam \plat|mm_interconnect_0|router|Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|router|src_channel[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|src_channel[0]~1_combout  = ( \plat|mm_interconnect_0|router|Equal3~2_combout  & ( !\plat|mm_interconnect_0|router|src_channel[0]~0_combout  & ( (!\plat|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|W_alu_result [17] & !\plat|mm_interconnect_0|router|Equal7~1_combout )) ) ) ) # ( !\plat|mm_interconnect_0|router|Equal3~2_combout  & ( !\plat|mm_interconnect_0|router|src_channel[0]~0_combout  & ( 
// (!\plat|mm_interconnect_0|router|Equal7~1_combout ) # ((\plat|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q  & !\plat|mm_interconnect_0|router|always1~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [17]),
	.datac(!\plat|mm_interconnect_0|router|Equal7~1_combout ),
	.datad(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datae(!\plat|mm_interconnect_0|router|Equal3~2_combout ),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|src_channel[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|src_channel[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|src_channel[0]~1 .lut_mask = 64'hF5F0808000000000;
defparam \plat|mm_interconnect_0|router|src_channel[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|router|src_channel[0]~1_combout  & ( 
// (!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0]) ) ) ) # ( !\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1] & ( 
// \plat|mm_interconnect_0|router|src_channel[0]~1_combout  & ( (!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & (\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|router|Equal1~0_combout  & 
// \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ))) ) ) ) # ( \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|mm_interconnect_0|router|src_channel[0]~1_combout  & ( 
// (!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datae(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000EEEE0020EEEE;
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N25
dffeas \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|router|src_channel[0]~4 (
// Equation(s):
// \plat|mm_interconnect_0|router|src_channel[0]~4_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE_q  & ( !\plat|mm_interconnect_0|router|src_channel[0]~0_combout  & ( 
// ((!\plat|mm_interconnect_0|router|Equal7~1_combout ) # (\plat|nios2_gen2_0|cpu|W_alu_result [16])) # (\plat|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q ) ) ) ) # ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE_q  & 
// ( !\plat|mm_interconnect_0|router|src_channel[0]~0_combout  & ( ((!\plat|mm_interconnect_0|router|Equal7~1_combout ) # ((\plat|nios2_gen2_0|cpu|W_alu_result [16] & !\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ))) # 
// (\plat|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [16]),
	.datac(!\plat|mm_interconnect_0|router|Equal7~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|src_channel[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|src_channel[0]~4 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|src_channel[0]~4 .lut_mask = 64'hF7F5F7F700000000;
defparam \plat|mm_interconnect_0|router|src_channel[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N24
cyclonev_lcell_comb \plat|ram_0|wren~0 (
// Equation(s):
// \plat|ram_0|wren~0_combout  = ( \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & ( \plat|mm_interconnect_0|router|src_channel[0]~4_combout  & ( (((\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\plat|mm_interconnect_0|router|Equal9~0_combout )) # (\plat|mm_interconnect_0|router|src_channel[0]~2_combout )) # (\plat|mm_interconnect_0|router|Equal1~0_combout ) ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & ( 
// \plat|mm_interconnect_0|router|src_channel[0]~4_combout  ) ) # ( \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & ( !\plat|mm_interconnect_0|router|src_channel[0]~4_combout  ) ) # ( 
// !\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & ( !\plat|mm_interconnect_0|router|src_channel[0]~4_combout  ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datab(!\plat|mm_interconnect_0|router|src_channel[0]~2_combout ),
	.datac(!\plat|mm_interconnect_0|router|Equal9~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|ram_0|wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|ram_0|wren~0 .extended_lut = "off";
defparam \plat|ram_0|wren~0 .lut_mask = 64'hFFFFFFFFFFFF7FFF;
defparam \plat|ram_0|wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N14
dffeas \plat|nios2_gen2_0|cpu|d_writedata[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_mem_byte_en~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_mem_byte_en~0_combout  = ( \plat|nios2_gen2_0|cpu|Add2~73_sumout  & ( !\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  $ (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~73_sumout  & ( 
// (!\plat|nios2_gen2_0|cpu|Add2~81_sumout ) # ((\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout )) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Add2~81_sumout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_mem_byte_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en~0 .lut_mask = 64'hAFFFAFFF0FF00FF0;
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N23
dffeas \plat|nios2_gen2_0|cpu|d_byteenable[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_mem_byte_en~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_byteenable[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[7]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[7]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[7]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y13_N8
dffeas \plat|nios2_gen2_0|cpu|d_writedata[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|nios2_gen2_0|cpu|d_writedata [7],\plat|nios2_gen2_0|cpu|d_writedata [4]}),
	.portaaddr({\plat|nios2_gen2_0|cpu|W_alu_result [13],\plat|nios2_gen2_0|cpu|W_alu_result [12],\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ,
\plat|nios2_gen2_0|cpu|W_alu_result [8],\plat|nios2_gen2_0|cpu|W_alu_result [7],\plat|nios2_gen2_0|cpu|W_alu_result [6],\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [4],\plat|nios2_gen2_0|cpu|W_alu_result [3],
\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q }),
	.portabyteenamasks({\plat|nios2_gen2_0|cpu|d_byteenable [0]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .init_file = "platform_ram_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .logical_ram_name = "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~0 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~0_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [7] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~0 .lut_mask = 64'h0000000055555555;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N46
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte0_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_ld_byte1_data[7]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte0_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~9_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [7] & ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|av_ld_byte0_data [7] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|W_alu_result [7] & ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|av_ld_byte0_data [7] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|W_alu_result [7] & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\plat|nios2_gen2_0|cpu|av_ld_byte0_data [7])) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|W_alu_result [7] & ( !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|av_ld_byte0_data [7] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [7]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result [7]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~9 .lut_mask = 64'h0505F50505050505;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[6]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[6]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[6]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y13_N11
dffeas \plat|nios2_gen2_0|cpu|d_writedata[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y14_N2
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N30
cyclonev_lcell_comb \plat|pio_7segments_0|always0~0 (
// Equation(s):
// \plat|pio_7segments_0|always0~0_combout  = ( !\plat|nios2_gen2_0|cpu|W_alu_result [2] & ( (\plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q  & (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|W_alu_result [3])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [3]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_7segments_0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_7segments_0|always0~0 .extended_lut = "off";
defparam \plat|pio_7segments_0|always0~0 .lut_mask = 64'h5000500000000000;
defparam \plat|pio_7segments_0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N3
cyclonev_lcell_comb \plat|pio_7segments_4|always0~0 (
// Equation(s):
// \plat|pio_7segments_4|always0~0_combout  = ( \plat|pio_7segments_0|always0~0_combout  & ( \plat|mm_interconnect_0|pio_7segments_4_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter [0] & 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & !\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter [1])) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter [0]),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter [1]),
	.datad(gnd),
	.datae(!\plat|pio_7segments_0|always0~0_combout ),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_4_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_7segments_4|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_7segments_4|always0~0 .extended_lut = "off";
defparam \plat|pio_7segments_4|always0~0 .lut_mask = 64'h0000000000002020;
defparam \plat|pio_7segments_4|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N53
dffeas \plat|pio_7segments_4|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_4|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_4|data_out[6] .is_wysiwyg = "true";
defparam \plat|pio_7segments_4|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N45
cyclonev_lcell_comb \plat|pio_button_0|read_mux_out~0 (
// Equation(s):
// \plat|pio_button_0|read_mux_out~0_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [3] ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result [3] & ( \plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_button_0|read_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_button_0|read_mux_out~0 .extended_lut = "off";
defparam \plat|pio_button_0|read_mux_out~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|pio_button_0|read_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N13
dffeas \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_4|data_out [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y12_N14
dffeas \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N4
dffeas \plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[0]~2_combout  = ( \plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used [1] & 
// \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used [0])) # (\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg~0_combout ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg [0] 
// & ( (\plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used [0]) # (\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg~0_combout ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[0]~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 64'h0FFF0FFF0F3F0F3F;
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N56
dffeas \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|router|Equal7~1_combout  & ( (\plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used [0] & 
// (!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg [0] & (\plat|mm_interconnect_0|router|Equal3~0_combout  & \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|router|Equal3~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000000000040004;
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter~1_combout  = ( !\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter [1] & ( 
// \plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( (\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & 
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout )) ) ) ) # ( \plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter [1] & ( 
// !\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( (\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~0_combout  & \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter [1]),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000050501010000;
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N13
dffeas \plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y12_N59
dffeas \plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_waitrequest_generated~0_combout  = (!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter [0] 
// $ (((!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~0_combout ) # (!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout )))))

	.dataa(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter [1]),
	.datac(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h04C804C804C804C8;
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1]~1_combout  = ( \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_waitrequest_generated~0_combout  & ( ((\plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used [1] & 
// ((!\plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used [0]) # (!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg [0])))) # (\plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) # 
// ( !\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_waitrequest_generated~0_combout  & ( (\plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used [0]) # 
// (!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h00EE00EE0FEF0FEF;
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N13
dffeas \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~0_combout  = ( !\plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \plat|mm_interconnect_0|router|Equal7~0_combout  & ( 
// (\plat|mm_interconnect_0|router|Equal2~1_combout  & (!\plat|nios2_gen2_0|cpu|W_alu_result [4] & (\plat|mm_interconnect_0|router|Equal3~0_combout  & \plat|mm_interconnect_0|router|Equal2~0_combout ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datac(!\plat|mm_interconnect_0|router|Equal3~0_combout ),
	.datad(!\plat|mm_interconnect_0|router|Equal2~0_combout ),
	.datae(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|router|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~0 .lut_mask = 64'h0000000000040000;
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter~0_combout  = ( !\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_waitrequest_generated~0_combout  & ( (\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~0_combout  
// & (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & !\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter [0])) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~0_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0500050000000000;
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N58
dffeas \plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~0_combout  & ( !\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter [1] & ( 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  & (!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  $ (!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~0_combout ),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000121200000000;
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N5
dffeas \plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N42
cyclonev_lcell_comb \plat|pio_7segments_2|data_out[6]~feeder (
// Equation(s):
// \plat|pio_7segments_2|data_out[6]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|d_writedata [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|d_writedata [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_7segments_2|data_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_7segments_2|data_out[6]~feeder .extended_lut = "off";
defparam \plat|pio_7segments_2|data_out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|pio_7segments_2|data_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|pio_7segments_2_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// ((!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter [0] & ((\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter [1]))) # (\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter [0] & 
// (\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & !\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter [0]),
	.datab(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_2_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter~1 .lut_mask = 64'h00000000010A010A;
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N47
dffeas \plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg~0_combout  = ( !\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter [1] & ( (\plat|mm_interconnect_0|pio_7segments_2_s1_agent|m0_write~0_combout  & 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  & (!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter [0] $ (!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout )))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter [0]),
	.datab(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datac(!\plat|mm_interconnect_0|pio_7segments_2_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0006000600000000;
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N44
dffeas \plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y12_N5
dffeas \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[0]~2_combout  = ( \plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg~0_combout  ) # ( 
// !\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg~0_combout  & ( (\plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used [0] & ((!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0]) # 
// (\plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[0]~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 64'h00CF00CFFFFFFFFF;
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N2
dffeas \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal4~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal4~0_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal4~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal4~0 .lut_mask = 64'h00000000FF00FF00;
defparam \plat|mm_interconnect_0|router|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  & ( !\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used [0] & (\plat|mm_interconnect_0|router|Equal4~0_combout  & \plat|mm_interconnect_0|router|Equal3~2_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|router|Equal4~0_combout ),
	.datad(!\plat|mm_interconnect_0|router|Equal3~2_combout ),
	.datae(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000000500000000;
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N25
dffeas \plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_waitrequest_generated~0_combout  = ( \plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter [1] & ((!\plat|mm_interconnect_0|pio_7segments_2_s1_agent|m0_write~0_combout ) # (!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ))) ) ) # ( 
// !\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( (\plat|mm_interconnect_0|pio_7segments_2_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & 
// !\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter [1])) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_2_s1_agent|m0_write~0_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h05000500FA00FA00;
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1]~1_combout  = ( \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_waitrequest_generated~0_combout  & ( ((\plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used [1] & 
// ((!\plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used [0]) # (!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0])))) # (\plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) # 
// ( !\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_waitrequest_generated~0_combout  & ( (\plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used [0]) # 
// (!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h00EE00EE0FEF0FEF;
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N4
dffeas \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_2_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_2_s1_agent|m0_write~0_combout  = ( !\plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \plat|mm_interconnect_0|router|Equal4~0_combout  & ( 
// (\plat|mm_interconnect_0|router|Equal2~1_combout  & (\plat|mm_interconnect_0|router|Equal2~0_combout  & (!\plat|nios2_gen2_0|cpu|W_alu_result [4] & \plat|mm_interconnect_0|router|Equal3~1_combout ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(!\plat|mm_interconnect_0|router|Equal2~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datad(!\plat|mm_interconnect_0|router|Equal3~1_combout ),
	.datae(!\plat|mm_interconnect_0|pio_7segments_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|router|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_2_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_agent|m0_write~0 .lut_mask = 64'h0000000000100000;
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter~0_combout  = ( !\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_waitrequest_generated~0_combout  & ( (\plat|mm_interconnect_0|pio_7segments_2_s1_agent|m0_write~0_combout  
// & (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & !\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter [0])) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_2_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter~0 .lut_mask = 64'h1100110000000000;
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N26
dffeas \plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N21
cyclonev_lcell_comb \plat|pio_7segments_2|always0~0 (
// Equation(s):
// \plat|pio_7segments_2|always0~0_combout  = ( \plat|mm_interconnect_0|pio_7segments_2_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter [0] & 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter [1] & \plat|pio_7segments_0|always0~0_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter [0]),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|pio_7segments_0|always0~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_2_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_7segments_2|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_7segments_2|always0~0 .extended_lut = "off";
defparam \plat|pio_7segments_2|always0~0 .lut_mask = 64'h0000000000200020;
defparam \plat|pio_7segments_2|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N44
dffeas \plat|pio_7segments_2|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_7segments_2|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|pio_7segments_2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_2|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_2|data_out[6] .is_wysiwyg = "true";
defparam \plat|pio_7segments_2|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N40
dffeas \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_2|data_out [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N30
cyclonev_lcell_comb \plat|pio_7segments_5|always0~0 (
// Equation(s):
// \plat|pio_7segments_5|always0~0_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( (\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~0_combout  & 
// (!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & \plat|pio_7segments_0|always0~0_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter [1]),
	.datac(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(!\plat|pio_7segments_0|always0~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_7segments_5|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_7segments_5|always0~0 .extended_lut = "off";
defparam \plat|pio_7segments_5|always0~0 .lut_mask = 64'h0000000000400040;
defparam \plat|pio_7segments_5|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N10
dffeas \plat|pio_7segments_5|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_5|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_5|data_out[6] .is_wysiwyg = "true";
defparam \plat|pio_7segments_5|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y11_N32
dffeas \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_5|data_out [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[6]~14 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[6]~14_combout  = ( \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [6] & ( \plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [6]) # (\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre 
// [6] & ( \plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [6] ) ) ) # ( \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [6] & ( 
// !\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [6]),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [6]),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[6]~14 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[6]~14 .lut_mask = 64'h000033330F0F3F3F;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_waitrequest_generated~0_combout  = ( \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & ( \plat|mm_interconnect_0|pio_7segments_1_s1_agent|m0_write~0_combout  & ( 
// (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [1] & !\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [0]) ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & ( 
// \plat|mm_interconnect_0|pio_7segments_1_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [0]) ) ) ) # ( 
// \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & ( !\plat|mm_interconnect_0|pio_7segments_1_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [1] & 
// \plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [0]) ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & ( !\plat|mm_interconnect_0|pio_7segments_1_s1_agent|m0_write~0_combout  & ( 
// (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [0]) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [1]),
	.datac(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [0]),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_1_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h0C0C0C0C0C0CC0C0;
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & ( \plat|mm_interconnect_0|pio_7segments_1_s1_agent|m0_write~0_combout  & ( 
// (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [0] & (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout )) ) ) ) # ( 
// !\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & ( \plat|mm_interconnect_0|pio_7segments_1_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [0] & 
// (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datae(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_1_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h00000000005000A0;
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N44
dffeas \plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[0]~2_combout  = ( \plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used [1] & 
// \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used [0])) # (\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg~0_combout ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg [0] 
// & ( (\plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used [0]) # (\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg~0_combout ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[0]~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 64'h33FF33FF333F333F;
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N20
dffeas \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|router|Equal3~2_combout  & ( !\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|router|Equal3~0_combout  & (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  & \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used [0])) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|router|Equal3~0_combout ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used [0]),
	.datae(!\plat|mm_interconnect_0|router|Equal3~2_combout ),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000000300000000;
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[1]~1_combout  = ( \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used [0] & ( 
// (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg [0]) # ((\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_waitrequest_generated~0_combout  & 
// \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[1]~0_combout )) ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used [0] & ( 
// (\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_waitrequest_generated~0_combout  & \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) ) # ( \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used [1] 
// & ( !\plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used [0] ) ) # ( !\plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used [0] & ( 
// (\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_waitrequest_generated~0_combout  & \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_waitrequest_generated~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datae(!\plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h0055FFFF0055CCDD;
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N5
dffeas \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_1_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_1_s1_agent|m0_write~0_combout  = ( !\plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|router|Equal3~1_combout  & ( (\plat|mm_interconnect_0|router|Equal2~1_combout  & 
// (!\plat|nios2_gen2_0|cpu|W_alu_result [4] & (\plat|mm_interconnect_0|router|Equal2~0_combout  & \plat|mm_interconnect_0|router|Equal3~0_combout ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datac(!\plat|mm_interconnect_0|router|Equal2~0_combout ),
	.datad(!\plat|mm_interconnect_0|router|Equal3~0_combout ),
	.datae(!\plat|mm_interconnect_0|pio_7segments_1_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|router|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_1_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_agent|m0_write~0 .lut_mask = 64'h0000000000040000;
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter~0_combout  = ( !\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_waitrequest_generated~0_combout  & ( 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|pio_7segments_1_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [0])) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_7segments_1_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0500050000000000;
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N16
dffeas \plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|pio_7segments_1_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// ((!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [0] & ((\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [1]))) # (\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [0] & 
// (\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & !\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_1_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000001300130;
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N1
dffeas \plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N6
cyclonev_lcell_comb \plat|pio_7segments_1|always0~0 (
// Equation(s):
// \plat|pio_7segments_1|always0~0_combout  = ( \plat|mm_interconnect_0|pio_7segments_1_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [1] & 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [0] & \plat|pio_7segments_0|always0~0_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|pio_7segments_0|always0~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_1_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_7segments_1|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_7segments_1|always0~0 .extended_lut = "off";
defparam \plat|pio_7segments_1|always0~0 .lut_mask = 64'h0000000000200020;
defparam \plat|pio_7segments_1|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N32
dffeas \plat|pio_7segments_1|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_1|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_1|data_out[6] .is_wysiwyg = "true";
defparam \plat|pio_7segments_1|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[6]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[6]~feeder_combout  = ( \plat|pio_7segments_1|data_out [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_1|data_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[6]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N55
dffeas \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y15_N43
dffeas \plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~1_combout  = ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  & ( \plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [0] & 
// ( (!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & (\plat|pio_7segments_0|always0~1_combout  & !\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [1])) ) ) ) # ( 
// \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  & ( !\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & 
// (\plat|pio_7segments_0|always0~1_combout  & !\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [1])) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datac(!\plat|pio_7segments_0|always0~1_combout ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [1]),
	.datae(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0000030000000C00;
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N56
dffeas \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~1_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y12_N55
dffeas \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~1_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used [1] & ( (\plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used [0]) # 
// (\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~1_combout ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used [1] & ( ((!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg 
// [0] & \plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used [0])) # (\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~1_combout ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h0FAF0FAF0FFF0FFF;
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N40
dffeas \plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal2~3 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal2~3_combout  = ( \plat|mm_interconnect_0|router|Equal2~0_combout  & ( \plat|mm_interconnect_0|router|Equal2~2_combout  & ( (\plat|mm_interconnect_0|router|Equal2~1_combout  & 
// !\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|router|Equal2~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal2~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal2~3 .lut_mask = 64'h0000000000005050;
defparam \plat|mm_interconnect_0|router|Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|router|Equal2~3_combout  & ( 
// (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used [0]) ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used [1] & 
// ( \plat|mm_interconnect_0|router|Equal2~3_combout  & ( (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  & (\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_waitrequest_generated~0_combout  & 
// (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used [0]))) ) ) ) # ( \plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used [1] & ( 
// !\plat|mm_interconnect_0|router|Equal2~3_combout  & ( (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_waitrequest_generated~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(!\plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|router|Equal2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000FFF00010FFF0;
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N28
dffeas \plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N18
cyclonev_lcell_comb \plat|pio_7segments_0|always0~1 (
// Equation(s):
// \plat|pio_7segments_0|always0~1_combout  = ( \plat|mm_interconnect_0|router|Equal2~1_combout  & ( (\plat|mm_interconnect_0|router|Equal2~2_combout  & (!\plat|nios2_gen2_0|cpu|W_alu_result [4] & 
// (!\plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used [1] & \plat|mm_interconnect_0|router|Equal2~0_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal2~2_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datac(!\plat|mm_interconnect_0|pio_7segments_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|router|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_7segments_0|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_7segments_0|always0~1 .extended_lut = "off";
defparam \plat|pio_7segments_0|always0~1 .lut_mask = 64'h0000000000400040;
defparam \plat|pio_7segments_0|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter~0_combout  = ( \plat|pio_7segments_0|always0~1_combout  & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// ((!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [0] & ((\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [1]))) # (\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [0] & 
// (\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & !\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datab(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_0|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter~0 .lut_mask = 64'h00000000010C010C;
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N55
dffeas \plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_waitrequest_generated~0_combout  = ( \plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [0] & ( (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter 
// [1] & ((!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ) # (!\plat|pio_7segments_0|always0~1_combout ))) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [0] & ( 
// (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [1] & (\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & \plat|pio_7segments_0|always0~1_combout )) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [1]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datad(!\plat|pio_7segments_0|always0~1_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h000A000AAAA0AAA0;
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter~1_combout  = ( !\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [0] & ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & ( 
// (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_waitrequest_generated~0_combout  & \plat|pio_7segments_0|always0~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_waitrequest_generated~0_combout ),
	.datac(gnd),
	.datad(!\plat|pio_7segments_0|always0~1_combout ),
	.datae(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [0]),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000000CC0000;
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N58
dffeas \plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N9
cyclonev_lcell_comb \plat|pio_7segments_0|always0~2 (
// Equation(s):
// \plat|pio_7segments_0|always0~2_combout  = ( \plat|pio_7segments_0|always0~1_combout  & ( \plat|pio_7segments_0|always0~0_combout  & ( (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [0] & 
// (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q )) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [0]),
	.datab(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [1]),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|pio_7segments_0|always0~1_combout ),
	.dataf(!\plat|pio_7segments_0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_7segments_0|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_7segments_0|always0~2 .extended_lut = "off";
defparam \plat|pio_7segments_0|always0~2 .lut_mask = 64'h0000000000000808;
defparam \plat|pio_7segments_0|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N28
dffeas \plat|pio_7segments_0|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_0|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_0|data_out[6] .is_wysiwyg = "true";
defparam \plat|pio_7segments_0|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[6]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[6]~feeder_combout  = ( \plat|pio_7segments_0|data_out [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_0|data_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[6]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y11_N46
dffeas \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[0]~2_combout  = ( \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used [1] & ( (\plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used [0]) # 
// (\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg~0_combout ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used [1] & ( ((!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg 
// [0] & \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used [0])) # (\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg~0_combout ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[0]~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 64'h55F555F555FF55FF;
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N22
dffeas \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [1] & ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & ( 
// (!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [0] & \plat|mm_interconnect_0|pio_7segments_3_s1_agent|m0_write~0_combout ) ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [1] & ( 
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & ( (\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & (\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [0] & 
// \plat|mm_interconnect_0|pio_7segments_3_s1_agent|m0_write~0_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datab(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|pio_7segments_3_s1_agent|m0_write~0_combout ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [1]),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000001010C0C;
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N55
dffeas \plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_waitrequest_generated~0_combout  = ( \plat|mm_interconnect_0|pio_7segments_3_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [0] & ( 
// (!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & !\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [1]) ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_3_s1_agent|m0_write~0_combout  & ( 
// \plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [0] & ( !\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [1] ) ) ) # ( \plat|mm_interconnect_0|pio_7segments_3_s1_agent|m0_write~0_combout  & ( 
// !\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & !\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [1]) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [1]),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|pio_7segments_3_s1_agent|m0_write~0_combout ),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h00005050F0F0A0A0;
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  & ( (\plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used [0] & 
// (!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0] & (\plat|mm_interconnect_0|router|Equal5~0_combout  & \plat|mm_interconnect_0|router|Equal3~2_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|router|Equal5~0_combout ),
	.datad(!\plat|mm_interconnect_0|router|Equal3~2_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000000000040004;
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[1]~1_combout  = ( \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[1]~0_combout  & ( ((\plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used [1] & 
// ((!\plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used [0]) # (!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0])))) # (\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_waitrequest_generated~0_combout 
// ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[1]~0_combout  & ( (\plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used [0]) # 
// (!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_waitrequest_generated~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h00EE00EE0FEF0FEF;
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N14
dffeas \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_3_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_3_s1_agent|m0_write~0_combout  = ( !\plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|router|Equal5~0_combout  & ( (\plat|mm_interconnect_0|router|Equal2~1_combout  & 
// (\plat|mm_interconnect_0|router|Equal2~0_combout  & (\plat|mm_interconnect_0|router|Equal3~1_combout  & !\plat|nios2_gen2_0|cpu|W_alu_result [4]))) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(!\plat|mm_interconnect_0|router|Equal2~0_combout ),
	.datac(!\plat|mm_interconnect_0|router|Equal3~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datae(!\plat|mm_interconnect_0|pio_7segments_3_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|router|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_3_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_agent|m0_write~0 .lut_mask = 64'h0000000001000000;
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter~0_combout  = ( !\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_waitrequest_generated~0_combout  & ( 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|pio_7segments_3_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [0])) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_7segments_3_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0500050000000000;
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N22
dffeas \plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg~0_combout  = ( !\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [1] & ( \plat|mm_interconnect_0|pio_7segments_3_s1_agent|m0_write~0_combout  & ( 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  & (!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  $ (!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [0]))) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [0]),
	.datae(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [1]),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_3_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h00000000030C0000;
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N20
dffeas \plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N33
cyclonev_lcell_comb \plat|pio_7segments_3|always0~0 (
// Equation(s):
// \plat|pio_7segments_3|always0~0_combout  = ( !\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [1] & ( \plat|mm_interconnect_0|pio_7segments_3_s1_agent|m0_write~0_combout  & ( 
// (!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [0] & (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & \plat|pio_7segments_0|always0~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datad(!\plat|pio_7segments_0|always0~0_combout ),
	.datae(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [1]),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_3_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_7segments_3|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_7segments_3|always0~0 .extended_lut = "off";
defparam \plat|pio_7segments_3|always0~0 .lut_mask = 64'h00000000000C0000;
defparam \plat|pio_7segments_3|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N14
dffeas \plat|pio_7segments_3|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_3|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_3|data_out[6] .is_wysiwyg = "true";
defparam \plat|pio_7segments_3|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y11_N50
dffeas \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_3|data_out [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[6]~13 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[6]~13_combout  = ( \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [6] & ( \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [6] & (!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [6]) # 
// (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [6] & ( 
// \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [6] & ((!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [6]) # 
// (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) ) ) ) # ( \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [6] & ( 
// !\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre 
// [6]) # (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [6] & ( 
// !\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [6]) # 
// (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [6]),
	.datab(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [6]),
	.datad(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [6]),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[6]~13 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[6]~13 .lut_mask = 64'hEEEEEE00E0E0E000;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N32
dffeas \plat|nios2_gen2_0|cpu|d_writedata[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|nios2_gen2_0|cpu|d_writedata [6],\plat|nios2_gen2_0|cpu|d_writedata [5]}),
	.portaaddr({\plat|nios2_gen2_0|cpu|W_alu_result [13],\plat|nios2_gen2_0|cpu|W_alu_result [12],\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ,
\plat|nios2_gen2_0|cpu|W_alu_result [8],\plat|nios2_gen2_0|cpu|W_alu_result [7],\plat|nios2_gen2_0|cpu|W_alu_result [6],\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [4],\plat|nios2_gen2_0|cpu|W_alu_result [3],
\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q }),
	.portabyteenamasks({\plat|nios2_gen2_0|cpu|d_byteenable [0]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .init_file = "platform_ram_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .logical_ram_name = "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[6] (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data [6] = ( \plat|mm_interconnect_0|rsp_mux|src_data[6]~13_combout  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [6] & ( (((\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [6] & 
// \plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|rsp_mux|src_data[6]~14_combout )) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( 
// !\plat|mm_interconnect_0|rsp_mux|src_data[6]~13_combout  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [6] ) ) # ( \plat|mm_interconnect_0|rsp_mux|src_data[6]~13_combout  & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [6] & ( 
// ((\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [6] & \plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|rsp_mux|src_data[6]~14_combout ) ) ) ) # ( 
// !\plat|mm_interconnect_0|rsp_mux|src_data[6]~13_combout  & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [6] ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [6]),
	.datab(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|rsp_mux|src_data[6]~14_combout ),
	.datae(!\plat|mm_interconnect_0|rsp_mux|src_data[6]~13_combout ),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[6] .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[6] .lut_mask = 64'hFFFF11FFFFFF1FFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N25
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte0_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_data [6]),
	.asdata(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte0_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~10_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte0_data [6] & ( \plat|nios2_gen2_0|cpu|W_alu_result [6] & ( ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte0_data [6] & ( \plat|nios2_gen2_0|cpu|W_alu_result [6] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )) ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_byte0_data [6] & ( !\plat|nios2_gen2_0|cpu|W_alu_result [6] & ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [6]),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~10 .lut_mask = 64'h000033338800BB33;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[5]~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[5]~11_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # 
// ((\plat|nios2_gen2_0|cpu|D_iw [9])))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~37_sumout )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( 
// (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (\plat|nios2_gen2_0|cpu|R_src1~1_combout  & ((\plat|nios2_gen2_0|cpu|D_iw [9])))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~37_sumout )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Add0~37_sumout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [9]),
	.datad(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[5]~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[5]~11 .lut_mask = 64'h05330533AF33AF33;
defparam \plat|nios2_gen2_0|cpu|R_src1[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N28
dffeas \plat|nios2_gen2_0|cpu|E_src1[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[5]~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N23
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~10_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~2_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [3] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [5]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [3] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [5]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N26
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~2_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~10_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [4]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [4] & !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [4]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~10 .lut_mask = 64'h505050505F5F5F5F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N22
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~10_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[5]~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[5]~10_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op [0] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (\plat|nios2_gen2_0|cpu|E_src2 [5] & \plat|nios2_gen2_0|cpu|E_src1 [5])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] 
// & (!\plat|nios2_gen2_0|cpu|E_src2 [5] $ (!\plat|nios2_gen2_0|cpu|E_src1 [5]))) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op [0] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((\plat|nios2_gen2_0|cpu|E_src1 [5]) # (\plat|nios2_gen2_0|cpu|E_src2 [5]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [5]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [5]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[5]~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[5]~10 .lut_mask = 64'hA555A555055A055A;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[5]~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[5]~11_combout  = ( \plat|nios2_gen2_0|cpu|Add2~41_sumout  & ( \plat|nios2_gen2_0|cpu|E_logic_result[5]~10_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~41_sumout  & ( \plat|nios2_gen2_0|cpu|E_logic_result[5]~10_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// ((\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q )) ) ) ) # ( \plat|nios2_gen2_0|cpu|Add2~41_sumout  & ( 
// !\plat|nios2_gen2_0|cpu|E_logic_result[5]~10_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q 
// )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~41_sumout  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[5]~10_combout  & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|Add2~41_sumout ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[5]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[5]~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[5]~11 .lut_mask = 64'h0505C5C53535F5F5;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N49
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[5]~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N40
dffeas \plat|pio_7segments_4|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_4|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_4|data_out[5] .is_wysiwyg = "true";
defparam \plat|pio_7segments_4|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[5]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[5]~feeder_combout  = ( \plat|pio_7segments_4|data_out [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_4|data_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[5]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N35
dffeas \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y13_N10
dffeas \plat|pio_7segments_2|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_2|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_2|data_out[5] .is_wysiwyg = "true";
defparam \plat|pio_7segments_2|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y11_N35
dffeas \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_2|data_out [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N44
dffeas \plat|pio_7segments_5|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_5|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_5|data_out[5] .is_wysiwyg = "true";
defparam \plat|pio_7segments_5|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y11_N17
dffeas \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_5|data_out [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[5]~16 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[5]~16_combout  = ( \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [5] & ( \plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [5]) ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre 
// [5] & ( \plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [5] ) ) ) # ( \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [5] & ( 
// !\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [5]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [5]),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[5]~16 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[5]~16 .lut_mask = 64'h00000F0F55555F5F;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N34
dffeas \plat|pio_7segments_1|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_1|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_1|data_out[5] .is_wysiwyg = "true";
defparam \plat|pio_7segments_1|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y11_N23
dffeas \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_1|data_out [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N52
dffeas \plat|pio_7segments_0|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_0|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_0|data_out[5] .is_wysiwyg = "true";
defparam \plat|pio_7segments_0|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N16
dffeas \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_0|data_out [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N52
dffeas \plat|pio_7segments_3|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_3|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_3|data_out[5] .is_wysiwyg = "true";
defparam \plat|pio_7segments_3|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y11_N20
dffeas \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_3|data_out [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[5]~15 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[5]~15_combout  = ( !\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [5] & ( \plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [5] & ((!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # ((!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre 
// [5])))) # (\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [5] & (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [5])))) ) ) ) # ( 
// \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [5] & ( !\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [5] & 
// ((!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # ((!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [5])))) # (\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre 
// [5] & (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # 
// (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [5])))) ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [5] & ( !\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [5] & ((!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # ((!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre 
// [5])))) # (\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [5] & (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [5])))) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [5]),
	.datab(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [5]),
	.datad(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [5]),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[5]~15 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[5]~15 .lut_mask = 64'hFCA8FCA8FCA80000;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[5] (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data [5] = ( \plat|mm_interconnect_0|rsp_mux|src_data[5]~15_combout  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [5] & ( (((\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [5])) # (\plat|mm_interconnect_0|rsp_mux|src_data[5]~16_combout )) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( 
// !\plat|mm_interconnect_0|rsp_mux|src_data[5]~15_combout  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [5] ) ) # ( \plat|mm_interconnect_0|rsp_mux|src_data[5]~15_combout  & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [5] & ( 
// ((\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [5])) # (\plat|mm_interconnect_0|rsp_mux|src_data[5]~16_combout ) ) ) ) # ( 
// !\plat|mm_interconnect_0|rsp_mux|src_data[5]~15_combout  & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [5] ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [5]),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|rsp_mux|src_data[5]~16_combout ),
	.datae(!\plat|mm_interconnect_0|rsp_mux|src_data[5]~15_combout ),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[5] .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[5] .lut_mask = 64'hFFFF11FFFFFF1FFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N40
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte0_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_data [5]),
	.asdata(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte0_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~11_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte0_data [5] & ( ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte0_data [5] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & 
// (\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~11 .lut_mask = 64'h080008005D555D55;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[2]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[2]~3_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ) # 
// ((\plat|nios2_gen2_0|cpu|D_iw [21])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [8])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\plat|nios2_gen2_0|cpu|D_iw [21])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [8])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [8]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[2]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[2]~3 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N28
dffeas \plat|nios2_gen2_0|cpu|E_src2[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[18] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[18]~16 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[18]~16_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op [1] & ( \plat|nios2_gen2_0|cpu|E_src1 [18] & ( (!\plat|nios2_gen2_0|cpu|E_src2 [18]) # (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_logic_op [1] & ( \plat|nios2_gen2_0|cpu|E_src1 [18] & ( (\plat|nios2_gen2_0|cpu|E_src2 [18] & \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_logic_op [1] & ( !\plat|nios2_gen2_0|cpu|E_src1 
// [18] & ( \plat|nios2_gen2_0|cpu|E_src2 [18] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] & ( !\plat|nios2_gen2_0|cpu|E_src1 [18] & ( (!\plat|nios2_gen2_0|cpu|E_src2 [18] & !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_src2 [18]),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[18]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[18]~16 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[18]~16 .lut_mask = 64'hC0C033330303FCFC;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[18]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N26
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1[18]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[18] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[18]~17 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[18]~17_combout  = ( \plat|nios2_gen2_0|cpu|Add2~65_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[18]~16_combout 
// )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [18])))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~65_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & (\plat|nios2_gen2_0|cpu|E_logic_result[18]~16_combout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [18])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[18]~16_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [18]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[18]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[18]~17 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[18]~17 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[18]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N26
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[18]~17_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[18] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal3~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal3~1_combout  = ( !\plat|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|W_alu_result [18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal3~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal3~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \plat|mm_interconnect_0|router|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal3~2 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal3~2_combout  = ( \plat|mm_interconnect_0|router|Equal2~0_combout  & ( (\plat|mm_interconnect_0|router|Equal3~1_combout  & (!\plat|nios2_gen2_0|cpu|W_alu_result [4] & \plat|mm_interconnect_0|router|Equal2~1_combout )) ) 
// )

	.dataa(!\plat|mm_interconnect_0|router|Equal3~1_combout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datad(!\plat|mm_interconnect_0|router|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal3~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal3~2 .lut_mask = 64'h0000000000500050;
defparam \plat|mm_interconnect_0|router|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal6~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal6~0_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [17] & ( \plat|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal6~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal6~0 .lut_mask = 64'h0000000000FF00FF;
defparam \plat|mm_interconnect_0|router|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|router|Equal6~0_combout  & ( (!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0] & 
// (\plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used [0] & (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  & \plat|mm_interconnect_0|router|Equal3~2_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\plat|mm_interconnect_0|router|Equal3~2_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000000000020002;
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[1]~1_combout  = ( \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[1]~0_combout  & ( ((\plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used [1] & 
// ((!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used [0])))) # (\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_waitrequest_generated~0_combout 
// ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[1]~0_combout  & ( (\plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0]) 
// # (!\plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_waitrequest_generated~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h00EE00EE0FEF0FEF;
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N38
dffeas \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_4_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_4_s1_agent|m0_write~0_combout  = ( \plat|mm_interconnect_0|router|Equal2~0_combout  & ( \plat|mm_interconnect_0|router|Equal2~1_combout  & ( (!\plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used [1] & 
// (!\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q  & (\plat|mm_interconnect_0|router|Equal6~0_combout  & \plat|mm_interconnect_0|router|Equal3~1_combout ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_4_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|router|Equal6~0_combout ),
	.datad(!\plat|mm_interconnect_0|router|Equal3~1_combout ),
	.datae(!\plat|mm_interconnect_0|router|Equal2~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_4_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_agent|m0_write~0 .lut_mask = 64'h0000000000000008;
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N13
dffeas \plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & (\plat|mm_interconnect_0|pio_7segments_4_s1_agent|m0_write~0_combout  & 
// !\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter [1]))) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|pio_7segments_4_s1_agent|m0_write~0_combout  & \plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter [1])) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datac(!\plat|mm_interconnect_0|pio_7segments_4_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0005000501000100;
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N58
dffeas \plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_waitrequest_generated~0_combout  = ( \plat|mm_interconnect_0|pio_7segments_4_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter [1] & 
// (!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter [0] $ (!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ))) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_4_s1_agent|m0_write~0_combout  & ( 
// (\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter [0] & !\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter [1]) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_4_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h5050505050A050A0;
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter~0_combout  = ( \plat|mm_interconnect_0|pio_7segments_4_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_waitrequest_generated~0_combout  
// & (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & !\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter [0])) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_waitrequest_generated~0_combout ),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_4_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter~0 .lut_mask = 64'h000000000C000C00;
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N14
dffeas \plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg~0_combout  = ( !\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter [1] & ( (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  
// & (\plat|mm_interconnect_0|pio_7segments_4_s1_agent|m0_write~0_combout  & (!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  $ (!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter [0])))) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datac(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|pio_7segments_4_s1_agent|m0_write~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0014001400000000;
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N35
dffeas \plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y12_N8
dffeas \plat|pio_7segments_2|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_2|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_2|data_out[4] .is_wysiwyg = "true";
defparam \plat|pio_7segments_2|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y12_N32
dffeas \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_2|data_out [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y12_N19
dffeas \plat|pio_7segments_5|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_5|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_5|data_out[4] .is_wysiwyg = "true";
defparam \plat|pio_7segments_5|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y12_N50
dffeas \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_5|data_out [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[4]~12 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[4]~12_combout  = ( \plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [4])) # (\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [4]) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [4]) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [4]),
	.datac(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [4]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[4]~12 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[4]~12 .lut_mask = 64'h000F000F333F333F;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N10
dffeas \plat|pio_7segments_4|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_4|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_4|data_out[4] .is_wysiwyg = "true";
defparam \plat|pio_7segments_4|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y13_N37
dffeas \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_4|data_out [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N54
cyclonev_lcell_comb \plat|pio_7segments_0|data_out[4]~feeder (
// Equation(s):
// \plat|pio_7segments_0|data_out[4]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|d_writedata [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|d_writedata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_7segments_0|data_out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_7segments_0|data_out[4]~feeder .extended_lut = "off";
defparam \plat|pio_7segments_0|data_out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|pio_7segments_0|data_out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N55
dffeas \plat|pio_7segments_0|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_7segments_0|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|pio_7segments_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_0|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_0|data_out[4] .is_wysiwyg = "true";
defparam \plat|pio_7segments_0|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[4]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[4]~feeder_combout  = ( \plat|pio_7segments_0|data_out [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_0|data_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[4]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y11_N1
dffeas \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N59
dffeas \plat|pio_7segments_1|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_1|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_1|data_out[4] .is_wysiwyg = "true";
defparam \plat|pio_7segments_1|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y11_N58
dffeas \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_1|data_out [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y12_N4
dffeas \plat|pio_7segments_3|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_3|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_3|data_out[4] .is_wysiwyg = "true";
defparam \plat|pio_7segments_3|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y11_N56
dffeas \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_3|data_out [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[4]~11 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[4]~11_combout  = ( \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [4] & ( \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [4] & (!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0] & 
// ((!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [4])))) ) ) ) # ( 
// !\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [4] & ( \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [4] & 
// ((!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [4]))) ) ) ) # ( 
// \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [4] & ( !\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg 
// [0] & ((!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [4]))) ) ) ) # ( 
// !\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [4] & ( !\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [4]) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [4]),
	.datab(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [4]),
	.datad(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [4]),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[4]~11 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[4]~11 .lut_mask = 64'hFCFCFC00A8A8A800;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[4] (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data [4] = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [4] & ( \plat|mm_interconnect_0|rsp_mux|src_data[4]~11_combout  & ( (((\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [4])) # (\plat|mm_interconnect_0|rsp_mux|src_data[4]~12_combout )) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [4] & ( \plat|mm_interconnect_0|rsp_mux|src_data[4]~11_combout  & ( ((\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [4])) # (\plat|mm_interconnect_0|rsp_mux|src_data[4]~12_combout ) ) ) ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [4] & ( !\plat|mm_interconnect_0|rsp_mux|src_data[4]~11_combout 
//  ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [4] & ( !\plat|mm_interconnect_0|rsp_mux|src_data[4]~11_combout  ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|rsp_mux|src_data[4]~12_combout ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [4]),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [4]),
	.dataf(!\plat|mm_interconnect_0|rsp_mux|src_data[4]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[4] .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[4] .lut_mask = 64'hFFFFFFFF0F3F5F7F;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N38
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte0_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_data [4]),
	.asdata(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte0_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [4] & ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte0_data [4]) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|W_alu_result [4] & ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte0_data [4]) ) ) ) # ( \plat|nios2_gen2_0|cpu|W_alu_result [4] & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ((\plat|nios2_gen2_0|cpu|av_ld_byte0_data [4]))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|W_alu_result [4] & ( !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & \plat|nios2_gen2_0|cpu|av_ld_byte0_data [4]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [4]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3 .lut_mask = 64'h03038B8B03030303;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N35
dffeas \plat|nios2_gen2_0|cpu|d_writedata[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N1
dffeas \plat|pio_7segments_4|data_out[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_4|data_out[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_4|data_out[3]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|pio_7segments_4|data_out[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y11_N40
dffeas \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_4|data_out[3]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y12_N53
dffeas \plat|pio_7segments_3|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_3|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_3|data_out[3] .is_wysiwyg = "true";
defparam \plat|pio_7segments_3|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N31
dffeas \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_3|data_out [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N29
dffeas \plat|pio_7segments_1|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_1|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_1|data_out[3] .is_wysiwyg = "true";
defparam \plat|pio_7segments_1|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N58
dffeas \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_1|data_out [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y12_N20
dffeas \plat|pio_7segments_0|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_0|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_0|data_out[3] .is_wysiwyg = "true";
defparam \plat|pio_7segments_0|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y12_N40
dffeas \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_0|data_out [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[3]~9 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[3]~9_combout  = ( \plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [3] & (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [3] & ((!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # 
// (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [3])))) ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// \plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [3] & 
// ((!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [3]))) ) ) ) # ( 
// \plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( !\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre 
// [3] & ((!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [3]))) ) ) ) # ( 
// !\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( !\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [3]) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [3]),
	.datab(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [3]),
	.datad(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [3]),
	.datae(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[3]~9 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[3]~9 .lut_mask = 64'hFFCCF0C0AA88A080;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N25
dffeas \plat|pio_7segments_2|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_2|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_2|data_out[3] .is_wysiwyg = "true";
defparam \plat|pio_7segments_2|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y11_N26
dffeas \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_2|data_out [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N23
dffeas \plat|pio_7segments_5|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_5|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_5|data_out[3] .is_wysiwyg = "true";
defparam \plat|pio_7segments_5|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y11_N29
dffeas \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_5|data_out [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[3]~10 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[3]~10_combout  = ( \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [3] & ( \plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [3]) ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre 
// [3] & ( \plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [3] ) ) ) # ( \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [3] & ( 
// !\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [3]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [3]),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[3]~10 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[3]~10 .lut_mask = 64'h00000F0F55555F5F;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N41
dffeas \plat|nios2_gen2_0|cpu|d_writedata[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|nios2_gen2_0|cpu|d_writedata [3],\plat|nios2_gen2_0|cpu|d_writedata [2]}),
	.portaaddr({\plat|nios2_gen2_0|cpu|W_alu_result [13],\plat|nios2_gen2_0|cpu|W_alu_result [12],\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ,
\plat|nios2_gen2_0|cpu|W_alu_result [8],\plat|nios2_gen2_0|cpu|W_alu_result [7],\plat|nios2_gen2_0|cpu|W_alu_result [6],\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [4],\plat|nios2_gen2_0|cpu|W_alu_result [3],
\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q }),
	.portabyteenamasks({\plat|nios2_gen2_0|cpu|d_byteenable [0]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .init_file = "platform_ram_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .logical_ram_name = "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[3] (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data [3] = ( \plat|mm_interconnect_0|rsp_mux|src_data[3]~10_combout  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [3] ) ) # ( !\plat|mm_interconnect_0|rsp_mux|src_data[3]~10_combout  & ( 
// \plat|ram_0|the_altsyncram|auto_generated|q_a [3] & ( ((!\plat|mm_interconnect_0|rsp_mux|src_data[3]~9_combout ) # ((\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [3] & 
// \plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0]))) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( \plat|mm_interconnect_0|rsp_mux|src_data[3]~10_combout  & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [3] ) ) # ( !\plat|mm_interconnect_0|rsp_mux|src_data[3]~10_combout  & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [3] & ( (!\plat|mm_interconnect_0|rsp_mux|src_data[3]~9_combout ) # 
// ((\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [3] & \plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0])) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [3]),
	.datab(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|rsp_mux|src_data[3]~9_combout ),
	.datae(!\plat|mm_interconnect_0|rsp_mux|src_data[3]~10_combout ),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[3] .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[3] .lut_mask = 64'hFF11FFFFFF1FFFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N7
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte0_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_data [3]),
	.asdata(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte0_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|W_alu_result [3] & ( (\plat|nios2_gen2_0|cpu|av_ld_byte0_data [3] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|W_alu_result [3] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & 
// (\plat|nios2_gen2_0|cpu|av_ld_byte0_data [3])) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( !\plat|nios2_gen2_0|cpu|W_alu_result [3] & ( (\plat|nios2_gen2_0|cpu|av_ld_byte0_data [3] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( !\plat|nios2_gen2_0|cpu|W_alu_result [3] & ( (\plat|nios2_gen2_0|cpu|av_ld_byte0_data [3] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [3]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2 .lut_mask = 64'h11111111DD111111;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[10]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[10]~6_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((!\plat|nios2_gen2_0|cpu|R_src1~1_combout )) # 
// (\plat|nios2_gen2_0|cpu|D_iw [14]))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~17_sumout )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] & ( 
// (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (\plat|nios2_gen2_0|cpu|D_iw [14] & ((\plat|nios2_gen2_0|cpu|R_src1~1_combout )))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~17_sumout )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datab(!\plat|nios2_gen2_0|cpu|Add0~17_sumout ),
	.datac(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[10]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[10]~6 .lut_mask = 64'h05330533F533F533;
defparam \plat|nios2_gen2_0|cpu|R_src1[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N53
dffeas \plat|nios2_gen2_0|cpu|E_src1[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[10]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[10] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y15_N34
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~5_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[10]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~6_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [8] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result[10]~DUPLICATE_q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [8] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result[10]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~6 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N13
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~6_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[9] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~5_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [9] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [11]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [9] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [11]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~5 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N35
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~5_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[10] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y15_N40
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~3_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~4_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [10]) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [10]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~4 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N32
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~4_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[11] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~3_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [13] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [11]) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [13] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [11]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~3 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N41
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~3_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[12] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~13_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [14] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [12]) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [14] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [12]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~13 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N47
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~13_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[13] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~11_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [13] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [15]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [13] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [15]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~11 .lut_mask = 64'h11111111BBBBBBBB;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N1
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~11_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [14]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[14] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~12_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [14] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [16]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [14] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [16]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~12 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N44
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~12_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[15] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~14 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~14_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [17] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [15]) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [17] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [15]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~14 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~14 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N5
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~14_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [16]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[16] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~17 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~17_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [16]) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [16]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~17 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~17 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N7
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~17_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [17]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[17] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N38
dffeas \plat|nios2_gen2_0|cpu|E_src2[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[17] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[17]~17 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[17]~17_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [17] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|E_src2 [17]) # (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [17] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|E_src2 [17] & !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & (\plat|nios2_gen2_0|cpu|E_src2 [17])) 
// ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [17]),
	.datad(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[17]~17 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[17]~17 .lut_mask = 64'hA505A505555A555A;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[17]~18 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[17]~18_combout  = ( \plat|nios2_gen2_0|cpu|Add2~69_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[17]~17_combout 
// )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [17])))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~69_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ((\plat|nios2_gen2_0|cpu|E_logic_result[17]~17_combout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [17])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [17]),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[17]~17_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[17]~18 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[17]~18 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N29
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[17]~18_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal5~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal5~0_combout  = ( !\plat|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal5~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal5~0 .lut_mask = 64'h00FF00FF00000000;
defparam \plat|mm_interconnect_0|router|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal9~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal9~0_combout  = ( !\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q  & ( (\plat|mm_interconnect_0|router|Equal5~0_combout  & (\plat|mm_interconnect_0|router|Equal7~0_combout  & 
// (\plat|mm_interconnect_0|router|Equal2~1_combout  & \plat|mm_interconnect_0|router|Equal2~0_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal5~0_combout ),
	.datab(!\plat|mm_interconnect_0|router|Equal7~0_combout ),
	.datac(!\plat|mm_interconnect_0|router|Equal2~1_combout ),
	.datad(!\plat|mm_interconnect_0|router|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal9~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal9~0 .lut_mask = 64'h0001000100000000;
defparam \plat|mm_interconnect_0|router|Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & ( \plat|mm_interconnect_0|router|Equal9~0_combout  & ( 
// (!\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used [1] $ (\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ))) 
// ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & ( \plat|mm_interconnect_0|router|Equal9~0_combout  & ( (\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & 
// !\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000000030309090;
defparam \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~1_combout  = ( \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  & ( (!\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used [0] & 
// (((\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used [1])))) # (\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg [0] & 
// ((\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used [1]) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout )))) ) ) # ( !\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  & ( 
// (\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h00FC00FC04FC04FC;
defparam \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N43
dffeas \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_button_0_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_button_0_s1_agent|m0_write~0_combout  = ( \plat|mm_interconnect_0|router|Equal9~0_combout  & ( !\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_button_0_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_0_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_button_0_s1_agent|m0_write~0 .lut_mask = 64'h00000000FF00FF00;
defparam \plat|mm_interconnect_0|pio_button_0_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter~0_combout  = ( \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|pio_button_0_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter [1]))) ) ) # ( 
// !\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|pio_button_0_s1_agent|m0_write~0_combout  & 
// \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter [1])) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_button_0_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0003000301000100;
defparam \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N26
dffeas \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  & ( \plat|mm_interconnect_0|router|Equal9~0_combout  & ( 
// (!\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  $ 
// (!\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datac(!\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000000002080;
defparam \plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N53
dffeas \plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N52
dffeas \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [0] ) ) # ( 
// !\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1] & ( ((!\plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [0])) # 
// (\plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout ),
	.datad(!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h0FCF0FCF00FF00FF;
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N5
dffeas \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout  & ( (!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [0] & 
// ((\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1]))) # (\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0])) ) ) # ( 
// !\plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout  & ( (\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [0]))) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FC00FC0CFC0CFC;
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N25
dffeas \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|router|always1~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|always1~1_combout  = ( \plat|mm_interconnect_0|router|Equal2~0_combout  & ( \plat|mm_interconnect_0|router|always1~0_combout  & ( (\plat|mm_interconnect_0|router|Equal7~0_combout  & (!\plat|nios2_gen2_0|cpu|W_alu_result [4] 
// & \plat|mm_interconnect_0|router|Equal2~1_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal7~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datac(!\plat|mm_interconnect_0|router|Equal2~1_combout ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|router|Equal2~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|always1~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|always1~1 .lut_mask = 64'h0000000000000404;
defparam \plat|mm_interconnect_0|router|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~0_combout  = ( !\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|router|always1~1_combout  & ( 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & ((!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [0] $ (\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout )) # 
// (\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [1]))) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datae(!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|router|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~0 .lut_mask = 64'h000000000D070000;
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~2_combout  = ( \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~0_combout  & ( !\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [0] ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~2 .lut_mask = 64'h00000000FF00FF00;
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N53
dffeas \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~0_combout  & ( 
// !\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  $ (!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h000000000FF00FF0;
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N50
dffeas \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~8 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout  = ( \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|router|always1~1_combout  & ( 
// (!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [1] & (\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q 
// )) ) ) ) # ( !\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|router|always1~1_combout  & ( (!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [1] & 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  $ (!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q )))) 
// ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datac(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|router|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~8 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~8 .lut_mask = 64'h000000000028000A;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~9 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~9_combout  = ( !\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~9 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~9 .lut_mask = 64'h00FF00FF00000000;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N11
dffeas \plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|cmd_demux|sink_ready~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|WideOr1~0 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout  = ( !\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0] & 
// (!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & !\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~0 .lut_mask = 64'hC000C00000000000;
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|WideOr1~1 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout  = ( !\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0] & 
// (!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0] & !\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0])) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~1 .lut_mask = 64'h8080808000000000;
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|WideOr1 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|WideOr1~combout  = ( \plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout  & ( (!\plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg [0] & 
// (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout )) ) )

	.dataa(!\plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1 .lut_mask = 64'h0000000000A000A0;
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout  = ( \plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( \plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 .lut_mask = 64'h0000000055555555;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_read_nxt (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_read_nxt~combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout  ) # ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout  & ( 
// (\plat|nios2_gen2_0|cpu|E_new_inst~q  & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_read_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_read_nxt .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_read_nxt .lut_mask = 64'h00550055FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_read_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N52
dffeas \plat|nios2_gen2_0|cpu|d_read (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_read .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout  = ( !\plat|nios2_gen2_0|cpu|d_read~q  & ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|d_read~q ),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 .lut_mask = 64'hFFFF000000000000;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~4 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout  = ( \plat|mm_interconnect_0|router|Equal2~0_combout  & ( \plat|mm_interconnect_0|router|always1~0_combout  & ( (\plat|mm_interconnect_0|router|Equal7~0_combout  & 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & (\plat|mm_interconnect_0|router|Equal2~1_combout  & !\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal7~0_combout ),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|router|Equal2~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|router|Equal2~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~4 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~4 .lut_mask = 64'h0000000000000100;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~6 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout  = ( \plat|mm_interconnect_0|pio_7segments_4_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & 
// (!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  $ (!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter [0])))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datac(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_4_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~6 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~6 .lut_mask = 64'h0000000012001200;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_switch_0_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_switch_0_s1_translator|av_waitrequest_generated~0_combout  = ( \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & ( \plat|mm_interconnect_0|router|Equal7~1_combout  & ( 
// (!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [0] $ (((!\plat|mm_interconnect_0|router|always1~0_combout ) # 
// (\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1]))))) ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & ( \plat|mm_interconnect_0|router|Equal7~1_combout  & ( 
// (\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [0] & !\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [1]) ) ) ) # ( \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & ( 
// !\plat|mm_interconnect_0|router|Equal7~1_combout  & ( (\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [0] & !\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [1]) ) ) ) # ( 
// !\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & ( !\plat|mm_interconnect_0|router|Equal7~1_combout  & ( (\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [0] & 
// !\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [1]) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_switch_0_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h3030303030306030;
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~7 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout  = ( \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & 
// (!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  $ (!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter[0]~DUPLICATE_q )))) ) 
// )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datac(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~7 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~7 .lut_mask = 64'h0000000010201020;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~5 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout  = ( \plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & 
// (!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & (!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|pio_7segments_3_s1_agent|m0_write~0_combout ))) ) ) # ( 
// !\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & (\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & 
// (!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|pio_7segments_3_s1_agent|m0_write~0_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datab(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datac(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|pio_7segments_3_s1_agent|m0_write~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~5 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~5 .lut_mask = 64'h0010001000400040;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|WideOr0~1 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout  = ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout  & ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout  & ( (!\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout  & 
// ((!\plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ) # ((!\plat|mm_interconnect_0|pio_switch_0_s1_translator|av_waitrequest_generated~0_combout ) # (\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1])))) ) ) )

	.dataa(!\plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.datab(!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.datad(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|av_waitrequest_generated~0_combout ),
	.datae(!\plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout ),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~1 .lut_mask = 64'hF0B0000000000000;
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout  = ( \plat|nios2_gen2_0|cpu|d_read~q  & ( \plat|nios2_gen2_0|cpu|d_write~q  & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE_q  
// & (\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q  & !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|d_read~q  & ( \plat|nios2_gen2_0|cpu|d_write~q  & ( 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q  & !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|d_read~q  & ( !\plat|nios2_gen2_0|cpu|d_write~q  & ( 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE_q  & !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|d_read~q  & ( !\plat|nios2_gen2_0|cpu|d_write~q  
// & ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q  ) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|d_read~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|d_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 .lut_mask = 64'hF0F0505030301010;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & ( (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [0] & 
// (\plat|pio_7segments_0|always0~1_combout  & !\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [1])) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & ( 
// (\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [0] & (\plat|pio_7segments_0|always0~1_combout  & !\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [1])) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|pio_7segments_0|always0~1_combout ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h030003000C000C00;
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~1 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout  = ( \plat|mm_interconnect_0|pio_7segments_2_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & 
// (!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  $ (!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter[0]~DUPLICATE_q )))) ) 
// )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datab(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datac(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_2_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~1 .lut_mask = 64'h0000000014001400;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~3 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout  = ( \plat|mm_interconnect_0|pio_7segments_1_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [1] & 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [0] $ (!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout )))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datac(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_1_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~3 .lut_mask = 64'h0000000002200220;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~0 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & ( \plat|mm_interconnect_0|router|Equal9~0_combout  & ( 
// (!\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  $ 
// (!\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datac(!\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.dataf(!\plat|mm_interconnect_0|router|Equal9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~0 .lut_mask = 64'h0000000000002800;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|WideOr0~2 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout  = ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout  & ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( (!\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout  & 
// ((!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ) # ((!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & 
// !\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~0_combout )))) ) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datac(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datae(!\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~2 .lut_mask = 64'hEA00000000000000;
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1_combout  = ( \plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout  & ( (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout  & 
// ((!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ) # ((!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & \plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout )))) ) ) # ( 
// !\plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout  & ( (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout ) ) )

	.dataa(!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1 .lut_mask = 64'hCC00CC00CE00CE00;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N13
dffeas \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout  = ( \plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q  & ( 
// (\plat|nios2_gen2_0|cpu|d_write~q  & !\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ) ) ) ) # ( !\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q  & ( 
// (\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ) # (\plat|nios2_gen2_0|cpu|d_write~q ) ) ) ) # ( \plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q  & ( 
// (\plat|nios2_gen2_0|cpu|d_write~q  & (\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q  & (!\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q  & \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ))) 
// ) ) ) # ( !\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q  & ( ((\plat|nios2_gen2_0|cpu|d_write~q  & 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q  & \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ))) # (\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|d_write~q ),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ),
	.datac(!\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 .lut_mask = 64'h0F1F00105F5F5050;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N34
dffeas \plat|nios2_gen2_0|cpu|D_iw[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_st~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_st~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [1] & !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q )) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw [1]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [1]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_st~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_st~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_st~0 .lut_mask = 64'h3030303030003000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_st~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N49
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_st (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_st~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_st .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|WideOr0~0 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout  = ( \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~0_combout  & ( \plat|mm_interconnect_0|router|src_channel[0]~1_combout  & ( 
// (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & !\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ) ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~0_combout  & ( 
// \plat|mm_interconnect_0|router|src_channel[0]~1_combout  & ( (!\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout  & (((!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ) # 
// (\plat|mm_interconnect_0|router|Equal1~0_combout )) # (\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))) ) ) ) # ( \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~0_combout  & ( 
// !\plat|mm_interconnect_0|router|src_channel[0]~1_combout  & ( (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & !\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ) ) ) ) # ( 
// !\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~0_combout  & ( !\plat|mm_interconnect_0|router|src_channel[0]~1_combout  & ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout  ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datad(!\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.datae(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~0 .lut_mask = 64'hFF00CC00DF00CC00;
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|WideOr0 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|WideOr0~combout  = ( \plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & ( (\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout  & (!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & 
// (!\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout  & !\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datab(!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datad(!\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0 .lut_mask = 64'h0000000040004000;
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_stall (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_stall~combout  = ( \plat|nios2_gen2_0|cpu|d_write~q  & ( \plat|mm_interconnect_0|cmd_demux|WideOr0~combout  & ( ((!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout ) # 
// ((\plat|nios2_gen2_0|cpu|E_new_inst~q  & \plat|nios2_gen2_0|cpu|R_ctrl_st~q ))) # (\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|d_write~q  & ( 
// \plat|mm_interconnect_0|cmd_demux|WideOr0~combout  & ( (\plat|nios2_gen2_0|cpu|E_new_inst~q  & \plat|nios2_gen2_0|cpu|R_ctrl_st~q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|d_write~q  & ( !\plat|mm_interconnect_0|cmd_demux|WideOr0~combout  & ( 
// (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout ) # ((\plat|nios2_gen2_0|cpu|E_new_inst~q  & \plat|nios2_gen2_0|cpu|R_ctrl_st~q )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|d_write~q  & ( 
// !\plat|mm_interconnect_0|cmd_demux|WideOr0~combout  & ( (\plat|nios2_gen2_0|cpu|E_new_inst~q  & \plat|nios2_gen2_0|cpu|R_ctrl_st~q ) ) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout ),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_st~q ),
	.datae(!\plat|nios2_gen2_0|cpu|d_write~q ),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_stall~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_stall .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_stall .lut_mask = 64'h000FCCCF000FDDDF;
defparam \plat|nios2_gen2_0|cpu|E_st_stall .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N26
dffeas \plat|nios2_gen2_0|cpu|d_write~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_stall~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_write~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_write~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout  = ( \plat|mm_interconnect_0|cmd_demux|WideOr0~combout  & ( (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout  & 
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ) ) ) # ( !\plat|mm_interconnect_0|cmd_demux|WideOr0~combout  & ( (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout  & 
// (((\plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q  & \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q )) # (\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout ),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 .lut_mask = 64'h10F010F000F000F0;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N34
dffeas \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  = ( \plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q  & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & 
// !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1 .lut_mask = 64'h000000000F000F00;
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N37
dffeas \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  = ( !\plat|mm_interconnect_0|router|src_channel[0]~3_combout  & ( !\plat|mm_interconnect_0|router|src_channel[0]~0_combout  & ( (!\plat|mm_interconnect_0|router|Equal9~0_combout  & 
// (!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & (\plat|mm_interconnect_0|router|Equal1~0_combout  & !\plat|mm_interconnect_0|router|src_channel[0]~2_combout ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal9~0_combout ),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datad(!\plat|mm_interconnect_0|router|src_channel[0]~2_combout ),
	.datae(!\plat|mm_interconnect_0|router|src_channel[0]~3_combout ),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0 .lut_mask = 64'h0800000000000000;
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout  = ( \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & ( (\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & 
// (\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]))) ) ) # ( 
// !\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & ( (\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0])) ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0500050001000100;
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N7
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & 
// (\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & (\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]))) ) ) # ( 
// !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & 
// \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1])) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0005000501000100;
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N56
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  & 
// (!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & (\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]))) ) ) # ( 
// !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  & (\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & 
// (\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]))) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0100010004000400;
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N32
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & ( (!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]) # 
// (\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00000000F0FFF0FF;
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout  = ( \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & ( \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & ( 
// \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  ) ) ) # ( !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & ( \plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & ( 
// ((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  & (\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]))) # 
// (\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ) ) ) ) # ( \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & ( !\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & ( 
// ((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  & (\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]))) # 
// (\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ) ) ) ) # ( !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & ( !\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout  & ( 
// \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datae(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 64'h3333373337333333;
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N1
dffeas \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout  = ( !\plat|mm_interconnect_0|router|src_channel[0]~2_combout  & ( !\plat|mm_interconnect_0|router|Equal9~0_combout  & ( (!\plat|mm_interconnect_0|router|src_channel[0]~0_combout  & 
// (\plat|mm_interconnect_0|router|Equal1~0_combout  & !\plat|mm_interconnect_0|router|src_channel[0]~3_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|src_channel[0]~0_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datad(!\plat|mm_interconnect_0|router|src_channel[0]~3_combout ),
	.datae(!\plat|mm_interconnect_0|router|src_channel[0]~2_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1 .lut_mask = 64'h0A00000000000000;
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0_combout  = ( \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \plat|mm_interconnect_0|router|src_channel[0]~1_combout  & ( 
// (\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]) ) ) ) # ( !\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// \plat|mm_interconnect_0|router|src_channel[0]~1_combout  & ( (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] $ 
// (((!\plat|mm_interconnect_0|router|Equal1~0_combout ) # (!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ))))) ) ) ) # ( \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// !\plat|mm_interconnect_0|router|src_channel[0]~1_combout  & ( (\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]) ) ) ) # ( 
// !\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( !\plat|mm_interconnect_0|router|src_channel[0]~1_combout  & ( (\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & 
// !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datae(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h3030303030603030;
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0_combout  & ( 
// (!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]) # (!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & ( 
// \plat|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0_combout  & ( (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  & (\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & 
// (\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout  & !\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & ( 
// !\plat|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0_combout  & ( (!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]) # (!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout ),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000FFCC0100FFCC;
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N38
dffeas \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y13_N55
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N24
cyclonev_lcell_comb \plat|timer_0|period_l_wr_strobe~0 (
// Equation(s):
// \plat|timer_0|period_l_wr_strobe~0_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|period_l_wr_strobe~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|period_l_wr_strobe~0 .extended_lut = "off";
defparam \plat|timer_0|period_l_wr_strobe~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \plat|timer_0|period_l_wr_strobe~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~2 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout  = ( \plat|mm_interconnect_0|router|Equal1~0_combout  & ( \plat|mm_interconnect_0|router|src_channel[0]~1_combout  & ( (!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// (\plat|timer_0|period_l_wr_strobe~0_combout  & (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] $ (!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout )))) ) ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|timer_0|period_l_wr_strobe~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_5_s1_agent|m0_write~1_combout ),
	.datae(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~2 .lut_mask = 64'h0000000000000208;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q  & ( \plat|mm_interconnect_0|rsp_mux|WideOr1~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout  & ( \plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout  & ( 
// ((\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & ((!\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ) # (\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout )))) # 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout ) ) ) ) # ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout  & ( \plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout  & ( 
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout  ) ) ) # ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout  & ( !\plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout  & ( 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ) # (\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout ) ) ) ) # ( 
// !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout  & ( !\plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout  & ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout  ) ) )

	.dataa(!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout ),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2 .lut_mask = 64'h333333FF333333F7;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N19
dffeas \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|d_read~q ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|d_read~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2_combout  = ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2 .lut_mask = 64'h0000000000FF00FF;
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N5
dffeas \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N47
dffeas \plat|pio_7segments_4|data_out[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_4|data_out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_4|data_out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|pio_7segments_4|data_out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N55
dffeas \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_4|data_out[2]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y12_N7
dffeas \plat|pio_7segments_0|data_out[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_0|data_out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_0|data_out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|pio_7segments_0|data_out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N34
dffeas \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_0|data_out[2]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y12_N2
dffeas \plat|pio_7segments_3|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_3|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_3|data_out[2] .is_wysiwyg = "true";
defparam \plat|pio_7segments_3|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N59
dffeas \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_3|data_out [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N26
dffeas \plat|pio_7segments_1|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_1|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_1|data_out[2] .is_wysiwyg = "true";
defparam \plat|pio_7segments_1|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y13_N46
dffeas \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_1|data_out [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[2]~7 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[2]~7_combout  = ( \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [2] & ( \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [2] & ( 
// (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre 
// [2]) # (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [2] & ( \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre 
// [2] & ( (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [2]) # 
// (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [2] & ( !\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [2] & ( 
// (!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [2]) # (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg [0]))) ) ) 
// ) # ( !\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [2] & ( !\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [2] & ( (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [2]) # 
// (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [2]),
	.datab(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [2]),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[2]~7 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[2]~7 .lut_mask = 64'hFFAAF0A0CC88C080;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N23
dffeas \plat|pio_7segments_5|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_5|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_5|data_out[2] .is_wysiwyg = "true";
defparam \plat|pio_7segments_5|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N25
dffeas \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_5|data_out [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y11_N2
dffeas \plat|pio_7segments_2|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_2|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_2|data_out[2] .is_wysiwyg = "true";
defparam \plat|pio_7segments_2|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y11_N11
dffeas \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_2|data_out [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[2]~8 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[2]~8_combout  = ( \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [2] & ( \plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0] ) ) # ( 
// !\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [2] & ( \plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0] & ( (\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [2] & 
// \plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [2] & ( 
// !\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0] & ( (\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [2] & \plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q 
// ) ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [2] & ( !\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0] & ( (\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [2] & 
// \plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [2]),
	.datac(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [2]),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[2]~8 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[2]~8 .lut_mask = 64'h030303030303FFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[2] (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data [2] = ( \plat|mm_interconnect_0|rsp_mux|src_data[2]~8_combout  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [2] ) ) # ( !\plat|mm_interconnect_0|rsp_mux|src_data[2]~8_combout  & ( 
// \plat|ram_0|the_altsyncram|auto_generated|q_a [2] & ( ((!\plat|mm_interconnect_0|rsp_mux|src_data[2]~7_combout ) # ((\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [2] & 
// \plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0]))) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( \plat|mm_interconnect_0|rsp_mux|src_data[2]~8_combout  & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [2] ) ) # ( !\plat|mm_interconnect_0|rsp_mux|src_data[2]~8_combout  & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [2] & ( (!\plat|mm_interconnect_0|rsp_mux|src_data[2]~7_combout ) # 
// ((\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [2] & \plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0])) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [2]),
	.datac(!\plat|mm_interconnect_0|rsp_mux|src_data[2]~7_combout ),
	.datad(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|rsp_mux|src_data[2]~8_combout ),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[2] .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[2] .lut_mask = 64'hF0F3FFFFF5F7FFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N50
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte0_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_data [2]),
	.asdata(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte0_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte0_data [2] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( 
// \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte0_data [2] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( (\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [2]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1 .lut_mask = 64'h550000000F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N56
dffeas \plat|nios2_gen2_0|cpu|E_src1[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[17]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal133~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal133~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [8] & ( (!\plat|nios2_gen2_0|cpu|D_iw [10] & (\plat|nios2_gen2_0|cpu|D_iw [6] & !\plat|nios2_gen2_0|cpu|D_iw [9])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [10]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [9]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal133~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal133~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal133~0 .lut_mask = 64'h0A000A0000000000;
defparam \plat|nios2_gen2_0|cpu|Equal133~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  = ( \plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout  & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout  & 
// ((!\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ) # ((!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout ) # (\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout )))) ) ) # ( 
// !\plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout  & ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout  ) )

	.dataa(!\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datab(!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout ),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2 .lut_mask = 64'h00FF00FF00FB00FB;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_valid_from_R~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_valid_from_R~0_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_st~q  & ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  & ( (!\plat|nios2_gen2_0|cpu|E_stall~3_combout ) # 
// ((\plat|nios2_gen2_0|cpu|E_new_inst~q ) # (\plat|nios2_gen2_0|cpu|R_valid~q )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_st~q  & ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  & ( 
// (!\plat|nios2_gen2_0|cpu|E_stall~3_combout ) # (\plat|nios2_gen2_0|cpu|R_valid~q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_st~q  & ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  & ( 
// (!\plat|nios2_gen2_0|cpu|E_stall~3_combout ) # (((\plat|nios2_gen2_0|cpu|E_new_inst~q ) # (\plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|R_valid~q )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_st~q  & ( 
// !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  & ( (!\plat|nios2_gen2_0|cpu|E_stall~3_combout ) # ((\plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q ) # (\plat|nios2_gen2_0|cpu|R_valid~q )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_stall~3_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_valid~q ),
	.datac(!\plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_st~q ),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_valid_from_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_valid_from_R~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_valid_from_R~0 .lut_mask = 64'hBFBFBFFFBBBBBBFF;
defparam \plat|nios2_gen2_0|cpu|E_valid_from_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N44
dffeas \plat|nios2_gen2_0|cpu|E_valid_from_R (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_valid_from_R~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_valid_from_R .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_valid_from_R .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~14 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~14_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [11] & ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( (\plat|nios2_gen2_0|cpu|D_iw [14] & (\plat|nios2_gen2_0|cpu|D_iw [16] & (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|D_iw [15]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~14 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~14 .lut_mask = 64'h0000000001000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_op_wrctl (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_op_wrctl~combout  = ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( \plat|nios2_gen2_0|cpu|Equal62~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|Equal62~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_op_wrctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_op_wrctl .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_op_wrctl .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|D_op_wrctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y13_N34
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_op_wrctl~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_ienable_reg_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q  & ( (\plat|nios2_gen2_0|cpu|D_iw [7] & (\plat|nios2_gen2_0|cpu|Equal133~0_combout  & \plat|nios2_gen2_0|cpu|E_valid_from_R~q )) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [7]),
	.datac(!\plat|nios2_gen2_0|cpu|Equal133~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_ienable_reg_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_ienable_reg_nxt~0 .lut_mask = 64'h0000000000030003;
defparam \plat|nios2_gen2_0|cpu|W_ienable_reg_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N58
dffeas \plat|nios2_gen2_0|cpu|W_ienable_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_ienable_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_ienable_reg[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_ienable_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_control_rd_data[1]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_control_rd_data[1]~0_combout  = (!\plat|nios2_gen2_0|cpu|D_iw [9] & !\plat|nios2_gen2_0|cpu|D_iw [10])

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_control_rd_data[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[1]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[1]~0 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_control_rd_data[1]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_control_rd_data[1]~2_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [7] & ( \plat|nios2_gen2_0|cpu|D_iw [6] & ( (\plat|nios2_gen2_0|cpu|W_ienable_reg [1] & (\plat|nios2_gen2_0|cpu|E_control_rd_data[1]~0_combout  & 
// !\plat|nios2_gen2_0|cpu|D_iw [8])) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [7] & ( !\plat|nios2_gen2_0|cpu|D_iw [6] & ( (\plat|nios2_gen2_0|cpu|E_control_rd_data[1]~0_combout  & (\plat|nios2_gen2_0|cpu|D_iw [8] & \plat|nios2_gen2_0|cpu|W_ipending_reg [1])) 
// ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_ienable_reg [1]),
	.datab(!\plat|nios2_gen2_0|cpu|E_control_rd_data[1]~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [8]),
	.datad(!\plat|nios2_gen2_0|cpu|W_ipending_reg [1]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [7]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_control_rd_data[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[1]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[1]~2 .lut_mask = 64'h0003000000001010;
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N44
dffeas \plat|nios2_gen2_0|cpu|W_control_rd_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_control_rd_data[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_control_rd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_control_rd_data[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_control_rd_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N53
dffeas \plat|pio_7segments_5|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_5|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_5|data_out[1] .is_wysiwyg = "true";
defparam \plat|pio_7segments_5|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N1
dffeas \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_5|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N4
dffeas \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_0|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y12_N31
dffeas \plat|pio_7segments_3|data_out[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_3|data_out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_3|data_out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|pio_7segments_3|data_out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y11_N38
dffeas \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_3|data_out[1]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[1]~6 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[1]~6_combout  = ( \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [1] & ( \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0] & (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [1] & 
// ((!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [1])))) ) ) ) # ( 
// !\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [1] & ( \plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [1] & 
// ((!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [1]))) ) ) ) # ( 
// \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [1] & ( !\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg 
// [0] & ((!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [1]))) ) ) ) # ( 
// !\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [1] & ( !\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [1]) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [1]),
	.datad(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [1]),
	.datae(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [1]),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~6 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~6 .lut_mask = 64'hFAFAC8C8FA00C800;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N40
dffeas \plat|pio_7segments_1|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_1|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_1|data_out[1] .is_wysiwyg = "true";
defparam \plat|pio_7segments_1|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N28
dffeas \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_1|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \switch[1]~input (
	.i(switch[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switch[1]~input_o ));
// synopsys translate_off
defparam \switch[1]~input .bus_hold = "false";
defparam \switch[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y13_N5
dffeas \plat|pio_switch_0|readdata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switch[1]~input_o ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_switch_0|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_switch_0|readdata[1] .is_wysiwyg = "true";
defparam \plat|pio_switch_0|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N35
dffeas \plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_switch_0|readdata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[1]~2 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[1]~2_combout  = ( \plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [1] & 
// \plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) # (\plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre [1]) ) ) # ( !\plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg 
// [0] & ( (\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [1] & \plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [1]),
	.datac(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~2 .lut_mask = 64'h0303030303FF03FF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|nios2_gen2_0|cpu|d_writedata [1],\plat|nios2_gen2_0|cpu|d_writedata [0]}),
	.portaaddr({\plat|nios2_gen2_0|cpu|W_alu_result [13],\plat|nios2_gen2_0|cpu|W_alu_result [12],\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ,
\plat|nios2_gen2_0|cpu|W_alu_result [8],\plat|nios2_gen2_0|cpu|W_alu_result [7],\plat|nios2_gen2_0|cpu|W_alu_result [6],\plat|nios2_gen2_0|cpu|W_alu_result[5]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [4],\plat|nios2_gen2_0|cpu|W_alu_result [3],
\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q }),
	.portabyteenamasks({\plat|nios2_gen2_0|cpu|d_byteenable [0]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .init_file = "platform_ram_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_acm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N3
cyclonev_lcell_comb \plat|pio_7segments_2|data_out[1]~feeder (
// Equation(s):
// \plat|pio_7segments_2|data_out[1]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|d_writedata [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|d_writedata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_7segments_2|data_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_7segments_2|data_out[1]~feeder .extended_lut = "off";
defparam \plat|pio_7segments_2|data_out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|pio_7segments_2|data_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N4
dffeas \plat|pio_7segments_2|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_7segments_2|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|pio_7segments_2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_2|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_2|data_out[1] .is_wysiwyg = "true";
defparam \plat|pio_7segments_2|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N29
dffeas \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_2|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N30
cyclonev_lcell_comb \plat|timer_0|counter_is_running~feeder (
// Equation(s):
// \plat|timer_0|counter_is_running~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|counter_is_running~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|counter_is_running~feeder .extended_lut = "off";
defparam \plat|timer_0|counter_is_running~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \plat|timer_0|counter_is_running~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N31
dffeas \plat|timer_0|counter_is_running (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|counter_is_running~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|counter_is_running~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|counter_is_running .is_wysiwyg = "true";
defparam \plat|timer_0|counter_is_running .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N12
cyclonev_lcell_comb \plat|timer_0|read_mux_out[1]~2 (
// Equation(s):
// \plat|timer_0|read_mux_out[1]~2_combout  = ( \plat|timer_0|counter_is_running~q  & ( !\plat|pio_button_0|read_mux_out~0_combout  & ( !\plat|nios2_gen2_0|cpu|W_alu_result [4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datad(gnd),
	.datae(!\plat|timer_0|counter_is_running~q ),
	.dataf(!\plat|pio_button_0|read_mux_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|read_mux_out[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|read_mux_out[1]~2 .extended_lut = "off";
defparam \plat|timer_0|read_mux_out[1]~2 .lut_mask = 64'h0000F0F000000000;
defparam \plat|timer_0|read_mux_out[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N13
dffeas \plat|timer_0|readdata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|read_mux_out[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|readdata[1] .is_wysiwyg = "true";
defparam \plat|timer_0|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N16
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|timer_0|readdata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y13_N50
dffeas \plat|pio_7segments_4|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_4|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_4|data_out[1] .is_wysiwyg = "true";
defparam \plat|pio_7segments_4|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y13_N41
dffeas \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_4|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[1]~5 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[1]~5_combout  = ( !\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [1] & ( \plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [1] & (((!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1])))) # 
// (\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [1] & (!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1])))) ) ) ) # ( \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [1] & ( !\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [1] & (((!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1])))) # 
// (\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [1] & (!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1])))) ) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [1] & ( !\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [1] & (((!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1])))) # 
// (\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [1] & (!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1])))) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [1]),
	.datab(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1]),
	.datae(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [1]),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~5 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~5 .lut_mask = 64'hEEE0EEE0EEE00000;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[1] (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data [1] = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [1] & ( \plat|mm_interconnect_0|rsp_mux|src_data[1]~5_combout  & ( ((!\plat|mm_interconnect_0|rsp_mux|src_data[1]~6_combout ) # 
// (\plat|mm_interconnect_0|rsp_mux|src_data[1]~2_combout )) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [1] & ( \plat|mm_interconnect_0|rsp_mux|src_data[1]~5_combout  & 
// ( (!\plat|mm_interconnect_0|rsp_mux|src_data[1]~6_combout ) # (\plat|mm_interconnect_0|rsp_mux|src_data[1]~2_combout ) ) ) ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [1] & ( !\plat|mm_interconnect_0|rsp_mux|src_data[1]~5_combout  ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [1] & ( !\plat|mm_interconnect_0|rsp_mux|src_data[1]~5_combout  ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|rsp_mux|src_data[1]~6_combout ),
	.datac(!\plat|mm_interconnect_0|rsp_mux|src_data[1]~2_combout ),
	.datad(gnd),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [1]),
	.dataf(!\plat|mm_interconnect_0|rsp_mux|src_data[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1] .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1] .lut_mask = 64'hFFFFFFFFCFCFDFDF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N32
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte0_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_data [1]),
	.asdata(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte0_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte0_data [1] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( 
// \plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte0_data [1] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & 
// ((\plat|nios2_gen2_0|cpu|W_alu_result [1]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|W_control_rd_data [1])) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_control_rd_data [1]),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [1]),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [1]),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0 .lut_mask = 64'h3535000000FF00FF;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N34
dffeas \plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[11]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[15]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[9]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[9]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|Add2~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[9]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N14
dffeas \plat|nios2_gen2_0|cpu|F_pc[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[9]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~13_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[9] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~8_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [5] & ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  ) ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [5] & ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  ) ) # ( 
// \plat|rom_0|the_altsyncram|auto_generated|q_a [5] & ( !\plat|nios2_gen2_0|cpu|intr_req~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|rom_0|the_altsyncram|auto_generated|q_a [5]),
	.dataf(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~8 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N43
dffeas \plat|nios2_gen2_0|cpu|D_iw[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~9_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [5] & ( !\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw [2]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~9 .lut_mask = 64'h8000000000000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout  = (!\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ((\plat|nios2_gen2_0|cpu|D_iw [18]))) # (\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & (\plat|nios2_gen2_0|cpu|D_iw [23]))

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [23]),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout  = ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( \plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout  & ( ((!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  & \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout ))) # (\plat|nios2_gen2_0|cpu|Equal0~9_combout ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( 
// \plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout  & ( (\plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout ) # (\plat|nios2_gen2_0|cpu|Equal0~9_combout ) ) ) ) # ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( 
// !\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~9_combout  ) ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( !\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~9_combout  ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~9_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1 .lut_mask = 64'h5555555555FF55D5;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N50
dffeas \plat|nios2_gen2_0|cpu|R_dst_regnum[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y16_N14
dffeas \plat|nios2_gen2_0|cpu|E_src2[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[10]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[15]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[10] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[8]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[8]~feeder_combout  = \plat|nios2_gen2_0|cpu|Add2~21_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|Add2~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[8]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|F_pc[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N23
dffeas \plat|nios2_gen2_0|cpu|F_pc[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[8]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~17_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[8] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~5_combout  = ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  ) # ( !\plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|rom_0|the_altsyncram|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~5 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N35
dffeas \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [5] & ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [5] & ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & 
// ((!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ) # (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q )))) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [5] & ( !\plat|nios2_gen2_0|cpu|D_iw [2] & ( (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [5] & ( !\plat|nios2_gen2_0|cpu|D_iw [2] & ( (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1 .lut_mask = 64'h4040C00030103000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [5] & ( \plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw [2]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [5] & ( \plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  $ (\plat|nios2_gen2_0|cpu|D_iw [2])))) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [5] & ( !\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & ( 
// (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  $ (\plat|nios2_gen2_0|cpu|D_iw [2]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [5] & ( !\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & ( 
// (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw [2])) # (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & 
// ((\plat|nios2_gen2_0|cpu|D_iw [2]))))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0 .lut_mask = 64'h4030C03040101000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout  & ( (\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3_combout ) # (\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout  & ( (\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout  & !\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_logic_op[0]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_logic_op[0]~1_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout  ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout  & ( \plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_logic_op[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_logic_op[0]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_logic_op[0]~1 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_logic_op[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N47
dffeas \plat|nios2_gen2_0|cpu|R_logic_op[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_logic_op[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_logic_op[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[1]~18 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[1]~18_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [1] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op [0]) # (!\plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE_q ))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [1] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op [0] & !\plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & 
// ((\plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[1]~18 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[1]~18 .lut_mask = 64'hC00FC00F0F3C0F3C;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~0_combout  = (!\plat|nios2_gen2_0|cpu|E_logic_result[1]~18_combout  & !\plat|nios2_gen2_0|cpu|E_logic_result[24]~19_combout )

	.dataa(!\plat|nios2_gen2_0|cpu|E_logic_result[1]~18_combout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[24]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~0 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \plat|nios2_gen2_0|cpu|Equal127~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N19
dffeas \plat|nios2_gen2_0|cpu|R_compare_op[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_compare_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_compare_op[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_compare_op[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y14_N11
dffeas \plat|nios2_gen2_0|cpu|R_compare_op[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_compare_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_compare_op[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_compare_op[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~9_combout  = (!\plat|nios2_gen2_0|cpu|E_logic_result[30]~28_combout  & !\plat|nios2_gen2_0|cpu|E_logic_result[29]~29_combout )

	.dataa(!\plat|nios2_gen2_0|cpu|E_logic_result[30]~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[29]~29_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~9 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \plat|nios2_gen2_0|cpu|Equal127~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[2]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[2]~0_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [2] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [2] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & 
// (\plat|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE_q )) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[2]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[2]~0 .lut_mask = 64'hA505A505555A555A;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~11_combout  = ( !\plat|nios2_gen2_0|cpu|E_logic_result[17]~17_combout  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[13]~13_combout  & ( (!\plat|nios2_gen2_0|cpu|E_logic_result[2]~0_combout  & 
// (!\plat|nios2_gen2_0|cpu|E_logic_result[15]~12_combout  & (!\plat|nios2_gen2_0|cpu|E_logic_result[3]~1_combout  & !\plat|nios2_gen2_0|cpu|E_logic_result[16]~14_combout ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_logic_result[2]~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|E_logic_result[15]~12_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[3]~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[16]~14_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|E_logic_result[17]~17_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~11 .lut_mask = 64'h8000000000000000;
defparam \plat|nios2_gen2_0|cpu|Equal127~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~10_combout  = ( !\plat|nios2_gen2_0|cpu|E_logic_result[31]~31_combout  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[0]~30_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[0]~30_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~10 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|nios2_gen2_0|cpu|Equal127~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~2_combout  = ( !\plat|nios2_gen2_0|cpu|E_logic_result[19]~15_combout  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[18]~16_combout  ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_logic_result[18]~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[19]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~2 .lut_mask = 64'hCCCCCCCC00000000;
defparam \plat|nios2_gen2_0|cpu|Equal127~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~8_combout  = ( !\plat|nios2_gen2_0|cpu|E_logic_result[28]~26_combout  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[27]~27_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[27]~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[28]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~8 .lut_mask = 64'hF0F0F0F000000000;
defparam \plat|nios2_gen2_0|cpu|Equal127~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N41
dffeas \plat|nios2_gen2_0|cpu|E_src2[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[7]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[15]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[7]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~5_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|E_src1 [8] & ( (!\plat|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & 
// ((!\plat|nios2_gen2_0|cpu|E_src2[7]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src1 [7])))) # (\plat|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|E_src2[7]~DUPLICATE_q  $ 
// (\plat|nios2_gen2_0|cpu|E_src1 [7])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|E_src1 [8] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src1 [7]) # 
// (\plat|nios2_gen2_0|cpu|E_src2[7]~DUPLICATE_q ))) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|E_src1 [8] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (((!\plat|nios2_gen2_0|cpu|E_src2[7]~DUPLICATE_q ) # 
// (!\plat|nios2_gen2_0|cpu|E_src1 [7])))) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_src2[7]~DUPLICATE_q  $ (\plat|nios2_gen2_0|cpu|E_src1 [7])))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|E_src1 [8] & ( (!\plat|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_src2[7]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|R_logic_op [1] & 
// !\plat|nios2_gen2_0|cpu|E_src1 [7]))) # (\plat|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src1 [7]) # (\plat|nios2_gen2_0|cpu|E_src2[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_src2[7]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [7]),
	.datae(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~5 .lut_mask = 64'h1850F8C230F0A481;
defparam \plat|nios2_gen2_0|cpu|Equal127~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N35
dffeas \plat|nios2_gen2_0|cpu|E_src2[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[11]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[15]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[11] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~6_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [12] & ( \plat|nios2_gen2_0|cpu|R_logic_op [1] & ( (\plat|nios2_gen2_0|cpu|E_src2 [12] & (\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_src2 [11] 
// $ (\plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE_q )))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_src1 [12] & ( \plat|nios2_gen2_0|cpu|R_logic_op [1] & ( (!\plat|nios2_gen2_0|cpu|E_src2 [12] & ((!\plat|nios2_gen2_0|cpu|E_src2 [11] & 
// (!\plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|E_src2 [11] & (\plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q )))) ) ) ) # ( \plat|nios2_gen2_0|cpu|E_src1 [12] & ( 
// !\plat|nios2_gen2_0|cpu|R_logic_op [1] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|E_src2 [11]))) # (\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|E_src2 [12] & ((!\plat|nios2_gen2_0|cpu|E_src2 [11]) # (!\plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE_q )))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_src1 [12] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] & ( 
// (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|E_src2 [12] & ((\plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE_q ) # (\plat|nios2_gen2_0|cpu|E_src2 [11])))) # (\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & 
// ((!\plat|nios2_gen2_0|cpu|E_src2 [11]) # ((!\plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE_q )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src2 [11]),
	.datab(!\plat|nios2_gen2_0|cpu|E_src2 [12]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1[11]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|E_src1 [12]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~6 .lut_mask = 64'h13FA5FC880840021;
defparam \plat|nios2_gen2_0|cpu|Equal127~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y16_N31
dffeas \plat|nios2_gen2_0|cpu|E_src2[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[14]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[15]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[14] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~3_combout  = ( !\plat|nios2_gen2_0|cpu|E_logic_result[4]~2_combout  & ( (!\plat|nios2_gen2_0|cpu|E_src2 [14] & ((!\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src1 [14]) # 
// (\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ))) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((!\plat|nios2_gen2_0|cpu|E_src1 [14]))))) # (\plat|nios2_gen2_0|cpu|E_src2 [14] & (!\plat|nios2_gen2_0|cpu|R_logic_op [1] $ 
// (((\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|E_src1 [14]))))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src2 [14]),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [14]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~3 .lut_mask = 64'h7AE17AE100000000;
defparam \plat|nios2_gen2_0|cpu|Equal127~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~4_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [5] & ( \plat|nios2_gen2_0|cpu|R_logic_op [0] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|E_src2 [5] & ((!\plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE_q 
// ) # (!\plat|nios2_gen2_0|cpu|E_src1 [6])))) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & (\plat|nios2_gen2_0|cpu|E_src2 [5] & (!\plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE_q  $ (\plat|nios2_gen2_0|cpu|E_src1 [6])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_src1 
// [5] & ( \plat|nios2_gen2_0|cpu|R_logic_op [0] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((!\plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE_q ) # ((!\plat|nios2_gen2_0|cpu|E_src1 [6])))) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & 
// (!\plat|nios2_gen2_0|cpu|E_src2 [5] & (!\plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE_q  $ (\plat|nios2_gen2_0|cpu|E_src1 [6])))) ) ) ) # ( \plat|nios2_gen2_0|cpu|E_src1 [5] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [0] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op 
// [1] & ((\plat|nios2_gen2_0|cpu|E_src1 [6]) # (\plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE_q ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_src1 [5] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [0] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & 
// (\plat|nios2_gen2_0|cpu|E_src2 [5] & ((\plat|nios2_gen2_0|cpu|E_src1 [6]) # (\plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE_q )))) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_src1 [6] 
// & !\plat|nios2_gen2_0|cpu|E_src2 [5]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src2[6]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_src1 [6]),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [5]),
	.datae(!\plat|nios2_gen2_0|cpu|E_src1 [5]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~4 .lut_mask = 64'h08707070E9E0E009;
defparam \plat|nios2_gen2_0|cpu|Equal127~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~7_combout  = ( !\plat|nios2_gen2_0|cpu|E_logic_result[10]~5_combout  & ( \plat|nios2_gen2_0|cpu|Equal127~4_combout  & ( (\plat|nios2_gen2_0|cpu|Equal127~5_combout  & (\plat|nios2_gen2_0|cpu|Equal127~6_combout  & 
// (!\plat|nios2_gen2_0|cpu|E_logic_result[9]~6_combout  & \plat|nios2_gen2_0|cpu|Equal127~3_combout ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal127~5_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal127~6_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[9]~6_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal127~3_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|E_logic_result[10]~5_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal127~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~7 .lut_mask = 64'h0000000000100000;
defparam \plat|nios2_gen2_0|cpu|Equal127~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~12_combout  = ( \plat|nios2_gen2_0|cpu|Equal127~8_combout  & ( \plat|nios2_gen2_0|cpu|Equal127~7_combout  & ( (\plat|nios2_gen2_0|cpu|Equal127~9_combout  & (\plat|nios2_gen2_0|cpu|Equal127~11_combout  & 
// (\plat|nios2_gen2_0|cpu|Equal127~10_combout  & \plat|nios2_gen2_0|cpu|Equal127~2_combout ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal127~9_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal127~11_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal127~10_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal127~2_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Equal127~8_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal127~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~12 .lut_mask = 64'h0000000000000001;
defparam \plat|nios2_gen2_0|cpu|Equal127~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~1_combout  = ( !\plat|nios2_gen2_0|cpu|E_logic_result[20]~25_combout  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[22]~23_combout  & ( (!\plat|nios2_gen2_0|cpu|E_logic_result[23]~22_combout  & 
// (!\plat|nios2_gen2_0|cpu|E_logic_result[25]~21_combout  & (!\plat|nios2_gen2_0|cpu|E_logic_result[26]~20_combout  & !\plat|nios2_gen2_0|cpu|E_logic_result[21]~24_combout ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_logic_result[23]~22_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|E_logic_result[25]~21_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[26]~20_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[21]~24_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|E_logic_result[20]~25_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[22]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~1 .lut_mask = 64'h8000000000000000;
defparam \plat|nios2_gen2_0|cpu|Equal127~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~77 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~77_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_alu_sub~q  ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add2~86  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~77 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~77 .lut_mask = 64'h0000FFFF00003333;
defparam \plat|nios2_gen2_0|cpu|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_cmp_result~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_cmp_result~0_combout  = ( \plat|nios2_gen2_0|cpu|Equal127~1_combout  & ( \plat|nios2_gen2_0|cpu|Add2~77_sumout  & ( (!\plat|nios2_gen2_0|cpu|Equal127~0_combout  & (\plat|nios2_gen2_0|cpu|R_compare_op [1])) # 
// (\plat|nios2_gen2_0|cpu|Equal127~0_combout  & ((!\plat|nios2_gen2_0|cpu|Equal127~12_combout  & (\plat|nios2_gen2_0|cpu|R_compare_op [1])) # (\plat|nios2_gen2_0|cpu|Equal127~12_combout  & ((!\plat|nios2_gen2_0|cpu|R_compare_op [0]))))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|Equal127~1_combout  & ( \plat|nios2_gen2_0|cpu|Add2~77_sumout  & ( \plat|nios2_gen2_0|cpu|R_compare_op [1] ) ) ) # ( \plat|nios2_gen2_0|cpu|Equal127~1_combout  & ( !\plat|nios2_gen2_0|cpu|Add2~77_sumout  & ( 
// (!\plat|nios2_gen2_0|cpu|Equal127~0_combout  & (((\plat|nios2_gen2_0|cpu|R_compare_op [0])))) # (\plat|nios2_gen2_0|cpu|Equal127~0_combout  & ((!\plat|nios2_gen2_0|cpu|Equal127~12_combout  & ((\plat|nios2_gen2_0|cpu|R_compare_op [0]))) # 
// (\plat|nios2_gen2_0|cpu|Equal127~12_combout  & (!\plat|nios2_gen2_0|cpu|R_compare_op [1])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Equal127~1_combout  & ( !\plat|nios2_gen2_0|cpu|Add2~77_sumout  & ( \plat|nios2_gen2_0|cpu|R_compare_op [0] ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal127~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_compare_op [1]),
	.datac(!\plat|nios2_gen2_0|cpu|R_compare_op [0]),
	.datad(!\plat|nios2_gen2_0|cpu|Equal127~12_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Equal127~1_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_cmp_result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_cmp_result~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_cmp_result~0 .lut_mask = 64'h0F0F0F4E33333372;
defparam \plat|nios2_gen2_0|cpu|E_cmp_result~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N16
dffeas \plat|nios2_gen2_0|cpu|W_cmp_result (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_cmp_result~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_cmp_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_cmp_result .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_cmp_result .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~8_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( (\plat|nios2_gen2_0|cpu|D_iw [15] & (\plat|nios2_gen2_0|cpu|D_iw [11] & (!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|D_iw [16]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~8 .lut_mask = 64'h0000000000001000;
defparam \plat|nios2_gen2_0|cpu|Equal62~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout  = ( !\plat|nios2_gen2_0|cpu|Equal62~11_combout  & ( !\plat|nios2_gen2_0|cpu|Equal62~10_combout  & ( !\plat|nios2_gen2_0|cpu|Equal62~8_combout  ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|Equal62~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|Equal62~11_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal62~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 .lut_mask = 64'hCCCC000000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout  & ( ((\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ((\plat|nios2_gen2_0|cpu|Equal62~12_combout ) # 
// (\plat|nios2_gen2_0|cpu|Equal62~13_combout )))) # (\plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout  & ( (\plat|nios2_gen2_0|cpu|Equal0~0_combout ) # 
// (\plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal62~13_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal62~12_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 .lut_mask = 64'h0FFF0FFF0F7F0F7F;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y16_N44
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~4_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [3] & (!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw 
// [0] & \plat|nios2_gen2_0|cpu|D_iw [2]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [3]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~4 .lut_mask = 64'h0000000000800000;
defparam \plat|nios2_gen2_0|cpu|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N16
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_br_uncond (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|Equal0~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_br_uncond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_uncond .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_uncond .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  = ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_uncond~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_br~q ) # (!\plat|nios2_gen2_0|cpu|W_cmp_result~q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br~q ),
	.datab(!\plat|nios2_gen2_0|cpu|W_cmp_result~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_br_uncond~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0 .lut_mask = 64'hE0E00000E0E00000;
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  = ( \plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  ) # ( !\plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  & ( !\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1 .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N11
dffeas \plat|nios2_gen2_0|cpu|F_pc[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[4]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~33_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~25 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~25_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc [6] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~30  ))
// \plat|nios2_gen2_0|cpu|Add0~26  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc [6] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|F_pc [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~25_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~25 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|nios2_gen2_0|cpu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[9]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[9]~7_combout  = ( \plat|nios2_gen2_0|cpu|Add0~21_sumout  & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # 
// (\plat|nios2_gen2_0|cpu|R_src1~0_combout )) # (\plat|nios2_gen2_0|cpu|D_iw [13]) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add0~21_sumout  & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( 
// (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # (\plat|nios2_gen2_0|cpu|D_iw [13]))) ) ) ) # ( \plat|nios2_gen2_0|cpu|Add0~21_sumout  & ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( ((\plat|nios2_gen2_0|cpu|D_iw [13] & \plat|nios2_gen2_0|cpu|R_src1~1_combout )) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|Add0~21_sumout  & ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( (\plat|nios2_gen2_0|cpu|D_iw [13] & (\plat|nios2_gen2_0|cpu|R_src1~1_combout  & 
// !\plat|nios2_gen2_0|cpu|R_src1~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Add0~21_sumout ),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[9]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[9]~7 .lut_mask = 64'h110011FFDD00DDFF;
defparam \plat|nios2_gen2_0|cpu|R_src1[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N40
dffeas \plat|nios2_gen2_0|cpu|E_src1[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[9]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[9] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[7]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[7]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|Add2~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[7]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N19
dffeas \plat|nios2_gen2_0|cpu|F_pc[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[7]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~21_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y12_N46
dffeas \plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[8]~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[8]~8_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( \plat|nios2_gen2_0|cpu|Add0~25_sumout  & ( ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # 
// (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( \plat|nios2_gen2_0|cpu|Add0~25_sumout  & ( 
// ((\plat|nios2_gen2_0|cpu|R_src1~1_combout  & \plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( 
// !\plat|nios2_gen2_0|cpu|Add0~25_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( !\plat|nios2_gen2_0|cpu|Add0~25_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (\plat|nios2_gen2_0|cpu|R_src1~1_combout  & 
// \plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.dataf(!\plat|nios2_gen2_0|cpu|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[8]~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[8]~8 .lut_mask = 64'h02028A8A5757DFDF;
defparam \plat|nios2_gen2_0|cpu|R_src1[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N49
dffeas \plat|nios2_gen2_0|cpu|E_src1[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[8] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[6]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[6]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|Add2~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[6]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N5
dffeas \plat|nios2_gen2_0|cpu|F_pc[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[6]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~25_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~4_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [16] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [16] & ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~4 .lut_mask = 64'h33333333FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N58
dffeas \plat|nios2_gen2_0|cpu|D_iw[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[16] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw [11] & ( (!\plat|nios2_gen2_0|cpu|D_iw [14] & (\plat|nios2_gen2_0|cpu|D_iw [16] & !\plat|nios2_gen2_0|cpu|D_iw [15])) ) ) ) 
// # ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( !\plat|nios2_gen2_0|cpu|D_iw [11] & ( (\plat|nios2_gen2_0|cpu|D_iw [16] & (!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw [15])) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 .lut_mask = 64'h0000300000002200;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|nios2_gen2_0|cpu|D_iw [22] ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE_q  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8 .lut_mask = 64'h555555550F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9_combout  = ( \plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout  ) 
// ) # ( \plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout  & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ) # ((\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ((\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Equal0~9_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9 .lut_mask = 64'hFF07FFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N11
dffeas \plat|nios2_gen2_0|cpu|R_dst_regnum[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[0]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[0]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[0]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N17
dffeas \plat|nios2_gen2_0|cpu|d_writedata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N50
dffeas \plat|pio_7segments_5|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_5|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_5|data_out[0] .is_wysiwyg = "true";
defparam \plat|pio_7segments_5|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N29
dffeas \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_5|data_out [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N15
cyclonev_lcell_comb \plat|timer_0|read_mux_out[0]~0 (
// Equation(s):
// \plat|timer_0|read_mux_out[0]~0_combout  = (!\plat|nios2_gen2_0|cpu|W_alu_result [3] & !\plat|nios2_gen2_0|cpu|W_alu_result [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [3]),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|read_mux_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|read_mux_out[0]~0 .extended_lut = "off";
defparam \plat|timer_0|read_mux_out[0]~0 .lut_mask = 64'hF000F000F000F000;
defparam \plat|timer_0|read_mux_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N9
cyclonev_lcell_comb \plat|timer_0|period_l_wr_strobe~1 (
// Equation(s):
// \plat|timer_0|period_l_wr_strobe~1_combout  = ( \plat|nios2_gen2_0|cpu|d_write~q  & ( (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q  & !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|d_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|period_l_wr_strobe~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|period_l_wr_strobe~1 .extended_lut = "off";
defparam \plat|timer_0|period_l_wr_strobe~1 .lut_mask = 64'h00000000F000F000;
defparam \plat|timer_0|period_l_wr_strobe~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N48
cyclonev_lcell_comb \plat|timer_0|period_l_wr_strobe~2 (
// Equation(s):
// \plat|timer_0|period_l_wr_strobe~2_combout  = ( \plat|mm_interconnect_0|router|src_channel[0]~4_combout  & ( !\plat|mm_interconnect_0|router|src_channel[0]~2_combout  & ( (\plat|mm_interconnect_0|router|Equal1~0_combout  & 
// (\plat|timer_0|period_l_wr_strobe~0_combout  & (!\plat|mm_interconnect_0|router|Equal9~0_combout  & !\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]))) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datab(!\plat|timer_0|period_l_wr_strobe~0_combout ),
	.datac(!\plat|mm_interconnect_0|router|Equal9~0_combout ),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\plat|mm_interconnect_0|router|src_channel[0]~4_combout ),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|period_l_wr_strobe~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|period_l_wr_strobe~2 .extended_lut = "off";
defparam \plat|timer_0|period_l_wr_strobe~2 .lut_mask = 64'h0000100000000000;
defparam \plat|timer_0|period_l_wr_strobe~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N18
cyclonev_lcell_comb \plat|timer_0|control_register~0 (
// Equation(s):
// \plat|timer_0|control_register~0_combout  = ( \plat|timer_0|control_register~q  & ( \plat|timer_0|period_l_wr_strobe~2_combout  & ( (!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ) # (((!\plat|timer_0|read_mux_out[0]~0_combout ) # 
// (!\plat|timer_0|period_l_wr_strobe~1_combout )) # (\plat|nios2_gen2_0|cpu|d_writedata [0])) ) ) ) # ( !\plat|timer_0|control_register~q  & ( \plat|timer_0|period_l_wr_strobe~2_combout  & ( (\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q  & 
// (\plat|nios2_gen2_0|cpu|d_writedata [0] & (\plat|timer_0|read_mux_out[0]~0_combout  & \plat|timer_0|period_l_wr_strobe~1_combout ))) ) ) ) # ( \plat|timer_0|control_register~q  & ( !\plat|timer_0|period_l_wr_strobe~2_combout  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.datac(!\plat|timer_0|read_mux_out[0]~0_combout ),
	.datad(!\plat|timer_0|period_l_wr_strobe~1_combout ),
	.datae(!\plat|timer_0|control_register~q ),
	.dataf(!\plat|timer_0|period_l_wr_strobe~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|control_register~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|control_register~0 .extended_lut = "off";
defparam \plat|timer_0|control_register~0 .lut_mask = 64'h0000FFFF0001FFFB;
defparam \plat|timer_0|control_register~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N20
dffeas \plat|timer_0|control_register (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|control_register~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|control_register~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|control_register .is_wysiwyg = "true";
defparam \plat|timer_0|control_register .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N30
cyclonev_lcell_comb \plat|timer_0|force_reload~0 (
// Equation(s):
// \plat|timer_0|force_reload~0_combout  = ( \plat|timer_0|period_l_wr_strobe~1_combout  & ( \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & ( (\plat|timer_0|period_l_wr_strobe~0_combout  & (!\plat|nios2_gen2_0|cpu|W_alu_result [4] & 
// \plat|nios2_gen2_0|cpu|W_alu_result [3])) ) ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|period_l_wr_strobe~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [3]),
	.datae(!\plat|timer_0|period_l_wr_strobe~1_combout ),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|force_reload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|force_reload~0 .extended_lut = "off";
defparam \plat|timer_0|force_reload~0 .lut_mask = 64'h0000000000000030;
defparam \plat|timer_0|force_reload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N31
dffeas \plat|timer_0|force_reload (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|force_reload~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|force_reload~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|force_reload .is_wysiwyg = "true";
defparam \plat|timer_0|force_reload .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N0
cyclonev_lcell_comb \plat|timer_0|Add0~21 (
// Equation(s):
// \plat|timer_0|Add0~21_sumout  = SUM(( !\plat|timer_0|internal_counter[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \plat|timer_0|Add0~22  = CARRY(( !\plat|timer_0|internal_counter[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~21_sumout ),
	.cout(\plat|timer_0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~21 .extended_lut = "off";
defparam \plat|timer_0|Add0~21 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N27
cyclonev_lcell_comb \plat|timer_0|internal_counter~5 (
// Equation(s):
// \plat|timer_0|internal_counter~5_combout  = ( !\plat|timer_0|Add0~21_sumout  & ( (!\plat|timer_0|Equal0~3_combout  & !\plat|timer_0|force_reload~q ) ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|Equal0~3_combout ),
	.datac(!\plat|timer_0|force_reload~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~5 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~5 .lut_mask = 64'hC0C0C0C000000000;
defparam \plat|timer_0|internal_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N32
dffeas \plat|timer_0|counter_is_running~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|counter_is_running~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|counter_is_running~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|counter_is_running~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|counter_is_running~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N3
cyclonev_lcell_comb \plat|timer_0|always0~0 (
// Equation(s):
// \plat|timer_0|always0~0_combout  = ( \plat|timer_0|counter_is_running~DUPLICATE_q  ) # ( !\plat|timer_0|counter_is_running~DUPLICATE_q  & ( \plat|timer_0|force_reload~q  ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|force_reload~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|counter_is_running~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|always0~0 .extended_lut = "off";
defparam \plat|timer_0|always0~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \plat|timer_0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N29
dffeas \plat|timer_0|internal_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N3
cyclonev_lcell_comb \plat|timer_0|Add0~17 (
// Equation(s):
// \plat|timer_0|Add0~17_sumout  = SUM(( !\plat|timer_0|internal_counter [1] ) + ( VCC ) + ( \plat|timer_0|Add0~22  ))
// \plat|timer_0|Add0~18  = CARRY(( !\plat|timer_0|internal_counter [1] ) + ( VCC ) + ( \plat|timer_0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~17_sumout ),
	.cout(\plat|timer_0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~17 .extended_lut = "off";
defparam \plat|timer_0|Add0~17 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N24
cyclonev_lcell_comb \plat|timer_0|internal_counter~4 (
// Equation(s):
// \plat|timer_0|internal_counter~4_combout  = ( !\plat|timer_0|Add0~17_sumout  & ( (!\plat|timer_0|force_reload~q  & !\plat|timer_0|Equal0~3_combout ) ) )

	.dataa(!\plat|timer_0|force_reload~q ),
	.datab(!\plat|timer_0|Equal0~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~4 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~4 .lut_mask = 64'h8888888800000000;
defparam \plat|timer_0|internal_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N26
dffeas \plat|timer_0|internal_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[1] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N6
cyclonev_lcell_comb \plat|timer_0|Add0~13 (
// Equation(s):
// \plat|timer_0|Add0~13_sumout  = SUM(( !\plat|timer_0|internal_counter [2] ) + ( VCC ) + ( \plat|timer_0|Add0~18  ))
// \plat|timer_0|Add0~14  = CARRY(( !\plat|timer_0|internal_counter [2] ) + ( VCC ) + ( \plat|timer_0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~13_sumout ),
	.cout(\plat|timer_0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~13 .extended_lut = "off";
defparam \plat|timer_0|Add0~13 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N51
cyclonev_lcell_comb \plat|timer_0|internal_counter~3 (
// Equation(s):
// \plat|timer_0|internal_counter~3_combout  = ( !\plat|timer_0|force_reload~q  & ( (!\plat|timer_0|Equal0~3_combout  & !\plat|timer_0|Add0~13_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|Equal0~3_combout ),
	.datad(!\plat|timer_0|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\plat|timer_0|force_reload~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~3 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~3 .lut_mask = 64'hF000F00000000000;
defparam \plat|timer_0|internal_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N53
dffeas \plat|timer_0|internal_counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[2] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N9
cyclonev_lcell_comb \plat|timer_0|Add0~9 (
// Equation(s):
// \plat|timer_0|Add0~9_sumout  = SUM(( !\plat|timer_0|internal_counter [3] ) + ( VCC ) + ( \plat|timer_0|Add0~14  ))
// \plat|timer_0|Add0~10  = CARRY(( !\plat|timer_0|internal_counter [3] ) + ( VCC ) + ( \plat|timer_0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~9_sumout ),
	.cout(\plat|timer_0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~9 .extended_lut = "off";
defparam \plat|timer_0|Add0~9 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N57
cyclonev_lcell_comb \plat|timer_0|internal_counter~2 (
// Equation(s):
// \plat|timer_0|internal_counter~2_combout  = ( !\plat|timer_0|Add0~9_sumout  & ( (!\plat|timer_0|Equal0~3_combout  & !\plat|timer_0|force_reload~q ) ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|Equal0~3_combout ),
	.datac(!\plat|timer_0|force_reload~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~2 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~2 .lut_mask = 64'hC0C0C0C000000000;
defparam \plat|timer_0|internal_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N59
dffeas \plat|timer_0|internal_counter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[3] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N12
cyclonev_lcell_comb \plat|timer_0|Add0~5 (
// Equation(s):
// \plat|timer_0|Add0~5_sumout  = SUM(( \plat|timer_0|internal_counter [4] ) + ( VCC ) + ( \plat|timer_0|Add0~10  ))
// \plat|timer_0|Add0~6  = CARRY(( \plat|timer_0|internal_counter [4] ) + ( VCC ) + ( \plat|timer_0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|internal_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~5_sumout ),
	.cout(\plat|timer_0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~5 .extended_lut = "off";
defparam \plat|timer_0|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \plat|timer_0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N48
cyclonev_lcell_comb \plat|timer_0|internal_counter~1 (
// Equation(s):
// \plat|timer_0|internal_counter~1_combout  = ( \plat|timer_0|Add0~5_sumout  & ( (!\plat|timer_0|force_reload~q  & !\plat|timer_0|Equal0~3_combout ) ) )

	.dataa(!\plat|timer_0|force_reload~q ),
	.datab(!\plat|timer_0|Equal0~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~1 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~1 .lut_mask = 64'h0000000088888888;
defparam \plat|timer_0|internal_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N50
dffeas \plat|timer_0|internal_counter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[4] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N15
cyclonev_lcell_comb \plat|timer_0|Add0~61 (
// Equation(s):
// \plat|timer_0|Add0~61_sumout  = SUM(( \plat|timer_0|internal_counter [5] ) + ( VCC ) + ( \plat|timer_0|Add0~6  ))
// \plat|timer_0|Add0~62  = CARRY(( \plat|timer_0|internal_counter [5] ) + ( VCC ) + ( \plat|timer_0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~61_sumout ),
	.cout(\plat|timer_0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~61 .extended_lut = "off";
defparam \plat|timer_0|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N54
cyclonev_lcell_comb \plat|timer_0|internal_counter~15 (
// Equation(s):
// \plat|timer_0|internal_counter~15_combout  = ( \plat|timer_0|Add0~61_sumout  & ( (!\plat|timer_0|force_reload~q  & !\plat|timer_0|Equal0~3_combout ) ) )

	.dataa(!\plat|timer_0|force_reload~q ),
	.datab(!\plat|timer_0|Equal0~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~15 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~15 .lut_mask = 64'h0000000088888888;
defparam \plat|timer_0|internal_counter~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N56
dffeas \plat|timer_0|internal_counter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~15_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[5] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N18
cyclonev_lcell_comb \plat|timer_0|Add0~57 (
// Equation(s):
// \plat|timer_0|Add0~57_sumout  = SUM(( !\plat|timer_0|internal_counter [6] ) + ( VCC ) + ( \plat|timer_0|Add0~62  ))
// \plat|timer_0|Add0~58  = CARRY(( !\plat|timer_0|internal_counter [6] ) + ( VCC ) + ( \plat|timer_0|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~57_sumout ),
	.cout(\plat|timer_0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~57 .extended_lut = "off";
defparam \plat|timer_0|Add0~57 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N21
cyclonev_lcell_comb \plat|timer_0|internal_counter~14 (
// Equation(s):
// \plat|timer_0|internal_counter~14_combout  = ( !\plat|timer_0|Add0~57_sumout  & ( (!\plat|timer_0|force_reload~q  & !\plat|timer_0|Equal0~3_combout ) ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|force_reload~q ),
	.datac(!\plat|timer_0|Equal0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~14 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~14 .lut_mask = 64'hC0C0C0C000000000;
defparam \plat|timer_0|internal_counter~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N23
dffeas \plat|timer_0|internal_counter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~14_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[6] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N21
cyclonev_lcell_comb \plat|timer_0|Add0~53 (
// Equation(s):
// \plat|timer_0|Add0~53_sumout  = SUM(( \plat|timer_0|internal_counter [7] ) + ( VCC ) + ( \plat|timer_0|Add0~58  ))
// \plat|timer_0|Add0~54  = CARRY(( \plat|timer_0|internal_counter [7] ) + ( VCC ) + ( \plat|timer_0|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~53_sumout ),
	.cout(\plat|timer_0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~53 .extended_lut = "off";
defparam \plat|timer_0|Add0~53 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N18
cyclonev_lcell_comb \plat|timer_0|internal_counter~13 (
// Equation(s):
// \plat|timer_0|internal_counter~13_combout  = ( !\plat|timer_0|Equal0~3_combout  & ( (!\plat|timer_0|force_reload~q  & \plat|timer_0|Add0~53_sumout ) ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|force_reload~q ),
	.datac(!\plat|timer_0|Add0~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~13 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~13 .lut_mask = 64'h0C0C0C0C00000000;
defparam \plat|timer_0|internal_counter~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N20
dffeas \plat|timer_0|internal_counter[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~13_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[7] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N24
cyclonev_lcell_comb \plat|timer_0|Add0~49 (
// Equation(s):
// \plat|timer_0|Add0~49_sumout  = SUM(( !\plat|timer_0|internal_counter [8] ) + ( VCC ) + ( \plat|timer_0|Add0~54  ))
// \plat|timer_0|Add0~50  = CARRY(( !\plat|timer_0|internal_counter [8] ) + ( VCC ) + ( \plat|timer_0|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~49_sumout ),
	.cout(\plat|timer_0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~49 .extended_lut = "off";
defparam \plat|timer_0|Add0~49 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N15
cyclonev_lcell_comb \plat|timer_0|internal_counter~12 (
// Equation(s):
// \plat|timer_0|internal_counter~12_combout  = ( !\plat|timer_0|Add0~49_sumout  & ( (!\plat|timer_0|force_reload~q  & !\plat|timer_0|Equal0~3_combout ) ) )

	.dataa(!\plat|timer_0|force_reload~q ),
	.datab(gnd),
	.datac(!\plat|timer_0|Equal0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~12 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~12 .lut_mask = 64'hA0A0A0A000000000;
defparam \plat|timer_0|internal_counter~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N17
dffeas \plat|timer_0|internal_counter[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[8] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N27
cyclonev_lcell_comb \plat|timer_0|Add0~45 (
// Equation(s):
// \plat|timer_0|Add0~45_sumout  = SUM(( !\plat|timer_0|internal_counter [9] ) + ( VCC ) + ( \plat|timer_0|Add0~50  ))
// \plat|timer_0|Add0~46  = CARRY(( !\plat|timer_0|internal_counter [9] ) + ( VCC ) + ( \plat|timer_0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~45_sumout ),
	.cout(\plat|timer_0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~45 .extended_lut = "off";
defparam \plat|timer_0|Add0~45 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N12
cyclonev_lcell_comb \plat|timer_0|internal_counter~11 (
// Equation(s):
// \plat|timer_0|internal_counter~11_combout  = (!\plat|timer_0|force_reload~q  & (!\plat|timer_0|Equal0~3_combout  & !\plat|timer_0|Add0~45_sumout ))

	.dataa(!\plat|timer_0|force_reload~q ),
	.datab(!\plat|timer_0|Equal0~3_combout ),
	.datac(!\plat|timer_0|Add0~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~11 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~11 .lut_mask = 64'h8080808080808080;
defparam \plat|timer_0|internal_counter~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N14
dffeas \plat|timer_0|internal_counter[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[9] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N30
cyclonev_lcell_comb \plat|timer_0|Add0~1 (
// Equation(s):
// \plat|timer_0|Add0~1_sumout  = SUM(( \plat|timer_0|internal_counter [10] ) + ( VCC ) + ( \plat|timer_0|Add0~46  ))
// \plat|timer_0|Add0~2  = CARRY(( \plat|timer_0|internal_counter [10] ) + ( VCC ) + ( \plat|timer_0|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~1_sumout ),
	.cout(\plat|timer_0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~1 .extended_lut = "off";
defparam \plat|timer_0|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N45
cyclonev_lcell_comb \plat|timer_0|internal_counter~0 (
// Equation(s):
// \plat|timer_0|internal_counter~0_combout  = ( \plat|timer_0|Add0~1_sumout  & ( (!\plat|timer_0|force_reload~q  & !\plat|timer_0|Equal0~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|force_reload~q ),
	.datad(!\plat|timer_0|Equal0~3_combout ),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~0 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~0 .lut_mask = 64'h00000000F000F000;
defparam \plat|timer_0|internal_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N47
dffeas \plat|timer_0|internal_counter[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[10] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N42
cyclonev_lcell_comb \plat|timer_0|Equal0~2 (
// Equation(s):
// \plat|timer_0|Equal0~2_combout  = ( \plat|timer_0|internal_counter [9] & ( (\plat|timer_0|internal_counter [6] & (\plat|timer_0|internal_counter [8] & (!\plat|timer_0|internal_counter [7] & !\plat|timer_0|internal_counter [5]))) ) )

	.dataa(!\plat|timer_0|internal_counter [6]),
	.datab(!\plat|timer_0|internal_counter [8]),
	.datac(!\plat|timer_0|internal_counter [7]),
	.datad(!\plat|timer_0|internal_counter [5]),
	.datae(gnd),
	.dataf(!\plat|timer_0|internal_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Equal0~2 .extended_lut = "off";
defparam \plat|timer_0|Equal0~2 .lut_mask = 64'h0000000010001000;
defparam \plat|timer_0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N33
cyclonev_lcell_comb \plat|timer_0|Add0~41 (
// Equation(s):
// \plat|timer_0|Add0~41_sumout  = SUM(( \plat|timer_0|internal_counter [11] ) + ( VCC ) + ( \plat|timer_0|Add0~2  ))
// \plat|timer_0|Add0~42  = CARRY(( \plat|timer_0|internal_counter [11] ) + ( VCC ) + ( \plat|timer_0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|internal_counter [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~41_sumout ),
	.cout(\plat|timer_0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~41 .extended_lut = "off";
defparam \plat|timer_0|Add0~41 .lut_mask = 64'h00000000000000FF;
defparam \plat|timer_0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N9
cyclonev_lcell_comb \plat|timer_0|internal_counter~10 (
// Equation(s):
// \plat|timer_0|internal_counter~10_combout  = ( !\plat|timer_0|force_reload~q  & ( (!\plat|timer_0|Equal0~3_combout  & \plat|timer_0|Add0~41_sumout ) ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|Equal0~3_combout ),
	.datac(gnd),
	.datad(!\plat|timer_0|Add0~41_sumout ),
	.datae(gnd),
	.dataf(!\plat|timer_0|force_reload~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~10 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~10 .lut_mask = 64'h00CC00CC00000000;
defparam \plat|timer_0|internal_counter~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N11
dffeas \plat|timer_0|internal_counter[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[11] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N36
cyclonev_lcell_comb \plat|timer_0|Add0~37 (
// Equation(s):
// \plat|timer_0|Add0~37_sumout  = SUM(( \plat|timer_0|internal_counter [12] ) + ( VCC ) + ( \plat|timer_0|Add0~42  ))
// \plat|timer_0|Add0~38  = CARRY(( \plat|timer_0|internal_counter [12] ) + ( VCC ) + ( \plat|timer_0|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~37_sumout ),
	.cout(\plat|timer_0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~37 .extended_lut = "off";
defparam \plat|timer_0|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N0
cyclonev_lcell_comb \plat|timer_0|internal_counter~9 (
// Equation(s):
// \plat|timer_0|internal_counter~9_combout  = ( !\plat|timer_0|Equal0~3_combout  & ( (!\plat|timer_0|force_reload~q  & \plat|timer_0|Add0~37_sumout ) ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|force_reload~q ),
	.datac(!\plat|timer_0|Add0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~9 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~9 .lut_mask = 64'h0C0C0C0C00000000;
defparam \plat|timer_0|internal_counter~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N2
dffeas \plat|timer_0|internal_counter[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[12] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N39
cyclonev_lcell_comb \plat|timer_0|Add0~33 (
// Equation(s):
// \plat|timer_0|Add0~33_sumout  = SUM(( \plat|timer_0|internal_counter [13] ) + ( VCC ) + ( \plat|timer_0|Add0~38  ))
// \plat|timer_0|Add0~34  = CARRY(( \plat|timer_0|internal_counter [13] ) + ( VCC ) + ( \plat|timer_0|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~33_sumout ),
	.cout(\plat|timer_0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~33 .extended_lut = "off";
defparam \plat|timer_0|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N57
cyclonev_lcell_comb \plat|timer_0|internal_counter~8 (
// Equation(s):
// \plat|timer_0|internal_counter~8_combout  = ( \plat|timer_0|Add0~33_sumout  & ( (!\plat|timer_0|Equal0~3_combout  & !\plat|timer_0|force_reload~q ) ) )

	.dataa(!\plat|timer_0|Equal0~3_combout ),
	.datab(!\plat|timer_0|force_reload~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~8 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~8 .lut_mask = 64'h0000000088888888;
defparam \plat|timer_0|internal_counter~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N59
dffeas \plat|timer_0|internal_counter[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[13] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N42
cyclonev_lcell_comb \plat|timer_0|Add0~29 (
// Equation(s):
// \plat|timer_0|Add0~29_sumout  = SUM(( !\plat|timer_0|internal_counter [14] ) + ( VCC ) + ( \plat|timer_0|Add0~34  ))
// \plat|timer_0|Add0~30  = CARRY(( !\plat|timer_0|internal_counter [14] ) + ( VCC ) + ( \plat|timer_0|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~29_sumout ),
	.cout(\plat|timer_0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~29 .extended_lut = "off";
defparam \plat|timer_0|Add0~29 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N54
cyclonev_lcell_comb \plat|timer_0|internal_counter~7 (
// Equation(s):
// \plat|timer_0|internal_counter~7_combout  = ( !\plat|timer_0|Add0~29_sumout  & ( (!\plat|timer_0|Equal0~3_combout  & !\plat|timer_0|force_reload~q ) ) )

	.dataa(!\plat|timer_0|Equal0~3_combout ),
	.datab(!\plat|timer_0|force_reload~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~7 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~7 .lut_mask = 64'h8888888800000000;
defparam \plat|timer_0|internal_counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N56
dffeas \plat|timer_0|internal_counter[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[14] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N45
cyclonev_lcell_comb \plat|timer_0|Add0~25 (
// Equation(s):
// \plat|timer_0|Add0~25_sumout  = SUM(( !\plat|timer_0|internal_counter [15] ) + ( VCC ) + ( \plat|timer_0|Add0~30  ))

	.dataa(!\plat|timer_0|internal_counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~25 .extended_lut = "off";
defparam \plat|timer_0|Add0~25 .lut_mask = 64'h000000000000AAAA;
defparam \plat|timer_0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N51
cyclonev_lcell_comb \plat|timer_0|internal_counter~6 (
// Equation(s):
// \plat|timer_0|internal_counter~6_combout  = ( !\plat|timer_0|Equal0~3_combout  & ( (!\plat|timer_0|force_reload~q  & !\plat|timer_0|Add0~25_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|force_reload~q ),
	.datad(!\plat|timer_0|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\plat|timer_0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~6 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~6 .lut_mask = 64'hF000F00000000000;
defparam \plat|timer_0|internal_counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N53
dffeas \plat|timer_0|internal_counter[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[15] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N48
cyclonev_lcell_comb \plat|timer_0|Equal0~1 (
// Equation(s):
// \plat|timer_0|Equal0~1_combout  = ( \plat|timer_0|internal_counter [15] & ( (\plat|timer_0|internal_counter [14] & (!\plat|timer_0|internal_counter [13] & (!\plat|timer_0|internal_counter [12] & !\plat|timer_0|internal_counter [11]))) ) )

	.dataa(!\plat|timer_0|internal_counter [14]),
	.datab(!\plat|timer_0|internal_counter [13]),
	.datac(!\plat|timer_0|internal_counter [12]),
	.datad(!\plat|timer_0|internal_counter [11]),
	.datae(gnd),
	.dataf(!\plat|timer_0|internal_counter [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Equal0~1 .extended_lut = "off";
defparam \plat|timer_0|Equal0~1 .lut_mask = 64'h0000000040004000;
defparam \plat|timer_0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N28
dffeas \plat|timer_0|internal_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[0] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N33
cyclonev_lcell_comb \plat|timer_0|Equal0~0 (
// Equation(s):
// \plat|timer_0|Equal0~0_combout  = ( \plat|timer_0|internal_counter [1] & ( (\plat|timer_0|internal_counter [2] & (\plat|timer_0|internal_counter [0] & \plat|timer_0|internal_counter [3])) ) )

	.dataa(!\plat|timer_0|internal_counter [2]),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [0]),
	.datad(!\plat|timer_0|internal_counter [3]),
	.datae(gnd),
	.dataf(!\plat|timer_0|internal_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Equal0~0 .extended_lut = "off";
defparam \plat|timer_0|Equal0~0 .lut_mask = 64'h0000000000050005;
defparam \plat|timer_0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N39
cyclonev_lcell_comb \plat|timer_0|Equal0~3 (
// Equation(s):
// \plat|timer_0|Equal0~3_combout  = ( \plat|timer_0|Equal0~1_combout  & ( \plat|timer_0|Equal0~0_combout  & ( (!\plat|timer_0|internal_counter [4] & (!\plat|timer_0|internal_counter [10] & \plat|timer_0|Equal0~2_combout )) ) ) )

	.dataa(!\plat|timer_0|internal_counter [4]),
	.datab(!\plat|timer_0|internal_counter [10]),
	.datac(!\plat|timer_0|Equal0~2_combout ),
	.datad(gnd),
	.datae(!\plat|timer_0|Equal0~1_combout ),
	.dataf(!\plat|timer_0|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Equal0~3 .extended_lut = "off";
defparam \plat|timer_0|Equal0~3 .lut_mask = 64'h0000000000000808;
defparam \plat|timer_0|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N40
dffeas \plat|timer_0|delayed_unxcounter_is_zeroxx0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|Equal0~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|delayed_unxcounter_is_zeroxx0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|delayed_unxcounter_is_zeroxx0 .is_wysiwyg = "true";
defparam \plat|timer_0|delayed_unxcounter_is_zeroxx0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N6
cyclonev_lcell_comb \plat|timer_0|timeout_occurred~0 (
// Equation(s):
// \plat|timer_0|timeout_occurred~0_combout  = ( \plat|timer_0|Equal0~3_combout  & ( (!\plat|timer_0|timeout_occurred~q  & \plat|timer_0|delayed_unxcounter_is_zeroxx0~q ) ) ) # ( !\plat|timer_0|Equal0~3_combout  & ( !\plat|timer_0|timeout_occurred~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|timeout_occurred~q ),
	.datad(!\plat|timer_0|delayed_unxcounter_is_zeroxx0~q ),
	.datae(gnd),
	.dataf(!\plat|timer_0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|timeout_occurred~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|timeout_occurred~0 .extended_lut = "off";
defparam \plat|timer_0|timeout_occurred~0 .lut_mask = 64'hF0F0F0F000F000F0;
defparam \plat|timer_0|timeout_occurred~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N0
cyclonev_lcell_comb \plat|timer_0|timeout_occurred~1 (
// Equation(s):
// \plat|timer_0|timeout_occurred~1_combout  = ( \plat|timer_0|period_l_wr_strobe~1_combout  & ( \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & ( (!\plat|timer_0|timeout_occurred~0_combout  & (((!\plat|timer_0|period_l_wr_strobe~0_combout ) # 
// (!\plat|timer_0|read_mux_out[0]~0_combout )) # (\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ))) ) ) ) # ( !\plat|timer_0|period_l_wr_strobe~1_combout  & ( \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & ( 
// !\plat|timer_0|timeout_occurred~0_combout  ) ) ) # ( \plat|timer_0|period_l_wr_strobe~1_combout  & ( !\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & ( !\plat|timer_0|timeout_occurred~0_combout  ) ) ) # ( 
// !\plat|timer_0|period_l_wr_strobe~1_combout  & ( !\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & ( !\plat|timer_0|timeout_occurred~0_combout  ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datab(!\plat|timer_0|period_l_wr_strobe~0_combout ),
	.datac(!\plat|timer_0|timeout_occurred~0_combout ),
	.datad(!\plat|timer_0|read_mux_out[0]~0_combout ),
	.datae(!\plat|timer_0|period_l_wr_strobe~1_combout ),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|timeout_occurred~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|timeout_occurred~1 .extended_lut = "off";
defparam \plat|timer_0|timeout_occurred~1 .lut_mask = 64'hF0F0F0F0F0F0F0D0;
defparam \plat|timer_0|timeout_occurred~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N1
dffeas \plat|timer_0|timeout_occurred (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|timeout_occurred~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|timeout_occurred~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|timeout_occurred .is_wysiwyg = "true";
defparam \plat|timer_0|timeout_occurred .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N12
cyclonev_lcell_comb \plat|timer_0|read_mux_out[0]~1 (
// Equation(s):
// \plat|timer_0|read_mux_out[0]~1_combout  = ( \plat|timer_0|timeout_occurred~q  & ( (\plat|timer_0|read_mux_out[0]~0_combout  & ((!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ) # (\plat|timer_0|control_register~q ))) ) ) # ( 
// !\plat|timer_0|timeout_occurred~q  & ( (\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q  & (\plat|timer_0|read_mux_out[0]~0_combout  & \plat|timer_0|control_register~q )) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datab(!\plat|timer_0|read_mux_out[0]~0_combout ),
	.datac(!\plat|timer_0|control_register~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|timeout_occurred~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|read_mux_out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|read_mux_out[0]~1 .extended_lut = "off";
defparam \plat|timer_0|read_mux_out[0]~1 .lut_mask = 64'h0101010123232323;
defparam \plat|timer_0|read_mux_out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N13
dffeas \plat|timer_0|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|read_mux_out[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|readdata[0] .is_wysiwyg = "true";
defparam \plat|timer_0|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N20
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|timer_0|readdata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N55
dffeas \plat|pio_7segments_1|data_out[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_1|data_out[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_1|data_out[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|pio_7segments_1|data_out[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N58
dffeas \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_1|data_out[0]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0]~3 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout  = ( \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0] & ( \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [0] & ( 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [0]) # 
// (!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0] & ( \plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [0] & ( 
// (!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [0]) # (!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg 
// [0]))) ) ) ) # ( \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0] & ( !\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [0] & ( (!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & 
// ((!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [0]) # (!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( !\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0] & ( 
// !\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [0] & ( (!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [0]) # (!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|av_readdata_pre [0]),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|pio_7segments_5_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0]),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_1_s1_translator|av_readdata_pre [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~3 .lut_mask = 64'hFAFAC8C8FA00C800;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \pio_button~input (
	.i(pio_button),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pio_button~input_o ));
// synopsys translate_off
defparam \pio_button~input .bus_hold = "false";
defparam \pio_button~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y16_N53
dffeas \plat|pio_button_0|d1_data_in (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pio_button~input_o ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_button_0|d1_data_in~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_button_0|d1_data_in .is_wysiwyg = "true";
defparam \plat|pio_button_0|d1_data_in .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N6
cyclonev_lcell_comb \plat|pio_button_0|edge_capture_wr_strobe~0 (
// Equation(s):
// \plat|pio_button_0|edge_capture_wr_strobe~0_combout  = ( !\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & 
// (\plat|nios2_gen2_0|cpu|W_alu_result [3] & \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [3]),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|pio_button_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_button_0|edge_capture_wr_strobe~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_button_0|edge_capture_wr_strobe~0 .extended_lut = "off";
defparam \plat|pio_button_0|edge_capture_wr_strobe~0 .lut_mask = 64'h000C0000000C0000;
defparam \plat|pio_button_0|edge_capture_wr_strobe~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N36
cyclonev_lcell_comb \plat|pio_button_0|edge_capture_wr_strobe~1 (
// Equation(s):
// \plat|pio_button_0|edge_capture_wr_strobe~1_combout  = ( \plat|mm_interconnect_0|router|Equal9~0_combout  & ( (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|d_write~q  & 
// (!\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used [1] & \plat|pio_button_0|edge_capture_wr_strobe~0_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|d_write~q ),
	.datac(!\plat|mm_interconnect_0|pio_button_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|pio_button_0|edge_capture_wr_strobe~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_button_0|edge_capture_wr_strobe~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_button_0|edge_capture_wr_strobe~1 .extended_lut = "off";
defparam \plat|pio_button_0|edge_capture_wr_strobe~1 .lut_mask = 64'h0000000000200020;
defparam \plat|pio_button_0|edge_capture_wr_strobe~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N21
cyclonev_lcell_comb \plat|pio_button_0|d2_data_in~feeder (
// Equation(s):
// \plat|pio_button_0|d2_data_in~feeder_combout  = ( \plat|pio_button_0|d1_data_in~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|pio_button_0|d1_data_in~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_button_0|d2_data_in~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_button_0|d2_data_in~feeder .extended_lut = "off";
defparam \plat|pio_button_0|d2_data_in~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|pio_button_0|d2_data_in~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y16_N22
dffeas \plat|pio_button_0|d2_data_in (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_button_0|d2_data_in~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_button_0|d2_data_in~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_button_0|d2_data_in .is_wysiwyg = "true";
defparam \plat|pio_button_0|d2_data_in .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N51
cyclonev_lcell_comb \plat|pio_button_0|edge_capture~0 (
// Equation(s):
// \plat|pio_button_0|edge_capture~0_combout  = ( \plat|pio_button_0|edge_capture~q  & ( \plat|pio_button_0|d2_data_in~q  & ( (!\plat|pio_button_0|edge_capture_wr_strobe~1_combout ) # (!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ) ) ) ) # ( 
// !\plat|pio_button_0|edge_capture~q  & ( \plat|pio_button_0|d2_data_in~q  & ( (!\plat|pio_button_0|d1_data_in~q  & ((!\plat|pio_button_0|edge_capture_wr_strobe~1_combout ) # (!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ))) ) ) ) # ( 
// \plat|pio_button_0|edge_capture~q  & ( !\plat|pio_button_0|d2_data_in~q  & ( (!\plat|pio_button_0|edge_capture_wr_strobe~1_combout ) # (!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|pio_button_0|d1_data_in~q ),
	.datab(gnd),
	.datac(!\plat|pio_button_0|edge_capture_wr_strobe~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datae(!\plat|pio_button_0|edge_capture~q ),
	.dataf(!\plat|pio_button_0|d2_data_in~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_button_0|edge_capture~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_button_0|edge_capture~0 .extended_lut = "off";
defparam \plat|pio_button_0|edge_capture~0 .lut_mask = 64'h0000FFF0AAA0FFF0;
defparam \plat|pio_button_0|edge_capture~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y16_N52
dffeas \plat|pio_button_0|edge_capture (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_button_0|edge_capture~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_button_0|edge_capture~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_button_0|edge_capture .is_wysiwyg = "true";
defparam \plat|pio_button_0|edge_capture .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N9
cyclonev_lcell_comb \plat|pio_button_0|read_mux_out~1 (
// Equation(s):
// \plat|pio_button_0|read_mux_out~1_combout  = ( \plat|pio_button_0|edge_capture~q  & ( \plat|pio_button_0|irq_mask~q  & ( ((\pio_button~input_o  & !\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|W_alu_result [3]) ) ) ) # ( 
// !\plat|pio_button_0|edge_capture~q  & ( \plat|pio_button_0|irq_mask~q  & ( (!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|W_alu_result [3]) # (\pio_button~input_o ))) ) ) ) # ( \plat|pio_button_0|edge_capture~q  & ( 
// !\plat|pio_button_0|irq_mask~q  & ( (!\plat|nios2_gen2_0|cpu|W_alu_result [3] & (\pio_button~input_o  & !\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|W_alu_result [3] & 
// ((\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ))) ) ) ) # ( !\plat|pio_button_0|edge_capture~q  & ( !\plat|pio_button_0|irq_mask~q  & ( (\pio_button~input_o  & (!\plat|nios2_gen2_0|cpu|W_alu_result [3] & 
// !\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q )) ) ) )

	.dataa(!\pio_button~input_o ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [3]),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|pio_button_0|edge_capture~q ),
	.dataf(!\plat|pio_button_0|irq_mask~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_button_0|read_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_button_0|read_mux_out~1 .extended_lut = "off";
defparam \plat|pio_button_0|read_mux_out~1 .lut_mask = 64'h4040434370707373;
defparam \plat|pio_button_0|read_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N10
dffeas \plat|pio_button_0|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_button_0|read_mux_out~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_button_0|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_button_0|readdata[0] .is_wysiwyg = "true";
defparam \plat|pio_button_0|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y13_N29
dffeas \plat|mm_interconnect_0|pio_button_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_button_0|readdata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_button_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_button_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_button_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \switch[0]~input (
	.i(switch[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switch[0]~input_o ));
// synopsys translate_off
defparam \switch[0]~input .bus_hold = "false";
defparam \switch[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y13_N44
dffeas \plat|pio_switch_0|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switch[0]~input_o ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_switch_0|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_switch_0|readdata[0] .is_wysiwyg = "true";
defparam \plat|pio_switch_0|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y13_N23
dffeas \plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_switch_0|readdata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout  = ( \plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre [0] & ( ((\plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|pio_button_0_s1_translator|av_readdata_pre [0])) # (\plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre [0] & ( 
// (\plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|pio_button_0_s1_translator|av_readdata_pre [0]) ) )

	.dataa(!\plat|mm_interconnect_0|pio_button_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|pio_button_0_s1_translator|av_readdata_pre [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~1 .lut_mask = 64'h0055005533773377;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N17
dffeas \plat|pio_7segments_3|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_3|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_3|data_out[0] .is_wysiwyg = "true";
defparam \plat|pio_7segments_3|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[0]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[0]~feeder_combout  = ( \plat|pio_7segments_3|data_out [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_3|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[0]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N19
dffeas \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y13_N35
dffeas \plat|pio_7segments_2|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_2|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_2|data_out[0] .is_wysiwyg = "true";
defparam \plat|pio_7segments_2|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N52
dffeas \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_2|data_out [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout  = ( \plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [0] & 
// \plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [0]) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [0] & \plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0]) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|av_readdata_pre [0]),
	.datac(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|av_readdata_pre [0]),
	.datad(!\plat|mm_interconnect_0|pio_7segments_2_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_3_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 .lut_mask = 64'h000F000F333F333F;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N11
dffeas \plat|pio_7segments_0|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_0|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_0|data_out[0] .is_wysiwyg = "true";
defparam \plat|pio_7segments_0|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N23
dffeas \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_0|data_out [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N5
dffeas \plat|pio_7segments_4|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_4|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_4|data_out[0] .is_wysiwyg = "true";
defparam \plat|pio_7segments_4|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N38
dffeas \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_7segments_4|data_out [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|pio_button_0|read_mux_out~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0]~4 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout  = ( \plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [0])) # (\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [0]) ) ) # ( !\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [0]) ) )

	.dataa(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_7segments_0_s1_translator|av_readdata_pre [0]),
	.datad(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|av_readdata_pre [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_7segments_4_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~4 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~4 .lut_mask = 64'h0505050505FF05FF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0] (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data [0] = ( \plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [0] ) ) # ( !\plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout  & ( 
// \plat|ram_0|the_altsyncram|auto_generated|q_a [0] & ( (!\plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ) # (((\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])) # 
// (\plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout )) ) ) ) # ( \plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout  & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [0] ) ) # ( !\plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout  & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [0] & ( (!\plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ) # ((\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ) # (\plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ),
	.datab(!\plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.datae(!\plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0] .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0] .lut_mask = 64'hBBFFFFFFBFFFFFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N19
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y13_N13
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte0_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_data [0]),
	.asdata(\plat|nios2_gen2_0|cpu|av_ld_byte1_data[0]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte0_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal132~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal132~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [8] & ( !\plat|nios2_gen2_0|cpu|D_iw [6] & ( (!\plat|nios2_gen2_0|cpu|D_iw [10] & (!\plat|nios2_gen2_0|cpu|D_iw [7] & !\plat|nios2_gen2_0|cpu|D_iw [9])) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [10]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [7]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [9]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [8]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal132~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal132~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal132~0 .lut_mask = 64'h8080000000000000;
defparam \plat|nios2_gen2_0|cpu|Equal132~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N19
dffeas \plat|timer_0|control_register~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|control_register~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|control_register~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|control_register~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|control_register~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y16_N22
dffeas \plat|nios2_gen2_0|cpu|W_ienable_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_ienable_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_ienable_reg[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_ienable_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~0_combout  = ( \plat|timer_0|control_register~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|W_ienable_reg [0] & ( \plat|timer_0|timeout_occurred~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|timeout_occurred~q ),
	.datad(gnd),
	.datae(!\plat|timer_0|control_register~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|W_ienable_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~0 .lut_mask = 64'h0000000000000F0F;
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y12_N26
dffeas \plat|nios2_gen2_0|cpu|W_ipending_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_ipending_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [6] & ( \plat|nios2_gen2_0|cpu|W_ienable_reg [0] & ( (!\plat|nios2_gen2_0|cpu|D_iw [8] & (\plat|nios2_gen2_0|cpu|E_control_rd_data[1]~0_combout  & 
// \plat|nios2_gen2_0|cpu|D_iw [7])) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [6] & ( \plat|nios2_gen2_0|cpu|W_ienable_reg [0] & ( (\plat|nios2_gen2_0|cpu|D_iw [8] & (\plat|nios2_gen2_0|cpu|E_control_rd_data[1]~0_combout  & 
// (\plat|nios2_gen2_0|cpu|W_ipending_reg [0] & !\plat|nios2_gen2_0|cpu|D_iw [7]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [6] & ( !\plat|nios2_gen2_0|cpu|W_ienable_reg [0] & ( (\plat|nios2_gen2_0|cpu|D_iw [8] & 
// (\plat|nios2_gen2_0|cpu|E_control_rd_data[1]~0_combout  & (\plat|nios2_gen2_0|cpu|W_ipending_reg [0] & !\plat|nios2_gen2_0|cpu|D_iw [7]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [8]),
	.datab(!\plat|nios2_gen2_0|cpu|E_control_rd_data[1]~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|W_ipending_reg [0]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [7]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.dataf(!\plat|nios2_gen2_0|cpu|W_ienable_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1 .lut_mask = 64'h0100000001000022;
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q  & ( \plat|nios2_gen2_0|cpu|Equal132~0_combout  & ( \plat|nios2_gen2_0|cpu|E_src1 [0] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q  & ( 
// \plat|nios2_gen2_0|cpu|Equal132~0_combout  & ( \plat|nios2_gen2_0|cpu|W_status_reg_pie~q  ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q  & ( !\plat|nios2_gen2_0|cpu|Equal132~0_combout  & ( \plat|nios2_gen2_0|cpu|W_status_reg_pie~q  ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q  & ( !\plat|nios2_gen2_0|cpu|Equal132~0_combout  & ( \plat|nios2_gen2_0|cpu|W_status_reg_pie~q  ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_src1 [0]),
	.datac(!\plat|nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal132~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 .lut_mask = 64'h0F0F0F0F0F0F3333;
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_ctrl_break_nxt (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_ctrl_break_nxt~combout  = ( \plat|nios2_gen2_0|cpu|Equal62~9_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal62~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_ctrl_break_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_break_nxt .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_break_nxt .lut_mask = 64'h0000000000FF00FF;
defparam \plat|nios2_gen2_0|cpu|R_ctrl_break_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N22
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_break (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_ctrl_break_nxt~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_break .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_break .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal134~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal134~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [6] & ( (!\plat|nios2_gen2_0|cpu|D_iw [8] & (\plat|nios2_gen2_0|cpu|D_iw [7] & \plat|nios2_gen2_0|cpu|E_control_rd_data[1]~0_combout )) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [8]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [7]),
	.datac(!\plat|nios2_gen2_0|cpu|E_control_rd_data[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal134~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal134~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal134~0 .lut_mask = 64'h0202020200000000;
defparam \plat|nios2_gen2_0|cpu|Equal134~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout  = ( \plat|nios2_gen2_0|cpu|W_bstatus_reg~q  & ( \plat|nios2_gen2_0|cpu|Equal134~0_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_break~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ) # 
// ((\plat|nios2_gen2_0|cpu|E_src1 [0])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_break~q  & (((\plat|nios2_gen2_0|cpu|W_status_reg_pie~q )))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|W_bstatus_reg~q  & ( \plat|nios2_gen2_0|cpu|Equal134~0_combout  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_break~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q  & (\plat|nios2_gen2_0|cpu|E_src1 [0]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_break~q  & (((\plat|nios2_gen2_0|cpu|W_status_reg_pie~q )))) ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|W_bstatus_reg~q  & ( !\plat|nios2_gen2_0|cpu|Equal134~0_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_break~q ) # (\plat|nios2_gen2_0|cpu|W_status_reg_pie~q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|W_bstatus_reg~q  & ( 
// !\plat|nios2_gen2_0|cpu|Equal134~0_combout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_break~q  & \plat|nios2_gen2_0|cpu|W_status_reg_pie~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_src1 [0]),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_break~q ),
	.datad(!\plat|nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.datae(!\plat|nios2_gen2_0|cpu|W_bstatus_reg~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal134~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 .lut_mask = 64'h000FF0FF101FB0BF;
defparam \plat|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N56
dffeas \plat|nios2_gen2_0|cpu|W_bstatus_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_bstatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_bstatus_reg .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_bstatus_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout  = ( !\plat|nios2_gen2_0|cpu|Equal62~12_combout  & ( (\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  & ((!\plat|nios2_gen2_0|cpu|Equal0~0_combout  & 
// (\plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout )) # (\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ((!\plat|nios2_gen2_0|cpu|Equal62~13_combout  & (\plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout )) # 
// (\plat|nios2_gen2_0|cpu|Equal62~13_combout  & ((\plat|nios2_gen2_0|cpu|W_bstatus_reg~q ))))))) ) ) # ( \plat|nios2_gen2_0|cpu|Equal62~12_combout  & ( (\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  & ((!\plat|nios2_gen2_0|cpu|Equal0~0_combout  & 
// (\plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout )) # (\plat|nios2_gen2_0|cpu|Equal0~0_combout  & (((\plat|nios2_gen2_0|cpu|W_estatus_reg~q )))))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|W_estatus_reg~q ),
	.datad(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Equal62~12_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal62~13_combout ),
	.datag(!\plat|nios2_gen2_0|cpu|W_bstatus_reg~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 .extended_lut = "on";
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 .lut_mask = 64'h0055004700470047;
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N32
dffeas \plat|nios2_gen2_0|cpu|W_status_reg_pie (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal133~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal133~1_combout  = ( \plat|nios2_gen2_0|cpu|Equal133~0_combout  & ( !\plat|nios2_gen2_0|cpu|D_iw [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal133~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal133~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal133~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal133~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \plat|nios2_gen2_0|cpu|Equal133~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout  = ( \plat|nios2_gen2_0|cpu|W_estatus_reg~q  & ( \plat|nios2_gen2_0|cpu|Equal133~1_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_exception~q  & (((!\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q )) # 
// (\plat|nios2_gen2_0|cpu|E_src1 [0]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_exception~q  & (((\plat|nios2_gen2_0|cpu|W_status_reg_pie~q )))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|W_estatus_reg~q  & ( \plat|nios2_gen2_0|cpu|Equal133~1_combout  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_exception~q  & (\plat|nios2_gen2_0|cpu|E_src1 [0] & (\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_exception~q  & (((\plat|nios2_gen2_0|cpu|W_status_reg_pie~q )))) ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|W_estatus_reg~q  & ( !\plat|nios2_gen2_0|cpu|Equal133~1_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_exception~q ) # (\plat|nios2_gen2_0|cpu|W_status_reg_pie~q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|W_estatus_reg~q  & ( 
// !\plat|nios2_gen2_0|cpu|Equal133~1_combout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_exception~q  & \plat|nios2_gen2_0|cpu|W_status_reg_pie~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src1 [0]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ),
	.datad(!\plat|nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.datae(!\plat|nios2_gen2_0|cpu|W_estatus_reg~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal133~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 .lut_mask = 64'h0033CCFF0437C4F7;
defparam \plat|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N50
dffeas \plat|nios2_gen2_0|cpu|W_estatus_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_estatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_estatus_reg .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_estatus_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~3_combout  = ( !\plat|nios2_gen2_0|cpu|Equal133~1_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal132~0_combout  & (((\plat|nios2_gen2_0|cpu|W_bstatus_reg~q  & ((\plat|nios2_gen2_0|cpu|Equal134~0_combout )))) # 
// (\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout ))) # (\plat|nios2_gen2_0|cpu|Equal132~0_combout  & ((((\plat|nios2_gen2_0|cpu|W_status_reg_pie~q ))))) ) ) # ( \plat|nios2_gen2_0|cpu|Equal133~1_combout  & ( 
// (!\plat|nios2_gen2_0|cpu|Equal132~0_combout  & (((\plat|nios2_gen2_0|cpu|W_estatus_reg~q )))) # (\plat|nios2_gen2_0|cpu|Equal132~0_combout  & ((((\plat|nios2_gen2_0|cpu|W_status_reg_pie~q ))))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal132~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|W_estatus_reg~q ),
	.datad(!\plat|nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.datae(!\plat|nios2_gen2_0|cpu|Equal133~1_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal134~0_combout ),
	.datag(!\plat|nios2_gen2_0|cpu|W_bstatus_reg~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~3 .extended_lut = "on";
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~3 .lut_mask = 64'h22770A5F2A7F0A5F;
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N25
dffeas \plat|nios2_gen2_0|cpu|W_control_rd_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_control_rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_control_rd_data[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_control_rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout  = ( !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ((\plat|nios2_gen2_0|cpu|W_alu_result [0]))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\plat|nios2_gen2_0|cpu|W_cmp_result~q ))))) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\plat|nios2_gen2_0|cpu|av_ld_byte0_data [0])) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ((\plat|nios2_gen2_0|cpu|W_control_rd_data [0]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\plat|nios2_gen2_0|cpu|W_cmp_result~q ))))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\plat|nios2_gen2_0|cpu|av_ld_byte0_data [0])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [0]),
	.datab(!\plat|nios2_gen2_0|cpu|W_cmp_result~q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_control_rd_data [0]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datag(!\plat|nios2_gen2_0|cpu|W_alu_result [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31 .extended_lut = "on";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31 .lut_mask = 64'h0F330F3355555555;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N40
dffeas \plat|nios2_gen2_0|cpu|E_src2[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[7]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[15]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[5]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[5]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|Add2~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[5]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N2
dffeas \plat|nios2_gen2_0|cpu|F_pc[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[5]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~29_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~2_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [14] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [14] & ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~2 .lut_mask = 64'h33333333FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N46
dffeas \plat|nios2_gen2_0|cpu|D_iw[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[14] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [12] & ( \plat|nios2_gen2_0|cpu|D_iw [16] & ( (\plat|nios2_gen2_0|cpu|D_iw [13] & (!\plat|nios2_gen2_0|cpu|D_iw [14] & (!\plat|nios2_gen2_0|cpu|D_iw [15] & 
// \plat|nios2_gen2_0|cpu|D_iw [11]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [12] & ( \plat|nios2_gen2_0|cpu|D_iw [16] & ( (\plat|nios2_gen2_0|cpu|D_iw [13] & (!\plat|nios2_gen2_0|cpu|D_iw [14] & !\plat|nios2_gen2_0|cpu|D_iw [15])) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2 .lut_mask = 64'h0000000040400040;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout  = ( \plat|nios2_gen2_0|cpu|Equal0~10_combout  & ( \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~10_combout  & ( 
// \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout  & ( (\plat|nios2_gen2_0|cpu|Equal0~0_combout  & (((\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\plat|nios2_gen2_0|cpu|Equal62~7_combout )) # 
// (\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout ))) ) ) ) # ( \plat|nios2_gen2_0|cpu|Equal0~10_combout  & ( !\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~10_combout  & ( 
// !\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal62~7_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Equal0~10_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0 .lut_mask = 64'hFFFFFFFF070FFFFF;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N2
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_retaddr (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_retaddr .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_retaddr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1~0_combout  = ( \plat|nios2_gen2_0|cpu|R_valid~q  & ( \plat|nios2_gen2_0|cpu|E_valid_from_R~q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_retaddr~q ) # (\plat|nios2_gen2_0|cpu|R_ctrl_br~q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_valid~q  
// & ( \plat|nios2_gen2_0|cpu|E_valid_from_R~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_br~q  ) ) ) # ( \plat|nios2_gen2_0|cpu|R_valid~q  & ( !\plat|nios2_gen2_0|cpu|E_valid_from_R~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_retaddr~q  ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_retaddr~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_valid~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1~0 .lut_mask = 64'h00000F0F55555F5F;
defparam \plat|nios2_gen2_0|cpu|R_src1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[6]~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[6]~10_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # 
// ((\plat|nios2_gen2_0|cpu|D_iw [10])))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~33_sumout )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( 
// (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (\plat|nios2_gen2_0|cpu|R_src1~1_combout  & (\plat|nios2_gen2_0|cpu|D_iw [10]))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~33_sumout )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [10]),
	.datad(!\plat|nios2_gen2_0|cpu|Add0~33_sumout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[6]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[6]~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[6]~10 .lut_mask = 64'h043704378CBF8CBF;
defparam \plat|nios2_gen2_0|cpu|R_src1[6]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N44
dffeas \plat|nios2_gen2_0|cpu|E_src1[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[6]~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[6]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[4]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[4]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|Add2~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[4]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N10
dffeas \plat|nios2_gen2_0|cpu|F_pc[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[4]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~33_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[4]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~6_combout  = ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  ) # ( !\plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|rom_0|the_altsyncram|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~6 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N53
dffeas \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw [4] & (!\plat|nios2_gen2_0|cpu|D_iw [2] & 
// (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~0 .lut_mask = 64'h0000000000000040;
defparam \plat|nios2_gen2_0|cpu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [11] & ( \plat|nios2_gen2_0|cpu|D_iw [16] & ( (!\plat|nios2_gen2_0|cpu|D_iw [13] & (\plat|nios2_gen2_0|cpu|D_iw [14] & (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|D_iw [15]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [11] & ( \plat|nios2_gen2_0|cpu|D_iw [16] & ( (!\plat|nios2_gen2_0|cpu|D_iw [13] & (\plat|nios2_gen2_0|cpu|D_iw [14] & (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|D_iw [15]))) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [11] & ( !\plat|nios2_gen2_0|cpu|D_iw [16] & ( (!\plat|nios2_gen2_0|cpu|D_iw [13] & \plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [11] & ( 
// !\plat|nios2_gen2_0|cpu|D_iw [16] & ( (!\plat|nios2_gen2_0|cpu|D_iw [13] & (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|D_iw [14]) # (\plat|nios2_gen2_0|cpu|D_iw [15])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 .lut_mask = 64'h080A0A0A00020002;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~2 .lut_mask = 64'h0000000055555555;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N34
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[2]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[2]~0_combout  = ( \plat|nios2_gen2_0|cpu|E_logic_result[2]~0_combout  & ( \plat|nios2_gen2_0|cpu|Add2~1_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ) # 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE_q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_logic_result[2]~0_combout  & ( \plat|nios2_gen2_0|cpu|Add2~1_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE_q ))) ) ) ) # ( \plat|nios2_gen2_0|cpu|E_logic_result[2]~0_combout  & ( 
// !\plat|nios2_gen2_0|cpu|Add2~1_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// ((\plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE_q ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_logic_result[2]~0_combout  & ( !\plat|nios2_gen2_0|cpu|Add2~1_sumout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|E_logic_result[2]~0_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[2]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[2]~0 .lut_mask = 64'h050527278D8DAFAF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N1
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N12
cyclonev_lcell_comb \plat|pio_button_0|irq_mask~0 (
// Equation(s):
// \plat|pio_button_0|irq_mask~0_combout  = ( \plat|pio_button_0|edge_capture_wr_strobe~1_combout  & ( (!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|d_writedata [0])) # (\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q  & 
// ((\plat|pio_button_0|irq_mask~q ))) ) ) # ( !\plat|pio_button_0|edge_capture_wr_strobe~1_combout  & ( \plat|pio_button_0|irq_mask~q  ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.datad(!\plat|pio_button_0|irq_mask~q ),
	.datae(gnd),
	.dataf(!\plat|pio_button_0|edge_capture_wr_strobe~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_button_0|irq_mask~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_button_0|irq_mask~0 .extended_lut = "off";
defparam \plat|pio_button_0|irq_mask~0 .lut_mask = 64'h00FF00FF0C3F0C3F;
defparam \plat|pio_button_0|irq_mask~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N14
dffeas \plat|pio_button_0|irq_mask (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_button_0|irq_mask~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_button_0|irq_mask~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_button_0|irq_mask .is_wysiwyg = "true";
defparam \plat|pio_button_0|irq_mask .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~1_combout  = ( \plat|pio_button_0|edge_capture~q  & ( (\plat|pio_button_0|irq_mask~q  & \plat|nios2_gen2_0|cpu|W_ienable_reg [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|pio_button_0|irq_mask~q ),
	.datad(!\plat|nios2_gen2_0|cpu|W_ienable_reg [1]),
	.datae(gnd),
	.dataf(!\plat|pio_button_0|edge_capture~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~1 .lut_mask = 64'h00000000000F000F;
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N58
dffeas \plat|nios2_gen2_0|cpu|W_ipending_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_ipending_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|intr_req~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|intr_req~0_combout  = ( \plat|nios2_gen2_0|cpu|W_status_reg_pie~q  & ( (\plat|nios2_gen2_0|cpu|W_ipending_reg [0]) # (\plat|nios2_gen2_0|cpu|W_ipending_reg [1]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|W_ipending_reg [1]),
	.datac(!\plat|nios2_gen2_0|cpu|W_ipending_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|intr_req~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|intr_req~0 .lut_mask = 64'h000000003F3F3F3F;
defparam \plat|nios2_gen2_0|cpu|intr_req~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~1_combout  = ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [13] ) ) # ( !\plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [13] ) ) # ( 
// \plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~1 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N1
dffeas \plat|nios2_gen2_0|cpu|D_iw[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[13] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_exception~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_exception~1_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [11] & ( \plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw [13] & (!\plat|nios2_gen2_0|cpu|D_iw [15] & (!\plat|nios2_gen2_0|cpu|D_iw [14] & 
// \plat|nios2_gen2_0|cpu|D_iw [16]))) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [11] & ( !\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw [13] & (!\plat|nios2_gen2_0|cpu|D_iw [15] & \plat|nios2_gen2_0|cpu|D_iw [16])) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_iw [11] & ( !\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw [13] & (!\plat|nios2_gen2_0|cpu|D_iw [15] & \plat|nios2_gen2_0|cpu|D_iw [16])) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_exception~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~1 .lut_mask = 64'h0044004400000040;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_exception~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_exception~2_combout  = ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( (((!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ) # (\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )) # 
// (\plat|nios2_gen2_0|cpu|Equal62~7_combout )) # (\plat|nios2_gen2_0|cpu|D_ctrl_exception~1_combout ) ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( !\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal62~7_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_exception~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~2 .lut_mask = 64'hFF00FF00FF7FFF7F;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N23
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_exception (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_exception~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_exception .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_exception .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  = ( !\plat|nios2_gen2_0|cpu|R_ctrl_break~q  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_exception~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_break~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[3]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[3]~0_combout  = ( \plat|nios2_gen2_0|cpu|F_pc [3] & ( \plat|nios2_gen2_0|cpu|Add0~37_sumout  & ( (!\plat|nios2_gen2_0|cpu|W_valid~q ) # ((!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ) # 
// ((\plat|nios2_gen2_0|cpu|Add2~41_sumout ) # (\plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|F_pc [3] & ( \plat|nios2_gen2_0|cpu|Add0~37_sumout  & ( (\plat|nios2_gen2_0|cpu|W_valid~q  & 
// ((!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ) # ((\plat|nios2_gen2_0|cpu|Add2~41_sumout ) # (\plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout )))) ) ) ) # ( \plat|nios2_gen2_0|cpu|F_pc [3] & ( !\plat|nios2_gen2_0|cpu|Add0~37_sumout  & ( 
// (!\plat|nios2_gen2_0|cpu|W_valid~q ) # ((!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ) # ((!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  & \plat|nios2_gen2_0|cpu|Add2~41_sumout ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|F_pc [3] & ( 
// !\plat|nios2_gen2_0|cpu|Add0~37_sumout  & ( (\plat|nios2_gen2_0|cpu|W_valid~q  & ((!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ) # ((!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  & \plat|nios2_gen2_0|cpu|Add2~41_sumout )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_valid~q ),
	.datab(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Add2~41_sumout ),
	.datae(!\plat|nios2_gen2_0|cpu|F_pc [3]),
	.dataf(!\plat|nios2_gen2_0|cpu|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[3]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[3]~0 .lut_mask = 64'h4454EEFE4555EFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N4
dffeas \plat|nios2_gen2_0|cpu|F_pc[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[3]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N38
dffeas \plat|nios2_gen2_0|cpu|D_iw[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[8] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[4]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[4]~4_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((!\plat|nios2_gen2_0|cpu|R_src1~1_combout )) # 
// (\plat|nios2_gen2_0|cpu|D_iw [8]))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~9_sumout )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( 
// (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (\plat|nios2_gen2_0|cpu|D_iw [8] & ((\plat|nios2_gen2_0|cpu|R_src1~1_combout )))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~9_sumout )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [8]),
	.datab(!\plat|nios2_gen2_0|cpu|Add0~9_sumout ),
	.datac(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[4]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[4]~4 .lut_mask = 64'h03530353F353F353;
defparam \plat|nios2_gen2_0|cpu|R_src1[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N34
dffeas \plat|nios2_gen2_0|cpu|E_src1[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|R_src1[4]~4_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[2]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[2]~feeder_combout  = \plat|nios2_gen2_0|cpu|Add2~9_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|Add2~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[2]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|F_pc[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N7
dffeas \plat|nios2_gen2_0|cpu|F_pc[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[2]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~9_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N8
dffeas \plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_ld~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_ld~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( (\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ) # 
// (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [2] & ( (\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q )) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_ld~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_ld~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_ld~0 .lut_mask = 64'h1010101011101110;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_ld~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N40
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_ld (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_ld~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_ld .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_ld .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_stall~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_stall~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout  & ( \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q  & 
// !\plat|mm_interconnect_0|rsp_mux|WideOr1~combout )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout  & ( !\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  & ( ((\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q  & 
// !\plat|mm_interconnect_0|rsp_mux|WideOr1~combout )) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datae(!\plat|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_stall~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_stall~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_stall~0 .lut_mask = 64'h3F3300000C000000;
defparam \plat|nios2_gen2_0|cpu|E_stall~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N2
dffeas \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout  = ( !\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data~q  & ( \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  & ( (\plat|nios2_gen2_0|cpu|E_new_inst~q  & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q 
// ) ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data~q  & ( !\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data~q  & ( !\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  & ( 
// (\plat|nios2_gen2_0|cpu|E_new_inst~q  & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 .lut_mask = 64'h0303FFFF03030000;
defparam \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout  = ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N16
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add3~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add3~3_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1] & ( \plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0] ) ) # ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1] & ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1]),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Add3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add3~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add3~3 .lut_mask = 64'hFFFF00000000FFFF;
defparam \plat|nios2_gen2_0|cpu|Add3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N17
dffeas \plat|nios2_gen2_0|cpu|E_src2[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_lo[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y16_N14
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|Add3~3_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src2 [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add3~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add3~2_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2] & ( \plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0] ) ) # ( \plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2] & ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0] & ( 
// \plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1] ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2] & ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0] & ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2]),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add3~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add3~2 .lut_mask = 64'hF0F00F0F0000FFFF;
defparam \plat|nios2_gen2_0|cpu|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N46
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|Add3~2_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src2 [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y16_N13
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|Add3~3_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src2 [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add3~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add3~1_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_cnt [3] & ( \plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2] ) ) # ( \plat|nios2_gen2_0|cpu|E_shift_rot_cnt [3] & ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2] & ( 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1]) # (\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0]) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [3] & ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2] & ( (!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0] & 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1]) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0]),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1]),
	.datae(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [3]),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add3~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add3~1 .lut_mask = 64'hCC0033FF0000FFFF;
defparam \plat|nios2_gen2_0|cpu|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N49
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|Add3~1_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src2[3]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_stall~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_stall~1_combout  = ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [3] & ( (!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0] & (!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2] & !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0]),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2]),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_stall~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_stall~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_stall~1 .lut_mask = 64'hC000C00000000000;
defparam \plat|nios2_gen2_0|cpu|E_stall~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add3~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add3~0_combout  = ( \plat|nios2_gen2_0|cpu|E_stall~1_combout  & ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [4] ) ) # ( !\plat|nios2_gen2_0|cpu|E_stall~1_combout  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_cnt [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [4]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_stall~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add3~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add3~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \plat|nios2_gen2_0|cpu|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N59
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|Add3~0_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src2 [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_stall~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_stall~2_combout  = ( \plat|nios2_gen2_0|cpu|E_new_inst~q  & ( \plat|nios2_gen2_0|cpu|E_valid_from_R~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_new_inst~q  & ( 
// \plat|nios2_gen2_0|cpu|E_valid_from_R~q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|E_stall~1_combout ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [4]))) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [4]),
	.datac(!\plat|nios2_gen2_0|cpu|E_stall~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_stall~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_stall~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_stall~2 .lut_mask = 64'h0000000000F300FF;
defparam \plat|nios2_gen2_0|cpu|E_stall~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_stall~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_stall~3_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout  & ( !\plat|nios2_gen2_0|cpu|E_stall~2_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) # ((!\plat|nios2_gen2_0|cpu|E_valid_from_R~q  & 
// !\plat|nios2_gen2_0|cpu|E_new_inst~q )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout  & ( !\plat|nios2_gen2_0|cpu|E_stall~2_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) # ((!\plat|nios2_gen2_0|cpu|E_new_inst~q  & 
// ((!\plat|nios2_gen2_0|cpu|E_valid_from_R~q ) # (!\plat|nios2_gen2_0|cpu|E_stall~0_combout )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_stall~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_stall~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_stall~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_stall~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_stall~3 .lut_mask = 64'hFEAAEEAA00000000;
defparam \plat|nios2_gen2_0|cpu|E_stall~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_valid~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_valid~0_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_st~q  & ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  & ( (\plat|nios2_gen2_0|cpu|E_stall~3_combout  & 
// (\plat|nios2_gen2_0|cpu|E_valid_from_R~q  & !\plat|nios2_gen2_0|cpu|E_new_inst~q )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_st~q  & ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  & ( 
// (\plat|nios2_gen2_0|cpu|E_stall~3_combout  & \plat|nios2_gen2_0|cpu|E_valid_from_R~q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_st~q  & ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  & ( 
// (\plat|nios2_gen2_0|cpu|E_stall~3_combout  & (\plat|nios2_gen2_0|cpu|E_valid_from_R~q  & (!\plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_new_inst~q ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_st~q  & ( 
// !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  & ( (\plat|nios2_gen2_0|cpu|E_stall~3_combout  & (\plat|nios2_gen2_0|cpu|E_valid_from_R~q  & !\plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_stall~3_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datac(!\plat|nios2_gen2_0|cpu|d_write~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_st~q ),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_valid~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_valid~0 .lut_mask = 64'h1010100011111100;
defparam \plat|nios2_gen2_0|cpu|W_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N56
dffeas \plat|nios2_gen2_0|cpu|W_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|W_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_valid .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_valid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N18
cyclonev_lcell_comb \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout  ) # ( !\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout  & ( 
// (\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0] & ((!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00F500F5FFFFFFFF;
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N19
dffeas \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y12_N16
dffeas \plat|nios2_gen2_0|cpu|i_read (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|i_read_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|i_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|i_read .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|i_read .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N48
cyclonev_lcell_comb \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & ( \plat|nios2_gen2_0|cpu|i_read~q  & ( (!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]) ) ) ) # ( \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|nios2_gen2_0|cpu|i_read~q  & ( (!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]) ) ) ) # ( !\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|nios2_gen2_0|cpu|i_read~q  & ( 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & (!\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q  & (!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]))) ) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q ),
	.datac(!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|nios2_gen2_0|cpu|i_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0040FFF00000FFF0;
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N50
dffeas \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N6
cyclonev_lcell_comb \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0 (
// Equation(s):
// \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout  = ( \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q  & ( \plat|nios2_gen2_0|cpu|i_read~q  & ( 
// !\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] ) ) ) # ( \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q  & ( !\plat|nios2_gen2_0|cpu|i_read~q  & ( 
// !\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] ) ) ) # ( !\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q  & ( !\plat|nios2_gen2_0|cpu|i_read~q  & ( 
// (!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & !\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0])) ) ) )

	.dataa(!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|i_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0 .extended_lut = "off";
defparam \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0 .lut_mask = 64'h2020F0F00000F0F0;
defparam \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N8
dffeas \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted .is_wysiwyg = "true";
defparam \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N21
cyclonev_lcell_comb \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout  = ( !\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & ( (!\plat|nios2_gen2_0|cpu|i_read~DUPLICATE_q  & 
// (!\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q  & \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|i_read~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q ),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h00C000C000000000;
defparam \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N23
dffeas \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|i_read_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|i_read_nxt~0_combout  = ( \plat|nios2_gen2_0|cpu|i_read~q  & ( !\plat|nios2_gen2_0|cpu|W_valid~q  ) ) # ( !\plat|nios2_gen2_0|cpu|i_read~q  & ( (!\plat|nios2_gen2_0|cpu|W_valid~q  & 
// \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_valid~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|nios2_gen2_0|cpu|i_read~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|i_read_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|i_read_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|i_read_nxt~0 .lut_mask = 64'h00AAAAAA00AAAAAA;
defparam \plat|nios2_gen2_0|cpu|i_read_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N17
dffeas \plat|nios2_gen2_0|cpu|i_read~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|i_read_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|i_read~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|i_read~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|i_read~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_valid~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_valid~0_combout  = (!\plat|nios2_gen2_0|cpu|i_read~DUPLICATE_q  & \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0])

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|i_read~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_valid~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_valid~0 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \plat|nios2_gen2_0|cpu|F_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N37
dffeas \plat|nios2_gen2_0|cpu|D_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_valid .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y16_N11
dffeas \plat|nios2_gen2_0|cpu|R_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|D_valid~q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_valid .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_valid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [0] & 
// !\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [2] & ( !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [0] & 
// !\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 .lut_mask = 64'h3000000000003000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw [16] & ( (!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|D_iw [14] & (!\plat|nios2_gen2_0|cpu|D_iw [11] 
// & \plat|nios2_gen2_0|cpu|D_iw [15])) # (\plat|nios2_gen2_0|cpu|D_iw [14] & (!\plat|nios2_gen2_0|cpu|D_iw [11] $ (\plat|nios2_gen2_0|cpu|D_iw [15]))))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( !\plat|nios2_gen2_0|cpu|D_iw [16] & ( 
// (!\plat|nios2_gen2_0|cpu|D_iw [11] & (!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [14] $ (!\plat|nios2_gen2_0|cpu|D_iw [15])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1 .lut_mask = 64'h4080000040900000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw [2] & ( (!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0 .lut_mask = 64'h0808000000000808;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_sub~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_sub~0_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( \plat|nios2_gen2_0|cpu|R_valid~q  ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout  & ( 
// \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( (\plat|nios2_gen2_0|cpu|R_valid~q  & ((\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout ) # (\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout ))) ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout  & ( !\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( \plat|nios2_gen2_0|cpu|R_valid~q  ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout  & ( !\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( 
// (\plat|nios2_gen2_0|cpu|R_valid~q  & \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_valid~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_sub~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_sub~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_sub~0 .lut_mask = 64'h0505555505555555;
defparam \plat|nios2_gen2_0|cpu|E_alu_sub~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N10
dffeas \plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_sub~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[1]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[1]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|Add2~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[1]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N29
dffeas \plat|nios2_gen2_0|cpu|F_pc[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[1]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~5_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~7_combout  = ( \plat|nios2_gen2_0|cpu|intr_req~0_combout  ) # ( !\plat|nios2_gen2_0|cpu|intr_req~0_combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [4] ) )

	.dataa(gnd),
	.datab(!\plat|rom_0|the_altsyncram|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~7 .lut_mask = 64'h33333333FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N19
dffeas \plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [5] & ( !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [2] & 
// !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 .lut_mask = 64'hC000000000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y16_N49
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_jmp_direct (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_jmp_direct .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_jmp_direct .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1~1_combout  = ( \plat|nios2_gen2_0|cpu|E_valid_from_R~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|R_src1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[2]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[2]~2_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # 
// ((\plat|nios2_gen2_0|cpu|D_iw [6])))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~1_sumout )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] & ( 
// (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (\plat|nios2_gen2_0|cpu|R_src1~1_combout  & (\plat|nios2_gen2_0|cpu|D_iw [6]))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~1_sumout )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.datad(!\plat|nios2_gen2_0|cpu|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[2]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[2]~2 .lut_mask = 64'h043704378CBF8CBF;
defparam \plat|nios2_gen2_0|cpu|R_src1[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N47
dffeas \plat|nios2_gen2_0|cpu|E_src1[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[0]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[0]~feeder_combout  = \plat|nios2_gen2_0|cpu|Add2~1_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|Add2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[0]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|F_pc[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N26
dffeas \plat|nios2_gen2_0|cpu|F_pc[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[0]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~1_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N11
dffeas \plat|nios2_gen2_0|cpu|D_iw[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~0_combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [5] & ( !\plat|nios2_gen2_0|cpu|D_iw [0] & ( (\plat|nios2_gen2_0|cpu|D_iw [2] & (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ) 
// # (!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q )))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [5] & ( !\plat|nios2_gen2_0|cpu|D_iw [0] & ( (\plat|nios2_gen2_0|cpu|D_iw [2] & \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 .lut_mask = 64'h0055005400000000;
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout  = ( !\plat|nios2_gen2_0|cpu|Equal0~12_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout  & !\plat|nios2_gen2_0|cpu|R_src2_use_imm~5_combout ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_wr_dst_reg (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_wr_dst_reg~combout  = ( \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~5_combout  & ( \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~7_combout  & ( \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~5_combout  & ( \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~7_combout  & ( \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~5_combout  & ( 
// !\plat|nios2_gen2_0|cpu|D_dst_regnum[2]~7_combout  & ( \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~5_combout  & ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[2]~7_combout  & ( 
// (\plat|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout  & (((\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~3_combout ) # (\plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout )) # (\plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9_combout ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~3_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~5_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_dst_regnum[2]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_wr_dst_reg~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_wr_dst_reg .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_wr_dst_reg .lut_mask = 64'h1555555555555555;
defparam \plat|nios2_gen2_0|cpu|D_wr_dst_reg .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N1
dffeas \plat|nios2_gen2_0|cpu|R_wr_dst_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_wr_dst_reg~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_wr_dst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_wr_dst_reg .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_wr_dst_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wren (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wren~combout  = ( \plat|rst_controller|r_sync_rst~q  ) # ( !\plat|rst_controller|r_sync_rst~q  & ( (\plat|nios2_gen2_0|cpu|R_wr_dst_reg~q  & \plat|nios2_gen2_0|cpu|W_valid~q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_wr_dst_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|W_valid~q ),
	.datae(gnd),
	.dataf(!\plat|rst_controller|r_sync_rst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wren~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wren .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wren .lut_mask = 64'h00550055FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|W_rf_wren .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[1]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[1]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[1]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y13_N44
dffeas \plat|nios2_gen2_0|cpu|d_writedata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y12_N29
dffeas \plat|pio_7segments_0|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_0|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_0|data_out[1] .is_wysiwyg = "true";
defparam \plat|pio_7segments_0|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y12_N8
dffeas \plat|pio_7segments_0|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_0|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_0|data_out[2] .is_wysiwyg = "true";
defparam \plat|pio_7segments_0|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N21
cyclonev_lcell_comb \s0|WideOr6~0 (
// Equation(s):
// \s0|WideOr6~0_combout  = ( \plat|pio_7segments_0|data_out [3] & ( (\plat|pio_7segments_0|data_out [2]) # (\plat|pio_7segments_0|data_out [1]) ) ) # ( !\plat|pio_7segments_0|data_out [3] & ( (!\plat|pio_7segments_0|data_out [1] & 
// (!\plat|pio_7segments_0|data_out [0] $ (!\plat|pio_7segments_0|data_out [2]))) ) )

	.dataa(!\plat|pio_7segments_0|data_out [1]),
	.datab(!\plat|pio_7segments_0|data_out [0]),
	.datac(!\plat|pio_7segments_0|data_out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_0|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr6~0 .extended_lut = "off";
defparam \s0|WideOr6~0 .lut_mask = 64'h282828285F5F5F5F;
defparam \s0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N36
cyclonev_lcell_comb \s0|WideOr5~0 (
// Equation(s):
// \s0|WideOr5~0_combout  = ( \plat|pio_7segments_0|data_out [3] & ( (\plat|pio_7segments_0|data_out [1]) # (\plat|pio_7segments_0|data_out [2]) ) ) # ( !\plat|pio_7segments_0|data_out [3] & ( (\plat|pio_7segments_0|data_out [2] & 
// (!\plat|pio_7segments_0|data_out [0] $ (!\plat|pio_7segments_0|data_out [1]))) ) )

	.dataa(gnd),
	.datab(!\plat|pio_7segments_0|data_out [2]),
	.datac(!\plat|pio_7segments_0|data_out [0]),
	.datad(!\plat|pio_7segments_0|data_out [1]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_0|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr5~0 .extended_lut = "off";
defparam \s0|WideOr5~0 .lut_mask = 64'h0330033033FF33FF;
defparam \s0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N39
cyclonev_lcell_comb \s0|WideOr4~0 (
// Equation(s):
// \s0|WideOr4~0_combout  = ( \plat|pio_7segments_0|data_out [0] & ( (\plat|pio_7segments_0|data_out [3] & ((\plat|pio_7segments_0|data_out [1]) # (\plat|pio_7segments_0|data_out [2]))) ) ) # ( !\plat|pio_7segments_0|data_out [0] & ( 
// (!\plat|pio_7segments_0|data_out [2] & ((\plat|pio_7segments_0|data_out [1]))) # (\plat|pio_7segments_0|data_out [2] & (\plat|pio_7segments_0|data_out [3])) ) )

	.dataa(!\plat|pio_7segments_0|data_out [3]),
	.datab(gnd),
	.datac(!\plat|pio_7segments_0|data_out [2]),
	.datad(!\plat|pio_7segments_0|data_out [1]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_0|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr4~0 .extended_lut = "off";
defparam \s0|WideOr4~0 .lut_mask = 64'h05F505F505550555;
defparam \s0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N48
cyclonev_lcell_comb \s0|WideOr3~0 (
// Equation(s):
// \s0|WideOr3~0_combout  = ( \plat|pio_7segments_0|data_out [0] & ( (!\plat|pio_7segments_0|data_out [2] $ (\plat|pio_7segments_0|data_out [1])) # (\plat|pio_7segments_0|data_out [3]) ) ) # ( !\plat|pio_7segments_0|data_out [0] & ( 
// (!\plat|pio_7segments_0|data_out [1] & (\plat|pio_7segments_0|data_out [2])) # (\plat|pio_7segments_0|data_out [1] & ((\plat|pio_7segments_0|data_out [3]))) ) )

	.dataa(gnd),
	.datab(!\plat|pio_7segments_0|data_out [2]),
	.datac(!\plat|pio_7segments_0|data_out [3]),
	.datad(!\plat|pio_7segments_0|data_out [1]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_0|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr3~0 .extended_lut = "off";
defparam \s0|WideOr3~0 .lut_mask = 64'h330F330FCF3FCF3F;
defparam \s0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N27
cyclonev_lcell_comb \s0|WideOr2~0 (
// Equation(s):
// \s0|WideOr2~0_combout  = ( \plat|pio_7segments_0|data_out [0] ) # ( !\plat|pio_7segments_0|data_out [0] & ( (!\plat|pio_7segments_0|data_out [1] & ((\plat|pio_7segments_0|data_out [2]))) # (\plat|pio_7segments_0|data_out [1] & 
// (\plat|pio_7segments_0|data_out [3])) ) )

	.dataa(!\plat|pio_7segments_0|data_out [3]),
	.datab(gnd),
	.datac(!\plat|pio_7segments_0|data_out [2]),
	.datad(!\plat|pio_7segments_0|data_out [1]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_0|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr2~0 .extended_lut = "off";
defparam \s0|WideOr2~0 .lut_mask = 64'h0F550F55FFFFFFFF;
defparam \s0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N42
cyclonev_lcell_comb \s0|WideOr1~0 (
// Equation(s):
// \s0|WideOr1~0_combout  = ( \plat|pio_7segments_0|data_out [2] & ( ((\plat|pio_7segments_0|data_out [0] & \plat|pio_7segments_0|data_out [1])) # (\plat|pio_7segments_0|data_out [3]) ) ) # ( !\plat|pio_7segments_0|data_out [2] & ( 
// ((\plat|pio_7segments_0|data_out [0] & !\plat|pio_7segments_0|data_out [3])) # (\plat|pio_7segments_0|data_out [1]) ) )

	.dataa(gnd),
	.datab(!\plat|pio_7segments_0|data_out [0]),
	.datac(!\plat|pio_7segments_0|data_out [3]),
	.datad(!\plat|pio_7segments_0|data_out [1]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_0|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr1~0 .extended_lut = "off";
defparam \s0|WideOr1~0 .lut_mask = 64'h30FF30FF0F3F0F3F;
defparam \s0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N18
cyclonev_lcell_comb \s0|WideOr0~0 (
// Equation(s):
// \s0|WideOr0~0_combout  = ( \plat|pio_7segments_0|data_out [2] & ( (!\plat|pio_7segments_0|data_out [3] & ((!\plat|pio_7segments_0|data_out [1]) # (!\plat|pio_7segments_0|data_out [0]))) ) ) # ( !\plat|pio_7segments_0|data_out [2] & ( 
// !\plat|pio_7segments_0|data_out [1] $ (!\plat|pio_7segments_0|data_out [3]) ) )

	.dataa(!\plat|pio_7segments_0|data_out [1]),
	.datab(!\plat|pio_7segments_0|data_out [0]),
	.datac(gnd),
	.datad(!\plat|pio_7segments_0|data_out [3]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_0|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr0~0 .extended_lut = "off";
defparam \s0|WideOr0~0 .lut_mask = 64'h55AA55AAEE00EE00;
defparam \s0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N45
cyclonev_lcell_comb \s1|WideOr6~0 (
// Equation(s):
// \s1|WideOr6~0_combout  = ( \plat|pio_7segments_1|data_out [3] & ( (\plat|pio_7segments_1|data_out [1]) # (\plat|pio_7segments_1|data_out [2]) ) ) # ( !\plat|pio_7segments_1|data_out [3] & ( (!\plat|pio_7segments_1|data_out [1] & 
// (!\plat|pio_7segments_1|data_out [2] $ (!\plat|pio_7segments_1|data_out[0]~DUPLICATE_q ))) ) )

	.dataa(!\plat|pio_7segments_1|data_out [2]),
	.datab(!\plat|pio_7segments_1|data_out[0]~DUPLICATE_q ),
	.datac(!\plat|pio_7segments_1|data_out [1]),
	.datad(gnd),
	.datae(!\plat|pio_7segments_1|data_out [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s1|WideOr6~0 .extended_lut = "off";
defparam \s1|WideOr6~0 .lut_mask = 64'h60605F5F60605F5F;
defparam \s1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N56
dffeas \plat|pio_7segments_1|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_1|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_1|data_out[0] .is_wysiwyg = "true";
defparam \plat|pio_7segments_1|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N24
cyclonev_lcell_comb \s1|WideOr5~0 (
// Equation(s):
// \s1|WideOr5~0_combout  = (!\plat|pio_7segments_1|data_out [3] & (\plat|pio_7segments_1|data_out [2] & (!\plat|pio_7segments_1|data_out [0] $ (!\plat|pio_7segments_1|data_out [1])))) # (\plat|pio_7segments_1|data_out [3] & (((\plat|pio_7segments_1|data_out 
// [2]) # (\plat|pio_7segments_1|data_out [1]))))

	.dataa(!\plat|pio_7segments_1|data_out [0]),
	.datab(!\plat|pio_7segments_1|data_out [1]),
	.datac(!\plat|pio_7segments_1|data_out [3]),
	.datad(!\plat|pio_7segments_1|data_out [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s1|WideOr5~0 .extended_lut = "off";
defparam \s1|WideOr5~0 .lut_mask = 64'h036F036F036F036F;
defparam \s1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N51
cyclonev_lcell_comb \s1|WideOr4~0 (
// Equation(s):
// \s1|WideOr4~0_combout  = ( \plat|pio_7segments_1|data_out[0]~DUPLICATE_q  & ( (\plat|pio_7segments_1|data_out [3] & ((\plat|pio_7segments_1|data_out [2]) # (\plat|pio_7segments_1|data_out [1]))) ) ) # ( !\plat|pio_7segments_1|data_out[0]~DUPLICATE_q  & ( 
// (!\plat|pio_7segments_1|data_out [2] & (\plat|pio_7segments_1|data_out [1])) # (\plat|pio_7segments_1|data_out [2] & ((\plat|pio_7segments_1|data_out [3]))) ) )

	.dataa(!\plat|pio_7segments_1|data_out [1]),
	.datab(gnd),
	.datac(!\plat|pio_7segments_1|data_out [3]),
	.datad(!\plat|pio_7segments_1|data_out [2]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_1|data_out[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s1|WideOr4~0 .extended_lut = "off";
defparam \s1|WideOr4~0 .lut_mask = 64'h550F550F050F050F;
defparam \s1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N0
cyclonev_lcell_comb \s1|WideOr3~0 (
// Equation(s):
// \s1|WideOr3~0_combout  = ( \plat|pio_7segments_1|data_out [3] & ( ((\plat|pio_7segments_1|data_out[0]~DUPLICATE_q ) # (\plat|pio_7segments_1|data_out [1])) # (\plat|pio_7segments_1|data_out [2]) ) ) # ( !\plat|pio_7segments_1|data_out [3] & ( 
// (!\plat|pio_7segments_1|data_out [2] & (!\plat|pio_7segments_1|data_out [1] & \plat|pio_7segments_1|data_out[0]~DUPLICATE_q )) # (\plat|pio_7segments_1|data_out [2] & (!\plat|pio_7segments_1|data_out [1] $ (\plat|pio_7segments_1|data_out[0]~DUPLICATE_q 
// ))) ) )

	.dataa(!\plat|pio_7segments_1|data_out [2]),
	.datab(!\plat|pio_7segments_1|data_out [1]),
	.datac(gnd),
	.datad(!\plat|pio_7segments_1|data_out[0]~DUPLICATE_q ),
	.datae(!\plat|pio_7segments_1|data_out [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s1|WideOr3~0 .extended_lut = "off";
defparam \s1|WideOr3~0 .lut_mask = 64'h449977FF449977FF;
defparam \s1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N57
cyclonev_lcell_comb \s1|WideOr2~0 (
// Equation(s):
// \s1|WideOr2~0_combout  = ( \plat|pio_7segments_1|data_out[0]~DUPLICATE_q  & ( \plat|pio_7segments_1|data_out [2] ) ) # ( !\plat|pio_7segments_1|data_out[0]~DUPLICATE_q  & ( \plat|pio_7segments_1|data_out [2] & ( (!\plat|pio_7segments_1|data_out [1]) # 
// (\plat|pio_7segments_1|data_out [3]) ) ) ) # ( \plat|pio_7segments_1|data_out[0]~DUPLICATE_q  & ( !\plat|pio_7segments_1|data_out [2] ) ) # ( !\plat|pio_7segments_1|data_out[0]~DUPLICATE_q  & ( !\plat|pio_7segments_1|data_out [2] & ( 
// (\plat|pio_7segments_1|data_out [3] & \plat|pio_7segments_1|data_out [1]) ) ) )

	.dataa(!\plat|pio_7segments_1|data_out [3]),
	.datab(gnd),
	.datac(!\plat|pio_7segments_1|data_out [1]),
	.datad(gnd),
	.datae(!\plat|pio_7segments_1|data_out[0]~DUPLICATE_q ),
	.dataf(!\plat|pio_7segments_1|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s1|WideOr2~0 .extended_lut = "off";
defparam \s1|WideOr2~0 .lut_mask = 64'h0505FFFFF5F5FFFF;
defparam \s1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N39
cyclonev_lcell_comb \s1|WideOr1~0 (
// Equation(s):
// \s1|WideOr1~0_combout  = ( \plat|pio_7segments_1|data_out[0]~DUPLICATE_q  & ( (!\plat|pio_7segments_1|data_out [3] $ (\plat|pio_7segments_1|data_out [2])) # (\plat|pio_7segments_1|data_out [1]) ) ) # ( !\plat|pio_7segments_1|data_out[0]~DUPLICATE_q  & ( 
// (!\plat|pio_7segments_1|data_out [2] & (\plat|pio_7segments_1|data_out [1])) # (\plat|pio_7segments_1|data_out [2] & ((\plat|pio_7segments_1|data_out [3]))) ) )

	.dataa(!\plat|pio_7segments_1|data_out [1]),
	.datab(gnd),
	.datac(!\plat|pio_7segments_1|data_out [3]),
	.datad(!\plat|pio_7segments_1|data_out [2]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_1|data_out[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s1|WideOr1~0 .extended_lut = "off";
defparam \s1|WideOr1~0 .lut_mask = 64'h550F550FF55FF55F;
defparam \s1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N27
cyclonev_lcell_comb \s1|WideOr0~0 (
// Equation(s):
// \s1|WideOr0~0_combout  = ( \plat|pio_7segments_1|data_out [2] & ( (!\plat|pio_7segments_1|data_out [3] & ((!\plat|pio_7segments_1|data_out [1]) # (!\plat|pio_7segments_1|data_out[0]~DUPLICATE_q ))) ) ) # ( !\plat|pio_7segments_1|data_out [2] & ( 
// !\plat|pio_7segments_1|data_out [1] $ (!\plat|pio_7segments_1|data_out [3]) ) )

	.dataa(gnd),
	.datab(!\plat|pio_7segments_1|data_out [1]),
	.datac(!\plat|pio_7segments_1|data_out[0]~DUPLICATE_q ),
	.datad(!\plat|pio_7segments_1|data_out [3]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_1|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s1|WideOr0~0 .extended_lut = "off";
defparam \s1|WideOr0~0 .lut_mask = 64'h33CC33CCFC00FC00;
defparam \s1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N15
cyclonev_lcell_comb \s2|WideOr6~0 (
// Equation(s):
// \s2|WideOr6~0_combout  = ( \plat|pio_7segments_2|data_out [3] & ( (\plat|pio_7segments_2|data_out [2]) # (\plat|pio_7segments_2|data_out [1]) ) ) # ( !\plat|pio_7segments_2|data_out [3] & ( (!\plat|pio_7segments_2|data_out [1] & 
// (!\plat|pio_7segments_2|data_out [0] $ (!\plat|pio_7segments_2|data_out [2]))) ) )

	.dataa(!\plat|pio_7segments_2|data_out [0]),
	.datab(gnd),
	.datac(!\plat|pio_7segments_2|data_out [1]),
	.datad(!\plat|pio_7segments_2|data_out [2]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_2|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s2|WideOr6~0 .extended_lut = "off";
defparam \s2|WideOr6~0 .lut_mask = 64'h50A050A00FFF0FFF;
defparam \s2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N30
cyclonev_lcell_comb \s2|WideOr5~0 (
// Equation(s):
// \s2|WideOr5~0_combout  = ( \plat|pio_7segments_2|data_out [3] & ( (\plat|pio_7segments_2|data_out [2]) # (\plat|pio_7segments_2|data_out [1]) ) ) # ( !\plat|pio_7segments_2|data_out [3] & ( (\plat|pio_7segments_2|data_out [2] & 
// (!\plat|pio_7segments_2|data_out [1] $ (!\plat|pio_7segments_2|data_out [0]))) ) )

	.dataa(gnd),
	.datab(!\plat|pio_7segments_2|data_out [1]),
	.datac(!\plat|pio_7segments_2|data_out [0]),
	.datad(!\plat|pio_7segments_2|data_out [2]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_2|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s2|WideOr5~0 .extended_lut = "off";
defparam \s2|WideOr5~0 .lut_mask = 64'h003C003C33FF33FF;
defparam \s2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N21
cyclonev_lcell_comb \s2|WideOr4~0 (
// Equation(s):
// \s2|WideOr4~0_combout  = ( \plat|pio_7segments_2|data_out [0] & ( (\plat|pio_7segments_2|data_out [3] & ((\plat|pio_7segments_2|data_out [2]) # (\plat|pio_7segments_2|data_out [1]))) ) ) # ( !\plat|pio_7segments_2|data_out [0] & ( 
// (!\plat|pio_7segments_2|data_out [2] & ((\plat|pio_7segments_2|data_out [1]))) # (\plat|pio_7segments_2|data_out [2] & (\plat|pio_7segments_2|data_out [3])) ) )

	.dataa(!\plat|pio_7segments_2|data_out [3]),
	.datab(gnd),
	.datac(!\plat|pio_7segments_2|data_out [1]),
	.datad(!\plat|pio_7segments_2|data_out [2]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_2|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s2|WideOr4~0 .extended_lut = "off";
defparam \s2|WideOr4~0 .lut_mask = 64'h0F550F5505550555;
defparam \s2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N36
cyclonev_lcell_comb \s2|WideOr3~0 (
// Equation(s):
// \s2|WideOr3~0_combout  = ( \plat|pio_7segments_2|data_out [3] & ( ((\plat|pio_7segments_2|data_out [2]) # (\plat|pio_7segments_2|data_out [0])) # (\plat|pio_7segments_2|data_out [1]) ) ) # ( !\plat|pio_7segments_2|data_out [3] & ( 
// (!\plat|pio_7segments_2|data_out [1] & (!\plat|pio_7segments_2|data_out [0] $ (!\plat|pio_7segments_2|data_out [2]))) # (\plat|pio_7segments_2|data_out [1] & (\plat|pio_7segments_2|data_out [0] & \plat|pio_7segments_2|data_out [2])) ) )

	.dataa(gnd),
	.datab(!\plat|pio_7segments_2|data_out [1]),
	.datac(!\plat|pio_7segments_2|data_out [0]),
	.datad(!\plat|pio_7segments_2|data_out [2]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_2|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s2|WideOr3~0 .extended_lut = "off";
defparam \s2|WideOr3~0 .lut_mask = 64'h0CC30CC33FFF3FFF;
defparam \s2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N12
cyclonev_lcell_comb \s2|WideOr2~0 (
// Equation(s):
// \s2|WideOr2~0_combout  = ( \plat|pio_7segments_2|data_out [3] & ( ((\plat|pio_7segments_2|data_out [2]) # (\plat|pio_7segments_2|data_out [0])) # (\plat|pio_7segments_2|data_out [1]) ) ) # ( !\plat|pio_7segments_2|data_out [3] & ( 
// ((!\plat|pio_7segments_2|data_out [1] & \plat|pio_7segments_2|data_out [2])) # (\plat|pio_7segments_2|data_out [0]) ) )

	.dataa(gnd),
	.datab(!\plat|pio_7segments_2|data_out [1]),
	.datac(!\plat|pio_7segments_2|data_out [0]),
	.datad(!\plat|pio_7segments_2|data_out [2]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_2|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s2|WideOr2~0 .extended_lut = "off";
defparam \s2|WideOr2~0 .lut_mask = 64'h0FCF0FCF3FFF3FFF;
defparam \s2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N39
cyclonev_lcell_comb \s2|WideOr1~0 (
// Equation(s):
// \s2|WideOr1~0_combout  = ( \plat|pio_7segments_2|data_out [3] & ( (\plat|pio_7segments_2|data_out [2]) # (\plat|pio_7segments_2|data_out [1]) ) ) # ( !\plat|pio_7segments_2|data_out [3] & ( (!\plat|pio_7segments_2|data_out [0] & 
// (\plat|pio_7segments_2|data_out [1] & !\plat|pio_7segments_2|data_out [2])) # (\plat|pio_7segments_2|data_out [0] & ((!\plat|pio_7segments_2|data_out [2]) # (\plat|pio_7segments_2|data_out [1]))) ) )

	.dataa(!\plat|pio_7segments_2|data_out [0]),
	.datab(gnd),
	.datac(!\plat|pio_7segments_2|data_out [1]),
	.datad(!\plat|pio_7segments_2|data_out [2]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_2|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s2|WideOr1~0 .extended_lut = "off";
defparam \s2|WideOr1~0 .lut_mask = 64'h5F055F050FFF0FFF;
defparam \s2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N45
cyclonev_lcell_comb \s2|WideOr0~0 (
// Equation(s):
// \s2|WideOr0~0_combout  = ( \plat|pio_7segments_2|data_out [3] & ( (!\plat|pio_7segments_2|data_out [2] & !\plat|pio_7segments_2|data_out [1]) ) ) # ( !\plat|pio_7segments_2|data_out [3] & ( (!\plat|pio_7segments_2|data_out [2] & 
// ((\plat|pio_7segments_2|data_out [1]))) # (\plat|pio_7segments_2|data_out [2] & ((!\plat|pio_7segments_2|data_out [0]) # (!\plat|pio_7segments_2|data_out [1]))) ) )

	.dataa(!\plat|pio_7segments_2|data_out [0]),
	.datab(!\plat|pio_7segments_2|data_out [2]),
	.datac(!\plat|pio_7segments_2|data_out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_2|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s2|WideOr0~0 .extended_lut = "off";
defparam \s2|WideOr0~0 .lut_mask = 64'h3E3E3E3EC0C0C0C0;
defparam \s2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N36
cyclonev_lcell_comb \s3|WideOr6~0 (
// Equation(s):
// \s3|WideOr6~0_combout  = ( \plat|pio_7segments_3|data_out[1]~DUPLICATE_q  & ( \plat|pio_7segments_3|data_out [3] ) ) # ( !\plat|pio_7segments_3|data_out[1]~DUPLICATE_q  & ( !\plat|pio_7segments_3|data_out [2] $ (((!\plat|pio_7segments_3|data_out [0]) # 
// (\plat|pio_7segments_3|data_out [3]))) ) )

	.dataa(gnd),
	.datab(!\plat|pio_7segments_3|data_out [3]),
	.datac(!\plat|pio_7segments_3|data_out [2]),
	.datad(!\plat|pio_7segments_3|data_out [0]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_3|data_out[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s3|WideOr6~0 .extended_lut = "off";
defparam \s3|WideOr6~0 .lut_mask = 64'h0FC30FC333333333;
defparam \s3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N12
cyclonev_lcell_comb \s3|WideOr5~0 (
// Equation(s):
// \s3|WideOr5~0_combout  = ( \plat|pio_7segments_3|data_out [3] & ( \plat|pio_7segments_3|data_out [2] ) ) # ( !\plat|pio_7segments_3|data_out [3] & ( \plat|pio_7segments_3|data_out [2] & ( !\plat|pio_7segments_3|data_out [0] $ 
// (!\plat|pio_7segments_3|data_out[1]~DUPLICATE_q ) ) ) ) # ( \plat|pio_7segments_3|data_out [3] & ( !\plat|pio_7segments_3|data_out [2] & ( \plat|pio_7segments_3|data_out[1]~DUPLICATE_q  ) ) )

	.dataa(!\plat|pio_7segments_3|data_out [0]),
	.datab(gnd),
	.datac(!\plat|pio_7segments_3|data_out[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|pio_7segments_3|data_out [3]),
	.dataf(!\plat|pio_7segments_3|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s3|WideOr5~0 .extended_lut = "off";
defparam \s3|WideOr5~0 .lut_mask = 64'h00000F0F5A5AFFFF;
defparam \s3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N21
cyclonev_lcell_comb \s3|WideOr4~0 (
// Equation(s):
// \s3|WideOr4~0_combout  = ( \plat|pio_7segments_3|data_out [3] & ( \plat|pio_7segments_3|data_out[1]~DUPLICATE_q  ) ) # ( !\plat|pio_7segments_3|data_out [3] & ( \plat|pio_7segments_3|data_out[1]~DUPLICATE_q  & ( (!\plat|pio_7segments_3|data_out [0] & 
// !\plat|pio_7segments_3|data_out [2]) ) ) ) # ( \plat|pio_7segments_3|data_out [3] & ( !\plat|pio_7segments_3|data_out[1]~DUPLICATE_q  & ( \plat|pio_7segments_3|data_out [2] ) ) )

	.dataa(!\plat|pio_7segments_3|data_out [0]),
	.datab(!\plat|pio_7segments_3|data_out [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|pio_7segments_3|data_out [3]),
	.dataf(!\plat|pio_7segments_3|data_out[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s3|WideOr4~0 .extended_lut = "off";
defparam \s3|WideOr4~0 .lut_mask = 64'h000033338888FFFF;
defparam \s3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N32
dffeas \plat|pio_7segments_3|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_3|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_3|data_out[1] .is_wysiwyg = "true";
defparam \plat|pio_7segments_3|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N15
cyclonev_lcell_comb \s3|WideOr3~0 (
// Equation(s):
// \s3|WideOr3~0_combout  = (!\plat|pio_7segments_3|data_out [2] & ((!\plat|pio_7segments_3|data_out [1] & ((\plat|pio_7segments_3|data_out [0]))) # (\plat|pio_7segments_3|data_out [1] & (\plat|pio_7segments_3|data_out [3])))) # 
// (\plat|pio_7segments_3|data_out [2] & ((!\plat|pio_7segments_3|data_out [1] $ (\plat|pio_7segments_3|data_out [0])) # (\plat|pio_7segments_3|data_out [3])))

	.dataa(!\plat|pio_7segments_3|data_out [2]),
	.datab(!\plat|pio_7segments_3|data_out [1]),
	.datac(!\plat|pio_7segments_3|data_out [3]),
	.datad(!\plat|pio_7segments_3|data_out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s3|WideOr3~0 .extended_lut = "off";
defparam \s3|WideOr3~0 .lut_mask = 64'h479F479F479F479F;
defparam \s3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N12
cyclonev_lcell_comb \s3|WideOr2~0 (
// Equation(s):
// \s3|WideOr2~0_combout  = ( \plat|pio_7segments_3|data_out [0] ) # ( !\plat|pio_7segments_3|data_out [0] & ( (!\plat|pio_7segments_3|data_out [1] & (\plat|pio_7segments_3|data_out [2])) # (\plat|pio_7segments_3|data_out [1] & 
// ((\plat|pio_7segments_3|data_out [3]))) ) )

	.dataa(gnd),
	.datab(!\plat|pio_7segments_3|data_out [1]),
	.datac(!\plat|pio_7segments_3|data_out [2]),
	.datad(!\plat|pio_7segments_3|data_out [3]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_3|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s3|WideOr2~0 .extended_lut = "off";
defparam \s3|WideOr2~0 .lut_mask = 64'h0C3F0C3FFFFFFFFF;
defparam \s3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N6
cyclonev_lcell_comb \s3|WideOr1~0 (
// Equation(s):
// \s3|WideOr1~0_combout  = ( \plat|pio_7segments_3|data_out [3] & ( \plat|pio_7segments_3|data_out [2] ) ) # ( !\plat|pio_7segments_3|data_out [3] & ( \plat|pio_7segments_3|data_out [2] & ( (\plat|pio_7segments_3|data_out [0] & 
// \plat|pio_7segments_3|data_out[1]~DUPLICATE_q ) ) ) ) # ( \plat|pio_7segments_3|data_out [3] & ( !\plat|pio_7segments_3|data_out [2] & ( \plat|pio_7segments_3|data_out[1]~DUPLICATE_q  ) ) ) # ( !\plat|pio_7segments_3|data_out [3] & ( 
// !\plat|pio_7segments_3|data_out [2] & ( (\plat|pio_7segments_3|data_out[1]~DUPLICATE_q ) # (\plat|pio_7segments_3|data_out [0]) ) ) )

	.dataa(!\plat|pio_7segments_3|data_out [0]),
	.datab(!\plat|pio_7segments_3|data_out[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|pio_7segments_3|data_out [3]),
	.dataf(!\plat|pio_7segments_3|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s3|WideOr1~0 .extended_lut = "off";
defparam \s3|WideOr1~0 .lut_mask = 64'h777733331111FFFF;
defparam \s3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N51
cyclonev_lcell_comb \s3|WideOr0~0 (
// Equation(s):
// \s3|WideOr0~0_combout  = ( \plat|pio_7segments_3|data_out [1] & ( (!\plat|pio_7segments_3|data_out [3] & ((!\plat|pio_7segments_3|data_out [2]) # (!\plat|pio_7segments_3|data_out [0]))) ) ) # ( !\plat|pio_7segments_3|data_out [1] & ( 
// !\plat|pio_7segments_3|data_out [2] $ (!\plat|pio_7segments_3|data_out [3]) ) )

	.dataa(!\plat|pio_7segments_3|data_out [2]),
	.datab(gnd),
	.datac(!\plat|pio_7segments_3|data_out [0]),
	.datad(!\plat|pio_7segments_3|data_out [3]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_3|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s3|WideOr0~0 .extended_lut = "off";
defparam \s3|WideOr0~0 .lut_mask = 64'h55AA55AAFA00FA00;
defparam \s3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N46
dffeas \plat|pio_7segments_4|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_4|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_4|data_out[2] .is_wysiwyg = "true";
defparam \plat|pio_7segments_4|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N39
cyclonev_lcell_comb \s4|WideOr6~0 (
// Equation(s):
// \s4|WideOr6~0_combout  = ( \plat|pio_7segments_4|data_out [2] & ( ((!\plat|pio_7segments_4|data_out [1] & !\plat|pio_7segments_4|data_out [0])) # (\plat|pio_7segments_4|data_out[3]~DUPLICATE_q ) ) ) # ( !\plat|pio_7segments_4|data_out [2] & ( 
// (!\plat|pio_7segments_4|data_out [1] & (\plat|pio_7segments_4|data_out [0] & !\plat|pio_7segments_4|data_out[3]~DUPLICATE_q )) # (\plat|pio_7segments_4|data_out [1] & ((\plat|pio_7segments_4|data_out[3]~DUPLICATE_q ))) ) )

	.dataa(!\plat|pio_7segments_4|data_out [1]),
	.datab(!\plat|pio_7segments_4|data_out [0]),
	.datac(!\plat|pio_7segments_4|data_out[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|pio_7segments_4|data_out [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr6~0 .extended_lut = "off";
defparam \s4|WideOr6~0 .lut_mask = 64'h25258F8F25258F8F;
defparam \s4|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N2
dffeas \plat|pio_7segments_4|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_7segments_4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_7segments_4|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_7segments_4|data_out[3] .is_wysiwyg = "true";
defparam \plat|pio_7segments_4|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N18
cyclonev_lcell_comb \s4|WideOr5~0 (
// Equation(s):
// \s4|WideOr5~0_combout  = ( \plat|pio_7segments_4|data_out [2] & ( (!\plat|pio_7segments_4|data_out [0] $ (!\plat|pio_7segments_4|data_out [1])) # (\plat|pio_7segments_4|data_out [3]) ) ) # ( !\plat|pio_7segments_4|data_out [2] & ( 
// (\plat|pio_7segments_4|data_out [1] & \plat|pio_7segments_4|data_out [3]) ) )

	.dataa(gnd),
	.datab(!\plat|pio_7segments_4|data_out [0]),
	.datac(!\plat|pio_7segments_4|data_out [1]),
	.datad(!\plat|pio_7segments_4|data_out [3]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_4|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr5~0 .extended_lut = "off";
defparam \s4|WideOr5~0 .lut_mask = 64'h000F000F3CFF3CFF;
defparam \s4|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N9
cyclonev_lcell_comb \s4|WideOr4~0 (
// Equation(s):
// \s4|WideOr4~0_combout  = ( \plat|pio_7segments_4|data_out [2] & ( \plat|pio_7segments_4|data_out [3] ) ) # ( !\plat|pio_7segments_4|data_out [2] & ( (\plat|pio_7segments_4|data_out [1] & ((!\plat|pio_7segments_4|data_out [0]) # 
// (\plat|pio_7segments_4|data_out [3]))) ) )

	.dataa(!\plat|pio_7segments_4|data_out [1]),
	.datab(gnd),
	.datac(!\plat|pio_7segments_4|data_out [0]),
	.datad(!\plat|pio_7segments_4|data_out [3]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_4|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr4~0 .extended_lut = "off";
defparam \s4|WideOr4~0 .lut_mask = 64'h5055505500FF00FF;
defparam \s4|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N54
cyclonev_lcell_comb \s4|WideOr3~0 (
// Equation(s):
// \s4|WideOr3~0_combout  = ( \plat|pio_7segments_4|data_out [2] & ( \plat|pio_7segments_4|data_out[3]~DUPLICATE_q  ) ) # ( !\plat|pio_7segments_4|data_out [2] & ( \plat|pio_7segments_4|data_out[3]~DUPLICATE_q  & ( (\plat|pio_7segments_4|data_out [1]) # 
// (\plat|pio_7segments_4|data_out [0]) ) ) ) # ( \plat|pio_7segments_4|data_out [2] & ( !\plat|pio_7segments_4|data_out[3]~DUPLICATE_q  & ( !\plat|pio_7segments_4|data_out [0] $ (\plat|pio_7segments_4|data_out [1]) ) ) ) # ( !\plat|pio_7segments_4|data_out 
// [2] & ( !\plat|pio_7segments_4|data_out[3]~DUPLICATE_q  & ( (\plat|pio_7segments_4|data_out [0] & !\plat|pio_7segments_4|data_out [1]) ) ) )

	.dataa(gnd),
	.datab(!\plat|pio_7segments_4|data_out [0]),
	.datac(!\plat|pio_7segments_4|data_out [1]),
	.datad(gnd),
	.datae(!\plat|pio_7segments_4|data_out [2]),
	.dataf(!\plat|pio_7segments_4|data_out[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr3~0 .extended_lut = "off";
defparam \s4|WideOr3~0 .lut_mask = 64'h3030C3C33F3FFFFF;
defparam \s4|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N24
cyclonev_lcell_comb \s4|WideOr2~0 (
// Equation(s):
// \s4|WideOr2~0_combout  = ( \plat|pio_7segments_4|data_out [3] & ( ((\plat|pio_7segments_4|data_out [0]) # (\plat|pio_7segments_4|data_out [2])) # (\plat|pio_7segments_4|data_out [1]) ) ) # ( !\plat|pio_7segments_4|data_out [3] & ( 
// ((!\plat|pio_7segments_4|data_out [1] & \plat|pio_7segments_4|data_out [2])) # (\plat|pio_7segments_4|data_out [0]) ) )

	.dataa(!\plat|pio_7segments_4|data_out [1]),
	.datab(gnd),
	.datac(!\plat|pio_7segments_4|data_out [2]),
	.datad(!\plat|pio_7segments_4|data_out [0]),
	.datae(!\plat|pio_7segments_4|data_out [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr2~0 .extended_lut = "off";
defparam \s4|WideOr2~0 .lut_mask = 64'h0AFF5FFF0AFF5FFF;
defparam \s4|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N6
cyclonev_lcell_comb \s4|WideOr1~0 (
// Equation(s):
// \s4|WideOr1~0_combout  = ( \plat|pio_7segments_4|data_out [1] & ( ((!\plat|pio_7segments_4|data_out [2]) # (\plat|pio_7segments_4|data_out [3])) # (\plat|pio_7segments_4|data_out [0]) ) ) # ( !\plat|pio_7segments_4|data_out [1] & ( 
// (!\plat|pio_7segments_4|data_out [2] & (\plat|pio_7segments_4|data_out [0] & !\plat|pio_7segments_4|data_out [3])) # (\plat|pio_7segments_4|data_out [2] & ((\plat|pio_7segments_4|data_out [3]))) ) )

	.dataa(gnd),
	.datab(!\plat|pio_7segments_4|data_out [0]),
	.datac(!\plat|pio_7segments_4|data_out [2]),
	.datad(!\plat|pio_7segments_4|data_out [3]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_4|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr1~0 .extended_lut = "off";
defparam \s4|WideOr1~0 .lut_mask = 64'h300F300FF3FFF3FF;
defparam \s4|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N48
cyclonev_lcell_comb \s4|WideOr0~0 (
// Equation(s):
// \s4|WideOr0~0_combout  = ( !\plat|pio_7segments_4|data_out [3] & ( \plat|pio_7segments_4|data_out [1] & ( (!\plat|pio_7segments_4|data_out [0]) # (!\plat|pio_7segments_4|data_out [2]) ) ) ) # ( \plat|pio_7segments_4|data_out [3] & ( 
// !\plat|pio_7segments_4|data_out [1] & ( !\plat|pio_7segments_4|data_out [2] ) ) ) # ( !\plat|pio_7segments_4|data_out [3] & ( !\plat|pio_7segments_4|data_out [1] & ( \plat|pio_7segments_4|data_out [2] ) ) )

	.dataa(gnd),
	.datab(!\plat|pio_7segments_4|data_out [0]),
	.datac(!\plat|pio_7segments_4|data_out [2]),
	.datad(gnd),
	.datae(!\plat|pio_7segments_4|data_out [3]),
	.dataf(!\plat|pio_7segments_4|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr0~0 .extended_lut = "off";
defparam \s4|WideOr0~0 .lut_mask = 64'h0F0FF0F0FCFC0000;
defparam \s4|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N36
cyclonev_lcell_comb \s5|WideOr6~0 (
// Equation(s):
// \s5|WideOr6~0_combout  = ( \plat|pio_7segments_5|data_out [0] & ( !\plat|pio_7segments_5|data_out [3] $ (((\plat|pio_7segments_5|data_out [2]) # (\plat|pio_7segments_5|data_out [1]))) ) ) # ( !\plat|pio_7segments_5|data_out [0] & ( 
// (!\plat|pio_7segments_5|data_out [1] & (\plat|pio_7segments_5|data_out [2])) # (\plat|pio_7segments_5|data_out [1] & ((\plat|pio_7segments_5|data_out [3]))) ) )

	.dataa(!\plat|pio_7segments_5|data_out [1]),
	.datab(!\plat|pio_7segments_5|data_out [2]),
	.datac(!\plat|pio_7segments_5|data_out [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_5|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|WideOr6~0 .extended_lut = "off";
defparam \s5|WideOr6~0 .lut_mask = 64'h2727272787878787;
defparam \s5|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N39
cyclonev_lcell_comb \s5|WideOr5~0 (
// Equation(s):
// \s5|WideOr5~0_combout  = ( \plat|pio_7segments_5|data_out [0] & ( (!\plat|pio_7segments_5|data_out [1] & (\plat|pio_7segments_5|data_out [2])) # (\plat|pio_7segments_5|data_out [1] & ((\plat|pio_7segments_5|data_out [3]))) ) ) # ( 
// !\plat|pio_7segments_5|data_out [0] & ( (!\plat|pio_7segments_5|data_out [1] & (\plat|pio_7segments_5|data_out [2] & \plat|pio_7segments_5|data_out [3])) # (\plat|pio_7segments_5|data_out [1] & ((\plat|pio_7segments_5|data_out [3]) # 
// (\plat|pio_7segments_5|data_out [2]))) ) )

	.dataa(!\plat|pio_7segments_5|data_out [1]),
	.datab(!\plat|pio_7segments_5|data_out [2]),
	.datac(gnd),
	.datad(!\plat|pio_7segments_5|data_out [3]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_5|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|WideOr5~0 .extended_lut = "off";
defparam \s5|WideOr5~0 .lut_mask = 64'h1177117722772277;
defparam \s5|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N6
cyclonev_lcell_comb \s5|WideOr4~0 (
// Equation(s):
// \s5|WideOr4~0_combout  = (!\plat|pio_7segments_5|data_out [2] & (\plat|pio_7segments_5|data_out [1] & ((!\plat|pio_7segments_5|data_out [0]) # (\plat|pio_7segments_5|data_out [3])))) # (\plat|pio_7segments_5|data_out [2] & 
// (((\plat|pio_7segments_5|data_out [3]))))

	.dataa(!\plat|pio_7segments_5|data_out [0]),
	.datab(!\plat|pio_7segments_5|data_out [2]),
	.datac(!\plat|pio_7segments_5|data_out [1]),
	.datad(!\plat|pio_7segments_5|data_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|WideOr4~0 .extended_lut = "off";
defparam \s5|WideOr4~0 .lut_mask = 64'h083F083F083F083F;
defparam \s5|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N48
cyclonev_lcell_comb \s5|WideOr3~0 (
// Equation(s):
// \s5|WideOr3~0_combout  = ( \plat|pio_7segments_5|data_out [1] & ( ((\plat|pio_7segments_5|data_out [2] & \plat|pio_7segments_5|data_out [0])) # (\plat|pio_7segments_5|data_out [3]) ) ) # ( !\plat|pio_7segments_5|data_out [1] & ( 
// (!\plat|pio_7segments_5|data_out [2] & ((\plat|pio_7segments_5|data_out [0]))) # (\plat|pio_7segments_5|data_out [2] & ((!\plat|pio_7segments_5|data_out [0]) # (\plat|pio_7segments_5|data_out [3]))) ) )

	.dataa(!\plat|pio_7segments_5|data_out [3]),
	.datab(!\plat|pio_7segments_5|data_out [2]),
	.datac(gnd),
	.datad(!\plat|pio_7segments_5|data_out [0]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_5|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|WideOr3~0 .extended_lut = "off";
defparam \s5|WideOr3~0 .lut_mask = 64'h33DD33DD55775577;
defparam \s5|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N51
cyclonev_lcell_comb \s5|WideOr2~0 (
// Equation(s):
// \s5|WideOr2~0_combout  = ( \plat|pio_7segments_5|data_out [0] ) # ( !\plat|pio_7segments_5|data_out [0] & ( (!\plat|pio_7segments_5|data_out [1] & ((\plat|pio_7segments_5|data_out [2]))) # (\plat|pio_7segments_5|data_out [1] & 
// (\plat|pio_7segments_5|data_out [3])) ) )

	.dataa(!\plat|pio_7segments_5|data_out [3]),
	.datab(!\plat|pio_7segments_5|data_out [2]),
	.datac(gnd),
	.datad(!\plat|pio_7segments_5|data_out [1]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_5|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|WideOr2~0 .extended_lut = "off";
defparam \s5|WideOr2~0 .lut_mask = 64'h33553355FFFFFFFF;
defparam \s5|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N18
cyclonev_lcell_comb \s5|WideOr1~0 (
// Equation(s):
// \s5|WideOr1~0_combout  = ( \plat|pio_7segments_5|data_out [1] & ( ((!\plat|pio_7segments_5|data_out [2]) # (\plat|pio_7segments_5|data_out [3])) # (\plat|pio_7segments_5|data_out [0]) ) ) # ( !\plat|pio_7segments_5|data_out [1] & ( 
// (!\plat|pio_7segments_5|data_out [2] & (\plat|pio_7segments_5|data_out [0] & !\plat|pio_7segments_5|data_out [3])) # (\plat|pio_7segments_5|data_out [2] & ((\plat|pio_7segments_5|data_out [3]))) ) )

	.dataa(!\plat|pio_7segments_5|data_out [0]),
	.datab(!\plat|pio_7segments_5|data_out [2]),
	.datac(!\plat|pio_7segments_5|data_out [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_5|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|WideOr1~0 .extended_lut = "off";
defparam \s5|WideOr1~0 .lut_mask = 64'h43434343DFDFDFDF;
defparam \s5|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N21
cyclonev_lcell_comb \s5|WideOr0~0 (
// Equation(s):
// \s5|WideOr0~0_combout  = ( \plat|pio_7segments_5|data_out [1] & ( (!\plat|pio_7segments_5|data_out [3] & ((!\plat|pio_7segments_5|data_out [0]) # (!\plat|pio_7segments_5|data_out [2]))) ) ) # ( !\plat|pio_7segments_5|data_out [1] & ( 
// !\plat|pio_7segments_5|data_out [2] $ (!\plat|pio_7segments_5|data_out [3]) ) )

	.dataa(!\plat|pio_7segments_5|data_out [0]),
	.datab(!\plat|pio_7segments_5|data_out [2]),
	.datac(gnd),
	.datad(!\plat|pio_7segments_5|data_out [3]),
	.datae(gnd),
	.dataf(!\plat|pio_7segments_5|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|WideOr0~0 .extended_lut = "off";
defparam \s5|WideOr0~0 .lut_mask = 64'h33CC33CCEE00EE00;
defparam \s5|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

endmodule
