[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2524987 heartbeat IPC: 3.96 cumulative IPC: 3.96 (Simulation time: 00 hr 00 min 57 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2524987 cumulative IPC: 3.96 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2524987 cumulative IPC: 3.96 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 10475980 heartbeat IPC: 1.258 cumulative IPC: 1.258 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18134244 heartbeat IPC: 1.306 cumulative IPC: 1.281 (Simulation time: 00 hr 03 min 46 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 25897419 heartbeat IPC: 1.288 cumulative IPC: 1.284 (Simulation time: 00 hr 05 min 07 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 33603278 heartbeat IPC: 1.298 cumulative IPC: 1.287 (Simulation time: 00 hr 06 min 26 sec)
Simulation finished CPU 0 instructions: 50000002 cycles: 38985147 cumulative IPC: 1.283 (Simulation time: 00 hr 07 min 47 sec)
Simulation complete CPU 0 instructions: 50000002 cycles: 38985147 cumulative IPC: 1.283 (Simulation time: 00 hr 07 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/648.exchange2_s-387B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.283 instructions: 50000002 cycles: 38985147
CPU 0 Branch Prediction Accuracy: 87.12% MPKI: 21.69 Average ROB Occupancy at Mispredict: 21.49
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.5307
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 21.16
BRANCH_DIRECT_CALL: 0.00166
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00166

cpu0->cpu0_STLB TOTAL        ACCESS:         37 HIT:          0 MISS:         37 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:         37 HIT:          0 MISS:         37 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 726.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:      22997 HIT:      21839 MISS:       1158 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:      22853 HIT:      21823 MISS:       1030 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:         79 HIT:          8 MISS:         71 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:          8 HIT:          8 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         57 HIT:          0 MISS:         57 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 189.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1356661 HIT:    1315694 MISS:      40967 MSHR_MERGE:      18157
cpu0->cpu0_L1I LOAD         ACCESS:    1356661 HIT:    1315694 MISS:      40967 MSHR_MERGE:      18157
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.22 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13908973 HIT:   13908108 MISS:        865 MSHR_MERGE:        686
cpu0->cpu0_L1D LOAD         ACCESS:    8064048 HIT:    8063968 MISS:         80 MSHR_MERGE:         37
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5844850 HIT:    5844122 MISS:        728 MSHR_MERGE:        649
cpu0->cpu0_L1D TRANSLATION  ACCESS:         75 HIT:         18 MISS:         57 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 195.7 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1072276 HIT:    1072230 MISS:         46 MSHR_MERGE:         22
cpu0->cpu0_ITLB LOAD         ACCESS:    1072276 HIT:    1072230 MISS:         46 MSHR_MERGE:         22
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 723.2 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12893742 HIT:   12893699 MISS:         43 MSHR_MERGE:         30
cpu0->cpu0_DTLB LOAD         ACCESS:   12893742 HIT:   12893699 MISS:         43 MSHR_MERGE:         30
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 749.1 cycles
cpu0->LLC TOTAL        ACCESS:       1158 HIT:          0 MISS:       1158 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:       1030 HIT:          0 MISS:       1030 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:         71 HIT:          0 MISS:         71 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:         57 HIT:          0 MISS:         57 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 173.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         44
  ROW_BUFFER_MISS:       1114
  AVG DBUS CONGESTED CYCLE: 2.955
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       3249
