$date
	Fri Dec 09 14:07:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module instrMem_tb $end
$var wire 32 ! instruction [31:0] $end
$var reg 64 " address [63:0] $end
$var reg 1 # clk $end
$scope module m1 $end
$var wire 64 $ address [63:0] $end
$var reg 32 % instruction [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b110010000000010000010000011 %
b101000 $
0#
b101000 "
b110010000000010000010000011 !
$end
#5000
b110011000000010000100000011 !
b110011000000010000100000011 %
b101100 "
b101100 $
1#
#10000
0#
#15000
b110100000000010000110000011 !
b110100000000010000110000011 %
b110000 "
b110000 $
1#
#20000
0#
#25000
b110101000000010001000000011 !
b110101000000010001000000011 %
b110100 "
b110100 $
1#
#30000
0#
#35000
b110110000000010001010000011 !
b110110000000010001010000011 %
b111000 "
b111000 $
1#
#40000
0#
#45000
b110111000000010001100000011 !
b110111000000010001100000011 %
b111100 "
b111100 $
1#
#50000
0#
#55000
b10100001000000010110011 !
b10100001000000010110011 %
b1000000 "
b1000000 $
1#
#60000
0#
#65000
b1000000001100010000000100110011 !
b1000000001100010000000100110011 %
b1000100 "
b1000100 $
1#
#70000
0#
#75000
b10100010100100000110011 !
b10100010100100000110011 %
b1001000 "
b1001000 $
1#
#80000
0#
#85000
b1000001000010110110011 !
b1000001000010110110011 %
b1001100 "
b1001100 $
1#
#90000
0#
#95000
b11001011001111000110011 !
b11001011001111000110011 %
b1010000 "
b1010000 $
1#
#100000
0#
