
---------- Begin Simulation Statistics ----------
final_tick                               5405012041000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45067                       # Simulator instruction rate (inst/s)
host_mem_usage                                4544100                       # Number of bytes of host memory used
host_op_rate                                    80876                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 45488.08                       # Real time elapsed on the host
host_tick_rate                               84767468                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000003                       # Number of instructions simulated
sim_ops                                    3678885925                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.855910                       # Number of seconds simulated
sim_ticks                                3855909568250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     61046677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     122049589                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           60                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     84149230                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted   1042528194                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    280252146                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    569046443                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses    288794297                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups    1123748977                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      47506690                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted     39321880                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      2113716665                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes     1358632238                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     84149237                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        255668228                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     79196829                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts   3620388665                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1749224775                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   7119307380                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.245702                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.094118                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   6587240633     92.53%     92.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    190941708      2.68%     95.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     52860375      0.74%     95.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3    111903883      1.57%     97.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     32327490      0.45%     97.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     39242691      0.55%     98.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     21403776      0.30%     98.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      4189995      0.06%     98.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     79196829      1.11%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   7119307380                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1517455                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1743711707                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           368401121                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      3172259      0.18%      0.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1306730757     74.70%     74.88% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        52880      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    368401121     21.06%     95.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     70867758      4.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1749224775                       # Class of committed instruction
system.switch_cpus_1.commit.refs            439268879                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1749224775                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     7.711819                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.711819                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   6361844401                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   6512867571                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      369327472                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       710183803                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     84483917                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles    185979530                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         787717038                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses            92235169                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         161805835                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses             1301530                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches        1123748977                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       475494100                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          7096704841                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes     14063343                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           4550409676                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          163                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles     168967834                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.145718                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    530630208                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    327758836                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.590057                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   7711819136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.040536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.528398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     6452285261     83.67%     83.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       52965771      0.69%     84.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       83995128      1.09%     85.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       64891350      0.84%     86.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       87051227      1.13%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5      111062871      1.44%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       32044716      0.42%     89.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7      107177395      1.39%     90.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      720345417      9.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   7711819136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.iew.branchMispredicts    116018703                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      492417732                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.567747                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs         1217249427                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        161805835                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles    3636925377                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts   1025586209                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      7554194                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    280629700                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   5363610359                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts   1055443592                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts    173191724                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   4378359626                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents     32405755                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    513532797                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     84483917                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    568141739                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked     41072798                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     17993702                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       213041                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation       398622                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    657185070                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores    209761937                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents       398622                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect    103824549                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect     12194154                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      4274393445                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          3941544020                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.670016                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      2863910010                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.511104                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           3979803894                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     5588455984                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    3262914698                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.129671                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.129671                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     36799983      0.81%      0.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   3249652234     71.40%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        91821      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     72.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead   1088580339     23.92%     96.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    176426973      3.88%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   4551551350                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt         109920897                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.024150                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      49954647     45.45%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     56783389     51.66%     97.10% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      3182861      2.90%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   4624672264                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads  16998753067                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   3941544020                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   8978344772                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       5363610359                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      4551551350                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined   3614385493                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     73910334                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined   4954959361                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   7711819136                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.590205                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.513224                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   6287946432     81.54%     81.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    401496434      5.21%     86.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    247430869      3.21%     89.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3    207949889      2.70%     92.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    185058001      2.40%     95.05% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5    146632451      1.90%     96.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6    131780247      1.71%     98.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     60930734      0.79%     99.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     42594079      0.55%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   7711819136                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.590205                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         475494155                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  61                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads    101820385                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores    102138674                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads   1025586209                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    280629700                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    2439491045                       # number of misc regfile reads
system.switch_cpus_1.numCycles             7711819136                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles    5411436440                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2122994459                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    407030036                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      461069655                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    624833036                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents     57108633                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups  15583823927                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   6050630037                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   7099813729                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       765899621                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     47708298                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     84483917                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    988929491                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     4976819152                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   8450161379                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       970946207                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads        12409723991                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes       11337278242                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests          395                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           89                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    124841703                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6283436                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    228995842                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6283525                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests    104836653                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops      8941265                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests    194879008                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops        8941265                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           59885054                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     15589929                       # Transaction distribution
system.membus.trans_dist::CleanEvict         45412545                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            43809                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1118252                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1118252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      59885054                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port    183052895                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total    183052895                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              183052895                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   4901967040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   4901967040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4901967040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          61047115                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                61047115    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            61047115                       # Request fanout histogram
system.membus.reqLayer2.occupancy        200517262500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy       333710692000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 5405012041000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5405012041000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5405012041000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 5405012041000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5405012041000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5405012041000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 5405012041000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          99872492                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     41276813                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            6                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        88123316                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        20687564                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       20687564                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4281647                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4281647                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      99872492                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           17                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    353837527                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             353837544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   8263877568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8263878272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        25245997                       # Total snoops (count)
system.tol2bus.snoopTraffic                1043703040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        150087699                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.041869                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.200293                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              143803779     95.81%     95.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6283831      4.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     89      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          150087699                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139466881000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      166574981500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              9000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 5405012041000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data     14111387                       # number of demand (read+write) hits
system.l2.demand_hits::total                 14111389                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            2                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data     14111387                       # number of overall hits
system.l2.overall_hits::total                14111389                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     90042746                       # number of demand (read+write) misses
system.l2.demand_misses::total               90042749                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     90042746                       # number of overall misses
system.l2.overall_misses::total              90042749                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       285500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 7810061703500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     7810061989000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       285500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 7810061703500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    7810061989000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data    104154133                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            104154138                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data    104154133                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           104154138                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.600000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.864514                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.864514                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.600000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.864514                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.864514                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 95166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 86737.267025                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86737.267306                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 95166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 86737.267025                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86737.267306                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            16306508                       # number of writebacks
system.l2.writebacks::total                  16306508                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     90042746                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          90042749                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     90042746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         90042749                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       255500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 6909634243500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6909634499000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       255500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 6909634243500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 6909634499000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.600000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.864514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.864514                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.600000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.864514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.864514                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 85166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 76737.267025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76737.267306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 85166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 76737.267025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76737.267306                       # average overall mshr miss latency
system.l2.replacements                       16306514                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     24968954                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         24968954                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     24968954                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     24968954                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            6                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                6                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            6                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            6                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     73737938                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      73737938                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data      5895757                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              5895757                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data     14791807                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           14791807                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data     20687564                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         20687564                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.715010                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.715010                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data     14791807                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      14791807                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data 244971209000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 244971209000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.715010                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.715010                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16561.276726                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16561.276726                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data      2766668                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2766668                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      1514979                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1514979                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 121335106500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  121335106500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      4281647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4281647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.353831                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.353831                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 80090.289370                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80090.289370                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      1514979                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1514979                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 106185316500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 106185316500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.353831                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.353831                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 70090.289370                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70090.289370                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data     11344719                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           11344721                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data     88527767                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         88527770                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       285500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 7688726597000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 7688726882500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data     99872486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       99872491                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.600000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.886408                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.886408                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 95166.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 86851.017004                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86851.017285                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data     88527767                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     88527770                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       255500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 6803448927000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 6803449182500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.600000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.886408                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.886408                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 85166.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 76851.017004                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76851.017285                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 5405012041000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4055.344155                       # Cycle average of tags in use
system.l2.tags.total_refs                    50428461                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  24972974                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.019321                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4055.344155                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.990074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990074                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4035                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          553                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2288                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.985107                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1856932536                       # Number of tag accesses
system.l2.tags.data_accesses               1856932536                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5405012041000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data     29039443                       # number of demand (read+write) hits
system.l3.demand_hits::total                 29039443                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data     29039443                       # number of overall hits
system.l3.overall_hits::total                29039443                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data     61003303                       # number of demand (read+write) misses
system.l3.demand_misses::total               61003306                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            3                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data     61003303                       # number of overall misses
system.l3.overall_misses::total              61003306                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       237500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 6003699621500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     6003699859000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       237500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 6003699621500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    6003699859000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            3                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     90042746                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             90042749                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            3                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     90042746                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            90042749                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.677493                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.677493                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.677493                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.677493                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 79166.666667                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 98415.976287                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 98415.975341                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 79166.666667                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 98415.976287                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 98415.975341                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks            15589929                       # number of writebacks
system.l3.writebacks::total                  15589929                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data     61003303                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total          61003306                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data     61003303                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total         61003306                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       207500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 5393666562059                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 5393666769559                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       207500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 5393666562059                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 5393666769559                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.677493                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.677493                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.677493                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.677493                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 69166.666667                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 88415.975805                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 88415.974858                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 69166.666667                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 88415.975805                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 88415.974858                       # average overall mshr miss latency
system.l3.replacements                       63948858                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks     16306508                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total         16306508                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks     16306508                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total     16306508                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks      5993530                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total       5993530                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data     14747998                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             14747998                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data        43809                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total              43809                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data     14791807                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         14791807                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.002962                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.002962                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data        43809                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total         43809                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    826567500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total    826567500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.002962                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.002962                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18867.527220                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18867.527220                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data       396727                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                396727                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data      1118252                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             1118252                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  92126058000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   92126058000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      1514979                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           1514979                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.738130                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.738130                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82383.986794                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 82383.986794                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data      1118252                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        1118252                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  80943538000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  80943538000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.738130                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.738130                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72383.986794                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72383.986794                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data     28642716                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total           28642716                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data     59885051                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total         59885054                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       237500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 5911573563500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 5911573801000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data     88527767                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total       88527770                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.676455                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.676455                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 79166.666667                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 98715.346565                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 98715.345585                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data     59885051                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total     59885054                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       207500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 5312723024059                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 5312723231559                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.676455                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.676455                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 69166.666667                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 88715.346073                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 88715.345094                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 5405012041000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                   189184488                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                  63981626                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.956857                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     202.553265                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data         0.782562                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data    18.044314                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.000462                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 32546.619397                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.006181                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.000024                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.000551                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.993244                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1107                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        12973                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        18310                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                3182012986                       # Number of tag accesses
system.l3.tags.data_accesses               3182012986                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5405012041000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          88527770                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty     31896437                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict       122096873                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        14791807                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       14791807                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          1514979                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         1514979                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq      88527770                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side    299713564                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   6806352448                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        63948858                       # Total snoops (count)
system.tol3bus.snoopTraffic                 997755456                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples        168783414                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.052975                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.223983                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0              159842149     94.70%     94.70% # Request fanout histogram
system.tol3bus.snoop_fanout::1                8941265      5.30%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total          168783414                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy       113746012000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy      142460027000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 5405012041000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data   3904211392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3904211584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    997755456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       997755456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     61003303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            61003306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     15589929                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           15589929                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst           50                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1012526700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1012526750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst           50                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total               50                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      258760077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            258760077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      258760077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst           50                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1012526700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1271286827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  15589929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  60991813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000259910250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       965498                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       965498                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           127172544                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           14655516                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    61003306                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   15589929                       # Number of write requests accepted
system.mem_ctrls.readBursts                  61003306                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 15589929                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  11490                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3806744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3785412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3822033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3846344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3857938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3836229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3819294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3803331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3807348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           3856787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3845419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3823626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3774198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3771679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          3786615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3748819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            988269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            972519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            986934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           1003873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            964792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            961780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            966120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            960987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            964041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            976231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           975044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           972135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           983487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           966638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           984562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           962488                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1720558909500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               304959080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2864155459500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28209.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46959.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 19552183                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  911317                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 32.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 5.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              61003306                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             15589929                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                27952175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                21827094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 9551685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1660862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  50844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  62890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 708934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 924899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 966774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 978556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 987022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 985709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 984711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 986671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 988662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 988190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 990376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 999225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1023240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1004689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 988314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 967528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     56118202                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     87.337594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.213982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    85.332717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     45483631     81.05%     81.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      9354529     16.67%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       639018      1.14%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       132766      0.24%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        90556      0.16%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        73681      0.13%     99.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        63007      0.11%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        52711      0.09%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       228303      0.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     56118202                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       965498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.171314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.138931                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          87744      9.09%      9.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        628716     65.12%     74.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95        123540     12.80%     87.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        42137      4.36%     91.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        27882      2.89%     94.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        20783      2.15%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223        14409      1.49%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         9161      0.95%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         5436      0.56%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         2920      0.30%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         1471      0.15%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          718      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          331      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          145      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           67      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           24      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        965498                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       965498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.147004                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.137966                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.564562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           896907     92.90%     92.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            12132      1.26%     94.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            42258      4.38%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            11866      1.23%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2041      0.21%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              256      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               31      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        965498                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3903476224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  735360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               997753600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3904211584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            997755456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1012.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       258.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1012.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    258.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3855930728000                       # Total gap between requests
system.mem_ctrls.avgGap                      50342.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data   3903476032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    997753600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 49.793698892980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1012335990.486309051514                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 258759595.457221597433                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     61003303                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     15589929                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst        83750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 2864155375750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 94967637352500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     27916.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     46950.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6091601.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    26.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         200315827320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         106470360645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        217159465740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        40635747720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     304382020800.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1651829449710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      89655000480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2610447872415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        676.999247                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 218036310500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 128757200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3509116057750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         200368234920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         106498215945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        218322100500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        40743530280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     304382020800.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1654506286560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      87400822080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2612221211085                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        677.459148                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 212266825000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 128757200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3514885543250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5405012041000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1298625093                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     62035102                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    475494093                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1836154288                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1298625093                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     62035102                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    475494093                       # number of overall hits
system.cpu.icache.overall_hits::total      1836154288                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1086                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1093                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1086                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            7                       # number of overall misses
system.cpu.icache.overall_misses::total          1093                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       359500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       359500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       359500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       359500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1298626179                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     62035102                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    475494100                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1836155381                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1298626179                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     62035102                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    475494100                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1836155381                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 51357.142857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   328.911253                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 51357.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   328.911253                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          583                       # number of writebacks
system.cpu.icache.writebacks::total               583                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            6                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            6                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       317000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       317000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       317000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       317000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 52833.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52833.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 52833.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52833.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                    583                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1298625093                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     62035102                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    475494093                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1836154288                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1086                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            7                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1093                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       359500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       359500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1298626179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     62035102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    475494100                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1836155381                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 51357.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   328.911253                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            6                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       317000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       317000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 52833.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52833.333333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 5405012041000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.801054                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1836155380                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1092                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1681460.970696                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.452782                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     2.348272                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989166                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.004586                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993752                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        7344622616                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       7344622616                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5405012041000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5405012041000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5405012041000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5405012041000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5405012041000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5405012041000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5405012041000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    317878711                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     15594344                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    501469120                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        834942175                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    317878711                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15594344                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    501469120                       # number of overall hits
system.cpu.dcache.overall_hits::total       834942175                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     65290463                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      6137823                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data    294433393                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      365861679                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     65290463                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      6137823                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data    294433393                       # number of overall misses
system.cpu.dcache.overall_misses::total     365861679                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 401211013500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 20532778870985                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 20933989884485                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 401211013500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 20532778870985                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 20933989884485                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    383169174                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21732167                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    795902513                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1200803854                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    383169174                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21732167                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    795902513                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1200803854                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.170396                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.282430                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.369937                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.304681                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.170396                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.282430                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.369937                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.304681                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 65366.989811                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 69736.583415                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57218.317977                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 65366.989811                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 69736.583415                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57218.317977                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   1672244138                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      7743607                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          44459404                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           68384                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.612833                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   113.237117                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     38655971                       # number of writebacks
system.cpu.dcache.writebacks::total          38655971                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data    169601136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    169601136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data    169601136                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    169601136                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6137823                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data    124832257                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    130970080                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6137823                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data    124832257                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    130970080                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 395073190500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 8581235714486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 8976308904986                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 395073190500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 8581235714486                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 8976308904986                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.282430                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.156844                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.109069                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.282430                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.156844                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.109069                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 64366.989811                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 68742.133810                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68537.095686                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 64366.989811                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 68742.133810                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68537.095686                       # average overall mshr miss latency
system.cpu.dcache.replacements              164094822                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231980023                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13404047                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    455570574                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       700954644                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     52843085                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4898100                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data    269464182                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     327205367                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 370299752500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 19893186869500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 20263486622000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    284823108                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18302147                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    725034756                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1028160011                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.185529                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.267624                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.371657                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.318244                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 75600.692616                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 73824.976373                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61928.955530                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data    169580984                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total    169580984                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4898100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     99883198                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total    104781298                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 365401652500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 7966750849000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 8332152501500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.267624                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.137763                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.101911                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 74600.692616                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 79760.670548                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79519.462543                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     85898688                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2190297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     45898546                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      133987531                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     12447378                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1239723                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data     24969211                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     38656312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  30911261000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 639592001485                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 670503262485                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     98346066                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3430020                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     70867757                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    172643843                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.126567                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.361433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.352335                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.223908                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 24934.006226                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 25615.226748                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17345.246553                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data        20152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        20152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1239723                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data     24949059                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     26188782                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  29671538000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 614484865486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 644156403486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.361433                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.352051                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.151693                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 23934.006226                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 24629.580839                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24596.653769                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 5405012041000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.998630                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1041143106                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         164095334                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.344745                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   101.383561                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    45.357689                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   365.257380                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.198015                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.088589                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.713393                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          374                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4967310750                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4967310750                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5405012041000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1070247824000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 4334764217000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
