

================================================================
== Vitis HLS Report for 'load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2'
================================================================
* Date:           Sun Sep  7 15:34:56 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.218 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   102402|   102402|  1.024 ms|  1.024 ms|  102401|  102401|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_50_1_VITIS_LOOP_52_2  |   102400|   102400|         2|          1|          1|  102400|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    150|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|      56|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      56|    204|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln50_1_fu_90_p2      |         +|   0|  0|  24|          17|           1|
    |add_ln50_fu_102_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln52_1_fu_150_p2     |         +|   0|  0|  17|          17|          17|
    |add_ln52_fu_166_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln54_fu_160_p2       |         +|   0|  0|  17|          17|          17|
    |icmp_ln50_fu_84_p2       |      icmp|   0|  0|  24|          17|          16|
    |icmp_ln52_fu_108_p2      |      icmp|   0|  0|  16|           9|           9|
    |select_ln50_1_fu_122_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln50_fu_114_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 150|          98|          74|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |c_fu_40                  |   9|          2|    9|         18|
    |indvar_flatten_fu_48     |   9|          2|   17|         34|
    |r_fu_44                  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   38|         76|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln54_reg_215         |  17|   0|   17|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |c_fu_40                  |   9|   0|    9|          0|
    |indvar_flatten_fu_48     |  17|   0|   17|          0|
    |r_fu_44                  |   9|   0|    9|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  56|   0|   56|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+--------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2|  return value|
|M_e_address0  |  out|   17|   ap_memory|                                                                  M_e|         array|
|M_e_ce0       |  out|    1|   ap_memory|                                                                  M_e|         array|
|M_e_we0       |  out|    1|   ap_memory|                                                                  M_e|         array|
|M_e_d0        |  out|   32|   ap_memory|                                                                  M_e|         array|
+--------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [fmm_hls_greedy_potential.cpp:52]   --->   Operation 5 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [fmm_hls_greedy_potential.cpp:50]   --->   Operation 6 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.14ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 9 [1/1] (1.14ns)   --->   "%store_ln50 = store i9 0, i9 %r" [fmm_hls_greedy_potential.cpp:50]   --->   Operation 9 'store' 'store_ln50' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 10 [1/1] (1.14ns)   --->   "%store_ln52 = store i9 0, i9 %c" [fmm_hls_greedy_potential.cpp:52]   --->   Operation 10 'store' 'store_ln52' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.21>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [fmm_hls_greedy_potential.cpp:50]   --->   Operation 12 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.65ns)   --->   "%icmp_ln50 = icmp_eq  i17 %indvar_flatten_load, i17 102400" [fmm_hls_greedy_potential.cpp:50]   --->   Operation 13 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.65ns)   --->   "%add_ln50_1 = add i17 %indvar_flatten_load, i17 1" [fmm_hls_greedy_potential.cpp:50]   --->   Operation 14 'add' 'add_ln50_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %for.inc10.i, void %VITIS_LOOP_60_4.lr.ph.i.exitStub" [fmm_hls_greedy_potential.cpp:50]   --->   Operation 15 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%c_load = load i9 %c" [fmm_hls_greedy_potential.cpp:52]   --->   Operation 16 'load' 'c_load' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%r_load = load i9 %r" [fmm_hls_greedy_potential.cpp:50]   --->   Operation 17 'load' 'r_load' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.62ns)   --->   "%add_ln50 = add i9 %r_load, i9 1" [fmm_hls_greedy_potential.cpp:50]   --->   Operation 18 'add' 'add_ln50' <Predicate = (!icmp_ln50)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.62ns)   --->   "%icmp_ln52 = icmp_eq  i9 %c_load, i9 320" [fmm_hls_greedy_potential.cpp:52]   --->   Operation 19 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln50)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.72ns)   --->   "%select_ln50 = select i1 %icmp_ln52, i9 0, i9 %c_load" [fmm_hls_greedy_potential.cpp:50]   --->   Operation 20 'select' 'select_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.72ns)   --->   "%select_ln50_1 = select i1 %icmp_ln52, i9 %add_ln50, i9 %r_load" [fmm_hls_greedy_potential.cpp:50]   --->   Operation 21 'select' 'select_ln50_1' <Predicate = (!icmp_ln50)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %select_ln50_1, i8 0" [fmm_hls_greedy_potential.cpp:54]   --->   Operation 22 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %select_ln50_1, i6 0" [fmm_hls_greedy_potential.cpp:54]   --->   Operation 23 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i15 %tmp_1" [fmm_hls_greedy_potential.cpp:52]   --->   Operation 24 'zext' 'zext_ln52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52_1 = add i17 %tmp, i17 %zext_ln52" [fmm_hls_greedy_potential.cpp:52]   --->   Operation 25 'add' 'add_ln52_1' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i9 %select_ln50" [fmm_hls_greedy_potential.cpp:54]   --->   Operation 26 'zext' 'zext_ln54' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.86ns) (root node of TernaryAdder)   --->   "%add_ln54 = add i17 %add_ln52_1, i17 %zext_ln54" [fmm_hls_greedy_potential.cpp:54]   --->   Operation 27 'add' 'add_ln54' <Predicate = (!icmp_ln50)> <Delay = 2.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 28 [1/1] (1.62ns)   --->   "%add_ln52 = add i9 %select_ln50, i9 1" [fmm_hls_greedy_potential.cpp:52]   --->   Operation 28 'add' 'add_ln52' <Predicate = (!icmp_ln50)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.14ns)   --->   "%store_ln50 = store i17 %add_ln50_1, i17 %indvar_flatten" [fmm_hls_greedy_potential.cpp:50]   --->   Operation 29 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 1.14>
ST_2 : Operation 30 [1/1] (1.14ns)   --->   "%store_ln50 = store i9 %select_ln50_1, i9 %r" [fmm_hls_greedy_potential.cpp:50]   --->   Operation 30 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 1.14>
ST_2 : Operation 31 [1/1] (1.14ns)   --->   "%store_ln52 = store i9 %add_ln52, i9 %c" [fmm_hls_greedy_potential.cpp:52]   --->   Operation 31 'store' 'store_ln52' <Predicate = (!icmp_ln50)> <Delay = 1.14>
ST_2 : Operation 39 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln50)> <Delay = 1.14>

State 3 <SV = 2> <Delay = 2.41>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_50_1_VITIS_LOOP_52_2_str"   --->   Operation 32 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 102400, i64 102400, i64 102400"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i17 %add_ln54" [fmm_hls_greedy_potential.cpp:54]   --->   Operation 34 'zext' 'zext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%M_e_addr = getelementptr i32 %M_e, i64 0, i64 %zext_ln54_1" [fmm_hls_greedy_potential.cpp:54]   --->   Operation 35 'getelementptr' 'M_e_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:53]   --->   Operation 36 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln54 = store i32 0, i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:54]   --->   Operation 37 'store' 'store_ln54' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc.i" [fmm_hls_greedy_potential.cpp:52]   --->   Operation 38 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ M_e]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                     (alloca           ) [ 0110]
r                     (alloca           ) [ 0110]
indvar_flatten        (alloca           ) [ 0110]
store_ln0             (store            ) [ 0000]
store_ln50            (store            ) [ 0000]
store_ln52            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten_load   (load             ) [ 0000]
icmp_ln50             (icmp             ) [ 0110]
add_ln50_1            (add              ) [ 0000]
br_ln50               (br               ) [ 0000]
c_load                (load             ) [ 0000]
r_load                (load             ) [ 0000]
add_ln50              (add              ) [ 0000]
icmp_ln52             (icmp             ) [ 0000]
select_ln50           (select           ) [ 0000]
select_ln50_1         (select           ) [ 0000]
tmp                   (bitconcatenate   ) [ 0000]
tmp_1                 (bitconcatenate   ) [ 0000]
zext_ln52             (zext             ) [ 0000]
add_ln52_1            (add              ) [ 0000]
zext_ln54             (zext             ) [ 0000]
add_ln54              (add              ) [ 0101]
add_ln52              (add              ) [ 0000]
store_ln50            (store            ) [ 0000]
store_ln50            (store            ) [ 0000]
store_ln52            (store            ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
zext_ln54_1           (zext             ) [ 0000]
M_e_addr              (getelementptr    ) [ 0000]
specpipeline_ln53     (specpipeline     ) [ 0000]
store_ln54            (store            ) [ 0000]
br_ln52               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="M_e">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i9.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_50_1_VITIS_LOOP_52_2_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="c_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="r_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="indvar_flatten_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="M_e_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="17" slack="0"/>
<pin id="56" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_addr/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="store_ln54_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="17" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="0"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln0_store_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="17" slack="0"/>
<pin id="69" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln50_store_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="0"/>
<pin id="73" dir="0" index="1" bw="9" slack="0"/>
<pin id="74" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln52_store_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="9" slack="0"/>
<pin id="79" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="indvar_flatten_load_load_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="17" slack="1"/>
<pin id="83" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="icmp_ln50_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="17" slack="0"/>
<pin id="86" dir="0" index="1" bw="17" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="add_ln50_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="17" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_1/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="c_load_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="9" slack="1"/>
<pin id="98" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="r_load_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="9" slack="1"/>
<pin id="101" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add_ln50_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln52_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="9" slack="0"/>
<pin id="110" dir="0" index="1" bw="9" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="select_ln50_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="9" slack="0"/>
<pin id="117" dir="0" index="2" bw="9" slack="0"/>
<pin id="118" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="select_ln50_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="9" slack="0"/>
<pin id="125" dir="0" index="2" bw="9" slack="0"/>
<pin id="126" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_1/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="17" slack="0"/>
<pin id="132" dir="0" index="1" bw="9" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="15" slack="0"/>
<pin id="140" dir="0" index="1" bw="9" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln52_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="15" slack="0"/>
<pin id="148" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln52_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="17" slack="0"/>
<pin id="152" dir="0" index="1" bw="15" slack="0"/>
<pin id="153" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_1/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln54_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="9" slack="0"/>
<pin id="158" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln54_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="17" slack="0"/>
<pin id="162" dir="0" index="1" bw="9" slack="0"/>
<pin id="163" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln52_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="9" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln50_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="17" slack="0"/>
<pin id="174" dir="0" index="1" bw="17" slack="1"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln50_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="0"/>
<pin id="179" dir="0" index="1" bw="9" slack="1"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln52_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="9" slack="0"/>
<pin id="184" dir="0" index="1" bw="9" slack="1"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln54_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="17" slack="1"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_1/3 "/>
</bind>
</comp>

<comp id="191" class="1005" name="c_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="0"/>
<pin id="193" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="198" class="1005" name="r_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="9" slack="0"/>
<pin id="200" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="205" class="1005" name="indvar_flatten_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="17" slack="0"/>
<pin id="207" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="215" class="1005" name="add_ln54_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="17" slack="1"/>
<pin id="217" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="32" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="36" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="65"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="88"><net_src comp="81" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="81" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="106"><net_src comp="99" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="96" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="96" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="108" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="102" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="99" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="122" pin="3"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="122" pin="3"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="149"><net_src comp="138" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="130" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="146" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="114" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="150" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="156" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="114" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="90" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="122" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="166" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="187" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="194"><net_src comp="40" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="197"><net_src comp="191" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="201"><net_src comp="44" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="208"><net_src comp="48" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="218"><net_src comp="160" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="187" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_e | {3 }
 - Input state : 
	Port: load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2 : M_e | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln50 : 1
		store_ln52 : 1
	State 2
		icmp_ln50 : 1
		add_ln50_1 : 1
		br_ln50 : 2
		add_ln50 : 1
		icmp_ln52 : 1
		select_ln50 : 2
		select_ln50_1 : 2
		tmp : 3
		tmp_1 : 3
		zext_ln52 : 4
		add_ln52_1 : 5
		zext_ln54 : 3
		add_ln54 : 6
		add_ln52 : 3
		store_ln50 : 2
		store_ln50 : 3
		store_ln52 : 4
	State 3
		M_e_addr : 1
		store_ln54 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln50_1_fu_90   |    0    |    24   |
|          |    add_ln50_fu_102   |    0    |    16   |
|    add   |   add_ln52_1_fu_150  |    0    |    17   |
|          |    add_ln54_fu_160   |    0    |    17   |
|          |    add_ln52_fu_166   |    0    |    16   |
|----------|----------------------|---------|---------|
|   icmp   |    icmp_ln50_fu_84   |    0    |    24   |
|          |   icmp_ln52_fu_108   |    0    |    16   |
|----------|----------------------|---------|---------|
|  select  |  select_ln50_fu_114  |    0    |    9    |
|          | select_ln50_1_fu_122 |    0    |    9    |
|----------|----------------------|---------|---------|
|bitconcatenate|      tmp_fu_130      |    0    |    0    |
|          |     tmp_1_fu_138     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln52_fu_146   |    0    |    0    |
|   zext   |   zext_ln54_fu_156   |    0    |    0    |
|          |  zext_ln54_1_fu_187  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   148   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln54_reg_215   |   17   |
|       c_reg_191      |    9   |
|indvar_flatten_reg_205|   17   |
|       r_reg_198      |    9   |
+----------------------+--------+
|         Total        |   52   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   148  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   52   |    -   |
+-----------+--------+--------+
|   Total   |   52   |   148  |
+-----------+--------+--------+
