

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_ADD_LOOP1'
================================================================
* Date:           Thu Dec 29 14:56:44 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       15|  0.130 us|  0.150 us|   13|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                     |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dpu_unit_fu_208  |dpu_unit  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_ADD_LOOP1  |       11|       13|         4|          2|          1|  5 ~ 6|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       71|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      136|    -|
|Register             |        -|     -|    49175|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    49175|      207|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        5|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        1|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln146_fu_276_p2                |         +|   0|  0|  15|           8|           8|
    |add_ln147_fu_287_p2                |         +|   0|  0|  14|           7|           7|
    |add_ln149_fu_298_p2                |         +|   0|  0|  14|           7|           7|
    |i_72_fu_262_p2                     |         +|   0|  0|  10|           3|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter0_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln144_fu_256_p2               |      icmp|   0|  0|   8|           3|           3|
    |ap_block_pp0                       |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  71|          33|          32|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+------+-----------+
    |                Name               | LUT| Input Size| Bits | Total Bits|
    +-----------------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                          |  14|          3|     1|          3|
    |ap_done_int                        |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|     1|          2|
    |ap_sig_allocacmp_i                 |   9|          2|     3|          6|
    |ap_sig_allocacmp_this_p3_0_load_1  |   9|          2|  8192|      16384|
    |ap_sig_allocacmp_this_p4_0_load_1  |   9|          2|  8192|      16384|
    |i_35_fu_80                         |   9|          2|     3|          6|
    |this_p1_0_fu_96                    |   9|          2|  8192|      16384|
    |this_p2_0_fu_92                    |   9|          2|  8192|      16384|
    |this_p3_0_fu_88                    |   9|          2|  8192|      16384|
    |this_p4_0_fu_84                    |   9|          2|  8192|      16384|
    |this_pMem_address0                 |  14|          3|     8|         24|
    |this_pMem_we0                      |   9|          2|  1024|       2048|
    +-----------------------------------+----+-----------+------+-----------+
    |Total                              | 136|         30| 50194|     100397|
    +-----------------------------------+----+-----------+------+-----------+

    * Register: 
    +---------------------------------+------+----+------+-----------+
    |               Name              |  FF  | LUT| Bits | Const Bits|
    +---------------------------------+------+----+------+-----------+
    |add_ln149_reg_414                |     7|   0|     7|          0|
    |add_ln149_reg_414_pp0_iter1_reg  |     7|   0|     7|          0|
    |ap_CS_fsm                        |     2|   0|     2|          0|
    |ap_done_reg                      |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0_reg      |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1          |     1|   0|     1|          0|
    |i_35_fu_80                       |     3|   0|     3|          0|
    |icmp_ln144_reg_400               |     1|   0|     1|          0|
    |this_p1_0_fu_96                  |  8192|   0|  8192|          0|
    |this_p2_0_fu_92                  |  8192|   0|  8192|          0|
    |this_p3_0_fu_88                  |  8192|   0|  8192|          0|
    |this_p3_ret1_reg_419             |  8192|   0|  8192|          0|
    |this_p4_0_fu_84                  |  8192|   0|  8192|          0|
    |this_p4_ret1_reg_425             |  8192|   0|  8192|          0|
    +---------------------------------+------+----+------+-----------+
    |Total                            | 49175|   0| 49175|          0|
    +---------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+----------------------------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |           Source Object          |    C Type    |
+--------------------------------+-----+------+------------+----------------------------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_ADD_LOOP1|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_ADD_LOOP1|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_ADD_LOOP1|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_ADD_LOOP1|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_ADD_LOOP1|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_ADD_LOOP1|  return value|
|grp_dpu_unit_fu_2995_p_din1     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_ADD_LOOP1|  return value|
|grp_dpu_unit_fu_2995_p_din2     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_ADD_LOOP1|  return value|
|grp_dpu_unit_fu_2995_p_din3     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_ADD_LOOP1|  return value|
|grp_dpu_unit_fu_2995_p_din4     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_ADD_LOOP1|  return value|
|grp_dpu_unit_fu_2995_p_din5     |  out|     8|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_ADD_LOOP1|  return value|
|grp_dpu_unit_fu_2995_p_dout0_0  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_ADD_LOOP1|  return value|
|grp_dpu_unit_fu_2995_p_dout0_1  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_ADD_LOOP1|  return value|
|grp_dpu_unit_fu_2995_p_ce       |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_ADD_LOOP1|  return value|
|p_read                          |   in|  8192|     ap_none|                            p_read|        scalar|
|p_read1                         |   in|  8192|     ap_none|                           p_read1|        scalar|
|p_read2                         |   in|  8192|     ap_none|                           p_read2|        scalar|
|p_read3                         |   in|  8192|     ap_none|                           p_read3|        scalar|
|itr_cast                        |   in|     3|     ap_none|                          itr_cast|        scalar|
|this_pMem_address0              |  out|     8|   ap_memory|                         this_pMem|         array|
|this_pMem_ce0                   |  out|     1|   ap_memory|                         this_pMem|         array|
|this_pMem_we0                   |  out|  1024|   ap_memory|                         this_pMem|         array|
|this_pMem_d0                    |  out|  8192|   ap_memory|                         this_pMem|         array|
|this_pMem_q0                    |   in|  8192|   ap_memory|                         this_pMem|         array|
|this_pMem_address1              |  out|     8|   ap_memory|                         this_pMem|         array|
|this_pMem_ce1                   |  out|     1|   ap_memory|                         this_pMem|         array|
|this_pMem_q1                    |   in|  8192|   ap_memory|                         this_pMem|         array|
|addr1                           |   in|     8|     ap_none|                             addr1|        scalar|
|addr2_cast_cast                 |   in|     6|     ap_none|                   addr2_cast_cast|        scalar|
|addr3_cast_cast                 |   in|     6|     ap_none|                   addr3_cast_cast|        scalar|
|this_p1_0_out                   |  out|  8192|      ap_vld|                     this_p1_0_out|       pointer|
|this_p1_0_out_ap_vld            |  out|     1|      ap_vld|                     this_p1_0_out|       pointer|
|this_p2_0_out                   |  out|  8192|      ap_vld|                     this_p2_0_out|       pointer|
|this_p2_0_out_ap_vld            |  out|     1|      ap_vld|                     this_p2_0_out|       pointer|
|this_p3_0_out                   |  out|  8192|      ap_vld|                     this_p3_0_out|       pointer|
|this_p3_0_out_ap_vld            |  out|     1|      ap_vld|                     this_p3_0_out|       pointer|
|this_p4_0_out                   |  out|  8192|      ap_vld|                     this_p4_0_out|       pointer|
|this_p4_0_out_ap_vld            |  out|     1|      ap_vld|                     this_p4_0_out|       pointer|
+--------------------------------+-----+------+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.16>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_35 = alloca i32 1"   --->   Operation 7 'alloca' 'i_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%this_p4_0 = alloca i32 1"   --->   Operation 8 'alloca' 'this_p4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%this_p3_0 = alloca i32 1"   --->   Operation 9 'alloca' 'this_p3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_p2_0 = alloca i32 1"   --->   Operation 10 'alloca' 'this_p2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%this_p1_0 = alloca i32 1"   --->   Operation 11 'alloca' 'this_p1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_pMem"   --->   Operation 12 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%addr3_cast_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %addr3_cast_cast"   --->   Operation 13 'read' 'addr3_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%addr2_cast_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %addr2_cast_cast"   --->   Operation 14 'read' 'addr2_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1"   --->   Operation 15 'read' 'addr1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast"   --->   Operation 16 'read' 'itr_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read37 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read3"   --->   Operation 17 'read' 'p_read37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read26 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read2"   --->   Operation 18 'read' 'p_read26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read15 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read1"   --->   Operation 19 'read' 'p_read15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_14 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read"   --->   Operation 20 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%addr3_cast_cast_cast = zext i6 %addr3_cast_cast_read"   --->   Operation 21 'zext' 'addr3_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%addr2_cast_cast_cast = zext i6 %addr2_cast_cast_read"   --->   Operation 22 'zext' 'addr2_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_pMem, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read_14, i8192 %this_p1_0"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read15, i8192 %this_p2_0"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read26, i8192 %this_p3_0"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read37, i8192 %this_p4_0"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i_35"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i60"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i = load i3 %i_35" [HLS_Final_vitis_src/dpu.cpp:144]   --->   Operation 30 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 31 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.56ns)   --->   "%icmp_ln144 = icmp_eq  i3 %i, i3 %itr_cast_read" [HLS_Final_vitis_src/dpu.cpp:144]   --->   Operation 32 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.71ns)   --->   "%i_72 = add i3 %i, i3 1" [HLS_Final_vitis_src/dpu.cpp:144]   --->   Operation 34 'add' 'i_72' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.body.i60.split, void %if.end462.loopexit14.exitStub" [HLS_Final_vitis_src/dpu.cpp:144]   --->   Operation 35 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i3 %i" [HLS_Final_vitis_src/dpu.cpp:146]   --->   Operation 36 'zext' 'zext_ln146' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln146_1 = zext i3 %i" [HLS_Final_vitis_src/dpu.cpp:146]   --->   Operation 37 'zext' 'zext_ln146_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.87ns)   --->   "%add_ln146 = add i8 %zext_ln146, i8 %addr1_read" [HLS_Final_vitis_src/dpu.cpp:146]   --->   Operation 38 'add' 'add_ln146' <Predicate = (!icmp_ln144)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%idxprom_i = zext i8 %add_ln146" [HLS_Final_vitis_src/dpu.cpp:146]   --->   Operation 39 'zext' 'idxprom_i' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%this_pMem_addr_7 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 40 'getelementptr' 'this_pMem_addr_7' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr_7" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 41 'load' 'this_pMem_load' <Predicate = (!icmp_ln144)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_1 : Operation 42 [1/1] (0.84ns)   --->   "%add_ln147 = add i7 %zext_ln146_1, i7 %addr2_cast_cast_cast" [HLS_Final_vitis_src/dpu.cpp:147]   --->   Operation 42 'add' 'add_ln147' <Predicate = (!icmp_ln144)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%idxprom_i13 = zext i7 %add_ln147" [HLS_Final_vitis_src/dpu.cpp:147]   --->   Operation 43 'zext' 'idxprom_i13' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%this_pMem_addr_8 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i13" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 44 'getelementptr' 'this_pMem_addr_8' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.29ns)   --->   "%this_pMem_load_1 = load i8 %this_pMem_addr_8" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 45 'load' 'this_pMem_load_1' <Predicate = (!icmp_ln144)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_1 : Operation 46 [1/1] (0.84ns)   --->   "%add_ln149 = add i7 %zext_ln146_1, i7 %addr3_cast_cast_cast" [HLS_Final_vitis_src/dpu.cpp:149]   --->   Operation 46 'add' 'add_ln149' <Predicate = (!icmp_ln144)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln144 = store i3 %i_72, i3 %i_35" [HLS_Final_vitis_src/dpu.cpp:144]   --->   Operation 47 'store' 'store_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.12>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%this_p4_0_load_1 = load i8192 %this_p4_0" [HLS_Final_vitis_src/dpu.cpp:148]   --->   Operation 48 'load' 'this_p4_0_load_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%this_p3_0_load_1 = load i8192 %this_p3_0" [HLS_Final_vitis_src/dpu.cpp:148]   --->   Operation 49 'load' 'this_p3_0_load_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 50 [1/2] (1.29ns)   --->   "%this_pMem_load = load i8 %this_pMem_addr_7" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 50 'load' 'this_pMem_load' <Predicate = (!icmp_ln144)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 51 [1/2] (1.29ns)   --->   "%this_pMem_load_1 = load i8 %this_pMem_addr_8" [HLS_Final_vitis_src/dpu.cpp:70]   --->   Operation 51 'load' 'this_pMem_load_1' <Predicate = (!icmp_ln144)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 52 [2/2] (5.82ns)   --->   "%call_ret8 = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %this_pMem_load_1, i8192 %this_p3_0_load_1, i8192 %this_p4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:148]   --->   Operation 52 'call' 'call_ret8' <Predicate = (!icmp_ln144)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 53 [1/1] (0.46ns)   --->   "%store_ln144 = store i8192 %this_pMem_load, i8192 %this_p1_0" [HLS_Final_vitis_src/dpu.cpp:144]   --->   Operation 53 'store' 'store_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.46>
ST_2 : Operation 54 [1/1] (0.46ns)   --->   "%store_ln144 = store i8192 %this_pMem_load_1, i8192 %this_p2_0" [HLS_Final_vitis_src/dpu.cpp:144]   --->   Operation 54 'store' 'store_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.46>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%this_p4_0_load = load i8192 %this_p4_0"   --->   Operation 65 'load' 'this_p4_0_load' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%this_p3_0_load = load i8192 %this_p3_0"   --->   Operation 66 'load' 'this_p3_0_load' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%this_p2_0_load = load i8192 %this_p2_0"   --->   Operation 67 'load' 'this_p2_0_load' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%this_p1_0_load = load i8192 %this_p1_0"   --->   Operation 68 'load' 'this_p1_0_load' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p1_0_out, i8192 %this_p1_0_load"   --->   Operation 69 'write' 'write_ln0' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p2_0_out, i8192 %this_p2_0_load"   --->   Operation 70 'write' 'write_ln0' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p3_0_out, i8192 %this_p3_0_load"   --->   Operation 71 'write' 'write_ln0' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p4_0_out, i8192 %this_p4_0_load"   --->   Operation 72 'write' 'write_ln0' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 73 'ret' 'ret_ln0' <Predicate = (icmp_ln144)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 55 [1/2] (6.91ns)   --->   "%call_ret8 = call i16384 @dpu_unit, i8192 %this_pMem_load, i8192 %this_pMem_load_1, i8192 %this_p3_0_load_1, i8192 %this_p4_0_load_1, i8 0" [HLS_Final_vitis_src/dpu.cpp:148]   --->   Operation 55 'call' 'call_ret8' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%this_p3_ret1 = extractvalue i16384 %call_ret8" [HLS_Final_vitis_src/dpu.cpp:148]   --->   Operation 56 'extractvalue' 'this_p3_ret1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%this_p4_ret1 = extractvalue i16384 %call_ret8" [HLS_Final_vitis_src/dpu.cpp:148]   --->   Operation 57 'extractvalue' 'this_p4_ret1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [HLS_Final_vitis_src/dpu.cpp:144]   --->   Operation 58 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%idxprom2_i57 = zext i7 %add_ln149" [HLS_Final_vitis_src/dpu.cpp:149]   --->   Operation 59 'zext' 'idxprom2_i57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%this_pMem_addr_9 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom2_i57" [HLS_Final_vitis_src/dpu.cpp:82]   --->   Operation 60 'getelementptr' 'this_pMem_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.29ns)   --->   "%store_ln82 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_9, i8192 %this_p3_ret1, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:82]   --->   Operation 61 'store' 'store_ln82' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_4 : Operation 62 [1/1] (0.46ns)   --->   "%store_ln144 = store i8192 %this_p3_ret1, i8192 %this_p3_0" [HLS_Final_vitis_src/dpu.cpp:144]   --->   Operation 62 'store' 'store_ln144' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 63 [1/1] (0.46ns)   --->   "%store_ln144 = store i8192 %this_p4_ret1, i8192 %this_p4_0" [HLS_Final_vitis_src/dpu.cpp:144]   --->   Operation 63 'store' 'store_ln144' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.body.i60" [HLS_Final_vitis_src/dpu.cpp:144]   --->   Operation 64 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ itr_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_pMem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ addr1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ addr2_cast_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ addr3_cast_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_p1_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p2_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p3_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p4_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_35                       (alloca                ) [ 01000]
this_p4_0                  (alloca                ) [ 01111]
this_p3_0                  (alloca                ) [ 01111]
this_p2_0                  (alloca                ) [ 01100]
this_p1_0                  (alloca                ) [ 01100]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000]
addr3_cast_cast_read       (read                  ) [ 00000]
addr2_cast_cast_read       (read                  ) [ 00000]
addr1_read                 (read                  ) [ 00000]
itr_cast_read              (read                  ) [ 00000]
p_read37                   (read                  ) [ 00000]
p_read26                   (read                  ) [ 00000]
p_read15                   (read                  ) [ 00000]
p_read_14                  (read                  ) [ 00000]
addr3_cast_cast_cast       (zext                  ) [ 00000]
addr2_cast_cast_cast       (zext                  ) [ 00000]
specmemcore_ln0            (specmemcore           ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
br_ln0                     (br                    ) [ 00000]
i                          (load                  ) [ 00000]
specpipeline_ln0           (specpipeline          ) [ 00000]
icmp_ln144                 (icmp                  ) [ 01100]
speclooptripcount_ln0      (speclooptripcount     ) [ 00000]
i_72                       (add                   ) [ 00000]
br_ln144                   (br                    ) [ 00000]
zext_ln146                 (zext                  ) [ 00000]
zext_ln146_1               (zext                  ) [ 00000]
add_ln146                  (add                   ) [ 00000]
idxprom_i                  (zext                  ) [ 00000]
this_pMem_addr_7           (getelementptr         ) [ 00100]
add_ln147                  (add                   ) [ 00000]
idxprom_i13                (zext                  ) [ 00000]
this_pMem_addr_8           (getelementptr         ) [ 00100]
add_ln149                  (add                   ) [ 01111]
store_ln144                (store                 ) [ 00000]
this_p4_0_load_1           (load                  ) [ 00000]
this_p3_0_load_1           (load                  ) [ 00000]
this_pMem_load             (load                  ) [ 00000]
this_pMem_load_1           (load                  ) [ 00000]
store_ln144                (store                 ) [ 00000]
store_ln144                (store                 ) [ 00000]
call_ret8                  (call                  ) [ 00000]
this_p3_ret1               (extractvalue          ) [ 00101]
this_p4_ret1               (extractvalue          ) [ 00101]
specloopname_ln144         (specloopname          ) [ 00000]
idxprom2_i57               (zext                  ) [ 00000]
this_pMem_addr_9           (getelementptr         ) [ 00000]
store_ln82                 (store                 ) [ 00000]
store_ln144                (store                 ) [ 00000]
store_ln144                (store                 ) [ 00000]
br_ln144                   (br                    ) [ 00000]
this_p4_0_load             (load                  ) [ 00000]
this_p3_0_load             (load                  ) [ 00000]
this_p2_0_load             (load                  ) [ 00000]
this_p1_0_load             (load                  ) [ 00000]
write_ln0                  (write                 ) [ 00000]
write_ln0                  (write                 ) [ 00000]
write_ln0                  (write                 ) [ 00000]
write_ln0                  (write                 ) [ 00000]
ret_ln0                    (ret                   ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="itr_cast">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="itr_cast"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="this_pMem">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_pMem"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="addr1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="addr2_cast_cast">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr2_cast_cast"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="addr3_cast_cast">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr3_cast_cast"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="this_p1_0_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p1_0_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="this_p2_0_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p2_0_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="this_p3_0_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p3_0_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="this_p4_0_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p4_0_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_unit"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i8192"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="i_35_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_35/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="this_p4_0_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p4_0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="this_p3_0_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p3_0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="this_p2_0_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p2_0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="this_p1_0_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p1_0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="addr3_cast_cast_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="0" index="1" bw="6" slack="0"/>
<pin id="103" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr3_cast_cast_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="addr2_cast_cast_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="0"/>
<pin id="108" dir="0" index="1" bw="6" slack="0"/>
<pin id="109" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr2_cast_cast_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="addr1_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr1_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="itr_cast_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="3" slack="0"/>
<pin id="121" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="itr_cast_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read37_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8192" slack="0"/>
<pin id="126" dir="0" index="1" bw="8192" slack="0"/>
<pin id="127" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read37/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_read26_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8192" slack="0"/>
<pin id="132" dir="0" index="1" bw="8192" slack="0"/>
<pin id="133" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read26/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_read15_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8192" slack="0"/>
<pin id="138" dir="0" index="1" bw="8192" slack="0"/>
<pin id="139" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read15/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_read_14_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8192" slack="0"/>
<pin id="144" dir="0" index="1" bw="8192" slack="0"/>
<pin id="145" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln0_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="8192" slack="0"/>
<pin id="151" dir="0" index="2" bw="8192" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="write_ln0_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="8192" slack="0"/>
<pin id="158" dir="0" index="2" bw="8192" slack="0"/>
<pin id="159" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln0_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="8192" slack="0"/>
<pin id="165" dir="0" index="2" bw="8192" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="write_ln0_write_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="8192" slack="0"/>
<pin id="172" dir="0" index="2" bw="8192" slack="0"/>
<pin id="173" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="this_pMem_addr_7_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8192" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_7/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="8192" slack="1"/>
<pin id="186" dir="0" index="2" bw="0" slack="0"/>
<pin id="188" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="189" dir="0" index="5" bw="8192" slack="2147483647"/>
<pin id="190" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="8192" slack="0"/>
<pin id="191" dir="1" index="7" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="this_pMem_load/1 this_pMem_load_1/1 store_ln82/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="this_pMem_addr_8_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8192" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="7" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_8/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="this_pMem_addr_9_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8192" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="7" slack="0"/>
<pin id="205" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_9/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_dpu_unit_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16384" slack="0"/>
<pin id="210" dir="0" index="1" bw="8192" slack="0"/>
<pin id="211" dir="0" index="2" bw="8192" slack="0"/>
<pin id="212" dir="0" index="3" bw="8192" slack="0"/>
<pin id="213" dir="0" index="4" bw="8192" slack="0"/>
<pin id="214" dir="0" index="5" bw="1" slack="0"/>
<pin id="215" dir="1" index="6" bw="16384" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret8/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="addr3_cast_cast_cast_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="0"/>
<pin id="222" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="addr3_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="addr2_cast_cast_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="addr2_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln0_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8192" slack="0"/>
<pin id="230" dir="0" index="1" bw="8192" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln0_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8192" slack="0"/>
<pin id="235" dir="0" index="1" bw="8192" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln0_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8192" slack="0"/>
<pin id="240" dir="0" index="1" bw="8192" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln0_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8192" slack="0"/>
<pin id="245" dir="0" index="1" bw="8192" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln0_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="3" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="i_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln144_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="0"/>
<pin id="258" dir="0" index="1" bw="3" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="i_72_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_72/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln146_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln146/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln146_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="0"/>
<pin id="274" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln146_1/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln146_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln146/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="idxprom_i_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln147_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="0"/>
<pin id="289" dir="0" index="1" bw="6" slack="0"/>
<pin id="290" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="idxprom_i13_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i13/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln149_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="0" index="1" bw="6" slack="0"/>
<pin id="301" dir="1" index="2" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln149/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln144_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="3" slack="0"/>
<pin id="306" dir="0" index="1" bw="3" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="this_p4_0_load_1_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8192" slack="1"/>
<pin id="311" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p4_0_load_1/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="this_p3_0_load_1_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8192" slack="1"/>
<pin id="315" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p3_0_load_1/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln144_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8192" slack="0"/>
<pin id="319" dir="0" index="1" bw="8192" slack="1"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln144_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8192" slack="0"/>
<pin id="324" dir="0" index="1" bw="8192" slack="1"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="this_p3_ret1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16384" slack="0"/>
<pin id="329" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_p3_ret1/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="this_p4_ret1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16384" slack="0"/>
<pin id="333" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_p4_ret1/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="idxprom2_i57_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="3"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom2_i57/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln144_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8192" slack="1"/>
<pin id="341" dir="0" index="1" bw="8192" slack="3"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln144_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8192" slack="1"/>
<pin id="345" dir="0" index="1" bw="8192" slack="3"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="this_p4_0_load_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8192" slack="1"/>
<pin id="349" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p4_0_load/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="this_p3_0_load_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8192" slack="1"/>
<pin id="353" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p3_0_load/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="this_p2_0_load_load_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8192" slack="1"/>
<pin id="357" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p2_0_load/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="this_p1_0_load_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8192" slack="1"/>
<pin id="361" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p1_0_load/2 "/>
</bind>
</comp>

<comp id="363" class="1005" name="i_35_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="3" slack="0"/>
<pin id="365" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_35 "/>
</bind>
</comp>

<comp id="370" class="1005" name="this_p4_0_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8192" slack="0"/>
<pin id="372" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p4_0 "/>
</bind>
</comp>

<comp id="378" class="1005" name="this_p3_0_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8192" slack="0"/>
<pin id="380" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p3_0 "/>
</bind>
</comp>

<comp id="386" class="1005" name="this_p2_0_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8192" slack="0"/>
<pin id="388" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p2_0 "/>
</bind>
</comp>

<comp id="393" class="1005" name="this_p1_0_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8192" slack="0"/>
<pin id="395" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p1_0 "/>
</bind>
</comp>

<comp id="400" class="1005" name="icmp_ln144_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="1"/>
<pin id="402" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="404" class="1005" name="this_pMem_addr_7_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="1"/>
<pin id="406" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_addr_7 "/>
</bind>
</comp>

<comp id="409" class="1005" name="this_pMem_addr_8_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="1"/>
<pin id="411" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_addr_8 "/>
</bind>
</comp>

<comp id="414" class="1005" name="add_ln149_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="7" slack="3"/>
<pin id="416" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="add_ln149 "/>
</bind>
</comp>

<comp id="419" class="1005" name="this_p3_ret1_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8192" slack="1"/>
<pin id="421" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_p3_ret1 "/>
</bind>
</comp>

<comp id="425" class="1005" name="this_p4_ret1_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8192" slack="1"/>
<pin id="427" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_p4_ret1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="34" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="78" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="78" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="78" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="78" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="62" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="192"><net_src comp="176" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="62" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="193" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="62" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="216"><net_src comp="66" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="183" pin="7"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="183" pin="3"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="68" pin="0"/><net_sink comp="208" pin=5"/></net>

<net id="223"><net_src comp="100" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="106" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="142" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="136" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="130" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="124" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="118" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="253" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="64" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="253" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="253" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="268" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="112" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="291"><net_src comp="272" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="224" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="302"><net_src comp="272" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="220" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="262" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="208" pin=4"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="208" pin=3"/></net>

<net id="321"><net_src comp="183" pin="7"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="183" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="208" pin="6"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="208" pin="6"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="335" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="350"><net_src comp="347" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="354"><net_src comp="351" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="358"><net_src comp="355" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="362"><net_src comp="359" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="366"><net_src comp="80" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="369"><net_src comp="363" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="373"><net_src comp="84" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="376"><net_src comp="370" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="377"><net_src comp="370" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="381"><net_src comp="88" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="384"><net_src comp="378" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="385"><net_src comp="378" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="389"><net_src comp="92" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="392"><net_src comp="386" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="396"><net_src comp="96" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="399"><net_src comp="393" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="403"><net_src comp="256" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="176" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="412"><net_src comp="193" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="417"><net_src comp="298" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="422"><net_src comp="327" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="428"><net_src comp="331" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="343" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_pMem | {4 }
	Port: this_p1_0_out | {2 }
	Port: this_p2_0_out | {2 }
	Port: this_p3_0_out | {2 }
	Port: this_p4_0_out | {2 }
 - Input state : 
	Port: dpu_func_Pipeline_FUNC_ADD_LOOP1 : p_read | {1 }
	Port: dpu_func_Pipeline_FUNC_ADD_LOOP1 : p_read1 | {1 }
	Port: dpu_func_Pipeline_FUNC_ADD_LOOP1 : p_read2 | {1 }
	Port: dpu_func_Pipeline_FUNC_ADD_LOOP1 : p_read3 | {1 }
	Port: dpu_func_Pipeline_FUNC_ADD_LOOP1 : itr_cast | {1 }
	Port: dpu_func_Pipeline_FUNC_ADD_LOOP1 : this_pMem | {1 2 }
	Port: dpu_func_Pipeline_FUNC_ADD_LOOP1 : addr1 | {1 }
	Port: dpu_func_Pipeline_FUNC_ADD_LOOP1 : addr2_cast_cast | {1 }
	Port: dpu_func_Pipeline_FUNC_ADD_LOOP1 : addr3_cast_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln144 : 2
		i_72 : 2
		br_ln144 : 3
		zext_ln146 : 2
		zext_ln146_1 : 2
		add_ln146 : 3
		idxprom_i : 4
		this_pMem_addr_7 : 5
		this_pMem_load : 6
		add_ln147 : 3
		idxprom_i13 : 4
		this_pMem_addr_8 : 5
		this_pMem_load_1 : 6
		add_ln149 : 3
		store_ln144 : 3
	State 2
		call_ret8 : 1
		store_ln144 : 1
		store_ln144 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3
		this_p3_ret1 : 1
		this_p4_ret1 : 1
	State 4
		this_pMem_addr_9 : 1
		store_ln82 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   call   |        grp_dpu_unit_fu_208       |   768   |  57349  |  118398 |
|----------|----------------------------------|---------|---------|---------|
|          |            i_72_fu_262           |    0    |    0    |    10   |
|    add   |         add_ln146_fu_276         |    0    |    0    |    15   |
|          |         add_ln147_fu_287         |    0    |    0    |    13   |
|          |         add_ln149_fu_298         |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln144_fu_256        |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          | addr3_cast_cast_read_read_fu_100 |    0    |    0    |    0    |
|          | addr2_cast_cast_read_read_fu_106 |    0    |    0    |    0    |
|          |      addr1_read_read_fu_112      |    0    |    0    |    0    |
|   read   |     itr_cast_read_read_fu_118    |    0    |    0    |    0    |
|          |       p_read37_read_fu_124       |    0    |    0    |    0    |
|          |       p_read26_read_fu_130       |    0    |    0    |    0    |
|          |       p_read15_read_fu_136       |    0    |    0    |    0    |
|          |       p_read_14_read_fu_142      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln0_write_fu_148      |    0    |    0    |    0    |
|   write  |      write_ln0_write_fu_155      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_162      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_169      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |    addr3_cast_cast_cast_fu_220   |    0    |    0    |    0    |
|          |    addr2_cast_cast_cast_fu_224   |    0    |    0    |    0    |
|          |         zext_ln146_fu_268        |    0    |    0    |    0    |
|   zext   |        zext_ln146_1_fu_272       |    0    |    0    |    0    |
|          |         idxprom_i_fu_282         |    0    |    0    |    0    |
|          |        idxprom_i13_fu_293        |    0    |    0    |    0    |
|          |        idxprom2_i57_fu_335       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|extractvalue|        this_p3_ret1_fu_327       |    0    |    0    |    0    |
|          |        this_p4_ret1_fu_331       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |   768   |  57349  |  118457 |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln149_reg_414   |    7   |
|      i_35_reg_363      |    3   |
|   icmp_ln144_reg_400   |    1   |
|    this_p1_0_reg_393   |  8192  |
|    this_p2_0_reg_386   |  8192  |
|    this_p3_0_reg_378   |  8192  |
|  this_p3_ret1_reg_419  |  8192  |
|    this_p4_0_reg_370   |  8192  |
|  this_p4_ret1_reg_425  |  8192  |
|this_pMem_addr_7_reg_404|    8   |
|this_pMem_addr_8_reg_409|    8   |
+------------------------+--------+
|          Total         |  49179 |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_183 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_183 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||   0.92  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   768  |    -   |  57349 | 118457 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |  49179 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   768  |    0   | 106528 | 118475 |
+-----------+--------+--------+--------+--------+
