#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Mar 28 11:12:22 2023
# Process ID: 22236
# Current directory: E:/project_AXI_DMA -V1.0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4324 E:\project_AXI_DMA -V1.0\project_AXI_DMA.xpr
# Log file: E:/project_AXI_DMA -V1.0/vivado.log
# Journal file: E:/project_AXI_DMA -V1.0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/project_AXI_DMA -V1.0/project_AXI_DMA.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/../../../../../ip_repo/data_status_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/../../../../../ip_repo/data_status_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/project_AXI_DMA -V1.0/ip_repo/data_status_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'ip_repo/data_status_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/project_AXI_DMA -V1.0/ip_repo/data_status_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/fix_vivado/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 981.449 ; gain = 212.004
open_bd_design {E:/project_AXI_DMA -V1.0/project_AXI_DMA.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_1
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:module_ref:key_debounce:1.0 - key_debounce_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:user:data_status:1.0 - data_status_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc1
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc2
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <E:/project_AXI_DMA -V1.0/project_AXI_DMA.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1066.262 ; gain = 84.277
update_compile_order -fileset sources_1
generate_target all [get_files  {{E:/project_AXI_DMA -V1.0/project_AXI_DMA.srcs/sources_1/bd/system/system.bd}}]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'system' - hence not re-generating.
export_ip_user_files -of_objects [get_files {{E:/project_AXI_DMA -V1.0/project_AXI_DMA.srcs/sources_1/bd/system/system.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{E:/project_AXI_DMA -V1.0/project_AXI_DMA.srcs/sources_1/bd/system/system.bd}}]
export_simulation -of_objects [get_files {{E:/project_AXI_DMA -V1.0/project_AXI_DMA.srcs/sources_1/bd/system/system.bd}}] -directory {E:/project_AXI_DMA -V1.0/project_AXI_DMA.ip_user_files/sim_scripts} -ip_user_files_dir {E:/project_AXI_DMA -V1.0/project_AXI_DMA.ip_user_files} -ipstatic_source_dir {E:/project_AXI_DMA -V1.0/project_AXI_DMA.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/project_AXI_DMA -V1.0/project_AXI_DMA.cache/compile_simlib/modelsim} {questa=E:/project_AXI_DMA -V1.0/project_AXI_DMA.cache/compile_simlib/questa} {riviera=E:/project_AXI_DMA -V1.0/project_AXI_DMA.cache/compile_simlib/riviera} {activehdl=E:/project_AXI_DMA -V1.0/project_AXI_DMA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files {{E:/project_AXI_DMA -V1.0/project_AXI_DMA.srcs/sources_1/bd/system/system.bd}}] -top
make_wrapper -files [get_files {{E:/project_AXI_DMA -V1.0/project_AXI_DMA.srcs/sources_1/bd/system/system.bd}}] -top
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Mar 28 11:13:56 2023] Launched impl_1...
Run output will be captured here: E:/project_AXI_DMA -V1.0/project_AXI_DMA.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 505 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2154.785 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2154.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 249 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 247 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2296.348 ; gain = 1189.363
open_report: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2367.508 ; gain = 51.273
file copy -force {E:/project_AXI_DMA -V1.0/project_AXI_DMA.runs/impl_1/system_wrapper.sysdef} {E:/project_AXI_DMA -V1.0/project_AXI_DMA.sdk/system_wrapper.hdf}

launch_sdk -workspace {E:/project_AXI_DMA -V1.0/project_AXI_DMA.sdk} -hwspec {E:/project_AXI_DMA -V1.0/project_AXI_DMA.sdk/system_wrapper.hdf}
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/project_AXI_DMA -V1.0/project_AXI_DMA.sdk -hwspec E:/project_AXI_DMA -V1.0/project_AXI_DMA.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace {E:/project_AXI_DMA -V1.0/project_AXI_DMA.sdk} -hwspec {E:/project_AXI_DMA -V1.0/project_AXI_DMA.sdk/system_wrapper.hdf}
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/project_AXI_DMA -V1.0/project_AXI_DMA.sdk -hwspec E:/project_AXI_DMA -V1.0/project_AXI_DMA.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace {E:/project_AXI_DMA -V1.0/project_AXI_DMA.sdk} -hwspec {E:/project_AXI_DMA -V1.0/project_AXI_DMA.sdk/system_wrapper.hdf}
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/project_AXI_DMA -V1.0/project_AXI_DMA.sdk -hwspec E:/project_AXI_DMA -V1.0/project_AXI_DMA.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 11:17:53 2023...
