/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [14:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [16:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_5z[1] & celloutsig_0_3z[5]);
  assign celloutsig_1_9z = !(celloutsig_1_5z ? celloutsig_1_6z[2] : celloutsig_1_7z);
  assign celloutsig_1_4z = ~(celloutsig_1_2z | celloutsig_1_2z);
  assign celloutsig_0_37z = ~((celloutsig_0_10z[8] | in_data[46]) & (celloutsig_0_16z[2] | celloutsig_0_10z[9]));
  assign celloutsig_0_0z = in_data[10] | in_data[69];
  assign celloutsig_1_1z = celloutsig_1_0z[1] | celloutsig_1_0z[2];
  assign celloutsig_0_11z = celloutsig_0_4z | celloutsig_0_8z;
  assign celloutsig_1_12z = celloutsig_1_11z ^ celloutsig_1_9z;
  assign celloutsig_0_29z = celloutsig_0_18z ^ celloutsig_0_24z;
  reg [6:0] _10_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _10_ <= 7'h00;
    else _10_ <= { celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_17z, celloutsig_1_2z };
  assign out_data[102:96] = _10_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _00_ <= 9'h000;
    else _00_ <= in_data[13:5];
  assign celloutsig_0_3z = in_data[59:51] / { 1'h1, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_6z[1], celloutsig_1_5z, celloutsig_1_2z } / { 1'h1, celloutsig_1_6z[1:0] };
  assign celloutsig_1_5z = { in_data[99:98], celloutsig_1_0z } == { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z } == { celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_1_2z = in_data[132:129] < celloutsig_1_0z;
  assign celloutsig_1_7z = { in_data[181:179], celloutsig_1_4z } < { celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_8z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z, _00_ } < { in_data[74:61], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_18z = celloutsig_0_10z[3] & ~(_00_[6]);
  assign celloutsig_1_6z = { celloutsig_1_0z[2], celloutsig_1_5z, celloutsig_1_3z } % { 1'h1, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_27z = { celloutsig_0_17z[9:5], celloutsig_0_6z } % { 1'h1, celloutsig_0_17z[4:0] };
  assign celloutsig_0_10z = { celloutsig_0_5z[5], _00_ } * { _00_[6:1], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_36z = celloutsig_0_34z[3:0] !== celloutsig_0_16z;
  assign celloutsig_0_1z = in_data[91:77] !== in_data[59:45];
  assign celloutsig_1_17z = | { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_12z };
  assign celloutsig_0_24z = | { celloutsig_0_12z[11:10], celloutsig_0_15z };
  assign celloutsig_1_0z = in_data[101:98] >> in_data[117:114];
  assign celloutsig_0_34z = { celloutsig_0_29z, celloutsig_0_27z } <<< celloutsig_0_13z[6:0];
  assign celloutsig_0_5z = { celloutsig_0_3z[7], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z } <<< { celloutsig_0_3z[5:3], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_0z[2:1], celloutsig_1_15z } <<< { celloutsig_1_0z[2], celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_0_12z = celloutsig_0_5z[14:0] <<< { in_data[34:24], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_11z, celloutsig_0_3z } <<< { _00_, celloutsig_0_11z };
  assign celloutsig_0_16z = celloutsig_0_3z[8:5] >>> { in_data[25:23], celloutsig_0_11z };
  assign celloutsig_0_17z = { celloutsig_0_10z[8:6], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_16z } ~^ { celloutsig_0_10z[6:5], _00_ };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } ~^ { in_data[57:56], celloutsig_0_1z };
  assign celloutsig_0_4z = ~((celloutsig_0_1z & in_data[65]) | celloutsig_0_2z[2]);
  assign celloutsig_1_3z = ~((celloutsig_1_0z[0] & celloutsig_1_0z[0]) | celloutsig_1_1z);
  assign celloutsig_1_11z = ~((in_data[164] & celloutsig_1_1z) | celloutsig_1_10z);
  assign celloutsig_1_15z = ~((celloutsig_1_13z & celloutsig_1_8z[1]) | celloutsig_1_7z);
  assign celloutsig_0_9z = ~((celloutsig_0_3z[0] & _00_[8]) | celloutsig_0_0z);
  assign celloutsig_0_15z = ~((celloutsig_0_8z & celloutsig_0_6z) | celloutsig_0_2z[1]);
  assign celloutsig_1_10z = ~((celloutsig_1_5z & celloutsig_1_2z) | (celloutsig_1_0z[2] & celloutsig_1_8z[2]));
  assign { out_data[130:128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
