Release 14.7 Map P.20131013 (nt)
Xilinx Mapping Report File for Design 'dac_mod_2_4_sim_cw'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o dac_mod_2_4_sim_cw_map.ncd dac_mod_2_4_sim_cw.ngd
dac_mod_2_4_sim_cw.pcf 
Target Device  : xc6slx45
Target Package : csg324
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Tue Jan 09 07:37:00 2018

Design Summary
--------------
Number of errors:      0
Number of warnings:    1
Slice Logic Utilization:
  Number of Slice Registers:                   276 out of  54,576    1%
    Number used as Flip Flops:                 276
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        777 out of  27,288    2%
    Number used as logic:                      777 out of  27,288    2%
      Number using O6 output only:             769
      Number using O5 output only:               2
      Number using O5 and O6:                    6
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   6,408    0%

Slice Logic Distribution:
  Number of occupied Slices:                   204 out of   6,822    2%
  Number of MUXCYs used:                       812 out of  13,644    5%
  Number of LUT Flip Flop pairs used:          777
    Number with an unused Flip Flop:           501 out of     777   64%
    Number with an unused LUT:                   0 out of     777    0%
    Number of fully used LUT-FF pairs:         276 out of     777   35%
    Number of unique control sets:               1
    Number of slice register sites lost
      to control set restrictions:               4 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        51 out of     218   23%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of     116    0%
  Number of RAMB8BWERs:                          0 out of     232    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       1 out of      16    6%
    Number used as BUFGs:                        1
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     376    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     376    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           51 out of      58   87%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       4    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                1.73

Peak Memory Usage:  456 MB
Total REAL time to MAP completion:  43 secs 
Total CPU time to MAP completion:   37 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network ce has no load.
INFO:LIT:395 - The above info message is repeated 9 more times for the following
   (max. 5 shown):
   dac_mod_2_4_sim_x0/addsub/comp0.core_instance0/s(46),
   dac_mod_2_4_sim_x0/addsub1/comp0.core_instance0/s(46),
   dac_mod_2_4_sim_x0/addsub2/comp0.core_instance0/s(46),
   dac_mod_2_4_sim_x0/addsub3/comp0.core_instance0/s(46),
   dac_mod_2_4_sim_x0/addsub4/comp0.core_instance0/s(46)
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) removed
  20 block(s) optimized away
  10 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block
"default_clock_driver_dac_mod_2_4_sim_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd
_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp" (SFF) removed.
The signal "dac_mod_2_4_sim_x0/addsub/comp0.core_instance0/s(46)" is sourceless
and has been removed.
The signal "dac_mod_2_4_sim_x0/addsub1/comp0.core_instance0/s(46)" is sourceless
and has been removed.
The signal "dac_mod_2_4_sim_x0/addsub2/comp0.core_instance0/s(46)" is sourceless
and has been removed.
The signal "dac_mod_2_4_sim_x0/addsub3/comp0.core_instance0/s(46)" is sourceless
and has been removed.
The signal "dac_mod_2_4_sim_x0/addsub4/comp0.core_instance0/s(46)" is sourceless
and has been removed.
The signal "dac_mod_2_4_sim_x0/addsub5/comp0.core_instance0/s(46)" is sourceless
and has been removed.
The signal "dac_mod_2_4_sim_x0/addsub6/comp0.core_instance0/s(46)" is sourceless
and has been removed.
The signal "dac_mod_2_4_sim_x0/addsub7/comp0.core_instance0/s(46)" is sourceless
and has been removed.
The signal "dac_mod_2_4_sim_x0/addsub8/comp0.core_instance0/s(46)" is sourceless
and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "persistentdff_inst_q" is unused and has been removed.
 Unused block "persistentdff_inst/q" (FF) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
VCC 		dac_mod_2_4_sim_x0/addsub/comp0.core_instance0/blk00000001/blk00000002
GND 		dac_mod_2_4_sim_x0/addsub/comp0.core_instance0/blk00000001/blk00000003
VCC 		dac_mod_2_4_sim_x0/addsub1/comp0.core_instance0/blk00000001/blk00000002
GND 		dac_mod_2_4_sim_x0/addsub1/comp0.core_instance0/blk00000001/blk00000003
VCC 		dac_mod_2_4_sim_x0/addsub2/comp0.core_instance0/blk00000001/blk00000002
GND 		dac_mod_2_4_sim_x0/addsub2/comp0.core_instance0/blk00000001/blk00000003
VCC 		dac_mod_2_4_sim_x0/addsub3/comp0.core_instance0/blk00000001/blk00000002
GND 		dac_mod_2_4_sim_x0/addsub3/comp0.core_instance0/blk00000001/blk00000003
VCC 		dac_mod_2_4_sim_x0/addsub4/comp0.core_instance0/blk00000001/blk00000002
GND 		dac_mod_2_4_sim_x0/addsub4/comp0.core_instance0/blk00000001/blk00000003
VCC 		dac_mod_2_4_sim_x0/addsub5/comp0.core_instance0/blk00000001/blk00000002
GND 		dac_mod_2_4_sim_x0/addsub5/comp0.core_instance0/blk00000001/blk00000003
VCC 		dac_mod_2_4_sim_x0/addsub6/comp0.core_instance0/blk00000001/blk00000002
GND 		dac_mod_2_4_sim_x0/addsub6/comp0.core_instance0/blk00000001/blk00000003
VCC 		dac_mod_2_4_sim_x0/addsub7/comp0.core_instance0/blk00000001/blk00000002
GND 		dac_mod_2_4_sim_x0/addsub7/comp0.core_instance0/blk00000001/blk00000003
VCC 		dac_mod_2_4_sim_x0/addsub8/comp0.core_instance0/blk00000001/blk00000002
GND 		dac_mod_2_4_sim_x0/addsub8/comp0.core_instance0/blk00000001/blk00000003

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 11 - Timing Report
--------------------------
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clk_c9be000e = PERIOD TIMEGRP "clk_c9b | SETUP       |   -15.235ns|    17.269ns|     930|     8943007
  e000e" 2.03450521 ns HIGH 50%             | HOLD        |     0.342ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


1 constraint not met.



Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(0)                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(1)                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(2)                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(3)                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(4)                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(5)                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(6)                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(7)                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(8)                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(9)                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(10)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(11)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(12)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(13)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(14)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(15)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(16)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(17)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(18)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(19)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(20)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(21)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(22)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(23)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(24)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(25)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(26)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(27)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(28)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(29)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(30)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(31)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(32)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(33)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(34)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(35)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(36)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(37)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(38)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(39)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(40)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(41)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(42)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(43)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(44)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_in(45)                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gateway_out(0)                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gateway_out(1)                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gateway_out1(0)                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gateway_out1(1)                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
