-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity CNN is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    InModel_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    InModel_ce0 : OUT STD_LOGIC;
    InModel_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    OutModel : OUT STD_LOGIC_VECTOR (15 downto 0);
    OutModel_ap_vld : OUT STD_LOGIC;
    Weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    Weights_ce0 : OUT STD_LOGIC;
    Weights_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Weights_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    Weights_ce1 : OUT STD_LOGIC;
    Weights_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of CNN is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "CNN_CNN,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.620000,HLS_SYN_LAT=506338,HLS_SYN_TPT=none,HLS_SYN_MEM=41,HLS_SYN_DSP=0,HLS_SYN_FF=10079,HLS_SYN_LUT=18996,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (76 downto 0) := "00000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (76 downto 0) := "00000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (76 downto 0) := "00000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (76 downto 0) := "00000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (76 downto 0) := "00000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (76 downto 0) := "00000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (76 downto 0) := "00001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (76 downto 0) := "00010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (76 downto 0) := "00100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (76 downto 0) := "01000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (76 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv64_D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv64_10 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv64_11 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010001";
    constant ap_const_lv64_12 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010010";
    constant ap_const_lv64_13 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010011";
    constant ap_const_lv64_14 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010100";
    constant ap_const_lv64_15 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010101";
    constant ap_const_lv64_16 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010110";
    constant ap_const_lv64_17 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010111";
    constant ap_const_lv64_18 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011000";
    constant ap_const_lv64_19 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011001";
    constant ap_const_lv64_1A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011010";
    constant ap_const_lv64_1B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011011";
    constant ap_const_lv64_1C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011100";
    constant ap_const_lv64_1D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011101";
    constant ap_const_lv64_1E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011110";
    constant ap_const_lv64_1F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011111";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal OutGlobalAverPool1D_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal OutGlobalAverPool1D_load_reg_983 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal OutGlobalAverPool1D_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal OutGlobalAverPool1D_load_1_reg_988 : STD_LOGIC_VECTOR (11 downto 0);
    signal OutGlobalAverPool1D_load_2_reg_1003 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal OutGlobalAverPool1D_load_3_reg_1008 : STD_LOGIC_VECTOR (11 downto 0);
    signal OutGlobalAverPool1D_load_4_reg_1023 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal OutGlobalAverPool1D_load_5_reg_1028 : STD_LOGIC_VECTOR (11 downto 0);
    signal OutGlobalAverPool1D_load_6_reg_1043 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal OutGlobalAverPool1D_load_7_reg_1048 : STD_LOGIC_VECTOR (11 downto 0);
    signal OutGlobalAverPool1D_load_8_reg_1063 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal OutGlobalAverPool1D_load_9_reg_1068 : STD_LOGIC_VECTOR (11 downto 0);
    signal OutGlobalAverPool1D_load_10_reg_1083 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal OutGlobalAverPool1D_load_11_reg_1088 : STD_LOGIC_VECTOR (11 downto 0);
    signal OutGlobalAverPool1D_load_12_reg_1103 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal OutGlobalAverPool1D_load_13_reg_1108 : STD_LOGIC_VECTOR (11 downto 0);
    signal OutGlobalAverPool1D_load_14_reg_1123 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal OutGlobalAverPool1D_load_15_reg_1128 : STD_LOGIC_VECTOR (11 downto 0);
    signal OutGlobalAverPool1D_load_16_reg_1143 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal OutGlobalAverPool1D_load_17_reg_1148 : STD_LOGIC_VECTOR (11 downto 0);
    signal OutGlobalAverPool1D_load_18_reg_1163 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal OutGlobalAverPool1D_load_19_reg_1168 : STD_LOGIC_VECTOR (11 downto 0);
    signal OutGlobalAverPool1D_load_20_reg_1183 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal OutGlobalAverPool1D_load_21_reg_1188 : STD_LOGIC_VECTOR (11 downto 0);
    signal OutGlobalAverPool1D_load_22_reg_1203 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal OutGlobalAverPool1D_load_23_reg_1208 : STD_LOGIC_VECTOR (11 downto 0);
    signal OutGlobalAverPool1D_load_24_reg_1223 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal OutGlobalAverPool1D_load_25_reg_1228 : STD_LOGIC_VECTOR (11 downto 0);
    signal OutGlobalAverPool1D_load_26_reg_1243 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal OutGlobalAverPool1D_load_27_reg_1248 : STD_LOGIC_VECTOR (11 downto 0);
    signal OutGlobalAverPool1D_load_28_reg_1263 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal OutGlobalAverPool1D_load_29_reg_1268 : STD_LOGIC_VECTOR (11 downto 0);
    signal OutGlobalAverPool1D_load_30_reg_1283 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal OutGlobalAverPool1D_load_31_reg_1288 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal OutDense0_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_Dense_load_reg_1303 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal OutDense0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_Dense_load_1_reg_1308 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_Dense_load_2_reg_1323 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal input_Dense_load_3_reg_1328 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_Dense_load_4_reg_1343 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal input_Dense_load_5_reg_1348 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_Dense_load_6_reg_1363 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal input_Dense_load_7_reg_1368 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_Dense_load_8_reg_1383 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal input_Dense_load_9_reg_1388 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_Dense_load_10_reg_1403 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal input_Dense_load_11_reg_1408 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_Dense_load_12_reg_1423 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal input_Dense_load_13_reg_1428 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_Dense_load_14_reg_1443 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal input_Dense_load_15_reg_1448 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_Dense_load_16_reg_1463 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal input_Dense_load_17_reg_1468 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_Dense_load_18_reg_1483 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal input_Dense_load_19_reg_1488 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal out_Dense_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal maxindex_reg_1498 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal out_Dense_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_Dense_ce0 : STD_LOGIC;
    signal out_Dense_we0 : STD_LOGIC;
    signal OutPadConv0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal OutPadConv0_ce0 : STD_LOGIC;
    signal OutPadConv0_we0 : STD_LOGIC;
    signal OutPadConv0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv0_ce1 : STD_LOGIC;
    signal OutPadConv0_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutConv0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal OutConv0_ce0 : STD_LOGIC;
    signal OutConv0_we0 : STD_LOGIC;
    signal OutConv0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal OutPadConv1_ce0 : STD_LOGIC;
    signal OutPadConv1_we0 : STD_LOGIC;
    signal OutPadConv1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv1_ce1 : STD_LOGIC;
    signal OutPadConv1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutConv1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal OutConv1_ce0 : STD_LOGIC;
    signal OutConv1_we0 : STD_LOGIC;
    signal OutConv1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutConv1_ce1 : STD_LOGIC;
    signal OutConv1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal OutPool0_ce0 : STD_LOGIC;
    signal OutPool0_we0 : STD_LOGIC;
    signal OutPool0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal OutPadConv2_ce0 : STD_LOGIC;
    signal OutPadConv2_we0 : STD_LOGIC;
    signal OutPadConv2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv2_ce1 : STD_LOGIC;
    signal OutPadConv2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutConv2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal OutConv2_ce0 : STD_LOGIC;
    signal OutConv2_we0 : STD_LOGIC;
    signal OutConv2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal OutPadConv3_ce0 : STD_LOGIC;
    signal OutPadConv3_we0 : STD_LOGIC;
    signal OutPadConv3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv3_ce1 : STD_LOGIC;
    signal OutPadConv3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutConv3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal OutConv3_ce0 : STD_LOGIC;
    signal OutConv3_we0 : STD_LOGIC;
    signal OutConv3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutConv3_ce1 : STD_LOGIC;
    signal OutConv3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal OutPool1_ce0 : STD_LOGIC;
    signal OutPool1_we0 : STD_LOGIC;
    signal OutPool1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal OutPadConv4_ce0 : STD_LOGIC;
    signal OutPadConv4_we0 : STD_LOGIC;
    signal OutPadConv4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv4_ce1 : STD_LOGIC;
    signal OutPadConv4_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutConv4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal OutConv4_ce0 : STD_LOGIC;
    signal OutConv4_we0 : STD_LOGIC;
    signal OutConv4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal OutPadConv5_ce0 : STD_LOGIC;
    signal OutPadConv5_we0 : STD_LOGIC;
    signal OutPadConv5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutConv5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal OutConv5_ce0 : STD_LOGIC;
    signal OutConv5_we0 : STD_LOGIC;
    signal OutConv5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutConv5_ce1 : STD_LOGIC;
    signal OutConv5_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal OutPool2_ce0 : STD_LOGIC;
    signal OutPool2_we0 : STD_LOGIC;
    signal OutPool2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal OutPadConv6_ce0 : STD_LOGIC;
    signal OutPadConv6_we0 : STD_LOGIC;
    signal OutPadConv6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutConv6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal OutConv6_ce0 : STD_LOGIC;
    signal OutConv6_we0 : STD_LOGIC;
    signal OutConv6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPadConv7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal OutPadConv7_ce0 : STD_LOGIC;
    signal OutPadConv7_we0 : STD_LOGIC;
    signal OutPadConv7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutConv7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal OutConv7_ce0 : STD_LOGIC;
    signal OutConv7_we0 : STD_LOGIC;
    signal OutConv7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutConv7_ce1 : STD_LOGIC;
    signal OutConv7_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal OutPool3_ce0 : STD_LOGIC;
    signal OutPool3_we0 : STD_LOGIC;
    signal OutPool3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_ce1 : STD_LOGIC;
    signal OutPool3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal OutPool3_1_ce0 : STD_LOGIC;
    signal OutPool3_1_we0 : STD_LOGIC;
    signal OutPool3_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_1_ce1 : STD_LOGIC;
    signal OutPool3_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal OutPool3_2_ce0 : STD_LOGIC;
    signal OutPool3_2_we0 : STD_LOGIC;
    signal OutPool3_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_2_ce1 : STD_LOGIC;
    signal OutPool3_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal OutPool3_3_ce0 : STD_LOGIC;
    signal OutPool3_3_we0 : STD_LOGIC;
    signal OutPool3_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_3_ce1 : STD_LOGIC;
    signal OutPool3_3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal OutPool3_4_ce0 : STD_LOGIC;
    signal OutPool3_4_we0 : STD_LOGIC;
    signal OutPool3_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_4_ce1 : STD_LOGIC;
    signal OutPool3_4_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal OutPool3_5_ce0 : STD_LOGIC;
    signal OutPool3_5_we0 : STD_LOGIC;
    signal OutPool3_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_5_ce1 : STD_LOGIC;
    signal OutPool3_5_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal OutPool3_6_ce0 : STD_LOGIC;
    signal OutPool3_6_we0 : STD_LOGIC;
    signal OutPool3_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_6_ce1 : STD_LOGIC;
    signal OutPool3_6_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal OutPool3_7_ce0 : STD_LOGIC;
    signal OutPool3_7_we0 : STD_LOGIC;
    signal OutPool3_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_7_ce1 : STD_LOGIC;
    signal OutPool3_7_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal OutPool3_8_ce0 : STD_LOGIC;
    signal OutPool3_8_we0 : STD_LOGIC;
    signal OutPool3_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_8_ce1 : STD_LOGIC;
    signal OutPool3_8_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal OutPool3_9_ce0 : STD_LOGIC;
    signal OutPool3_9_we0 : STD_LOGIC;
    signal OutPool3_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutPool3_9_ce1 : STD_LOGIC;
    signal OutPool3_9_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OutGlobalAverPool1D_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal OutGlobalAverPool1D_ce0 : STD_LOGIC;
    signal OutGlobalAverPool1D_we0 : STD_LOGIC;
    signal OutGlobalAverPool1D_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal OutGlobalAverPool1D_ce1 : STD_LOGIC;
    signal OutDense0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal OutDense0_ce0 : STD_LOGIC;
    signal OutDense0_we0 : STD_LOGIC;
    signal OutDense0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal OutDense0_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_OutPadConv0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_OutPadConv0_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_OutPadConv0_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_OutPadConv0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_InModel_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_InModel_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_Weights_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_Weights_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_Weights_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_Weights_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutPadConv0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutPadConv0_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutPadConv0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutPadConv0_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutConv0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutConv0_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutConv0_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutConv0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_OutPadConv1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_OutPadConv1_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_OutPadConv1_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_OutPadConv1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_OutConv0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_OutConv0_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_Weights_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_Weights_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_Weights_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_Weights_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutPadConv1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutPadConv1_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutPadConv1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutPadConv1_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutConv1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutConv1_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutConv1_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutConv1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutConv1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutConv1_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutConv1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutConv1_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutPool0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutPool0_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutPool0_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutPool0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_OutPadConv2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_OutPadConv2_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_OutPadConv2_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_OutPadConv2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_OutPool0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_OutPool0_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_Weights_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_Weights_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_Weights_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_Weights_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutPadConv2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutPadConv2_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutPadConv2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutPadConv2_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutConv2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutConv2_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutConv2_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutConv2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_OutPadConv3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_OutPadConv3_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_OutPadConv3_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_OutPadConv3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_OutConv2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_OutConv2_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_Weights_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_Weights_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_Weights_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_Weights_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutPadConv3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutPadConv3_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutPadConv3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutPadConv3_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutConv3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutConv3_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutConv3_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutConv3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutConv3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutConv3_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutConv3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutConv3_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutPool1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutPool1_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutPool1_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutPool1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_OutPadConv4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_OutPadConv4_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_OutPadConv4_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_OutPadConv4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_OutPool1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_OutPool1_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_Weights_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_Weights_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_Weights_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_Weights_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutPadConv4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutPadConv4_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutPadConv4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutPadConv4_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutConv4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutConv4_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutConv4_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutConv4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_OutPadConv5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_OutPadConv5_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_OutPadConv5_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_OutPadConv5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_OutConv4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_OutConv4_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_Weights_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_Weights_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_Weights_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_Weights_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_OutPadConv5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_OutPadConv5_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_OutConv5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_OutConv5_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_OutConv5_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_OutConv5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutConv5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutConv5_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutConv5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutConv5_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutPool2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutPool2_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutPool2_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutPool2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_OutPadConv6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_OutPadConv6_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_OutPadConv6_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_OutPadConv6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_OutPool2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_OutPool2_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_Weights_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_Weights_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_Weights_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_Weights_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_OutPadConv6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_OutPadConv6_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_OutConv6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_OutConv6_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_OutConv6_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_OutConv6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_OutPadConv7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_OutPadConv7_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_OutPadConv7_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_OutPadConv7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_OutConv6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_OutConv6_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_Weights_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_Weights_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_Weights_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_Weights_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_OutPadConv7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_OutPadConv7_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_OutConv7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_OutConv7_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_OutConv7_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_OutConv7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_9_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_9_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_8_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_8_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_7_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_7_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_6_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_6_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_5_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_5_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_4_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_4_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_3_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_3_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_2_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_2_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_1_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_1_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutConv7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutConv7_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutConv7_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutConv7_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_1_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_1_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_2_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_2_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_2_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_3_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_3_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_3_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_4_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_4_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_4_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_5_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_5_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_5_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_6_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_6_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_6_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_7_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_7_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_7_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_8_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_8_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_8_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_9_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_9_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_9_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutGlobalAverPool1D_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutGlobalAverPool1D_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutGlobalAverPool1D_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutGlobalAverPool1D_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_Weights_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_Weights_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_Weights_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_Weights_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_OutDense0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_OutDense0_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_OutDense0_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_OutDense0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_Weights_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_Weights_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_Weights_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_Weights_ce1 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_out_Dense_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_out_Dense_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_out_Dense_we0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_out_Dense_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_detect_fu_956_ap_start : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_detect_fu_956_ap_done : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_detect_fu_956_ap_idle : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_detect_fu_956_ap_ready : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_detect_fu_956_out_Dense_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_CNN_Pipeline_loop_detect_fu_956_out_Dense_ce0 : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_detect_fu_956_conv_i_i_i137_i_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_CNN_Pipeline_loop_detect_fu_956_conv_i_i_i137_i_out_ap_vld : STD_LOGIC;
    signal grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (76 downto 0);
    signal ap_NS_fsm_state27 : STD_LOGIC;
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state33 : STD_LOGIC;
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state37 : STD_LOGIC;
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal grp_CNN_Pipeline_loop_detect_fu_956_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component CNN_CNN_Pipeline_loop_for_channel_pad_0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutPadConv0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv0_ce0 : OUT STD_LOGIC;
        OutPadConv0_we0 : OUT STD_LOGIC;
        OutPadConv0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        InModel_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        InModel_ce0 : OUT STD_LOGIC;
        InModel_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce0 : OUT STD_LOGIC;
        Weights_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Weights_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce1 : OUT STD_LOGIC;
        Weights_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv0_ce0 : OUT STD_LOGIC;
        OutPadConv0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        OutPadConv0_ce1 : OUT STD_LOGIC;
        OutPadConv0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutConv0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv0_ce0 : OUT STD_LOGIC;
        OutConv0_we0 : OUT STD_LOGIC;
        OutConv0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutPadConv1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutPadConv1_ce0 : OUT STD_LOGIC;
        OutPadConv1_we0 : OUT STD_LOGIC;
        OutPadConv1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutConv0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv0_ce0 : OUT STD_LOGIC;
        OutConv0_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce0 : OUT STD_LOGIC;
        Weights_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Weights_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce1 : OUT STD_LOGIC;
        Weights_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutPadConv1_ce0 : OUT STD_LOGIC;
        OutPadConv1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutPadConv1_ce1 : OUT STD_LOGIC;
        OutPadConv1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutConv1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv1_ce0 : OUT STD_LOGIC;
        OutConv1_we0 : OUT STD_LOGIC;
        OutConv1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutConv1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv1_ce0 : OUT STD_LOGIC;
        OutConv1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutConv1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv1_ce1 : OUT STD_LOGIC;
        OutConv1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        OutPool0_ce0 : OUT STD_LOGIC;
        OutPool0_we0 : OUT STD_LOGIC;
        OutPool0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutPadConv2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        OutPadConv2_ce0 : OUT STD_LOGIC;
        OutPadConv2_we0 : OUT STD_LOGIC;
        OutPadConv2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPool0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        OutPool0_ce0 : OUT STD_LOGIC;
        OutPool0_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce0 : OUT STD_LOGIC;
        Weights_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Weights_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce1 : OUT STD_LOGIC;
        Weights_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        OutPadConv2_ce0 : OUT STD_LOGIC;
        OutPadConv2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        OutPadConv2_ce1 : OUT STD_LOGIC;
        OutPadConv2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutConv2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv2_ce0 : OUT STD_LOGIC;
        OutConv2_we0 : OUT STD_LOGIC;
        OutConv2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutPadConv3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutPadConv3_ce0 : OUT STD_LOGIC;
        OutPadConv3_we0 : OUT STD_LOGIC;
        OutPadConv3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutConv2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv2_ce0 : OUT STD_LOGIC;
        OutConv2_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce0 : OUT STD_LOGIC;
        Weights_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Weights_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce1 : OUT STD_LOGIC;
        Weights_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutPadConv3_ce0 : OUT STD_LOGIC;
        OutPadConv3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutPadConv3_ce1 : OUT STD_LOGIC;
        OutPadConv3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutConv3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv3_ce0 : OUT STD_LOGIC;
        OutConv3_we0 : OUT STD_LOGIC;
        OutConv3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutConv3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv3_ce0 : OUT STD_LOGIC;
        OutConv3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutConv3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv3_ce1 : OUT STD_LOGIC;
        OutConv3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        OutPool1_ce0 : OUT STD_LOGIC;
        OutPool1_we0 : OUT STD_LOGIC;
        OutPool1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutPadConv4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        OutPadConv4_ce0 : OUT STD_LOGIC;
        OutPadConv4_we0 : OUT STD_LOGIC;
        OutPadConv4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPool1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        OutPool1_ce0 : OUT STD_LOGIC;
        OutPool1_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce0 : OUT STD_LOGIC;
        Weights_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Weights_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce1 : OUT STD_LOGIC;
        Weights_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        OutPadConv4_ce0 : OUT STD_LOGIC;
        OutPadConv4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        OutPadConv4_ce1 : OUT STD_LOGIC;
        OutPadConv4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutConv4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv4_ce0 : OUT STD_LOGIC;
        OutConv4_we0 : OUT STD_LOGIC;
        OutConv4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutPadConv5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutPadConv5_ce0 : OUT STD_LOGIC;
        OutPadConv5_we0 : OUT STD_LOGIC;
        OutPadConv5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutConv4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv4_ce0 : OUT STD_LOGIC;
        OutConv4_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce0 : OUT STD_LOGIC;
        Weights_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Weights_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce1 : OUT STD_LOGIC;
        Weights_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutPadConv5_ce0 : OUT STD_LOGIC;
        OutPadConv5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutConv5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv5_ce0 : OUT STD_LOGIC;
        OutConv5_we0 : OUT STD_LOGIC;
        OutConv5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutConv5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv5_ce0 : OUT STD_LOGIC;
        OutConv5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutConv5_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv5_ce1 : OUT STD_LOGIC;
        OutConv5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        OutPool2_ce0 : OUT STD_LOGIC;
        OutPool2_we0 : OUT STD_LOGIC;
        OutPool2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutPadConv6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        OutPadConv6_ce0 : OUT STD_LOGIC;
        OutPadConv6_we0 : OUT STD_LOGIC;
        OutPadConv6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPool2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        OutPool2_ce0 : OUT STD_LOGIC;
        OutPool2_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce0 : OUT STD_LOGIC;
        Weights_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Weights_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce1 : OUT STD_LOGIC;
        Weights_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        OutPadConv6_ce0 : OUT STD_LOGIC;
        OutPadConv6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutConv6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv6_ce0 : OUT STD_LOGIC;
        OutConv6_we0 : OUT STD_LOGIC;
        OutConv6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutPadConv7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutPadConv7_ce0 : OUT STD_LOGIC;
        OutPadConv7_we0 : OUT STD_LOGIC;
        OutPadConv7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutConv6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv6_ce0 : OUT STD_LOGIC;
        OutConv6_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce0 : OUT STD_LOGIC;
        Weights_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Weights_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce1 : OUT STD_LOGIC;
        Weights_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPadConv7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutPadConv7_ce0 : OUT STD_LOGIC;
        OutPadConv7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutConv7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv7_ce0 : OUT STD_LOGIC;
        OutConv7_we0 : OUT STD_LOGIC;
        OutConv7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutPool3_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_9_ce0 : OUT STD_LOGIC;
        OutPool3_9_we0 : OUT STD_LOGIC;
        OutPool3_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_8_ce0 : OUT STD_LOGIC;
        OutPool3_8_we0 : OUT STD_LOGIC;
        OutPool3_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_7_ce0 : OUT STD_LOGIC;
        OutPool3_7_we0 : OUT STD_LOGIC;
        OutPool3_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_6_ce0 : OUT STD_LOGIC;
        OutPool3_6_we0 : OUT STD_LOGIC;
        OutPool3_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_5_ce0 : OUT STD_LOGIC;
        OutPool3_5_we0 : OUT STD_LOGIC;
        OutPool3_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_4_ce0 : OUT STD_LOGIC;
        OutPool3_4_we0 : OUT STD_LOGIC;
        OutPool3_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_3_ce0 : OUT STD_LOGIC;
        OutPool3_3_we0 : OUT STD_LOGIC;
        OutPool3_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_2_ce0 : OUT STD_LOGIC;
        OutPool3_2_we0 : OUT STD_LOGIC;
        OutPool3_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_1_ce0 : OUT STD_LOGIC;
        OutPool3_1_we0 : OUT STD_LOGIC;
        OutPool3_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_ce0 : OUT STD_LOGIC;
        OutPool3_we0 : OUT STD_LOGIC;
        OutPool3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        OutConv7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv7_ce0 : OUT STD_LOGIC;
        OutConv7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutConv7_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        OutConv7_ce1 : OUT STD_LOGIC;
        OutConv7_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_VITIS_LOOP_93_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OutPool3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_ce0 : OUT STD_LOGIC;
        OutPool3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_ce1 : OUT STD_LOGIC;
        OutPool3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_1_ce0 : OUT STD_LOGIC;
        OutPool3_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_1_ce1 : OUT STD_LOGIC;
        OutPool3_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_2_ce0 : OUT STD_LOGIC;
        OutPool3_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_2_ce1 : OUT STD_LOGIC;
        OutPool3_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_3_ce0 : OUT STD_LOGIC;
        OutPool3_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_3_ce1 : OUT STD_LOGIC;
        OutPool3_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_4_ce0 : OUT STD_LOGIC;
        OutPool3_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_4_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_4_ce1 : OUT STD_LOGIC;
        OutPool3_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_5_ce0 : OUT STD_LOGIC;
        OutPool3_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_5_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_5_ce1 : OUT STD_LOGIC;
        OutPool3_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_6_ce0 : OUT STD_LOGIC;
        OutPool3_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_6_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_6_ce1 : OUT STD_LOGIC;
        OutPool3_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_7_ce0 : OUT STD_LOGIC;
        OutPool3_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_7_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_7_ce1 : OUT STD_LOGIC;
        OutPool3_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_8_ce0 : OUT STD_LOGIC;
        OutPool3_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_8_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_8_ce1 : OUT STD_LOGIC;
        OutPool3_8_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_9_ce0 : OUT STD_LOGIC;
        OutPool3_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutPool3_9_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        OutPool3_9_ce1 : OUT STD_LOGIC;
        OutPool3_9_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        OutGlobalAverPool1D_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        OutGlobalAverPool1D_ce0 : OUT STD_LOGIC;
        OutGlobalAverPool1D_we0 : OUT STD_LOGIC;
        OutGlobalAverPool1D_d0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_a_Dense_0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce0 : OUT STD_LOGIC;
        Weights_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Weights_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce1 : OUT STD_LOGIC;
        Weights_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln9 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_1 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_2 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_3 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_4 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_5 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_6 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_7 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_8 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_9 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_10 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_11 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_12 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_13 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_14 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_15 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_16 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_17 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_18 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_19 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_20 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_21 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_22 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_23 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_24 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_25 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_26 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_27 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_28 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_29 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_30 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln9_31 : IN STD_LOGIC_VECTOR (11 downto 0);
        OutDense0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        OutDense0_ce0 : OUT STD_LOGIC;
        OutDense0_we0 : OUT STD_LOGIC;
        OutDense0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_for_a_Dense_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce0 : OUT STD_LOGIC;
        Weights_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Weights_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        Weights_ce1 : OUT STD_LOGIC;
        Weights_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_1 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_3 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_4 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_6 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_7 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_8 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_9 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_10 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_11 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_12 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_13 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_14 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_15 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_16 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_17 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_18 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln21_19 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_Dense_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_Dense_ce0 : OUT STD_LOGIC;
        out_Dense_we0 : OUT STD_LOGIC;
        out_Dense_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_CNN_Pipeline_loop_detect IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        maxindex : IN STD_LOGIC_VECTOR (15 downto 0);
        out_Dense_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_Dense_ce0 : OUT STD_LOGIC;
        out_Dense_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i_i137_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i_i137_i_out_ap_vld : OUT STD_LOGIC );
    end component;


    component CNN_out_Dense_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutConv0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutConv1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutPool0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutPadConv5_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutPadConv6_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutPadConv7_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutPool3_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component CNN_OutDense0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    out_Dense_U : component CNN_out_Dense_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_Dense_address0,
        ce0 => out_Dense_ce0,
        we0 => out_Dense_we0,
        d0 => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_out_Dense_d0,
        q0 => out_Dense_q0);

    OutPadConv0_U : component CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPadConv0_address0,
        ce0 => OutPadConv0_ce0,
        we0 => OutPadConv0_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_OutPadConv0_d0,
        q0 => OutPadConv0_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutPadConv0_address1,
        ce1 => OutPadConv0_ce1,
        q1 => OutPadConv0_q1);

    OutConv0_U : component CNN_OutConv0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutConv0_address0,
        ce0 => OutConv0_ce0,
        we0 => OutConv0_we0,
        d0 => grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutConv0_d0,
        q0 => OutConv0_q0);

    OutPadConv1_U : component CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1296,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPadConv1_address0,
        ce0 => OutPadConv1_ce0,
        we0 => OutPadConv1_we0,
        d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_OutPadConv1_d0,
        q0 => OutPadConv1_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutPadConv1_address1,
        ce1 => OutPadConv1_ce1,
        q1 => OutPadConv1_q1);

    OutConv1_U : component CNN_OutConv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutConv1_address0,
        ce0 => OutConv1_ce0,
        we0 => OutConv1_we0,
        d0 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutConv1_d0,
        q0 => OutConv1_q0,
        address1 => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutConv1_address1,
        ce1 => OutConv1_ce1,
        q1 => OutConv1_q1);

    OutPool0_U : component CNN_OutPool0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool0_address0,
        ce0 => OutPool0_ce0,
        we0 => OutPool0_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutPool0_d0,
        q0 => OutPool0_q0);

    OutPadConv2_U : component CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 656,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPadConv2_address0,
        ce0 => OutPadConv2_ce0,
        we0 => OutPadConv2_we0,
        d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_OutPadConv2_d0,
        q0 => OutPadConv2_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutPadConv2_address1,
        ce1 => OutPadConv2_ce1,
        q1 => OutPadConv2_q1);

    OutConv2_U : component CNN_OutConv0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutConv2_address0,
        ce0 => OutConv2_ce0,
        we0 => OutConv2_we0,
        d0 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutConv2_d0,
        q0 => OutConv2_q0);

    OutPadConv3_U : component CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1312,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPadConv3_address0,
        ce0 => OutPadConv3_ce0,
        we0 => OutPadConv3_we0,
        d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_OutPadConv3_d0,
        q0 => OutPadConv3_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutPadConv3_address1,
        ce1 => OutPadConv3_ce1,
        q1 => OutPadConv3_q1);

    OutConv3_U : component CNN_OutConv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutConv3_address0,
        ce0 => OutConv3_ce0,
        we0 => OutConv3_we0,
        d0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutConv3_d0,
        q0 => OutConv3_q0,
        address1 => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutConv3_address1,
        ce1 => OutConv3_ce1,
        q1 => OutConv3_q1);

    OutPool1_U : component CNN_OutPool0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool1_address0,
        ce0 => OutPool1_ce0,
        we0 => OutPool1_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutPool1_d0,
        q0 => OutPool1_q0);

    OutPadConv4_U : component CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 672,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPadConv4_address0,
        ce0 => OutPadConv4_ce0,
        we0 => OutPadConv4_we0,
        d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_OutPadConv4_d0,
        q0 => OutPadConv4_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutPadConv4_address1,
        ce1 => OutPadConv4_ce1,
        q1 => OutPadConv4_q1);

    OutConv4_U : component CNN_OutConv0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutConv4_address0,
        ce0 => OutConv4_ce0,
        we0 => OutConv4_we0,
        d0 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutConv4_d0,
        q0 => OutConv4_q0);

    OutPadConv5_U : component CNN_OutPadConv5_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1344,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPadConv5_address0,
        ce0 => OutPadConv5_ce0,
        we0 => OutPadConv5_we0,
        d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_OutPadConv5_d0,
        q0 => OutPadConv5_q0);

    OutConv5_U : component CNN_OutConv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutConv5_address0,
        ce0 => OutConv5_ce0,
        we0 => OutConv5_we0,
        d0 => grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_OutConv5_d0,
        q0 => OutConv5_q0,
        address1 => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutConv5_address1,
        ce1 => OutConv5_ce1,
        q1 => OutConv5_q1);

    OutPool2_U : component CNN_OutPool0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool2_address0,
        ce0 => OutPool2_ce0,
        we0 => OutPool2_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutPool2_d0,
        q0 => OutPool2_q0);

    OutPadConv6_U : component CNN_OutPadConv6_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 704,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPadConv6_address0,
        ce0 => OutPadConv6_ce0,
        we0 => OutPadConv6_we0,
        d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_OutPadConv6_d0,
        q0 => OutPadConv6_q0);

    OutConv6_U : component CNN_OutConv0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutConv6_address0,
        ce0 => OutConv6_ce0,
        we0 => OutConv6_we0,
        d0 => grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_OutConv6_d0,
        q0 => OutConv6_q0);

    OutPadConv7_U : component CNN_OutPadConv7_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1408,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPadConv7_address0,
        ce0 => OutPadConv7_ce0,
        we0 => OutPadConv7_we0,
        d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_OutPadConv7_d0,
        q0 => OutPadConv7_q0);

    OutConv7_U : component CNN_OutConv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutConv7_address0,
        ce0 => OutConv7_ce0,
        we0 => OutConv7_we0,
        d0 => grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_OutConv7_d0,
        q0 => OutConv7_q0,
        address1 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutConv7_address1,
        ce1 => OutConv7_ce1,
        q1 => OutConv7_q1);

    OutPool3_U : component CNN_OutPool3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool3_address0,
        ce0 => OutPool3_ce0,
        we0 => OutPool3_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_d0,
        q0 => OutPool3_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_address1,
        ce1 => OutPool3_ce1,
        q1 => OutPool3_q1);

    OutPool3_1_U : component CNN_OutPool3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool3_1_address0,
        ce0 => OutPool3_1_ce0,
        we0 => OutPool3_1_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_1_d0,
        q0 => OutPool3_1_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_1_address1,
        ce1 => OutPool3_1_ce1,
        q1 => OutPool3_1_q1);

    OutPool3_2_U : component CNN_OutPool3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool3_2_address0,
        ce0 => OutPool3_2_ce0,
        we0 => OutPool3_2_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_2_d0,
        q0 => OutPool3_2_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_2_address1,
        ce1 => OutPool3_2_ce1,
        q1 => OutPool3_2_q1);

    OutPool3_3_U : component CNN_OutPool3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool3_3_address0,
        ce0 => OutPool3_3_ce0,
        we0 => OutPool3_3_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_3_d0,
        q0 => OutPool3_3_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_3_address1,
        ce1 => OutPool3_3_ce1,
        q1 => OutPool3_3_q1);

    OutPool3_4_U : component CNN_OutPool3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool3_4_address0,
        ce0 => OutPool3_4_ce0,
        we0 => OutPool3_4_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_4_d0,
        q0 => OutPool3_4_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_4_address1,
        ce1 => OutPool3_4_ce1,
        q1 => OutPool3_4_q1);

    OutPool3_5_U : component CNN_OutPool3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool3_5_address0,
        ce0 => OutPool3_5_ce0,
        we0 => OutPool3_5_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_5_d0,
        q0 => OutPool3_5_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_5_address1,
        ce1 => OutPool3_5_ce1,
        q1 => OutPool3_5_q1);

    OutPool3_6_U : component CNN_OutPool3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool3_6_address0,
        ce0 => OutPool3_6_ce0,
        we0 => OutPool3_6_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_6_d0,
        q0 => OutPool3_6_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_6_address1,
        ce1 => OutPool3_6_ce1,
        q1 => OutPool3_6_q1);

    OutPool3_7_U : component CNN_OutPool3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool3_7_address0,
        ce0 => OutPool3_7_ce0,
        we0 => OutPool3_7_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_7_d0,
        q0 => OutPool3_7_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_7_address1,
        ce1 => OutPool3_7_ce1,
        q1 => OutPool3_7_q1);

    OutPool3_8_U : component CNN_OutPool3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool3_8_address0,
        ce0 => OutPool3_8_ce0,
        we0 => OutPool3_8_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_8_d0,
        q0 => OutPool3_8_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_8_address1,
        ce1 => OutPool3_8_ce1,
        q1 => OutPool3_8_q1);

    OutPool3_9_U : component CNN_OutPool3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutPool3_9_address0,
        ce0 => OutPool3_9_ce0,
        we0 => OutPool3_9_we0,
        d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_9_d0,
        q0 => OutPool3_9_q0,
        address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_9_address1,
        ce1 => OutPool3_9_ce1,
        q1 => OutPool3_9_q1);

    OutGlobalAverPool1D_U : component CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutGlobalAverPool1D_address0,
        ce0 => OutGlobalAverPool1D_ce0,
        we0 => OutGlobalAverPool1D_we0,
        d0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutGlobalAverPool1D_d0,
        q0 => OutGlobalAverPool1D_q0,
        address1 => OutGlobalAverPool1D_address1,
        ce1 => OutGlobalAverPool1D_ce1,
        q1 => OutGlobalAverPool1D_q1);

    OutDense0_U : component CNN_OutDense0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => OutDense0_address0,
        ce0 => OutDense0_ce0,
        we0 => OutDense0_we0,
        d0 => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_OutDense0_d0,
        q0 => OutDense0_q0,
        address1 => OutDense0_address1,
        ce1 => OutDense0_ce1,
        q1 => OutDense0_q1);

    grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724 : component CNN_CNN_Pipeline_loop_for_channel_pad_0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_ap_ready,
        OutPadConv0_address0 => grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_OutPadConv0_address0,
        OutPadConv0_ce0 => grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_OutPadConv0_ce0,
        OutPadConv0_we0 => grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_OutPadConv0_we0,
        OutPadConv0_d0 => grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_OutPadConv0_d0,
        InModel_address0 => grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_InModel_address0,
        InModel_ce0 => grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_InModel_ce0,
        InModel_q0 => InModel_q0);

    grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732 : component CNN_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_ap_start,
        ap_done => grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_ap_done,
        ap_idle => grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_ap_idle,
        ap_ready => grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_ap_ready,
        Weights_address0 => grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_Weights_address0,
        Weights_ce0 => grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_Weights_ce0,
        Weights_q0 => Weights_q0,
        Weights_address1 => grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_Weights_address1,
        Weights_ce1 => grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_Weights_ce1,
        Weights_q1 => Weights_q1,
        OutPadConv0_address0 => grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutPadConv0_address0,
        OutPadConv0_ce0 => grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutPadConv0_ce0,
        OutPadConv0_q0 => OutPadConv0_q0,
        OutPadConv0_address1 => grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutPadConv0_address1,
        OutPadConv0_ce1 => grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutPadConv0_ce1,
        OutPadConv0_q1 => OutPadConv0_q1,
        OutConv0_address0 => grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutConv0_address0,
        OutConv0_ce0 => grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutConv0_ce0,
        OutConv0_we0 => grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutConv0_we0,
        OutConv0_d0 => grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutConv0_d0);

    grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740 : component CNN_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_ap_ready,
        OutPadConv1_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_OutPadConv1_address0,
        OutPadConv1_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_OutPadConv1_ce0,
        OutPadConv1_we0 => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_OutPadConv1_we0,
        OutPadConv1_d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_OutPadConv1_d0,
        OutConv0_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_OutConv0_address0,
        OutConv0_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_OutConv0_ce0,
        OutConv0_q0 => OutConv0_q0);

    grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746 : component CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_ap_start,
        ap_done => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_ap_done,
        ap_idle => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_ap_idle,
        ap_ready => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_ap_ready,
        Weights_address0 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_Weights_address0,
        Weights_ce0 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_Weights_ce0,
        Weights_q0 => Weights_q0,
        Weights_address1 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_Weights_address1,
        Weights_ce1 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_Weights_ce1,
        Weights_q1 => Weights_q1,
        OutPadConv1_address0 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutPadConv1_address0,
        OutPadConv1_ce0 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutPadConv1_ce0,
        OutPadConv1_q0 => OutPadConv1_q0,
        OutPadConv1_address1 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutPadConv1_address1,
        OutPadConv1_ce1 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutPadConv1_ce1,
        OutPadConv1_q1 => OutPadConv1_q1,
        OutConv1_address0 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutConv1_address0,
        OutConv1_ce0 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutConv1_ce0,
        OutConv1_we0 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutConv1_we0,
        OutConv1_d0 => grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutConv1_d0);

    grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754 : component CNN_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_ap_ready,
        OutConv1_address0 => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutConv1_address0,
        OutConv1_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutConv1_ce0,
        OutConv1_q0 => OutConv1_q0,
        OutConv1_address1 => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutConv1_address1,
        OutConv1_ce1 => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutConv1_ce1,
        OutConv1_q1 => OutConv1_q1,
        OutPool0_address0 => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutPool0_address0,
        OutPool0_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutPool0_ce0,
        OutPool0_we0 => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutPool0_we0,
        OutPool0_d0 => grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutPool0_d0);

    grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760 : component CNN_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_ap_ready,
        OutPadConv2_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_OutPadConv2_address0,
        OutPadConv2_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_OutPadConv2_ce0,
        OutPadConv2_we0 => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_OutPadConv2_we0,
        OutPadConv2_d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_OutPadConv2_d0,
        OutPool0_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_OutPool0_address0,
        OutPool0_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_OutPool0_ce0,
        OutPool0_q0 => OutPool0_q0);

    grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766 : component CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_ap_start,
        ap_done => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_ap_done,
        ap_idle => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_ap_idle,
        ap_ready => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_ap_ready,
        Weights_address0 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_Weights_address0,
        Weights_ce0 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_Weights_ce0,
        Weights_q0 => Weights_q0,
        Weights_address1 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_Weights_address1,
        Weights_ce1 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_Weights_ce1,
        Weights_q1 => Weights_q1,
        OutPadConv2_address0 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutPadConv2_address0,
        OutPadConv2_ce0 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutPadConv2_ce0,
        OutPadConv2_q0 => OutPadConv2_q0,
        OutPadConv2_address1 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutPadConv2_address1,
        OutPadConv2_ce1 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutPadConv2_ce1,
        OutPadConv2_q1 => OutPadConv2_q1,
        OutConv2_address0 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutConv2_address0,
        OutConv2_ce0 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutConv2_ce0,
        OutConv2_we0 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutConv2_we0,
        OutConv2_d0 => grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutConv2_d0);

    grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774 : component CNN_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_ap_ready,
        OutPadConv3_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_OutPadConv3_address0,
        OutPadConv3_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_OutPadConv3_ce0,
        OutPadConv3_we0 => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_OutPadConv3_we0,
        OutPadConv3_d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_OutPadConv3_d0,
        OutConv2_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_OutConv2_address0,
        OutConv2_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_OutConv2_ce0,
        OutConv2_q0 => OutConv2_q0);

    grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780 : component CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_ap_start,
        ap_done => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_ap_done,
        ap_idle => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_ap_idle,
        ap_ready => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_ap_ready,
        Weights_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_Weights_address0,
        Weights_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_Weights_ce0,
        Weights_q0 => Weights_q0,
        Weights_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_Weights_address1,
        Weights_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_Weights_ce1,
        Weights_q1 => Weights_q1,
        OutPadConv3_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutPadConv3_address0,
        OutPadConv3_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutPadConv3_ce0,
        OutPadConv3_q0 => OutPadConv3_q0,
        OutPadConv3_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutPadConv3_address1,
        OutPadConv3_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutPadConv3_ce1,
        OutPadConv3_q1 => OutPadConv3_q1,
        OutConv3_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutConv3_address0,
        OutConv3_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutConv3_ce0,
        OutConv3_we0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutConv3_we0,
        OutConv3_d0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutConv3_d0);

    grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788 : component CNN_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_ap_ready,
        OutConv3_address0 => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutConv3_address0,
        OutConv3_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutConv3_ce0,
        OutConv3_q0 => OutConv3_q0,
        OutConv3_address1 => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutConv3_address1,
        OutConv3_ce1 => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutConv3_ce1,
        OutConv3_q1 => OutConv3_q1,
        OutPool1_address0 => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutPool1_address0,
        OutPool1_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutPool1_ce0,
        OutPool1_we0 => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutPool1_we0,
        OutPool1_d0 => grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutPool1_d0);

    grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794 : component CNN_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_ap_ready,
        OutPadConv4_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_OutPadConv4_address0,
        OutPadConv4_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_OutPadConv4_ce0,
        OutPadConv4_we0 => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_OutPadConv4_we0,
        OutPadConv4_d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_OutPadConv4_d0,
        OutPool1_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_OutPool1_address0,
        OutPool1_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_OutPool1_ce0,
        OutPool1_q0 => OutPool1_q0);

    grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800 : component CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_ap_start,
        ap_done => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_ap_done,
        ap_idle => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_ap_idle,
        ap_ready => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_ap_ready,
        Weights_address0 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_Weights_address0,
        Weights_ce0 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_Weights_ce0,
        Weights_q0 => Weights_q0,
        Weights_address1 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_Weights_address1,
        Weights_ce1 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_Weights_ce1,
        Weights_q1 => Weights_q1,
        OutPadConv4_address0 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutPadConv4_address0,
        OutPadConv4_ce0 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutPadConv4_ce0,
        OutPadConv4_q0 => OutPadConv4_q0,
        OutPadConv4_address1 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutPadConv4_address1,
        OutPadConv4_ce1 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutPadConv4_ce1,
        OutPadConv4_q1 => OutPadConv4_q1,
        OutConv4_address0 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutConv4_address0,
        OutConv4_ce0 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutConv4_ce0,
        OutConv4_we0 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutConv4_we0,
        OutConv4_d0 => grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutConv4_d0);

    grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808 : component CNN_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_ap_ready,
        OutPadConv5_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_OutPadConv5_address0,
        OutPadConv5_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_OutPadConv5_ce0,
        OutPadConv5_we0 => grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_OutPadConv5_we0,
        OutPadConv5_d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_OutPadConv5_d0,
        OutConv4_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_OutConv4_address0,
        OutConv4_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_OutConv4_ce0,
        OutConv4_q0 => OutConv4_q0);

    grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814 : component CNN_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_ap_start,
        ap_done => grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_ap_done,
        ap_idle => grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_ap_idle,
        ap_ready => grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_ap_ready,
        Weights_address0 => grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_Weights_address0,
        Weights_ce0 => grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_Weights_ce0,
        Weights_q0 => Weights_q0,
        Weights_address1 => grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_Weights_address1,
        Weights_ce1 => grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_Weights_ce1,
        Weights_q1 => Weights_q1,
        OutPadConv5_address0 => grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_OutPadConv5_address0,
        OutPadConv5_ce0 => grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_OutPadConv5_ce0,
        OutPadConv5_q0 => OutPadConv5_q0,
        OutConv5_address0 => grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_OutConv5_address0,
        OutConv5_ce0 => grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_OutConv5_ce0,
        OutConv5_we0 => grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_OutConv5_we0,
        OutConv5_d0 => grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_OutConv5_d0);

    grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822 : component CNN_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_ap_ready,
        OutConv5_address0 => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutConv5_address0,
        OutConv5_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutConv5_ce0,
        OutConv5_q0 => OutConv5_q0,
        OutConv5_address1 => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutConv5_address1,
        OutConv5_ce1 => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutConv5_ce1,
        OutConv5_q1 => OutConv5_q1,
        OutPool2_address0 => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutPool2_address0,
        OutPool2_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutPool2_ce0,
        OutPool2_we0 => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutPool2_we0,
        OutPool2_d0 => grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutPool2_d0);

    grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828 : component CNN_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_ap_ready,
        OutPadConv6_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_OutPadConv6_address0,
        OutPadConv6_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_OutPadConv6_ce0,
        OutPadConv6_we0 => grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_OutPadConv6_we0,
        OutPadConv6_d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_OutPadConv6_d0,
        OutPool2_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_OutPool2_address0,
        OutPool2_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_OutPool2_ce0,
        OutPool2_q0 => OutPool2_q0);

    grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834 : component CNN_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_ap_start,
        ap_done => grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_ap_done,
        ap_idle => grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_ap_idle,
        ap_ready => grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_ap_ready,
        Weights_address0 => grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_Weights_address0,
        Weights_ce0 => grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_Weights_ce0,
        Weights_q0 => Weights_q0,
        Weights_address1 => grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_Weights_address1,
        Weights_ce1 => grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_Weights_ce1,
        Weights_q1 => Weights_q1,
        OutPadConv6_address0 => grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_OutPadConv6_address0,
        OutPadConv6_ce0 => grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_OutPadConv6_ce0,
        OutPadConv6_q0 => OutPadConv6_q0,
        OutConv6_address0 => grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_OutConv6_address0,
        OutConv6_ce0 => grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_OutConv6_ce0,
        OutConv6_we0 => grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_OutConv6_we0,
        OutConv6_d0 => grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_OutConv6_d0);

    grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842 : component CNN_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_ap_ready,
        OutPadConv7_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_OutPadConv7_address0,
        OutPadConv7_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_OutPadConv7_ce0,
        OutPadConv7_we0 => grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_OutPadConv7_we0,
        OutPadConv7_d0 => grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_OutPadConv7_d0,
        OutConv6_address0 => grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_OutConv6_address0,
        OutConv6_ce0 => grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_OutConv6_ce0,
        OutConv6_q0 => OutConv6_q0);

    grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848 : component CNN_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_ap_start,
        ap_done => grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_ap_done,
        ap_idle => grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_ap_idle,
        ap_ready => grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_ap_ready,
        Weights_address0 => grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_Weights_address0,
        Weights_ce0 => grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_Weights_ce0,
        Weights_q0 => Weights_q0,
        Weights_address1 => grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_Weights_address1,
        Weights_ce1 => grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_Weights_ce1,
        Weights_q1 => Weights_q1,
        OutPadConv7_address0 => grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_OutPadConv7_address0,
        OutPadConv7_ce0 => grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_OutPadConv7_ce0,
        OutPadConv7_q0 => OutPadConv7_q0,
        OutConv7_address0 => grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_OutConv7_address0,
        OutConv7_ce0 => grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_OutConv7_ce0,
        OutConv7_we0 => grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_OutConv7_we0,
        OutConv7_d0 => grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_OutConv7_d0);

    grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856 : component CNN_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_ap_ready,
        OutPool3_9_address0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_9_address0,
        OutPool3_9_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_9_ce0,
        OutPool3_9_we0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_9_we0,
        OutPool3_9_d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_9_d0,
        OutPool3_8_address0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_8_address0,
        OutPool3_8_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_8_ce0,
        OutPool3_8_we0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_8_we0,
        OutPool3_8_d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_8_d0,
        OutPool3_7_address0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_7_address0,
        OutPool3_7_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_7_ce0,
        OutPool3_7_we0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_7_we0,
        OutPool3_7_d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_7_d0,
        OutPool3_6_address0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_6_address0,
        OutPool3_6_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_6_ce0,
        OutPool3_6_we0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_6_we0,
        OutPool3_6_d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_6_d0,
        OutPool3_5_address0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_5_address0,
        OutPool3_5_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_5_ce0,
        OutPool3_5_we0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_5_we0,
        OutPool3_5_d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_5_d0,
        OutPool3_4_address0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_4_address0,
        OutPool3_4_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_4_ce0,
        OutPool3_4_we0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_4_we0,
        OutPool3_4_d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_4_d0,
        OutPool3_3_address0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_3_address0,
        OutPool3_3_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_3_ce0,
        OutPool3_3_we0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_3_we0,
        OutPool3_3_d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_3_d0,
        OutPool3_2_address0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_2_address0,
        OutPool3_2_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_2_ce0,
        OutPool3_2_we0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_2_we0,
        OutPool3_2_d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_2_d0,
        OutPool3_1_address0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_1_address0,
        OutPool3_1_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_1_ce0,
        OutPool3_1_we0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_1_we0,
        OutPool3_1_d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_1_d0,
        OutPool3_address0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_address0,
        OutPool3_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_ce0,
        OutPool3_we0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_we0,
        OutPool3_d0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_d0,
        OutConv7_address0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutConv7_address0,
        OutConv7_ce0 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutConv7_ce0,
        OutConv7_q0 => OutConv7_q0,
        OutConv7_address1 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutConv7_address1,
        OutConv7_ce1 => grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutConv7_ce1,
        OutConv7_q1 => OutConv7_q1);

    grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871 : component CNN_CNN_Pipeline_VITIS_LOOP_93_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_ap_start,
        ap_done => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_ap_done,
        ap_idle => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_ap_idle,
        ap_ready => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_ap_ready,
        OutPool3_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_address0,
        OutPool3_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_ce0,
        OutPool3_q0 => OutPool3_q0,
        OutPool3_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_address1,
        OutPool3_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_ce1,
        OutPool3_q1 => OutPool3_q1,
        OutPool3_1_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_1_address0,
        OutPool3_1_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_1_ce0,
        OutPool3_1_q0 => OutPool3_1_q0,
        OutPool3_1_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_1_address1,
        OutPool3_1_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_1_ce1,
        OutPool3_1_q1 => OutPool3_1_q1,
        OutPool3_2_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_2_address0,
        OutPool3_2_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_2_ce0,
        OutPool3_2_q0 => OutPool3_2_q0,
        OutPool3_2_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_2_address1,
        OutPool3_2_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_2_ce1,
        OutPool3_2_q1 => OutPool3_2_q1,
        OutPool3_3_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_3_address0,
        OutPool3_3_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_3_ce0,
        OutPool3_3_q0 => OutPool3_3_q0,
        OutPool3_3_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_3_address1,
        OutPool3_3_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_3_ce1,
        OutPool3_3_q1 => OutPool3_3_q1,
        OutPool3_4_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_4_address0,
        OutPool3_4_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_4_ce0,
        OutPool3_4_q0 => OutPool3_4_q0,
        OutPool3_4_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_4_address1,
        OutPool3_4_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_4_ce1,
        OutPool3_4_q1 => OutPool3_4_q1,
        OutPool3_5_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_5_address0,
        OutPool3_5_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_5_ce0,
        OutPool3_5_q0 => OutPool3_5_q0,
        OutPool3_5_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_5_address1,
        OutPool3_5_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_5_ce1,
        OutPool3_5_q1 => OutPool3_5_q1,
        OutPool3_6_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_6_address0,
        OutPool3_6_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_6_ce0,
        OutPool3_6_q0 => OutPool3_6_q0,
        OutPool3_6_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_6_address1,
        OutPool3_6_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_6_ce1,
        OutPool3_6_q1 => OutPool3_6_q1,
        OutPool3_7_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_7_address0,
        OutPool3_7_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_7_ce0,
        OutPool3_7_q0 => OutPool3_7_q0,
        OutPool3_7_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_7_address1,
        OutPool3_7_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_7_ce1,
        OutPool3_7_q1 => OutPool3_7_q1,
        OutPool3_8_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_8_address0,
        OutPool3_8_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_8_ce0,
        OutPool3_8_q0 => OutPool3_8_q0,
        OutPool3_8_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_8_address1,
        OutPool3_8_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_8_ce1,
        OutPool3_8_q1 => OutPool3_8_q1,
        OutPool3_9_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_9_address0,
        OutPool3_9_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_9_ce0,
        OutPool3_9_q0 => OutPool3_9_q0,
        OutPool3_9_address1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_9_address1,
        OutPool3_9_ce1 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_9_ce1,
        OutPool3_9_q1 => OutPool3_9_q1,
        OutGlobalAverPool1D_address0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutGlobalAverPool1D_address0,
        OutGlobalAverPool1D_ce0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutGlobalAverPool1D_ce0,
        OutGlobalAverPool1D_we0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutGlobalAverPool1D_we0,
        OutGlobalAverPool1D_d0 => grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutGlobalAverPool1D_d0);

    grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886 : component CNN_CNN_Pipeline_loop_for_a_Dense_0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_ap_ready,
        Weights_address0 => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_Weights_address0,
        Weights_ce0 => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_Weights_ce0,
        Weights_q0 => Weights_q0,
        Weights_address1 => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_Weights_address1,
        Weights_ce1 => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_Weights_ce1,
        Weights_q1 => Weights_q1,
        sext_ln9 => OutGlobalAverPool1D_load_reg_983,
        sext_ln9_1 => OutGlobalAverPool1D_load_1_reg_988,
        sext_ln9_2 => OutGlobalAverPool1D_load_2_reg_1003,
        sext_ln9_3 => OutGlobalAverPool1D_load_3_reg_1008,
        sext_ln9_4 => OutGlobalAverPool1D_load_4_reg_1023,
        sext_ln9_5 => OutGlobalAverPool1D_load_5_reg_1028,
        sext_ln9_6 => OutGlobalAverPool1D_load_6_reg_1043,
        sext_ln9_7 => OutGlobalAverPool1D_load_7_reg_1048,
        sext_ln9_8 => OutGlobalAverPool1D_load_8_reg_1063,
        sext_ln9_9 => OutGlobalAverPool1D_load_9_reg_1068,
        sext_ln9_10 => OutGlobalAverPool1D_load_10_reg_1083,
        sext_ln9_11 => OutGlobalAverPool1D_load_11_reg_1088,
        sext_ln9_12 => OutGlobalAverPool1D_load_12_reg_1103,
        sext_ln9_13 => OutGlobalAverPool1D_load_13_reg_1108,
        sext_ln9_14 => OutGlobalAverPool1D_load_14_reg_1123,
        sext_ln9_15 => OutGlobalAverPool1D_load_15_reg_1128,
        sext_ln9_16 => OutGlobalAverPool1D_load_16_reg_1143,
        sext_ln9_17 => OutGlobalAverPool1D_load_17_reg_1148,
        sext_ln9_18 => OutGlobalAverPool1D_load_18_reg_1163,
        sext_ln9_19 => OutGlobalAverPool1D_load_19_reg_1168,
        sext_ln9_20 => OutGlobalAverPool1D_load_20_reg_1183,
        sext_ln9_21 => OutGlobalAverPool1D_load_21_reg_1188,
        sext_ln9_22 => OutGlobalAverPool1D_load_22_reg_1203,
        sext_ln9_23 => OutGlobalAverPool1D_load_23_reg_1208,
        sext_ln9_24 => OutGlobalAverPool1D_load_24_reg_1223,
        sext_ln9_25 => OutGlobalAverPool1D_load_25_reg_1228,
        sext_ln9_26 => OutGlobalAverPool1D_load_26_reg_1243,
        sext_ln9_27 => OutGlobalAverPool1D_load_27_reg_1248,
        sext_ln9_28 => OutGlobalAverPool1D_load_28_reg_1263,
        sext_ln9_29 => OutGlobalAverPool1D_load_29_reg_1268,
        sext_ln9_30 => OutGlobalAverPool1D_load_30_reg_1283,
        sext_ln9_31 => OutGlobalAverPool1D_load_31_reg_1288,
        OutDense0_address0 => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_OutDense0_address0,
        OutDense0_ce0 => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_OutDense0_ce0,
        OutDense0_we0 => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_OutDense0_we0,
        OutDense0_d0 => grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_OutDense0_d0);

    grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927 : component CNN_CNN_Pipeline_loop_for_a_Dense_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_ap_start,
        ap_done => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_ap_ready,
        Weights_address0 => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_Weights_address0,
        Weights_ce0 => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_Weights_ce0,
        Weights_q0 => Weights_q0,
        Weights_address1 => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_Weights_address1,
        Weights_ce1 => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_Weights_ce1,
        Weights_q1 => Weights_q1,
        sext_ln21 => input_Dense_load_reg_1303,
        sext_ln21_1 => input_Dense_load_1_reg_1308,
        sext_ln21_2 => input_Dense_load_2_reg_1323,
        sext_ln21_3 => input_Dense_load_3_reg_1328,
        sext_ln21_4 => input_Dense_load_4_reg_1343,
        sext_ln21_5 => input_Dense_load_5_reg_1348,
        sext_ln21_6 => input_Dense_load_6_reg_1363,
        sext_ln21_7 => input_Dense_load_7_reg_1368,
        sext_ln21_8 => input_Dense_load_8_reg_1383,
        sext_ln21_9 => input_Dense_load_9_reg_1388,
        sext_ln21_10 => input_Dense_load_10_reg_1403,
        sext_ln21_11 => input_Dense_load_11_reg_1408,
        sext_ln21_12 => input_Dense_load_12_reg_1423,
        sext_ln21_13 => input_Dense_load_13_reg_1428,
        sext_ln21_14 => input_Dense_load_14_reg_1443,
        sext_ln21_15 => input_Dense_load_15_reg_1448,
        sext_ln21_16 => input_Dense_load_16_reg_1463,
        sext_ln21_17 => input_Dense_load_17_reg_1468,
        sext_ln21_18 => input_Dense_load_18_reg_1483,
        sext_ln21_19 => input_Dense_load_19_reg_1488,
        out_Dense_address0 => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_out_Dense_address0,
        out_Dense_ce0 => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_out_Dense_ce0,
        out_Dense_we0 => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_out_Dense_we0,
        out_Dense_d0 => grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_out_Dense_d0);

    grp_CNN_Pipeline_loop_detect_fu_956 : component CNN_CNN_Pipeline_loop_detect
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CNN_Pipeline_loop_detect_fu_956_ap_start,
        ap_done => grp_CNN_Pipeline_loop_detect_fu_956_ap_done,
        ap_idle => grp_CNN_Pipeline_loop_detect_fu_956_ap_idle,
        ap_ready => grp_CNN_Pipeline_loop_detect_fu_956_ap_ready,
        maxindex => maxindex_reg_1498,
        out_Dense_address0 => grp_CNN_Pipeline_loop_detect_fu_956_out_Dense_address0,
        out_Dense_ce0 => grp_CNN_Pipeline_loop_detect_fu_956_out_Dense_ce0,
        out_Dense_q0 => out_Dense_q0,
        conv_i_i_i137_i_out => grp_CNN_Pipeline_loop_detect_fu_956_conv_i_i_i137_i_out,
        conv_i_i_i137_i_out_ap_vld => grp_CNN_Pipeline_loop_detect_fu_956_conv_i_i_i137_i_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state27) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
                    grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state33) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                    grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state37) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
                    grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
                    grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_detect_fu_956_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_detect_fu_956_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
                    grp_CNN_Pipeline_loop_detect_fu_956_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_detect_fu_956_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_detect_fu_956_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
                    grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
                    grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                    grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
                    grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_ap_ready = ap_const_logic_1)) then 
                    grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state49)) then
                OutGlobalAverPool1D_load_10_reg_1083 <= OutGlobalAverPool1D_q1;
                OutGlobalAverPool1D_load_11_reg_1088 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state50)) then
                OutGlobalAverPool1D_load_12_reg_1103 <= OutGlobalAverPool1D_q1;
                OutGlobalAverPool1D_load_13_reg_1108 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state51)) then
                OutGlobalAverPool1D_load_14_reg_1123 <= OutGlobalAverPool1D_q1;
                OutGlobalAverPool1D_load_15_reg_1128 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state52)) then
                OutGlobalAverPool1D_load_16_reg_1143 <= OutGlobalAverPool1D_q1;
                OutGlobalAverPool1D_load_17_reg_1148 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state53)) then
                OutGlobalAverPool1D_load_18_reg_1163 <= OutGlobalAverPool1D_q1;
                OutGlobalAverPool1D_load_19_reg_1168 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state44)) then
                OutGlobalAverPool1D_load_1_reg_988 <= OutGlobalAverPool1D_q0;
                OutGlobalAverPool1D_load_reg_983 <= OutGlobalAverPool1D_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state54)) then
                OutGlobalAverPool1D_load_20_reg_1183 <= OutGlobalAverPool1D_q1;
                OutGlobalAverPool1D_load_21_reg_1188 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then
                OutGlobalAverPool1D_load_22_reg_1203 <= OutGlobalAverPool1D_q1;
                OutGlobalAverPool1D_load_23_reg_1208 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state56)) then
                OutGlobalAverPool1D_load_24_reg_1223 <= OutGlobalAverPool1D_q1;
                OutGlobalAverPool1D_load_25_reg_1228 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state57)) then
                OutGlobalAverPool1D_load_26_reg_1243 <= OutGlobalAverPool1D_q1;
                OutGlobalAverPool1D_load_27_reg_1248 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state58)) then
                OutGlobalAverPool1D_load_28_reg_1263 <= OutGlobalAverPool1D_q1;
                OutGlobalAverPool1D_load_29_reg_1268 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state45)) then
                OutGlobalAverPool1D_load_2_reg_1003 <= OutGlobalAverPool1D_q1;
                OutGlobalAverPool1D_load_3_reg_1008 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state59)) then
                OutGlobalAverPool1D_load_30_reg_1283 <= OutGlobalAverPool1D_q1;
                OutGlobalAverPool1D_load_31_reg_1288 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then
                OutGlobalAverPool1D_load_4_reg_1023 <= OutGlobalAverPool1D_q1;
                OutGlobalAverPool1D_load_5_reg_1028 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state47)) then
                OutGlobalAverPool1D_load_6_reg_1043 <= OutGlobalAverPool1D_q1;
                OutGlobalAverPool1D_load_7_reg_1048 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state48)) then
                OutGlobalAverPool1D_load_8_reg_1063 <= OutGlobalAverPool1D_q1;
                OutGlobalAverPool1D_load_9_reg_1068 <= OutGlobalAverPool1D_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state67)) then
                input_Dense_load_10_reg_1403 <= OutDense0_q1;
                input_Dense_load_11_reg_1408 <= OutDense0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state68)) then
                input_Dense_load_12_reg_1423 <= OutDense0_q1;
                input_Dense_load_13_reg_1428 <= OutDense0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state69)) then
                input_Dense_load_14_reg_1443 <= OutDense0_q1;
                input_Dense_load_15_reg_1448 <= OutDense0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state70)) then
                input_Dense_load_16_reg_1463 <= OutDense0_q1;
                input_Dense_load_17_reg_1468 <= OutDense0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state71)) then
                input_Dense_load_18_reg_1483 <= OutDense0_q1;
                input_Dense_load_19_reg_1488 <= OutDense0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state62)) then
                input_Dense_load_1_reg_1308 <= OutDense0_q0;
                input_Dense_load_reg_1303 <= OutDense0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state63)) then
                input_Dense_load_2_reg_1323 <= OutDense0_q1;
                input_Dense_load_3_reg_1328 <= OutDense0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state64)) then
                input_Dense_load_4_reg_1343 <= OutDense0_q1;
                input_Dense_load_5_reg_1348 <= OutDense0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state65)) then
                input_Dense_load_6_reg_1363 <= OutDense0_q1;
                input_Dense_load_7_reg_1368 <= OutDense0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state66)) then
                input_Dense_load_8_reg_1383 <= OutDense0_q1;
                input_Dense_load_9_reg_1388 <= OutDense0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state74)) then
                maxindex_reg_1498 <= out_Dense_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_ap_done, grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_ap_done, grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_ap_done, grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_ap_done, grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_ap_done, grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_ap_done, grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_ap_done, grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_ap_done, grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_ap_done, grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_ap_done, grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_ap_done, grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_ap_done, grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_ap_done, grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_ap_done, grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_ap_done, grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_ap_done, grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_ap_done, grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_ap_done, grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_ap_done, grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_ap_done, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_ap_done, grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_ap_done, grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_ap_done, grp_CNN_Pipeline_loop_detect_fu_956_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state60, ap_CS_fsm_state72, ap_CS_fsm_state76)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state18) and (grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state22) and (grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state24) and (grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state26) and (grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state28) and (grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state30) and (grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state32) and (grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state34) and (grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state36) and (grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state38) and (grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state39;
                else
                    ap_NS_fsm <= ap_ST_fsm_state38;
                end if;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state40) and (grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state42) and (grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state60) and (grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state61;
                else
                    ap_NS_fsm <= ap_ST_fsm_state60;
                end if;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state72) and (grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state73;
                else
                    ap_NS_fsm <= ap_ST_fsm_state72;
                end if;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_state76;
            when ap_ST_fsm_state76 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state76) and (grp_CNN_Pipeline_loop_detect_fu_956_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state77;
                else
                    ap_NS_fsm <= ap_ST_fsm_state76;
                end if;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    InModel_address0 <= grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_InModel_address0;
    InModel_ce0 <= grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_InModel_ce0;

    OutConv0_address0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutConv0_address0, grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_OutConv0_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            OutConv0_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_OutConv0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            OutConv0_address0 <= grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutConv0_address0;
        else 
            OutConv0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    OutConv0_ce0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutConv0_ce0, grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_OutConv0_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            OutConv0_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_OutConv0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            OutConv0_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutConv0_ce0;
        else 
            OutConv0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv0_we0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutConv0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            OutConv0_we0 <= grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutConv0_we0;
        else 
            OutConv0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv1_address0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutConv1_address0, grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutConv1_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            OutConv1_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutConv1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            OutConv1_address0 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutConv1_address0;
        else 
            OutConv1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    OutConv1_ce0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutConv1_ce0, grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutConv1_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            OutConv1_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutConv1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            OutConv1_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutConv1_ce0;
        else 
            OutConv1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv1_ce1_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutConv1_ce1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            OutConv1_ce1 <= grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutConv1_ce1;
        else 
            OutConv1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv1_we0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutConv1_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            OutConv1_we0 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutConv1_we0;
        else 
            OutConv1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv2_address0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutConv2_address0, grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_OutConv2_address0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            OutConv2_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_OutConv2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            OutConv2_address0 <= grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutConv2_address0;
        else 
            OutConv2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    OutConv2_ce0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutConv2_ce0, grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_OutConv2_ce0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            OutConv2_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_OutConv2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            OutConv2_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutConv2_ce0;
        else 
            OutConv2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv2_we0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutConv2_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            OutConv2_we0 <= grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutConv2_we0;
        else 
            OutConv2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv3_address0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutConv3_address0, grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutConv3_address0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            OutConv3_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutConv3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            OutConv3_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutConv3_address0;
        else 
            OutConv3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    OutConv3_ce0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutConv3_ce0, grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutConv3_ce0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            OutConv3_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutConv3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            OutConv3_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutConv3_ce0;
        else 
            OutConv3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv3_ce1_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutConv3_ce1, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            OutConv3_ce1 <= grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutConv3_ce1;
        else 
            OutConv3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv3_we0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutConv3_we0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            OutConv3_we0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutConv3_we0;
        else 
            OutConv3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv4_address0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutConv4_address0, grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_OutConv4_address0, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            OutConv4_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_OutConv4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            OutConv4_address0 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutConv4_address0;
        else 
            OutConv4_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    OutConv4_ce0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutConv4_ce0, grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_OutConv4_ce0, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            OutConv4_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_OutConv4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            OutConv4_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutConv4_ce0;
        else 
            OutConv4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv4_we0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutConv4_we0, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            OutConv4_we0 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutConv4_we0;
        else 
            OutConv4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv5_address0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_OutConv5_address0, grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutConv5_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            OutConv5_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutConv5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            OutConv5_address0 <= grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_OutConv5_address0;
        else 
            OutConv5_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    OutConv5_ce0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_OutConv5_ce0, grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutConv5_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            OutConv5_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutConv5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            OutConv5_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_OutConv5_ce0;
        else 
            OutConv5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv5_ce1_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutConv5_ce1, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            OutConv5_ce1 <= grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutConv5_ce1;
        else 
            OutConv5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv5_we0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_OutConv5_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            OutConv5_we0 <= grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_OutConv5_we0;
        else 
            OutConv5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv6_address0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_OutConv6_address0, grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_OutConv6_address0, ap_CS_fsm_state34, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            OutConv6_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_OutConv6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            OutConv6_address0 <= grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_OutConv6_address0;
        else 
            OutConv6_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    OutConv6_ce0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_OutConv6_ce0, grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_OutConv6_ce0, ap_CS_fsm_state34, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            OutConv6_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_OutConv6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            OutConv6_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_OutConv6_ce0;
        else 
            OutConv6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv6_we0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_OutConv6_we0, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            OutConv6_we0 <= grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_OutConv6_we0;
        else 
            OutConv6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv7_address0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_OutConv7_address0, grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutConv7_address0, ap_CS_fsm_state38, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutConv7_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutConv7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            OutConv7_address0 <= grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_OutConv7_address0;
        else 
            OutConv7_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    OutConv7_ce0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_OutConv7_ce0, grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutConv7_ce0, ap_CS_fsm_state38, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutConv7_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutConv7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            OutConv7_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_OutConv7_ce0;
        else 
            OutConv7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv7_ce1_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutConv7_ce1, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutConv7_ce1 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutConv7_ce1;
        else 
            OutConv7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutConv7_we0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_OutConv7_we0, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            OutConv7_we0 <= grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_OutConv7_we0;
        else 
            OutConv7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutDense0_address0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68, ap_CS_fsm_state69, ap_CS_fsm_state70, grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_OutDense0_address0, ap_CS_fsm_state60)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            OutDense0_address0 <= ap_const_lv64_13(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            OutDense0_address0 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            OutDense0_address0 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            OutDense0_address0 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            OutDense0_address0 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            OutDense0_address0 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            OutDense0_address0 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            OutDense0_address0 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            OutDense0_address0 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            OutDense0_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            OutDense0_address0 <= grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_OutDense0_address0;
        else 
            OutDense0_address0 <= "XXXXX";
        end if; 
    end process;


    OutDense0_address1_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68, ap_CS_fsm_state69, ap_CS_fsm_state70)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            OutDense0_address1 <= ap_const_lv64_12(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            OutDense0_address1 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            OutDense0_address1 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            OutDense0_address1 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            OutDense0_address1 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            OutDense0_address1 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            OutDense0_address1 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            OutDense0_address1 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            OutDense0_address1 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            OutDense0_address1 <= ap_const_lv64_0(5 - 1 downto 0);
        else 
            OutDense0_address1 <= "XXXXX";
        end if; 
    end process;


    OutDense0_ce0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68, ap_CS_fsm_state69, ap_CS_fsm_state70, grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_OutDense0_ce0, ap_CS_fsm_state60)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state70) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            OutDense0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            OutDense0_ce0 <= grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_OutDense0_ce0;
        else 
            OutDense0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutDense0_ce1_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68, ap_CS_fsm_state69, ap_CS_fsm_state70)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state70) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            OutDense0_ce1 <= ap_const_logic_1;
        else 
            OutDense0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutDense0_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_OutDense0_we0, ap_CS_fsm_state60)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            OutDense0_we0 <= grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_OutDense0_we0;
        else 
            OutDense0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutGlobalAverPool1D_address0_assign_proc : process(ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutGlobalAverPool1D_address0, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            OutGlobalAverPool1D_address0 <= ap_const_lv64_1F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            OutGlobalAverPool1D_address0 <= ap_const_lv64_1D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            OutGlobalAverPool1D_address0 <= ap_const_lv64_1B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            OutGlobalAverPool1D_address0 <= ap_const_lv64_19(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            OutGlobalAverPool1D_address0 <= ap_const_lv64_17(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            OutGlobalAverPool1D_address0 <= ap_const_lv64_15(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            OutGlobalAverPool1D_address0 <= ap_const_lv64_13(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            OutGlobalAverPool1D_address0 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            OutGlobalAverPool1D_address0 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            OutGlobalAverPool1D_address0 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            OutGlobalAverPool1D_address0 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutGlobalAverPool1D_address0 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            OutGlobalAverPool1D_address0 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutGlobalAverPool1D_address0 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            OutGlobalAverPool1D_address0 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            OutGlobalAverPool1D_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutGlobalAverPool1D_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutGlobalAverPool1D_address0;
        else 
            OutGlobalAverPool1D_address0 <= "XXXXX";
        end if; 
    end process;


    OutGlobalAverPool1D_address1_assign_proc : process(ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            OutGlobalAverPool1D_address1 <= ap_const_lv64_1E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            OutGlobalAverPool1D_address1 <= ap_const_lv64_1C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            OutGlobalAverPool1D_address1 <= ap_const_lv64_1A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            OutGlobalAverPool1D_address1 <= ap_const_lv64_18(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            OutGlobalAverPool1D_address1 <= ap_const_lv64_16(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            OutGlobalAverPool1D_address1 <= ap_const_lv64_14(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            OutGlobalAverPool1D_address1 <= ap_const_lv64_12(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            OutGlobalAverPool1D_address1 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            OutGlobalAverPool1D_address1 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            OutGlobalAverPool1D_address1 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            OutGlobalAverPool1D_address1 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            OutGlobalAverPool1D_address1 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            OutGlobalAverPool1D_address1 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            OutGlobalAverPool1D_address1 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            OutGlobalAverPool1D_address1 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            OutGlobalAverPool1D_address1 <= ap_const_lv64_0(5 - 1 downto 0);
        else 
            OutGlobalAverPool1D_address1 <= "XXXXX";
        end if; 
    end process;


    OutGlobalAverPool1D_ce0_assign_proc : process(ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutGlobalAverPool1D_ce0, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            OutGlobalAverPool1D_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutGlobalAverPool1D_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutGlobalAverPool1D_ce0;
        else 
            OutGlobalAverPool1D_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutGlobalAverPool1D_ce1_assign_proc : process(ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            OutGlobalAverPool1D_ce1 <= ap_const_logic_1;
        else 
            OutGlobalAverPool1D_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutGlobalAverPool1D_we0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutGlobalAverPool1D_we0, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutGlobalAverPool1D_we0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutGlobalAverPool1D_we0;
        else 
            OutGlobalAverPool1D_we0 <= ap_const_logic_0;
        end if; 
    end process;

    OutModel <= grp_CNN_Pipeline_loop_detect_fu_956_conv_i_i_i137_i_out;

    OutModel_ap_vld_assign_proc : process(ap_CS_fsm_state77)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            OutModel_ap_vld <= ap_const_logic_1;
        else 
            OutModel_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv0_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_OutPadConv0_address0, grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutPadConv0_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            OutPadConv0_address0 <= grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutPadConv0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            OutPadConv0_address0 <= grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_OutPadConv0_address0;
        else 
            OutPadConv0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    OutPadConv0_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_OutPadConv0_ce0, grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutPadConv0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            OutPadConv0_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutPadConv0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            OutPadConv0_ce0 <= grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_OutPadConv0_ce0;
        else 
            OutPadConv0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv0_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutPadConv0_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            OutPadConv0_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_OutPadConv0_ce1;
        else 
            OutPadConv0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv0_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_OutPadConv0_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            OutPadConv0_we0 <= grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_OutPadConv0_we0;
        else 
            OutPadConv0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv1_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_OutPadConv1_address0, grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutPadConv1_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            OutPadConv1_address0 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutPadConv1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            OutPadConv1_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_OutPadConv1_address0;
        else 
            OutPadConv1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    OutPadConv1_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_OutPadConv1_ce0, grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutPadConv1_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            OutPadConv1_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutPadConv1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            OutPadConv1_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_OutPadConv1_ce0;
        else 
            OutPadConv1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv1_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutPadConv1_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            OutPadConv1_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_OutPadConv1_ce1;
        else 
            OutPadConv1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv1_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_OutPadConv1_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            OutPadConv1_we0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_OutPadConv1_we0;
        else 
            OutPadConv1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv2_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_OutPadConv2_address0, grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutPadConv2_address0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            OutPadConv2_address0 <= grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutPadConv2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            OutPadConv2_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_OutPadConv2_address0;
        else 
            OutPadConv2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    OutPadConv2_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_OutPadConv2_ce0, grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutPadConv2_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            OutPadConv2_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutPadConv2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            OutPadConv2_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_OutPadConv2_ce0;
        else 
            OutPadConv2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv2_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutPadConv2_ce1, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            OutPadConv2_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_OutPadConv2_ce1;
        else 
            OutPadConv2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv2_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_OutPadConv2_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            OutPadConv2_we0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_OutPadConv2_we0;
        else 
            OutPadConv2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv3_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_OutPadConv3_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutPadConv3_address0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            OutPadConv3_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutPadConv3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            OutPadConv3_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_OutPadConv3_address0;
        else 
            OutPadConv3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    OutPadConv3_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_OutPadConv3_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutPadConv3_ce0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            OutPadConv3_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutPadConv3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            OutPadConv3_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_OutPadConv3_ce0;
        else 
            OutPadConv3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv3_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutPadConv3_ce1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            OutPadConv3_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_OutPadConv3_ce1;
        else 
            OutPadConv3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv3_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_OutPadConv3_we0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            OutPadConv3_we0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_OutPadConv3_we0;
        else 
            OutPadConv3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv4_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_OutPadConv4_address0, grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutPadConv4_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            OutPadConv4_address0 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutPadConv4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            OutPadConv4_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_OutPadConv4_address0;
        else 
            OutPadConv4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    OutPadConv4_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_OutPadConv4_ce0, grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutPadConv4_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            OutPadConv4_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutPadConv4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            OutPadConv4_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_OutPadConv4_ce0;
        else 
            OutPadConv4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv4_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutPadConv4_ce1, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            OutPadConv4_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_OutPadConv4_ce1;
        else 
            OutPadConv4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv4_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_OutPadConv4_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            OutPadConv4_we0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_OutPadConv4_we0;
        else 
            OutPadConv4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv5_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_OutPadConv5_address0, grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_OutPadConv5_address0, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            OutPadConv5_address0 <= grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_OutPadConv5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            OutPadConv5_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_OutPadConv5_address0;
        else 
            OutPadConv5_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    OutPadConv5_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_OutPadConv5_ce0, grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_OutPadConv5_ce0, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            OutPadConv5_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_OutPadConv5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            OutPadConv5_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_OutPadConv5_ce0;
        else 
            OutPadConv5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv5_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_OutPadConv5_we0, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            OutPadConv5_we0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_OutPadConv5_we0;
        else 
            OutPadConv5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv6_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_OutPadConv6_address0, grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_OutPadConv6_address0, ap_CS_fsm_state32, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            OutPadConv6_address0 <= grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_OutPadConv6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            OutPadConv6_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_OutPadConv6_address0;
        else 
            OutPadConv6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    OutPadConv6_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_OutPadConv6_ce0, grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_OutPadConv6_ce0, ap_CS_fsm_state32, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            OutPadConv6_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_OutPadConv6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            OutPadConv6_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_OutPadConv6_ce0;
        else 
            OutPadConv6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv6_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_OutPadConv6_we0, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            OutPadConv6_we0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_OutPadConv6_we0;
        else 
            OutPadConv6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv7_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_OutPadConv7_address0, grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_OutPadConv7_address0, ap_CS_fsm_state36, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            OutPadConv7_address0 <= grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_OutPadConv7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            OutPadConv7_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_OutPadConv7_address0;
        else 
            OutPadConv7_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    OutPadConv7_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_OutPadConv7_ce0, grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_OutPadConv7_ce0, ap_CS_fsm_state36, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            OutPadConv7_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_OutPadConv7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            OutPadConv7_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_OutPadConv7_ce0;
        else 
            OutPadConv7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPadConv7_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_OutPadConv7_we0, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            OutPadConv7_we0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_OutPadConv7_we0;
        else 
            OutPadConv7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool0_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutPool0_address0, grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_OutPool0_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            OutPool0_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_OutPool0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            OutPool0_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutPool0_address0;
        else 
            OutPool0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    OutPool0_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutPool0_ce0, grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_OutPool0_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            OutPool0_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_OutPool0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            OutPool0_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutPool0_ce0;
        else 
            OutPool0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool0_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutPool0_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            OutPool0_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_OutPool0_we0;
        else 
            OutPool0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool1_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutPool1_address0, grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_OutPool1_address0, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            OutPool1_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_OutPool1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            OutPool1_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutPool1_address0;
        else 
            OutPool1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    OutPool1_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutPool1_ce0, grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_OutPool1_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            OutPool1_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_OutPool1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            OutPool1_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutPool1_ce0;
        else 
            OutPool1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool1_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutPool1_we0, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            OutPool1_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_OutPool1_we0;
        else 
            OutPool1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool2_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutPool2_address0, grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_OutPool2_address0, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            OutPool2_address0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_OutPool2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            OutPool2_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutPool2_address0;
        else 
            OutPool2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    OutPool2_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutPool2_ce0, grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_OutPool2_ce0, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            OutPool2_ce0 <= grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_OutPool2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            OutPool2_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutPool2_ce0;
        else 
            OutPool2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool2_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutPool2_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            OutPool2_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_OutPool2_we0;
        else 
            OutPool2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_1_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_1_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_1_address0, ap_CS_fsm_state40, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_1_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_1_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_1_address0;
        else 
            OutPool3_1_address0 <= "XXXXXX";
        end if; 
    end process;


    OutPool3_1_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_1_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_1_ce0, ap_CS_fsm_state40, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_1_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_1_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_1_ce0;
        else 
            OutPool3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_1_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_1_ce1, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_1_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_1_ce1;
        else 
            OutPool3_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_1_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_1_we0, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_1_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_1_we0;
        else 
            OutPool3_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_2_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_2_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_2_address0, ap_CS_fsm_state40, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_2_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_2_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_2_address0;
        else 
            OutPool3_2_address0 <= "XXXXXX";
        end if; 
    end process;


    OutPool3_2_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_2_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_2_ce0, ap_CS_fsm_state40, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_2_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_2_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_2_ce0;
        else 
            OutPool3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_2_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_2_ce1, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_2_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_2_ce1;
        else 
            OutPool3_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_2_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_2_we0, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_2_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_2_we0;
        else 
            OutPool3_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_3_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_3_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_3_address0, ap_CS_fsm_state40, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_3_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_3_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_3_address0;
        else 
            OutPool3_3_address0 <= "XXXXXX";
        end if; 
    end process;


    OutPool3_3_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_3_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_3_ce0, ap_CS_fsm_state40, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_3_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_3_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_3_ce0;
        else 
            OutPool3_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_3_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_3_ce1, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_3_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_3_ce1;
        else 
            OutPool3_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_3_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_3_we0, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_3_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_3_we0;
        else 
            OutPool3_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_4_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_4_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_4_address0, ap_CS_fsm_state40, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_4_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_4_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_4_address0;
        else 
            OutPool3_4_address0 <= "XXXXXX";
        end if; 
    end process;


    OutPool3_4_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_4_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_4_ce0, ap_CS_fsm_state40, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_4_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_4_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_4_ce0;
        else 
            OutPool3_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_4_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_4_ce1, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_4_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_4_ce1;
        else 
            OutPool3_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_4_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_4_we0, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_4_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_4_we0;
        else 
            OutPool3_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_5_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_5_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_5_address0, ap_CS_fsm_state40, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_5_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_5_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_5_address0;
        else 
            OutPool3_5_address0 <= "XXXXXX";
        end if; 
    end process;


    OutPool3_5_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_5_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_5_ce0, ap_CS_fsm_state40, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_5_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_5_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_5_ce0;
        else 
            OutPool3_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_5_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_5_ce1, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_5_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_5_ce1;
        else 
            OutPool3_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_5_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_5_we0, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_5_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_5_we0;
        else 
            OutPool3_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_6_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_6_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_6_address0, ap_CS_fsm_state40, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_6_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_6_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_6_address0;
        else 
            OutPool3_6_address0 <= "XXXXXX";
        end if; 
    end process;


    OutPool3_6_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_6_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_6_ce0, ap_CS_fsm_state40, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_6_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_6_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_6_ce0;
        else 
            OutPool3_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_6_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_6_ce1, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_6_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_6_ce1;
        else 
            OutPool3_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_6_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_6_we0, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_6_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_6_we0;
        else 
            OutPool3_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_7_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_7_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_7_address0, ap_CS_fsm_state40, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_7_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_7_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_7_address0;
        else 
            OutPool3_7_address0 <= "XXXXXX";
        end if; 
    end process;


    OutPool3_7_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_7_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_7_ce0, ap_CS_fsm_state40, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_7_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_7_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_7_ce0;
        else 
            OutPool3_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_7_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_7_ce1, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_7_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_7_ce1;
        else 
            OutPool3_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_7_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_7_we0, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_7_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_7_we0;
        else 
            OutPool3_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_8_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_8_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_8_address0, ap_CS_fsm_state40, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_8_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_8_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_8_address0;
        else 
            OutPool3_8_address0 <= "XXXXXX";
        end if; 
    end process;


    OutPool3_8_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_8_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_8_ce0, ap_CS_fsm_state40, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_8_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_8_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_8_ce0;
        else 
            OutPool3_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_8_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_8_ce1, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_8_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_8_ce1;
        else 
            OutPool3_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_8_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_8_we0, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_8_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_8_we0;
        else 
            OutPool3_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_9_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_9_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_9_address0, ap_CS_fsm_state40, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_9_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_9_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_9_address0;
        else 
            OutPool3_9_address0 <= "XXXXXX";
        end if; 
    end process;


    OutPool3_9_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_9_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_9_ce0, ap_CS_fsm_state40, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_9_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_9_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_9_ce0;
        else 
            OutPool3_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_9_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_9_ce1, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_9_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_9_ce1;
        else 
            OutPool3_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_9_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_9_we0, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_9_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_9_we0;
        else 
            OutPool3_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_address0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_address0, ap_CS_fsm_state40, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_address0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_address0;
        else 
            OutPool3_address0 <= "XXXXXX";
        end if; 
    end process;


    OutPool3_ce0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_ce0, ap_CS_fsm_state40, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_ce0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_ce0;
        else 
            OutPool3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_ce1, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            OutPool3_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_OutPool3_ce1;
        else 
            OutPool3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    OutPool3_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_we0, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            OutPool3_we0 <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_OutPool3_we0;
        else 
            OutPool3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Weights_address0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_Weights_address0, grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_Weights_address0, grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_Weights_address0, grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_Weights_address0, grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_Weights_address0, grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_Weights_address0, grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_Weights_address0, grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_Weights_address0, grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_Weights_address0, grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_Weights_address0, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state60, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            Weights_address0 <= grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_Weights_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            Weights_address0 <= grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_Weights_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            Weights_address0 <= grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_Weights_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            Weights_address0 <= grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_Weights_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            Weights_address0 <= grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_Weights_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            Weights_address0 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_Weights_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Weights_address0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_Weights_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Weights_address0 <= grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_Weights_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Weights_address0 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_Weights_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Weights_address0 <= grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_Weights_address0;
        else 
            Weights_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    Weights_address1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_Weights_address1, grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_Weights_address1, grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_Weights_address1, grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_Weights_address1, grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_Weights_address1, grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_Weights_address1, grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_Weights_address1, grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_Weights_address1, grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_Weights_address1, grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_Weights_address1, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state60, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            Weights_address1 <= grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_Weights_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            Weights_address1 <= grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_Weights_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            Weights_address1 <= grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_Weights_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            Weights_address1 <= grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_Weights_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            Weights_address1 <= grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_Weights_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            Weights_address1 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_Weights_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Weights_address1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_Weights_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Weights_address1 <= grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_Weights_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Weights_address1 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_Weights_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Weights_address1 <= grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_Weights_address1;
        else 
            Weights_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    Weights_ce0_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_Weights_ce0, grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_Weights_ce0, grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_Weights_ce0, grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_Weights_ce0, grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_Weights_ce0, grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_Weights_ce0, grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_Weights_ce0, grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_Weights_ce0, grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_Weights_ce0, grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_Weights_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state60, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            Weights_ce0 <= grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_Weights_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            Weights_ce0 <= grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_Weights_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            Weights_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_Weights_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            Weights_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_Weights_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            Weights_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_Weights_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            Weights_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_Weights_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Weights_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_Weights_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Weights_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_Weights_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Weights_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_Weights_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Weights_ce0 <= grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_Weights_ce0;
        else 
            Weights_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Weights_ce1_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_Weights_ce1, grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_Weights_ce1, grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_Weights_ce1, grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_Weights_ce1, grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_Weights_ce1, grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_Weights_ce1, grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_Weights_ce1, grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_Weights_ce1, grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_Weights_ce1, grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_Weights_ce1, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state60, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            Weights_ce1 <= grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_Weights_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            Weights_ce1 <= grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_Weights_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            Weights_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_Weights_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            Weights_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_Weights_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            Weights_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_Weights_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            Weights_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_Weights_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Weights_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_Weights_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Weights_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_Weights_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Weights_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_Weights_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Weights_ce1 <= grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_Weights_ce1;
        else 
            Weights_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state63 <= ap_CS_fsm(62);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_CS_fsm_state69 <= ap_CS_fsm(68);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state70 <= ap_CS_fsm(69);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state76 <= ap_CS_fsm(75);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state27 <= ap_NS_fsm(26);
    ap_NS_fsm_state33 <= ap_NS_fsm(32);
    ap_NS_fsm_state37 <= ap_NS_fsm(36);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_ap_done)
    begin
        if ((grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_ap_done)
    begin
        if ((grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state23_blk <= ap_const_logic_0;

    ap_ST_fsm_state24_blk_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_ap_done)
    begin
        if ((grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state25_blk <= ap_const_logic_0;

    ap_ST_fsm_state26_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state27_blk <= ap_const_logic_0;

    ap_ST_fsm_state28_blk_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_ap_done)
    begin
        if ((grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state30_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state30_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state30_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state31_blk <= ap_const_logic_0;

    ap_ST_fsm_state32_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state33_blk <= ap_const_logic_0;

    ap_ST_fsm_state34_blk_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_ap_done)
    begin
        if ((grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state35_blk <= ap_const_logic_0;

    ap_ST_fsm_state36_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state36_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state36_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state37_blk <= ap_const_logic_0;

    ap_ST_fsm_state38_blk_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_ap_done)
    begin
        if ((grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state38_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state38_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state40_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state40_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state40_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state41_blk <= ap_const_logic_0;

    ap_ST_fsm_state42_blk_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_ap_done)
    begin
        if ((grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state42_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state42_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_ap_done)
    begin
        if ((grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state60_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state60_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state60_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_fsm_state71_blk <= ap_const_logic_0;

    ap_ST_fsm_state72_blk_assign_proc : process(grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state72_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state72_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state73_blk <= ap_const_logic_0;
    ap_ST_fsm_state74_blk <= ap_const_logic_0;
    ap_ST_fsm_state75_blk <= ap_const_logic_0;

    ap_ST_fsm_state76_blk_assign_proc : process(grp_CNN_Pipeline_loop_detect_fu_956_ap_done)
    begin
        if ((grp_CNN_Pipeline_loop_detect_fu_956_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state76_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state76_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state77_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_ap_done)
    begin
        if ((grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state77)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state77)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_ap_start <= grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800_ap_start_reg;
    grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_ap_start <= grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814_ap_start_reg;
    grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_ap_start <= grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732_ap_start_reg;
    grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_ap_start <= grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834_ap_start_reg;
    grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_ap_start <= grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848_ap_start_reg;
    grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_ap_start <= grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746_ap_start_reg;
    grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_ap_start <= grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766_ap_start_reg;
    grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_ap_start <= grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871_ap_start_reg;
    grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_ap_start <= grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780_ap_start_reg;
    grp_CNN_Pipeline_loop_detect_fu_956_ap_start <= grp_CNN_Pipeline_loop_detect_fu_956_ap_start_reg;
    grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_ap_start <= grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740_ap_start_reg;
    grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_ap_start <= grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760_ap_start_reg;
    grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_ap_start <= grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774_ap_start_reg;
    grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_ap_start <= grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794_ap_start_reg;
    grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_ap_start <= grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808_ap_start_reg;
    grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_ap_start <= grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828_ap_start_reg;
    grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_ap_start <= grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842_ap_start_reg;
    grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_ap_start <= grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886_ap_start_reg;
    grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_ap_start <= grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_ap_start_reg;
    grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_ap_start <= grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724_ap_start_reg;
    grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_ap_start <= grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754_ap_start_reg;
    grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_ap_start <= grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788_ap_start_reg;
    grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_ap_start <= grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822_ap_start_reg;
    grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_ap_start <= grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856_ap_start_reg;

    out_Dense_address0_assign_proc : process(ap_CS_fsm_state73, grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_out_Dense_address0, grp_CNN_Pipeline_loop_detect_fu_956_out_Dense_address0, ap_CS_fsm_state72, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            out_Dense_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            out_Dense_address0 <= grp_CNN_Pipeline_loop_detect_fu_956_out_Dense_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            out_Dense_address0 <= grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_out_Dense_address0;
        else 
            out_Dense_address0 <= "XXX";
        end if; 
    end process;


    out_Dense_ce0_assign_proc : process(ap_CS_fsm_state73, grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_out_Dense_ce0, grp_CNN_Pipeline_loop_detect_fu_956_out_Dense_ce0, ap_CS_fsm_state72, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            out_Dense_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            out_Dense_ce0 <= grp_CNN_Pipeline_loop_detect_fu_956_out_Dense_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            out_Dense_ce0 <= grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_out_Dense_ce0;
        else 
            out_Dense_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_Dense_we0_assign_proc : process(grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_out_Dense_we0, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            out_Dense_we0 <= grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927_out_Dense_we0;
        else 
            out_Dense_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
