[
  {
    "author": [
      {
        "family": "Bardeen",
        "given": "J."
      },
      {
        "family": "Brattain",
        "given": "W.H."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Phys. Rev"
    ],
    "date": [
      "1948"
    ],
    "pages": [
      "230,"
    ],
    "title": [
      "The transistor: a semiconductor triode"
    ],
    "type": "article-journal",
    "volume": [
      "74"
    ]
  },
  {
    "author": [
      {
        "family": "Early",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Trans. Electron Dev"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "2468,"
    ],
    "title": [
      "Out to Murray Hill to play: an early history of transistors"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Ross",
        "given": "I.M."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "7,"
    ],
    "title": [
      "The invention of the transistor"
    ],
    "type": "article-journal",
    "volume": [
      "86"
    ]
  },
  {
    "author": [
      {
        "family": "Brinkman",
        "given": "W.F."
      },
      {
        "family": "Haggan",
        "given": "D.E."
      },
      {
        "family": "Troutman",
        "given": "W.W."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "1858,"
    ],
    "title": [
      "A history of the invention of the transistor and where it will lead us"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "No",
        "given": "U.S.Patent"
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Patent"
    ],
    "issue": [
      "3,029,366"
    ],
    "location": [
      "Massachusetts"
    ],
    "publisher": [
      "assigned to Sprague Electric Co"
    ],
    "title": [
      "3,025,589 assigned to the Fairchild Camera and Instrument Corp., New York, and U.S"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Kilby",
        "given": "J.S."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "109,"
    ],
    "title": [
      "The integrated circuit’s early history"
    ],
    "type": "article-journal",
    "volume": [
      "88"
    ]
  },
  {
    "author": [
      {
        "family": "Moore",
        "given": "G."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Electronics"
    ],
    "date": [
      "1965"
    ],
    "title": [
      "Cramming more components into integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Borkar",
        "given": "S."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proc. 13th Annu"
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "IEEE ASIC/SOC Conf"
    ],
    "title": [
      "Obeying Moore’s law beyond 0.18 micron [microprocessor design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sinha",
        "given": "A.K."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proc. IEEE First Int. Symp. Quality Electronic Design"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Extending Moore’s law through advances in semiconductor manufacturing equipment"
    ],
    "type": "article-journal",
    "volume": [
      "243"
    ]
  },
  {
    "citation-number": [
      "10."
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "The Semiconductor Industry Association"
    ],
    "type": null,
    "url": [
      "http://www.sia-online."
    ]
  },
  {
    "citation-number": [
      "11."
    ],
    "title": [
      "The International Technology Roadmap for Semiconductors"
    ],
    "type": null,
    "url": [
      "http://public.itrs."
    ]
  },
  {
    "author": [
      {
        "family": "Lilienfeld",
        "given": "J.E."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Patent"
    ],
    "date": [
      "1930"
    ],
    "title": [
      "U.S"
    ],
    "type": "article-journal",
    "volume": [
      "1,745,175"
    ]
  },
  {
    "author": [
      {
        "family": "Kahng",
        "given": "D."
      },
      {
        "family": "Atalla",
        "given": "M.M."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IRE Solid-State Device Research Conference"
    ],
    "date": [
      "1960"
    ],
    "location": [
      "Pittsburgh, PA"
    ],
    "publisher": [
      "Carnegie Institute of Technology"
    ],
    "title": [
      "Silicon-silicon dioxide field induced surface devices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Arns",
        "given": "R.G."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Eng. Sci. Educ. J"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "233,"
    ],
    "title": [
      "The other transistor: early history of the metal-oxide semiconductor field-effect transistor"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Davari",
        "given": "B."
      },
      {
        "family": "Koburger",
        "given": "C.W."
      },
      {
        "family": "Furukawa",
        "given": "T."
      },
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Noble",
        "given": "W."
      },
      {
        "family": "Megdanis",
        "given": "A."
      },
      {
        "family": "Warnock",
        "given": "J."
      },
      {
        "family": "Mauer",
        "given": "J."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "1988"
    ],
    "genre": [
      "IEDM Tech. Dig., 92–95,"
    ],
    "title": [
      "A variable-size shallow trench isolation technology with diffused sidewall doping for submicron CMOS"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Davari",
        "given": "B."
      },
      {
        "family": "Koburger",
        "given": "C.W."
      },
      {
        "family": "Schulz",
        "given": "R."
      },
      {
        "family": "Warnock",
        "given": "J.D."
      },
      {
        "family": "Furukawa",
        "given": "T."
      },
      {
        "family": "Jost",
        "given": "M."
      },
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Schwittek",
        "given": "W.G."
      },
      {
        "family": "DeBrosse",
        "given": "J.K."
      },
      {
        "family": "Kerbaugh",
        "given": "M.L."
      },
      {
        "family": "Mauer",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "IEDM Tech. Dig., 61–64,"
    ],
    "title": [
      "A new planarization technique using a combination of RIE and chemical mechanical polish"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "C.Y."
      },
      {
        "family": "Sun",
        "given": "J.Y.-C."
      },
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Oh",
        "given": "C.S."
      },
      {
        "family": "Angelucci",
        "given": "R."
      },
      {
        "family": "Davari",
        "given": "B."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1988"
    ],
    "genre": [
      "IEDM Tech. Dig., 705–708,"
    ],
    "title": [
      "Doping of n+ and p+ polysilicon in a dual-gate CMOS process"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Sun",
        "given": "J.Y.-C."
      },
      {
        "family": "Wong",
        "given": "C.Y."
      },
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Hsu",
        "given": "C."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "Tech. Dig.,"
    ],
    "pages": [
      "17–18,"
    ],
    "publisher": [
      "IEEE VLSI Technology Symp"
    ],
    "title": [
      "Study of boron penetration through thin oxide with p+ polysilicon gate"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Teal",
        "given": "G.K."
      },
      {
        "family": "Little",
        "given": "J.B."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Phys. Rev"
    ],
    "date": [
      "1950"
    ],
    "pages": [
      "647,"
    ],
    "title": [
      "Growth of germanium single crystals"
    ],
    "type": "article-journal",
    "volume": [
      "78"
    ]
  },
  {
    "author": [
      {
        "family": "Ren",
        "given": "C."
      },
      {
        "family": "Yu",
        "given": "H.Y."
      },
      {
        "family": "Kang",
        "given": "J.F."
      },
      {
        "family": "Wang",
        "given": "X.P."
      },
      {
        "family": "Ma",
        "given": "H.H.H."
      },
      {
        "family": "Yeo",
        "given": "Y.-C."
      },
      {
        "family": "Chan",
        "given": "D.S.H."
      },
      {
        "family": "Li",
        "given": "M.-F."
      },
      {
        "family": "Kwong",
        "given": "D.-L."
      }
    ],
    "citation-number": [
      "TAF-6987X_AYERS-09-0307-C002.ind64"
    ],
    "container-title": [
      "IEEE Electron Dev. Lett"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "580–582,"
    ],
    "title": [
      "64 8/22/09 7:25:23 PM Fabrication 65 6",
      "A dual-metal gate integration process for CMOS with sub-1-nm EOT HfO2 by using HfN replacement gate"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Song",
        "given": "S.-C."
      },
      {
        "family": "Zhang",
        "given": "Z."
      },
      {
        "family": "Huffman",
        "given": "C."
      },
      {
        "family": "Sim",
        "given": "J.H."
      },
      {
        "family": "Bae",
        "given": "S.H."
      },
      {
        "family": "Kirsch",
        "given": "P.D."
      },
      {
        "family": "Majhi",
        "given": "P."
      },
      {
        "family": "Choi",
        "given": "R."
      },
      {
        "family": "Moumen",
        "given": "N."
      },
      {
        "family": "Lee",
        "given": "B.H."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Trans. Electron Dev"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "979,"
    ],
    "title": [
      "Highly manufacturable advanced gate-stack technology for sub-45-nm self-aligned gate-first CMOSFETs"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Tsai",
        "given": "W."
      },
      {
        "family": "Ragnarsson",
        "given": "L.-A."
      },
      {
        "family": "Pantisano",
        "given": "L."
      },
      {
        "family": "Chen",
        "given": "P.J."
      },
      {
        "family": "Onsi",
        "given": "B."
      },
      {
        "family": "Schram",
        "given": "T."
      },
      {
        "family": "Cartier",
        "given": "E."
      },
      {
        "family": "Kerber",
        "given": "A."
      },
      {
        "family": "Young",
        "given": "E."
      },
      {
        "family": "Caymax",
        "given": "M."
      },
      {
        "family": "DeGendt",
        "given": "S."
      },
      {
        "family": "Heyns",
        "given": "M."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "2003"
    ],
    "genre": [
      "IEDM Tech. Dig., 311–314,"
    ],
    "title": [
      "Performance comparison of sub-1-nm sputtered TiN-HfO2 nMOS and pMOSFETs"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "J.H."
      },
      {
        "family": "Suh",
        "given": "Y.-S."
      },
      {
        "family": "Lazar",
        "given": "H."
      },
      {
        "family": "Jha",
        "given": "R."
      },
      {
        "family": "Gurganus",
        "given": "J."
      },
      {
        "family": "Lin",
        "given": "Y.X."
      },
      {
        "family": "Misra",
        "given": "V."
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "2003"
    ],
    "genre": [
      "IEDM Tech. Dig., 323–326,"
    ],
    "title": [
      "Compatibility of dual metal gate electrodes with high-κ dielectrics for CMOS"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Fukuda",
        "given": "H."
      },
      {
        "family": "Okazaki",
        "given": "S."
      },
      {
        "family": "Fritze",
        "given": "M."
      },
      {
        "family": "Chen",
        "given": "C.K."
      },
      {
        "family": "Astolfi",
        "given": "D.K."
      },
      {
        "family": "Yost",
        "given": "D.R."
      },
      {
        "family": "Burns",
        "given": "J.A."
      },
      {
        "family": "Chen",
        "given": "C.L."
      },
      {
        "family": "Gouker",
        "given": "P.M."
      },
      {
        "family": "Suntharalingam",
        "given": "V."
      },
      {
        "family": "Wyatt",
        "given": "P.W."
      },
      {
        "family": "Keast",
        "given": "C.L."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Symposium on VLSI Technology",
      "IEEE Circuits Dev. Mag"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "1995",
      "43,"
    ],
    "title": [
      "Analysis of critical dimension control for optical-, EB-, and x-ray lithography below the 0.2-μm region, Digest of Technical Papers 1995",
      "Enhanced resolution for future fabrication"
    ],
    "type": "article-journal",
    "volume": [
      "77",
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Harriott",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "366,"
    ],
    "title": [
      "Limits of lithography"
    ],
    "type": "article-journal",
    "volume": [
      "89"
    ]
  },
  {
    "author": [
      {
        "family": "Brunner",
        "given": "T."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Int. Electron Devices Meet"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Pushing the limits of lithography for IC production, Technical Digest 1997"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Hove",
        "given": "L.",
        "particle": "Van den"
      },
      {
        "family": "Goethals",
        "given": "A.M."
      },
      {
        "family": "Ronse",
        "given": "K."
      },
      {
        "family": "Bavel",
        "given": "M.",
        "particle": "Van"
      },
      {
        "family": "Vandenberghe",
        "given": "G."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Int. Electron Devices Meet"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Lithography for sub-90nm applications, Technical Digest 2002"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Matsuo",
        "given": "T."
      },
      {
        "family": "Endo",
        "given": "M."
      },
      {
        "family": "Kishimura",
        "given": "S."
      },
      {
        "family": "Misaka",
        "given": "A."
      },
      {
        "family": "Sasago",
        "given": "M."
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "VLSI Tech"
    ],
    "title": [
      "Lithography solution for 65-nm node system LSIs, Digest of Technical Papers 2002, Symp"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Pugh",
        "given": "G."
      },
      {
        "family": "Canning",
        "given": "J."
      },
      {
        "family": "Roman",
        "given": "B."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proc. 1998 IEEE Custom IC Conf"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Impact of high resolution lithography on IC mask design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zacharias",
        "given": "A."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Trans. Components Hybrids Manufact. Technol"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "118,"
    ],
    "title": [
      "X-ray lithography for integrated circuit development and manufacturing"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Murphy",
        "given": "J.B."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proc. 1989 Particle Accelerator Conf"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "757,"
    ],
    "title": [
      "X-ray lithography sources: A review"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Maldonado",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Conf. Rec. 1991 IEEE Particle Accelerator Conf"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "Overview of x-ray lithography at IBM using a compact storage ring"
    ],
    "type": "chapter",
    "volume": [
      "542"
    ]
  },
  {
    "author": [
      {
        "family": "Longo",
        "given": "R."
      },
      {
        "family": "Chaloux",
        "given": "S."
      },
      {
        "family": "Chen",
        "given": "A."
      },
      {
        "family": "Krasnoperova",
        "given": "A."
      },
      {
        "family": "Lee",
        "given": "S."
      },
      {
        "family": "Murphy",
        "given": "G."
      },
      {
        "family": "Thomas",
        "given": "A."
      },
      {
        "family": "Wasik",
        "given": "C."
      },
      {
        "family": "Weybright",
        "given": "M."
      },
      {
        "family": "Bronner",
        "given": "G."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "VLSI Tech"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "An evaluation of x-ray lithography using a 0.175 μm (0.245 μm2 cell area) 1 Gb DRAM technology, Digest of Technical Papers 1998, Symp"
    ],
    "type": "article-journal",
    "volume": [
      "82"
    ]
  },
  {
    "author": [
      {
        "family": "Nakayama",
        "given": "Y."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Int. Microprocess Nanotechnol. Conf"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Recent progress and future developments in EB mask writing for x-ray lithography, Digest Papers 1999"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Uchiyama",
        "given": "S."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proc",
      "Conf. Microelectronic Test Struct"
    ],
    "date": [
      "1998",
      "1998"
    ],
    "title": [
      "Current status and issues of x-ray masks",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "61"
    ]
  },
  {
    "author": [
      {
        "family": "Mizusawa",
        "given": "N."
      },
      {
        "family": "Uda",
        "given": "K."
      },
      {
        "family": "Tanaka",
        "given": "Y."
      },
      {
        "family": "Ohta",
        "given": "H."
      },
      {
        "family": "Watanabe",
        "given": "Y."
      }
    ],
    "citation-number": [
      "TAF-6987X_AYERS-09-0307-C002.ind65"
    ],
    "container-title": [
      "Int"
    ],
    "title": [
      "65 8/22/09 7:25:23 PM 66 Digital Integrated Circuits 22",
      "Technology and performance of x-ray stepper for volume production, Digest Papers 2000"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "given": "Microprocess"
      }
    ],
    "container-title": [
      "Conf"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Nanotechnol"
    ],
    "type": "article-journal",
    "volume": [
      "108"
    ]
  },
  {
    "author": [
      {
        "family": "Fukuda",
        "given": "M."
      },
      {
        "family": "Taguchi",
        "given": "T."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Int. Microprocess. Nanotechnol. Conf"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Performance of x-ray stepper for next-generation lithography, Digest Papers 1999"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Harriott",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proc. 1999 Particle Accelerator Conf"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "SCALPEL: projection electron beam lithography"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Melngailis",
        "given": "J."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proc. 8th University/Government/Industry Microelectronics Symp"
    ],
    "date": [
      "1989"
    ],
    "title": [
      "Focused ion beam lithography and implantation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "Y.S."
      },
      {
        "family": "Hong",
        "given": "W."
      },
      {
        "family": "Woo",
        "given": "H.J."
      },
      {
        "family": "Choi",
        "given": "H.W."
      },
      {
        "family": "Kim",
        "given": "K.D."
      },
      {
        "family": "Lee",
        "given": "S."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Int. Microprocess. Nanotechnol. Conf"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Ion beam lithography using membrane masks, Digest Papers 2001"
    ],
    "type": "article-journal",
    "volume": [
      "148"
    ]
  },
  {
    "author": [
      {
        "family": "Buchmann",
        "given": "L.-M."
      },
      {
        "family": "Schnakenberg",
        "given": "U."
      },
      {
        "family": "Torkler",
        "given": "M."
      },
      {
        "family": "Loschner",
        "given": "H."
      },
      {
        "family": "Stengl",
        "given": "G."
      },
      {
        "family": "Traher",
        "given": "C."
      },
      {
        "family": "Fallmann",
        "given": "W."
      },
      {
        "family": "Stangl",
        "given": "G."
      },
      {
        "family": "Cekan",
        "given": "E."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proc. 1992 IEEE Microelectro. Mechan"
    ],
    "date": [
      "1992"
    ],
    "publisher": [
      "Syst"
    ],
    "title": [
      "Lithography with high depth of focus by an ion projection system"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "28."
    ],
    "genre": [
      "Sub-0.1μm patterning characteris-"
    ],
    "location": [
      "Paek, S.W., Park, S.-H., Lee, H.Y., Chung, H.B"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Gwyn",
        "given": "C.W."
      },
      {
        "family": "Stulen",
        "given": "R.H."
      },
      {
        "family": "Sweeney",
        "given": "D.W."
      },
      {
        "family": "Attwood",
        "given": "D.T."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "J. Vac. Sci. Technol. B"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "3142,"
    ],
    "title": [
      "Extreme ultraviolet lithography"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Owa",
        "given": "S."
      },
      {
        "family": "Shiraishi",
        "given": "N."
      },
      {
        "family": "Omura",
        "given": "Y."
      },
      {
        "family": "Aoki",
        "given": "T."
      },
      {
        "family": "Matsumoto",
        "given": "Y."
      },
      {
        "family": "Hatasawa",
        "given": "M."
      },
      {
        "family": "Mori",
        "given": "T."
      },
      {
        "family": "Tanaka",
        "given": "I."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Proc",
      "Microprocess. Nanotechnol. Conf"
    ],
    "date": [
      "2001",
      "2001"
    ],
    "title": [
      "Development of F2 exposure tools",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "308"
    ]
  },
  {
    "citation-number": [
      "39."
    ],
    "location": [
      "CA"
    ],
    "publisher": [
      "Marina del Rey"
    ],
    "title": [
      "The MOSIS Service"
    ],
    "type": "book",
    "url": [
      "http://www.mosis.com."
    ]
  },
  {
    "author": [
      {
        "family": "Cohen",
        "given": "E.R."
      },
      {
        "family": "Taylor",
        "given": "B.N."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "CODATA Bulletin"
    ],
    "date": [
      "1986"
    ],
    "location": [
      "Pergamon, Elmsford, NY"
    ],
    "title": [
      "The 1986 adjustment to the Fundamental Physical Constants, report of the Committee on Data for Science and Technology of the International Council of Scientific Unions (CODATA) Task Group on Fundamental Constants"
    ],
    "type": "article-journal",
    "volume": [
      "63"
    ]
  },
  {
    "author": [
      {
        "family": "Cohen",
        "given": "M.L."
      },
      {
        "family": "Chelikowsky",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1988"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "Berlin"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "Electronic structure and optical properties of semiconductors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bulucea",
        "given": "C."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Solid-State Electron"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "489–493,"
    ],
    "title": [
      "Recalculation of Irvin’s resistivity curves for diffused layers in silicon using updated bulk resistivity data"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Jacoboni",
        "given": "C."
      },
      {
        "family": "Canali",
        "given": "C."
      },
      {
        "family": "Ottaviani",
        "given": "G."
      },
      {
        "family": "Quaranta",
        "given": "A.A."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Solid-State Electron"
    ],
    "date": [
      "1977"
    ],
    "pages": [
      "77–89,"
    ],
    "title": [
      "A review of some charge transport properties of silicon"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "P."
      },
      {
        "family": "Inoue",
        "given": "M."
      },
      {
        "family": "Frey",
        "given": "J."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Appl. Phys. Lett"
    ],
    "date": [
      "1980"
    ],
    "pages": [
      "797–799,"
    ],
    "title": [
      "Electron velocity in Si and GaAs at very high electric fields"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Shockley",
        "given": "W."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Bell Sys. Tech. J"
    ],
    "date": [
      "1949"
    ],
    "pages": [
      "435,"
    ],
    "title": [
      "The theory of p-n junctions in semiconductors and p-n junction transistors"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Shockley",
        "given": "W."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "1950"
    ],
    "location": [
      "Princeton, NJ"
    ],
    "publisher": [
      "Van Nostrand"
    ],
    "title": [
      "Electrons and holes in semiconductors, D"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sah",
        "given": "C.T."
      },
      {
        "family": "Noyce",
        "given": "R.N."
      },
      {
        "family": "Shockley",
        "given": "W."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proc. IRE"
    ],
    "date": [
      "1957"
    ],
    "pages": [
      "1228–1243,"
    ],
    "title": [
      "Carrier generation and recombination in p-n junctions and p-n junction characteristics"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Moll",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proc. IRE"
    ],
    "date": [
      "1958"
    ],
    "pages": [
      "1076–1082,"
    ],
    "title": [
      "The evolution of the theory of the current-voltage characteristics of p-n junctions"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Ghandhi",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "1968"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "The theory and practice of microelectronics"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ghandhi",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "11."
    ],
    "date": [
      "1977"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Semiconductor power devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Nicollian",
        "given": "E.H."
      },
      {
        "family": "Brews",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "1982"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "MOS physics and technology"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Brews",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Applied Solid State Science"
    ],
    "date": [
      "1981"
    ],
    "editor": [
      {
        "family": "Kahng",
        "given": "D."
      }
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Academic"
    ],
    "title": [
      "Physics of the MOS transistor"
    ],
    "type": "article-journal",
    "volume": [
      "Supplement 2A"
    ]
  },
  {
    "author": [
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Ning",
        "given": "T.H."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Fundamentals of modern VLSI devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Pao",
        "given": "H.C."
      },
      {
        "family": "Sah",
        "given": "C.T."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Solid-State Electron"
    ],
    "date": [
      "1966"
    ],
    "pages": [
      "927,"
    ],
    "title": [
      "Effects of diffusion current on characteristics of metaloxide (insulator)-semiconductor transistors"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Brews",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Solid-State Electron"
    ],
    "date": [
      "1978"
    ],
    "pages": [
      "345,"
    ],
    "title": [
      "A charge sheet model of the MOSFET"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Yau",
        "given": "L.D."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Solid-State Electron"
    ],
    "date": [
      "1974"
    ],
    "pages": [
      "1059,"
    ],
    "title": [
      "A simple theory to predict the threshold voltage of short-channel IGFETs"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Troutman",
        "given": "R.R."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Trans. Electron. Dev"
    ],
    "date": [
      "1979"
    ],
    "pages": [
      "461,"
    ],
    "title": [
      "VLSI limitations from drain-induced barrier lowering"
    ],
    "type": "article-journal",
    "volume": [
      "ED-26"
    ]
  },
  {
    "author": [
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Hsu",
        "given": "C.H."
      },
      {
        "family": "Wu",
        "given": "B."
      },
      {
        "family": "Kiehl",
        "given": "R."
      },
      {
        "family": "Davari",
        "given": "B."
      },
      {
        "family": "Shahidi",
        "given": "G."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Solid-State Electron"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "1085,"
    ],
    "title": [
      "Saturation transconductance of deep-submicron-channel MOSFETs"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Caughey",
        "given": "D.M."
      },
      {
        "family": "Thomas",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "1967"
    ],
    "pages": [
      "2192,"
    ],
    "title": [
      "Carrier mobilities in silicon empirically related to doping and field"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "author": [
      {
        "family": "Taylor",
        "given": "G.W."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Bell Labs. Tech. J"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "1325,"
    ],
    "title": [
      "Velocity saturated characteristics of short-channel MOSFETs"
    ],
    "type": "article-journal",
    "volume": [
      "63"
    ]
  },
  {
    "author": [
      {
        "family": "Pang",
        "given": "Y.-S."
      },
      {
        "family": "Brews",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "TAF-6987X_AYERS-09-0307-C004.ind160"
    ],
    "container-title": [
      "IEEE Trans. Electron Dev"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "832,"
    ],
    "title": [
      "160 8/22/09 3:25:34 PM The MOS Transistor 161 11",
      "Models for subthreshold and above-threshold currents in 0.1-μm pocket n-MOSFETs for low-voltage applications"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "VLSI Circuits"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "BSIM model for circuit design using advanced technologies, Digest of Technical Papers 2001, Symp"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "Y."
      },
      {
        "family": "Jeng",
        "given": "M.-C."
      },
      {
        "family": "Liu",
        "given": "Z."
      },
      {
        "family": "Huang",
        "given": "J."
      },
      {
        "family": "Chan",
        "given": "M."
      },
      {
        "family": "Chen",
        "given": "K."
      },
      {
        "family": "Ko",
        "given": "P.K."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Trans. Electron Dev"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "A physical and scalable I-V model in BSIM3v3 for analog/digital circuit simulation"
    ],
    "type": "article-journal",
    "volume": [
      "277"
    ]
  },
  {
    "author": [
      {
        "family": "Gowda",
        "given": "S.M."
      },
      {
        "family": "Sheu",
        "given": "B.J."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design Integrated Circ. Syst"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "1166,"
    ],
    "title": [
      "BSIM plus: an advanced SPICE model for submicron MOS VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Arora",
        "given": "N."
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Vienna"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "MOSFET models for VLSI circuit simulation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sheu",
        "given": "B.J."
      },
      {
        "family": "Scharfetter",
        "given": "D.L."
      },
      {
        "family": "Ko",
        "given": "P.K."
      },
      {
        "family": "Jeng",
        "given": "M.C."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "558,"
    ],
    "title": [
      "BSIM Berkeley shortchannel IGFET model"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "citation-number": [
      "17."
    ],
    "location": [
      "Berkeley, CA"
    ],
    "publisher": [
      "University of California"
    ],
    "type": "book",
    "url": [
      "http://www.berkeley.edu."
    ]
  },
  {
    "author": [
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Computing Sci. Engr"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "20,"
    ],
    "title": [
      "Beyond Moore’s Law: The interconnect era"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Goel",
        "given": "A.K."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proc. 1st IEEE Conf"
    ],
    "date": [
      "2001"
    ],
    "publisher": [
      "Nanotechnol"
    ],
    "title": [
      "Nanotechnology circuit design: The “interconnect problem"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "J.A."
      },
      {
        "family": "Venkatesan",
        "given": "R."
      },
      {
        "family": "Kaloyeros",
        "given": "A."
      },
      {
        "family": "Beylansky",
        "given": "M."
      },
      {
        "family": "Souri",
        "given": "S.J."
      },
      {
        "family": "Banerjee",
        "given": "K."
      },
      {
        "family": "Saraswat",
        "given": "K.C."
      },
      {
        "family": "Rahman",
        "given": "A."
      },
      {
        "family": "Reif",
        "given": "R."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "305,"
    ],
    "title": [
      "Interconnect limits on gigascale integration (GSI) in the 21st century"
    ],
    "type": "article-journal",
    "volume": [
      "89"
    ]
  },
  {
    "author": [
      {
        "family": "Mangaser",
        "given": "R."
      },
      {
        "family": "Rose",
        "given": "K."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proc. 1998 IEEE Interconnect Technol. Conf"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Estimating interconnect performance for a new National Technology Roadmap for Semiconductors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Toulouse",
        "given": "A."
      },
      {
        "family": "Bernard",
        "given": "D."
      },
      {
        "family": "Landrault",
        "given": "C."
      },
      {
        "family": "Nouet",
        "given": "P."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proc",
      "Test. Eur. Conf"
    ],
    "date": [
      "1999",
      "1999"
    ],
    "title": [
      "Efficient 3D modeling for extraction of interconnect capacitances in deep submicron dense layouts",
      "Design Automat"
    ],
    "type": "article-journal",
    "volume": [
      "576"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "K.-J."
      },
      {
        "family": "Oh",
        "given": "S.-Y."
      },
      {
        "family": "Lee",
        "given": "K."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proc. 8th VLSI Multilevel Interconnection Conf"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "HIVE: an express and accurate interconnect capacitance extractor for submicron multilevel conductor systems"
    ],
    "type": "paper-conference",
    "volume": [
      "359"
    ]
  },
  {
    "author": [
      {
        "family": "Choudhury",
        "given": "U."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proc. 1991 IEEE Custom IC Conf"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "8 6 1,"
    ],
    "title": [
      "An analytical-model generator for interconnect capacitances"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yuan",
        "given": "J."
      },
      {
        "family": "Trick",
        "given": "T.N."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Electron Dev. Lett"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "391–393,"
    ],
    "title": [
      "A simple formula for the estimation of capacitance of two-dimensional interconnects in VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "EDL-3"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "S.-Q."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proc. 5th Int. Solid-State IC Technol. Conf"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Spin-on dielectric films—A general overview"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "K.J.",
        "given": "Jeng"
      },
      {
        "family": "S.-P.",
        "given": "Eissa"
      },
      {
        "family": "M.",
        "given": "Gaynor"
      },
      {
        "family": "J."
      },
      {
        "family": "Nguyen",
        "given": "H."
      }
    ],
    "container-title": [
      "European Workshop. Mater. Adv. Metall"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Taylor"
    ],
    "pages": [
      "–6987 –09–0307 007 331 331 8 22 09"
    ],
    "title": [
      "3:28:35 PM 332 Digital Integrated Circuits 10",
      "Polymers for high performance interconnects, Abstract Booklet 1997"
    ],
    "type": "article-journal",
    "volume": [
      "59"
    ]
  },
  {
    "author": [
      {
        "family": "Ruelke",
        "given": "H."
      },
      {
        "family": "Streck",
        "given": "C."
      },
      {
        "family": "Hohage",
        "given": "J."
      },
      {
        "family": "Weiher-Telford",
        "given": "S."
      },
      {
        "family": "Chretrien",
        "given": "O."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proc. 2002 IEEE Conf. Adv"
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "Semiconductor Manufact"
    ],
    "title": [
      "Manufacturing implementation of low-κ dielectrics for copper damascene technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "P.W."
      },
      {
        "family": "Lang",
        "given": "Chi-I."
      },
      {
        "family": "Sugiarto",
        "given": "D."
      },
      {
        "family": "Xia",
        "given": "Li-Qun"
      },
      {
        "family": "Gotuaco",
        "given": "M."
      },
      {
        "family": "Yieh",
        "given": "E."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proc. 6th Int. Conf"
    ],
    "date": [
      "2001"
    ],
    "publisher": [
      "Solid-State IC Technol"
    ],
    "title": [
      "Multigeneration CVD low κ films for 0.13 μm and beyond"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mosig",
        "given": "K."
      },
      {
        "family": "Jacobs",
        "given": "T."
      },
      {
        "family": "Kofron",
        "given": "P."
      },
      {
        "family": "Daniels",
        "given": "M."
      },
      {
        "family": "Brennan",
        "given": "K."
      },
      {
        "family": "Gonzales",
        "given": "A."
      },
      {
        "family": "Augur",
        "given": "R."
      },
      {
        "family": "Wetzel",
        "given": "J."
      },
      {
        "family": "Havemann",
        "given": "R."
      },
      {
        "family": "Shiota",
        "given": "A."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proc. 2001 IEEE Interconnect Technol. Conf"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Single and dual damascene integration of a spin-on porous ultra low-κ material"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kawakami",
        "given": "N."
      },
      {
        "family": "Fukumoto",
        "given": "Y."
      },
      {
        "family": "Kinoshita",
        "given": "T."
      },
      {
        "family": "Suzuki",
        "given": "K."
      },
      {
        "family": "Inoue",
        "given": "K.-I."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proc. IEEE Interconnect Technol. Conf"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "A super low-κ (κ = 1.1) silica aerogel film using supercritical drying technique"
    ],
    "type": "article-journal",
    "volume": [
      "143"
    ]
  },
  {
    "author": [
      {
        "family": "Naik",
        "given": "M."
      },
      {
        "family": "Parikh",
        "given": "S."
      },
      {
        "family": "Li",
        "given": "P."
      },
      {
        "family": "Educato",
        "given": "J."
      },
      {
        "family": "Cheung",
        "given": "D."
      },
      {
        "family": "Hashim",
        "given": "I."
      },
      {
        "family": "Hey",
        "given": "P."
      },
      {
        "family": "Jenq",
        "given": "S."
      },
      {
        "family": "Pan",
        "given": "T."
      },
      {
        "family": "Redeker",
        "given": "F."
      },
      {
        "family": "Rana",
        "given": "V."
      },
      {
        "family": "Tang",
        "given": "B."
      },
      {
        "family": "Yost",
        "given": "D."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Int. Conf. Interconnect Technol"
    ],
    "date": [
      "1999",
      "1999"
    ],
    "title": [
      "Process integration of double level copper-low κ (κ = 2.8) interconnect"
    ],
    "type": "article-journal",
    "volume": [
      "181"
    ]
  },
  {
    "author": [
      {
        "family": "Lin-Hendel",
        "given": "C.G."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proc. 1990 IEEE Int. Conf"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Computer Design"
    ],
    "publisher": [
      "VLSI Computers Processors"
    ],
    "title": [
      "Accurate interconnect modeling for high frequency LSI/VLSI circuits and systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ismail",
        "given": "Y.I."
      },
      {
        "family": "Friedman",
        "given": "E.G."
      },
      {
        "family": "Neves",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design Integrated Circuits Syst"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "83,"
    ],
    "title": [
      "Equivalent Elmore delay for RLC trees"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "J.A."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Symp. VLSI Technol"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Compact distributed RLC models for multilevel interconnect networks, Digest of Technical Papers 1999"
    ],
    "type": "article-journal",
    "volume": [
      "165"
    ]
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "J.A."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Trans. Electron Dev"
    ],
    "date": [
      "2078"
    ],
    "title": [
      "Compact distributed RLC interconnect models. Part II. Coupled line transient expressions and peak crosstalk in multilevel networks"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Venkatesan",
        "given": "R."
      },
      {
        "family": "Davis",
        "given": "J.A."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE Trans. Electron Dev"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "1081,"
    ],
    "title": [
      "Compact distributed RLC interconnect models. Part III. Transients in single and coupled lines with capacitive load termination"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Venkatesan",
        "given": "R."
      },
      {
        "family": "Davis",
        "given": "J.A."
      },
      {
        "family": "J.D",
        "given": "Meindl"
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE Trans. Electron Dev"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "1094,"
    ],
    "title": [
      "Compact distributed RLC interconnect models. Part IV. Unified models for time delay, crosstalk, and repeater insertion"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Elmore",
        "given": "E."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "J. Appl. Physiol"
    ],
    "date": [
      "1948"
    ],
    "title": [
      "The transient response of damped linear networks with particular regard to wideband amplifiers"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "author": [
      {
        "family": "Yamakoshi",
        "given": "K."
      },
      {
        "family": "Ino",
        "given": "M."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Electronics Lett"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "617,"
    ],
    "title": [
      "Generalised Elmore delay expression for distributed RC tree networks"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Abou-Seido",
        "given": "A.I."
      },
      {
        "family": "Nowak",
        "given": "B."
      },
      {
        "family": "Chu",
        "given": "C."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proc. 2002 IEEE Int. Conf"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Computer Design"
    ],
    "publisher": [
      "VLSI Computers Processors"
    ],
    "title": [
      "Fitted Elmore delay: a simple and accurate interconnect delay model"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Adler",
        "given": "V."
      },
      {
        "family": "Friedman",
        "given": "E."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE Trans. Circ. Sys. I Fund. Theory App"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "1,"
    ],
    "title": [
      "Uniform repeater insertion in RC trees"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Baker",
        "given": "R.J."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2007"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "Piscataway, NJ"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "CMOS circuit design, layout, and simulation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Karnik",
        "given": "T."
      },
      {
        "family": "Hazucha",
        "given": "P."
      },
      {
        "family": "Patel",
        "given": "J."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Trans. Depend. Secure Computing"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "128–143,"
    ],
    "title": [
      "Characterization of soft errors caused by single event upsets in CMOS processes"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Fishburn",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "945–951,"
    ],
    "title": [
      "Clock skew optimization"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Kuo",
        "given": "J.B."
      },
      {
        "family": "Chiang",
        "given": "C.S."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Trans. Circuits Syst"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "974–977,"
    ],
    "title": [
      "Charge sharing problems in dynamic logic circuits: BiCMOS versus CMOS and a 1.5V BiCMOS dynamic logic circuit free from charge sharing problems"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Krambeck",
        "given": "R.H."
      },
      {
        "family": "Lee",
        "given": "C.M."
      },
      {
        "family": "Law",
        "given": "H.-F.S."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "614–619,"
    ],
    "title": [
      "High-speed compact circuits with CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Kernhof",
        "given": "J."
      },
      {
        "family": "Beunder",
        "given": "M.A."
      },
      {
        "family": "Hoefflinger",
        "given": "B."
      },
      {
        "family": "Haas",
        "given": "W."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "570–575,"
    ],
    "title": [
      "High-speed CMOS adder and multiplier modules for digital signal processing in a semicustom environment"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Tong",
        "given": "Q."
      },
      {
        "family": "Jha",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "877–880,"
    ],
    "title": [
      "Testing of zipper CMOS logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Schrom",
        "given": "G."
      },
      {
        "family": "Selberherr",
        "given": "S."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Semiconductor Conf"
    ],
    "date": [
      "1996",
      "1996"
    ],
    "title": [
      "Ultra-low-power CMOS technologies",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "237"
    ]
  },
  {
    "author": [
      {
        "family": "Sandararajan",
        "given": "V."
      },
      {
        "family": "Parhi",
        "given": "K.K."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proc. 36th Design Automation Conf"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Synthesis of low power CMOS VLSI circuits using dual supply voltages"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Qu",
        "given": "G."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Conf. Computer Aided Design"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "What is the limit of energy saving by dynamic voltage scaling? IEEE/ ACM 2001 Int"
    ],
    "type": "article-journal",
    "volume": [
      "560"
    ]
  },
  {
    "author": [
      {
        "family": "Nowka",
        "given": "K."
      },
      {
        "family": "Carpenter",
        "given": "G."
      },
      {
        "family": "Mac Donald",
        "given": "E."
      },
      {
        "family": "Ngo",
        "given": "H."
      },
      {
        "family": "Brock",
        "given": "B."
      },
      {
        "family": "Ishii",
        "given": "K."
      },
      {
        "family": "Nguyen",
        "given": "T."
      },
      {
        "family": "Burns",
        "given": "J."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE",
      "Solid-State Circuits Conf"
    ],
    "date": [
      "2002",
      "2002"
    ],
    "title": [
      "A 0.9 V to 1.95 V dynamic voltage-scalable and frequency-scalable 32 b PowerPC processor, Digest of Technical Papers",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "340"
    ]
  },
  {
    "author": [
      {
        "family": "Burd",
        "given": "T.D."
      },
      {
        "family": "Pering",
        "given": "T.A."
      },
      {
        "family": "Stratakos",
        "given": "A.J."
      },
      {
        "family": "Brodersen",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "1571,"
    ],
    "title": [
      "A dynamic voltage scaled microprocessor system"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Chung",
        "given": "E.-Y."
      },
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "container-title": [
      "7:27:25 PM Low-Power CMOS",
      "Proc. 2002 Int. Symp"
    ],
    "pages": [
      "–6987 –09–0307– 009 400 400 8 22 09",
      "401 6"
    ],
    "title": [
      "Contents provider-assisted dynamic voltage scaling for low energy multimedia applications"
    ],
    "type": "paper-conference"
  },
  {
    "container-title": [
      "Low Power Electronics Design"
    ],
    "date": [
      "2002"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Kuroda",
        "given": "T."
      },
      {
        "family": "Hamada",
        "given": "M."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "652,"
    ],
    "title": [
      "Low-power CMOS digital design with dual embedded adaptive power supplies"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Burd",
        "given": "T.D."
      },
      {
        "family": "Brodersen",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proc",
      "Symp. Low Power Electronics Design"
    ],
    "date": [
      "2000",
      "2000"
    ],
    "title": [
      "Design issues for dynamic voltage scaling",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Sun",
        "given": "S.W."
      },
      {
        "family": "Tsui",
        "given": "P.G.Y."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proc. 1994 IEEE Custom Integrated Circuits Conf"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "Limitation of CMOS supply-voltage scaling by MOSFET threshold-voltage variation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tschanz",
        "given": "J.W."
      },
      {
        "family": "Kao",
        "given": "J.T."
      },
      {
        "family": "Narendra",
        "given": "S.G."
      },
      {
        "family": "Nair",
        "given": "R."
      },
      {
        "family": "Antoniadis",
        "given": "D.A."
      },
      {
        "family": "Chandrakasan",
        "given": "A.P."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "1396,"
    ],
    "title": [
      "Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Kachi",
        "given": "T."
      },
      {
        "family": "Kaga",
        "given": "T."
      },
      {
        "family": "Wakahara",
        "given": "S."
      },
      {
        "family": "Hisamoto",
        "given": "D."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "VLSI Technol"
    ],
    "date": [
      "1996",
      "1996"
    ],
    "title": [
      "Variable threshold-voltage SOI CMOSFETs with implanted back-gate electrodes for power-managed lowpower and high-speed sub-1-V ULSIs, Digest of Technical Papers",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "124"
    ]
  },
  {
    "author": [
      {
        "family": "Harada",
        "given": "M."
      },
      {
        "family": "Douseki",
        "given": "T."
      },
      {
        "family": "Tsuchiya",
        "given": "T."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "VLSI Technol"
    ],
    "date": [
      "1996",
      "1996"
    ],
    "title": [
      "Suppression of threshold voltage variation in MTCMOS/SIMOX circuit operating below 0.5 V, Digest of Technical Papers",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "96"
    ]
  },
  {
    "author": [
      {
        "family": "Inukai",
        "given": "T."
      },
      {
        "family": "Hiramoto",
        "given": "T."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Symp. Low Power Electronics Design"
    ],
    "date": [
      "2001",
      "2001"
    ],
    "title": [
      "Variable threshold voltage CMOS (VTCMOS) in series connected circuits",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "201"
    ]
  },
  {
    "author": [
      {
        "family": "Sakurai",
        "given": "T."
      },
      {
        "family": "Kawaguchi",
        "given": "H."
      },
      {
        "family": "Kuroda",
        "given": "T."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proc",
      "Symp. Low Power Electronics Design"
    ],
    "date": [
      "1997",
      "1997"
    ],
    "title": [
      "Low-power CMOS design through VTH control and low-swing circuits",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Wei",
        "given": "L."
      },
      {
        "family": "Chen",
        "given": "Z."
      },
      {
        "family": "Johnson",
        "given": "M."
      },
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proc. 1998 Design Automation Conf"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Design and optimization of low voltage high performance dual threshold CMOS circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tripathi",
        "given": "N."
      },
      {
        "family": "Bhosle",
        "given": "A."
      },
      {
        "family": "Samanta",
        "given": "D."
      },
      {
        "family": "Pal",
        "given": "A."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Conf. VLSI Design"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Optimal assignment of high threshold voltage for synthesizing dual threshold CMOS circuits. 14th Int"
    ],
    "type": "article-journal",
    "volume": [
      "227"
    ]
  },
  {
    "author": [
      {
        "family": "Adan",
        "given": "A.O."
      },
      {
        "family": "Naka",
        "given": "T."
      },
      {
        "family": "Kagisawa",
        "given": "A."
      },
      {
        "family": "Shimizu",
        "given": "H."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proc. 1998 SOI Conf"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "SOI as a mainstream IC technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Assaderaghi",
        "given": "F."
      },
      {
        "family": "Shahidi",
        "given": "G."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proc. 2000 IEEE Int"
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "SOI at IBM: current status of technology, modeling, design, and the outlook for the 0.1 μm generation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kawamura",
        "given": "S."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proc. 1993 IEEE Int"
    ],
    "date": [
      "1993"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "Ultra-thin-film SOI technology and its application to next generation CMOS devices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proc. 1998 IEEE Int"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "SOI and device scaling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aoki",
        "given": "T."
      },
      {
        "family": "Tomizawa",
        "given": "M."
      },
      {
        "family": "Yoshii",
        "given": "A."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE Trans. Electron Dev"
    ],
    "date": [
      "1898"
    ],
    "pages": [
      "1725,"
    ],
    "title": [
      "Design considerations for thin-film SOI/ CMOS device structures"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Auberton-Herve",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Electron Dev. Meet"
    ],
    "date": [
      "1996",
      "1996"
    ],
    "title": [
      "SOI: materials to systems",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Mathew",
        "given": "S.K."
      },
      {
        "family": "Krishnamurthy",
        "given": "R.K."
      },
      {
        "family": "Anders",
        "given": "M.A."
      },
      {
        "family": "Rios",
        "given": "R."
      },
      {
        "family": "Mistry",
        "given": "K.R."
      },
      {
        "family": "Soumyanath",
        "given": "K."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "1636,"
    ],
    "title": [
      "Sub-500-ps 64-b ALUs in 0.18-μm SOI/bulk CMOS: design and scaling trends"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Yoshino",
        "given": "A."
      },
      {
        "family": "Kumagai",
        "given": "K."
      },
      {
        "family": "Kurosawa",
        "given": "S."
      },
      {
        "family": "Itoh",
        "given": "H."
      },
      {
        "family": "Okumura",
        "given": "K."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proc. 1993 IEEE Int"
    ],
    "date": [
      "1993"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "Design methodology for low power, high-speed CMOS devices utilizing SOI technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wei",
        "given": "L."
      },
      {
        "family": "Chen",
        "given": "Z."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proc. 1998 IEEE Int"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "Design and optimization of double-gate SOI MOSFETs for low voltage low power circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fossum",
        "given": "J.G."
      },
      {
        "family": "Choi",
        "given": "J.-Y."
      },
      {
        "family": "Sundaresan",
        "given": "R."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE Trans. Electron Dev"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "724,"
    ],
    "title": [
      "SOI design for competitive CMOS VLSI"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "J.-W."
      },
      {
        "family": "Kim",
        "given": "H.-K."
      },
      {
        "family": "Oh",
        "given": "J.-H."
      },
      {
        "family": "Yang",
        "given": "J.-W."
      },
      {
        "family": "Lee",
        "given": "W.-C."
      },
      {
        "family": "Kim",
        "given": "J.-S."
      },
      {
        "family": "Oh",
        "given": "M.-R."
      },
      {
        "family": "Koh",
        "given": "Y.-H."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proc. 1998 IEEE Int"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "A new SOI MOSFET for low power applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shahidi",
        "given": "G."
      },
      {
        "family": "Ajmera",
        "given": "A."
      },
      {
        "family": "Assaderaghi",
        "given": "F."
      },
      {
        "family": "Bolam",
        "given": "R."
      },
      {
        "family": "Bryant",
        "given": "A."
      },
      {
        "family": "Coffey",
        "given": "M."
      },
      {
        "family": "Hovel",
        "given": "H."
      },
      {
        "family": "Lasky",
        "given": "J."
      },
      {
        "family": "Leobandung",
        "given": "E."
      },
      {
        "family": "Lo",
        "given": "H.-S."
      },
      {
        "family": "Maloney",
        "given": "M."
      },
      {
        "family": "Moy",
        "given": "D."
      },
      {
        "family": "Rausch",
        "given": "W."
      },
      {
        "family": "Sadana",
        "given": "D."
      },
      {
        "family": "Schepis",
        "given": "D."
      },
      {
        "family": "Sherony",
        "given": "M."
      },
      {
        "family": "Sleight",
        "given": "J.W."
      },
      {
        "family": "Wagner",
        "given": "L.F."
      },
      {
        "family": "Wu",
        "given": "K."
      },
      {
        "family": "Davari",
        "given": "B."
      },
      {
        "family": "Chen",
        "given": "T."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Proc. 1999 IEEE Int"
    ],
    "date": [
      "1999"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "Mainstreaming of the SOI technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pelella",
        "given": "M.M."
      },
      {
        "family": "Maszara",
        "given": "W."
      },
      {
        "family": "Sundararajan",
        "given": "S."
      },
      {
        "family": "Sinha",
        "given": "S."
      },
      {
        "family": "Wei",
        "given": "A."
      },
      {
        "family": "Ju",
        "given": "D."
      },
      {
        "family": "En",
        "given": "W."
      },
      {
        "family": "Krishnan",
        "given": "S."
      },
      {
        "family": "Chan",
        "given": "D."
      },
      {
        "family": "Chan",
        "given": "S."
      },
      {
        "family": "Yeh",
        "given": "P."
      },
      {
        "family": "Lee",
        "given": "M."
      },
      {
        "family": "Wu",
        "given": "D."
      },
      {
        "family": "Fuselier",
        "given": "M."
      },
      {
        "family": "vanBentum",
        "given": "R."
      },
      {
        "family": "Burbach",
        "given": "G."
      },
      {
        "family": "Lee",
        "given": "C."
      },
      {
        "family": "Hill",
        "given": "G."
      },
      {
        "given": "Greenlaw"
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Advantages and challenges of high performance CMOS on SOI. Proc. 2001 IEEE Int"
    ],
    "date": [
      "2001"
    ],
    "editor": [
      {
        "family": "D.",
        "given": "Riccobenc"
      },
      {
        "family": "C."
      },
      {
        "family": "Karlsson",
        "given": "O."
      }
    ],
    "publisher": [
      "SOI Conf"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mathew",
        "given": "S."
      },
      {
        "family": "Krishnamurthy",
        "given": "R."
      },
      {
        "family": "Anders",
        "given": "M."
      },
      {
        "family": "Rios",
        "given": "R."
      },
      {
        "family": "Mistry",
        "given": "K."
      },
      {
        "family": "Soumyanath",
        "given": "K."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE Int. Solid-State Circuits Conf"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Sub-500 ps 64 b ALUs in 0.18 μm SOI/bulk CMOS: Design & scaling trends, Digest of Technical Papers"
    ],
    "type": "article-journal",
    "volume": [
      "318"
    ]
  },
  {
    "author": [
      {
        "family": "Colinge",
        "given": "J.P."
      },
      {
        "family": "Park",
        "given": "J.T."
      },
      {
        "family": "Colinge",
        "given": "C.A."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Conf. Microelectronics"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "SOI devices for sub-0.1 μm gate lengths. 23rd Int"
    ],
    "type": "article-journal",
    "volume": [
      "109"
    ]
  },
  {
    "author": [
      {
        "family": "Alles",
        "given": "L."
      },
      {
        "family": "Dolan",
        "given": "P."
      },
      {
        "family": "Anc",
        "given": "M.J."
      },
      {
        "family": "Allen",
        "given": "P."
      },
      {
        "family": "Cordts",
        "given": "F."
      },
      {
        "family": "Nakai",
        "given": "T."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proc. 1997 IEEE Int. SOI Conf"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Analysis of ADVANTOXTM thin BOX SIMOX-SOI material"
    ],
    "type": "paper-conference",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Mizuno",
        "given": "T."
      },
      {
        "family": "Sugiyama",
        "given": "N."
      },
      {
        "family": "Kurobe",
        "given": "A."
      },
      {
        "family": "Takagi",
        "given": "S."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "IEEE Trans. Electron Dev"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "1612,"
    ],
    "title": [
      "Advanced SOI p-MOSFETs with strained-Si channel on SiGe-on-insulator substrate fabricated by SIMOX technology"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "S.T."
      },
      {
        "family": "Jenkins",
        "given": "W."
      },
      {
        "family": "Hughes",
        "given": "H."
      },
      {
        "family": "Auberton-Herve",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proc. 1998 IEEE Int"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "Radiation properties of UNIBONDTM with 200 nm buried oxide [SOI wafers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Maleville",
        "given": "C."
      },
      {
        "family": "Barge",
        "given": "T."
      },
      {
        "family": "Ghyselen",
        "given": "B."
      },
      {
        "family": "Auberton",
        "given": "A.J."
      },
      {
        "family": "Moriceau",
        "given": "H."
      },
      {
        "family": "Cartier",
        "given": "A.M."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Proc. 2000 IEEE Int"
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "Multiple SOI layers by multiple Smart-Cut® transfers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Neuner",
        "given": "J.W."
      },
      {
        "family": "Ledger",
        "given": "A.M."
      },
      {
        "family": "Schilb",
        "given": "S.K."
      },
      {
        "family": "Mathur",
        "given": "D.P."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Proc. 1998 IEEE Int"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "Improved uniformity in bonded SOI wafers with active layers from 1 to 30 μm at high throughputs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ito",
        "given": "M."
      },
      {
        "family": "Yamagata",
        "given": "K."
      },
      {
        "family": "Miyabayashi",
        "given": "H."
      },
      {
        "family": "Yonehara",
        "given": "T."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Proc. 2000 IEEE Int. SOI Conf"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Scalability potential in ELTRAN® SOI-epi wafer"
    ],
    "type": "paper-conference",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Yeh",
        "given": "W.K."
      },
      {
        "family": "Huang",
        "given": "C."
      },
      {
        "family": "Chen",
        "given": "T.F."
      },
      {
        "family": "Hsu",
        "given": "S.M."
      },
      {
        "family": "Liu",
        "given": "J."
      },
      {
        "family": "Lin",
        "given": "C.H."
      },
      {
        "family": "Liou",
        "given": "F.T."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Proc. 2000 IEEE Int"
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "High performance 0.1 μm partially depleted SOI CMOSFET"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Assaderaghi",
        "given": "F."
      },
      {
        "family": "Shahidi",
        "given": "G."
      },
      {
        "family": "Fung",
        "given": "S."
      },
      {
        "family": "Sherony",
        "given": "M."
      },
      {
        "family": "Wagner",
        "given": "L."
      },
      {
        "family": "Sleight",
        "given": "J."
      },
      {
        "family": "Lo",
        "given": "S.H."
      },
      {
        "family": "Wu",
        "given": "K."
      },
      {
        "family": "Chen",
        "given": "T.-C."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Proc. 12th Int. Conf. Microelectronics"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Partially depleted silicon-on-insulator (SOI): a device design/modeling and circuit perspective"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pelella",
        "given": "M.M."
      },
      {
        "family": "Fossum",
        "given": "J.G."
      },
      {
        "family": "Krishnan",
        "given": "S."
      }
    ],
    "container-title": [
      "7:27:26 PM Low-Power CMOS",
      "Proc. 1998 IEEE Int"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "–6987 –09–0307– 009 402 402 8 22 09",
      "403 40"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "Control of off-state current in scaled PD/SOI CMOS digital circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Numata",
        "given": "T."
      },
      {
        "family": "Noguchi",
        "given": "M."
      },
      {
        "family": "Oowaki",
        "given": "Y."
      },
      {
        "family": "Takagi",
        "given": "S."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Proc. 2000 IEEE Int"
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "Back gate engineering for suppression of threshold voltage fluctuation in fully-depleted SOI MOSFETs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brady",
        "given": "F.T."
      },
      {
        "family": "Haddad",
        "given": "N.F."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "Proc. 1993 IEEE Int"
    ],
    "date": [
      "1993"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "Manufacturability considerations for fully depleted SOI"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yeh",
        "given": "P.C."
      },
      {
        "family": "Fossum",
        "given": "J.G."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "Proc. 1994 IEEE Int"
    ],
    "date": [
      "1994"
    ],
    "publisher": [
      "SOI Conf"
    ],
    "title": [
      "Viable deep-submicron FD/SOI CMOS design for low-voltage applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "R."
      },
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Janes",
        "given": "D.B."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "Symp. Low Power Electronics Design"
    ],
    "date": [
      "2001",
      "2001"
    ],
    "title": [
      "Double-gate fully-depleted SOI transistors for low-power high-performance nano-scale circuit design",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "213"
    ]
  },
  {
    "author": [
      {
        "family": "Kyriakis-Bitzaros",
        "given": "E.D."
      },
      {
        "family": "Nikolaidis",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "Proc. 1997 IEEE Int. Symp. Circuits Syst"
    ],
    "date": [
      "1924"
    ],
    "title": [
      "Design of low power CMOS drivers based on charge recycling"
    ],
    "type": "paper-conference",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "F."
      },
      {
        "family": "Lau",
        "given": "K.T."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "Electron. Lett"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "739,"
    ],
    "title": [
      "Pass-transistor adiabatic logic with NMOS pull-down configuration"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Lim",
        "given": "J."
      },
      {
        "family": "Kim",
        "given": "D.-G."
      },
      {
        "family": "Chae",
        "given": "S.-I."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "865,"
    ],
    "title": [
      "nMOS reversible energy recovery logic for ultra-low-energy applications"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "literal": "Fried, D.M., Hergenrother, J.M., Topol, A.W., Chang, L., Sekaric, L., Sleight, J.W., McNab, S.J., Newbury, J., Steen, S.E., Gibson, G., Zhang, Y., Fuller, N.C.M., Bucchignano, J., Lavoie, C., Cabral Jr., C., Canaperi, D., Dokumaci, O., Frank, D.J., Duch, E.A., Babich, I., Wong, K., Ott, J.A., Adams, C.D., Dalton, T.J., Nunes, R., Medeiros, D.R., Viswanathan, R., Ketchen, M., Jeong, M., Haensch, W., and Guarini, K.W."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Aggressively scaled"
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "IEDM Tech. Dig., 261–264,"
    ],
    "issue": [
      "143"
    ],
    "pages": [
      "6 –"
    ],
    "title": [
      "cell for the 32 nm node and beyond"
    ],
    "type": "article-journal",
    "volume": [
      "0"
    ]
  },
  {
    "author": [
      {
        "family": "Witters",
        "given": "L."
      },
      {
        "family": "Collaert",
        "given": "N."
      },
      {
        "family": "Nackaerts",
        "given": "A."
      },
      {
        "family": "Demand",
        "given": "M."
      },
      {
        "family": "Demuynek",
        "given": "S."
      },
      {
        "family": "Delvaux",
        "given": "C."
      },
      {
        "family": "Lauwers",
        "given": "A."
      },
      {
        "family": "Baerts",
        "given": "M."
      },
      {
        "family": "Goodwin",
        "given": "M."
      },
      {
        "family": "Hendrickx",
        "given": "E."
      },
      {
        "family": "Heylen",
        "given": "N."
      },
      {
        "family": "Jaenen",
        "given": "P."
      },
      {
        "family": "Laidler",
        "given": "D."
      },
      {
        "family": "Leray",
        "given": "P."
      },
      {
        "family": "Locorotondo",
        "given": "S."
      },
      {
        "family": "Maenhoudt",
        "given": "M."
      },
      {
        "family": "Moclants",
        "given": "M."
      },
      {
        "family": "Pollentier",
        "given": "I."
      },
      {
        "family": "Ronse",
        "given": "K."
      },
      {
        "family": "Rooyackers",
        "given": "R."
      },
      {
        "family": "Aelst",
        "given": "J.",
        "particle": "Van"
      },
      {
        "family": "Vandenberghe",
        "given": "G."
      },
      {
        "family": "Vandeweyer",
        "given": "T."
      },
      {
        "family": "Vanhaelemeersch",
        "given": "S."
      },
      {
        "family": "Hove",
        "given": "M.",
        "particle": "Van"
      },
      {
        "family": "Olmen",
        "given": "J.",
        "particle": "Van"
      },
      {
        "family": "Verhaegen",
        "given": "S."
      },
      {
        "family": "Verslujis",
        "given": "J."
      },
      {
        "family": "Vrancken",
        "given": "C."
      },
      {
        "family": "Wiaux",
        "given": "V."
      },
      {
        "family": "Willems",
        "given": "P."
      },
      {
        "family": "Wouters",
        "given": "J."
      },
      {
        "family": "Jurezak",
        "given": "M."
      },
      {
        "family": "Biesemans",
        "given": "S."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Digest of Technical Papers. 2005 VLSI Technol"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "106–107,"
    ],
    "title": [
      "Integration of tall triple-gate devices with inserted-TaxNy gate in a 0.274 μm2 6T-SRAM cell and advanced CMOS logic circuits"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2004",
      "2004"
    ],
    "genre": [
      "VLSI Technol., 8–9,"
    ],
    "producer": [
      {
        "family": "Yang",
        "given": "F.-L."
      },
      {
        "family": "Huang",
        "given": "C.-C."
      },
      {
        "family": "Huang",
        "given": "C.-C."
      },
      {
        "family": "Chung",
        "given": "T.-X."
      },
      {
        "family": "Chen",
        "given": "H.-Y."
      },
      {
        "family": "Chang",
        "given": "C.-Y."
      },
      {
        "family": "Chen",
        "given": "H.-W."
      },
      {
        "family": "Lee",
        "given": "D.-H."
      },
      {
        "family": "Liu",
        "given": "S.-D."
      },
      {
        "family": "Chen",
        "given": "K.-H."
      },
      {
        "family": "Wen",
        "given": "C.-K."
      },
      {
        "family": "Cheng",
        "given": "S.-M."
      },
      {
        "family": "Yang",
        "given": "C.-T."
      },
      {
        "family": "Kung",
        "given": "L.-W."
      },
      {
        "family": "Lee",
        "given": "C.-L."
      },
      {
        "family": "Chou",
        "given": "Y.-J."
      },
      {
        "family": "Liang",
        "given": "F.-J."
      },
      {
        "family": "Shiu",
        "given": "L.-H."
      },
      {
        "family": "You",
        "given": "J.-W."
      },
      {
        "family": "Shu",
        "given": "K.-C."
      },
      {
        "family": "Chang",
        "given": "B.-C."
      },
      {
        "family": "Shin",
        "given": "J.-J."
      },
      {
        "family": "Chen",
        "given": "C.-K."
      },
      {
        "family": "Gau",
        "given": "T.-S."
      },
      {
        "family": "Wang",
        "given": "P.-W."
      },
      {
        "family": "Chan",
        "given": "B.-W."
      },
      {
        "family": "Hsu",
        "given": "P.-F."
      },
      {
        "family": "Shieh",
        "given": "J.-H."
      },
      {
        "family": "Fung",
        "given": "S.K.-H."
      },
      {
        "family": "Diaz",
        "given": "C.H."
      },
      {
        "family": "Wu",
        "given": "C.-M.M."
      },
      {
        "family": "See",
        "given": "Y.-C."
      },
      {
        "family": "Lin",
        "given": "B.J."
      },
      {
        "family": "Liang",
        "given": "M.-S."
      },
      {
        "family": "Sun",
        "given": "J.Y.-C."
      },
      {
        "given": "and"
      }
    ],
    "title": [
      "45 nm node planar-SOI technology with 0.296 μm2 6T-SRAM cell, Digest of Technical Papers",
      "Symp"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Wicht",
        "given": "B."
      },
      {
        "family": "Nirschl",
        "given": "T."
      },
      {
        "family": "Schmitt–Landsiedel",
        "given": "D."
      }
    ],
    "container-title": [
      "Proc. 29th Eur. Solid-State Circuits Conf"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "–6987 –09–0307– 011 466 466 8 22 09",
      "409–412,"
    ],
    "title": [
      "3:31:38 PM Digital Memories 467 4",
      "A yield-optimized latch-type sense amplifier"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Muller",
        "given": "K.P."
      },
      {
        "family": "Flietner",
        "given": "B."
      },
      {
        "family": "Hwang",
        "given": "C.L."
      },
      {
        "family": "Kleinhenz",
        "given": "R.L."
      },
      {
        "family": "Nakao",
        "given": "T."
      },
      {
        "family": "Ranade",
        "given": "R."
      },
      {
        "family": "Tsunashima",
        "given": "Y."
      },
      {
        "family": "Mii",
        "given": "T."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "1996"
    ],
    "genre": [
      "IEDM Tech. Dig., 507–510,"
    ],
    "title": [
      "Trench storage node technology for gigabit DRAM generations"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kohyama",
        "given": "Y."
      },
      {
        "family": "Ozaki",
        "given": "T."
      },
      {
        "family": "Yoshida",
        "given": "S."
      },
      {
        "family": "Ishibashi",
        "given": "Y."
      },
      {
        "family": "Nitta",
        "given": "H."
      },
      {
        "family": "Inoue",
        "given": "S."
      },
      {
        "family": "Nakamura",
        "given": "K."
      },
      {
        "family": "Aoyama",
        "given": "T."
      },
      {
        "family": "Imai",
        "given": "K."
      },
      {
        "family": "Hayasaka",
        "given": "N."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "1997"
    ],
    "genre": [
      "VLSI Technol. Tech. Dig., 17–18,"
    ],
    "title": [
      "A fully printable, self-aligned and planarized stacked capacitor DRAM cell technology for 1Gbit DRAM and beyond"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "K."
      },
      {
        "family": "Hwang",
        "given": "C.-G."
      },
      {
        "family": "Lee",
        "given": "J."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Trans. Electron Dev"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "598,"
    ],
    "title": [
      "DRAM technology perspective for gigabit era"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Parke",
        "given": "S.A."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proc. 40th Midwest Symp. Circuits Syst"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "209–212,"
    ],
    "title": [
      "Optimization of DRAM sense amplifiers for the gigabit era"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lu",
        "given": "N.C.C."
      },
      {
        "family": "Chao",
        "given": "H.H."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "451–454,"
    ],
    "title": [
      "Half-VDD bit-line sensing scheme in CMOS DRAMs"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Natori",
        "given": "K."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Tran. Electron Dev"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "482–454,"
    ],
    "title": [
      "Sensitivity of dynamic MOS flip-flop sense amplifiers"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Dhong",
        "given": "S."
      },
      {
        "family": "Lu",
        "given": "N.C.C."
      },
      {
        "family": "Hwang",
        "given": "W."
      },
      {
        "family": "Parke",
        "given": "S."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "34–40,"
    ],
    "title": [
      "High-speed sensing scheme for CMOS DRAMs"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Okhonin",
        "given": "S."
      },
      {
        "family": "Nagoga",
        "given": "M."
      },
      {
        "family": "Sallese",
        "given": "J.M."
      },
      {
        "family": "Fazan",
        "given": "P."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Electron Dev. Lett"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "85–87,"
    ],
    "title": [
      "A capacitor-less 1T-DRAM cell"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Jeong",
        "given": "H."
      },
      {
        "family": "Song",
        "given": "K.-W."
      },
      {
        "family": "Park",
        "given": "I.H."
      },
      {
        "family": "Kim",
        "given": "T.-H."
      },
      {
        "family": "Lee",
        "given": "Y.S."
      },
      {
        "family": "Kim",
        "given": "S.-G."
      },
      {
        "family": "Seo",
        "given": "J."
      },
      {
        "family": "Cho",
        "given": "K."
      },
      {
        "family": "Lee",
        "given": "K."
      },
      {
        "family": "Shin",
        "given": "H."
      },
      {
        "family": "Lee",
        "given": "J.D."
      },
      {
        "family": "Park",
        "given": "B.-G."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Trans. Nanotechnol"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "352–357,"
    ],
    "title": [
      "A new capacitorless 1T DRAM cell: surrounding gate MOSFET with vertical channel (SGVC cell"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Cui",
        "given": "W."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE Int. Conf. Integrated Circuit Design Technol"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "1–4,"
    ],
    "title": [
      "Design of small area and low power consumption mask ROM"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Frahman-Bentchkowsky",
        "given": "D."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1971"
    ],
    "pages": [
      "301–306,"
    ],
    "title": [
      "A fully decoded 2048-bit electrically programmable FAMOS read-only memory"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Meng",
        "given": "M."
      },
      {
        "family": "Noren",
        "given": "K.V."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE 39th Midwest Symp. Circuits Syst"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "A macromodel for FLOTOX EEPROM"
    ],
    "type": "article-journal",
    "volume": [
      "39–42"
    ]
  },
  {
    "author": [
      {
        "family": "Pavan",
        "given": "P."
      },
      {
        "family": "Bez",
        "given": "R."
      },
      {
        "family": "Olivo",
        "given": "P."
      },
      {
        "family": "Zanoni",
        "given": "E."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "1248–1271,"
    ],
    "title": [
      "Flash memory cells: an overview"
    ],
    "type": "article-journal",
    "volume": [
      "85"
    ]
  },
  {
    "author": [
      {
        "family": "Barre",
        "given": "A.G."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Dig"
    ],
    "date": [
      "1993",
      "1993"
    ],
    "publisher": [
      "Magnetics Conf., BZ-06"
    ],
    "title": [
      "Flash memory: an exploding alternative to fixed hard disks",
      "Int"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Masuoka",
        "given": "F."
      },
      {
        "family": "Endoh",
        "given": "T."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proc. 4th Int. Conf"
    ],
    "date": [
      "1995"
    ],
    "publisher": [
      "Solid-State IC Technol"
    ],
    "title": [
      "Flash memories, their status and trends"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aritome",
        "given": "S."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Technical Digest",
      "Electron Dev. Meet"
    ],
    "date": [
      "2000",
      "2000"
    ],
    "title": [
      "Advanced flash memory technology and trends for file storage application",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "763"
    ]
  },
  {
    "author": [
      {
        "family": "Wett",
        "given": "T."
      },
      {
        "family": "Levy",
        "given": "S."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proc. 1995 IEEE Nat. Aerospace Electron"
    ],
    "date": [
      "1995"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "Flash–the memory technology of the future that’s here today"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lai",
        "given": "S."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Technical Digest",
      "Electron Dev. Meet"
    ],
    "date": [
      "1998",
      "1998"
    ],
    "title": [
      "Flash memories: where we were and where we are going",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "971"
    ]
  },
  {
    "author": [
      {
        "family": "Lorenzini",
        "given": "M."
      },
      {
        "family": "Rudan",
        "given": "M.V."
      },
      {
        "family": "Baccarani",
        "given": "G."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE Trans. Packaging Manufact. Technol. Part A"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "182,"
    ],
    "title": [
      "A dual gate flash EEPROM cell with two-bit storage capacity components"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Kynett",
        "given": "V."
      },
      {
        "family": "Fandrich",
        "given": "M.L."
      },
      {
        "family": "Anderson",
        "given": "J."
      },
      {
        "family": "Dix",
        "given": "P."
      },
      {
        "family": "Jungroth",
        "given": "O."
      },
      {
        "family": "Kreifels",
        "given": "J.A."
      },
      {
        "family": "Lodenquai",
        "given": "R.A."
      },
      {
        "family": "Vajdic",
        "given": "B."
      },
      {
        "family": "Wells",
        "given": "S."
      },
      {
        "family": "Winston",
        "given": "M.D."
      },
      {
        "family": "Yang",
        "given": "L."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "1259,"
    ],
    "title": [
      "A 90-ns onemillion erase/program cycle 1-mbit flash memory"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Imamiya",
        "given": "K."
      },
      {
        "family": "Sugiura",
        "given": "Y."
      },
      {
        "family": "Nakamura",
        "given": "H."
      },
      {
        "family": "Himeno",
        "given": "T."
      },
      {
        "family": "Takeuchi",
        "given": "K."
      },
      {
        "family": "Ikehashi",
        "given": "T."
      },
      {
        "family": "Kanda",
        "given": "K."
      },
      {
        "family": "Hosono",
        "given": "K."
      },
      {
        "family": "Shirota",
        "given": "R."
      },
      {
        "family": "Aritome",
        "given": "S."
      },
      {
        "family": "Shimizu",
        "given": "K."
      },
      {
        "family": "Hatakeyama",
        "given": "K."
      },
      {
        "family": "Sakui",
        "given": "K."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Solid-State Circuits Conf"
    ],
    "date": [
      "1999",
      "1999"
    ],
    "title": [
      "A 130 mm2 256 Mb NAND flash with shallow trench isolation technology, Digest of Technical Papers",
      "IEEE Int"
    ],
    "type": "article-journal",
    "volume": [
      "112"
    ]
  },
  {
    "citation-number": [
      "26."
    ],
    "note": [
      "Ramtron Corporation,"
    ],
    "type": null,
    "url": [
      "http://www.ramtron.com."
    ]
  },
  {
    "citation-number": [
      "27."
    ],
    "note": [
      "Fujitsu Corporation,"
    ],
    "type": null,
    "url": [
      "http://www.fujitsu.com."
    ]
  },
  {
    "author": [
      {
        "family": "Chung",
        "given": "Y."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE Proc. Circuits Dev. Syst"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "136,"
    ],
    "title": [
      "Experimental 128-kbit ferroelectric memory with 1012 endurance and 10-year data retention"
    ],
    "type": "article-journal",
    "volume": [
      "149"
    ]
  },
  {
    "author": [
      {
        "family": "S.W.",
        "given": "Nam"
      },
      {
        "family": "S.D."
      },
      {
        "family": "Kim",
        "given": "K."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "VLSI Technol"
    ],
    "date": [
      "2002",
      "2002"
    ],
    "location": [
      "Kim, H.H., Song, Y.J., Lee, S.Y., Joo, H.J., Jang, N.W., Jung, D.J., Park, Y.S., Park, S.O., Lee, K.M., Joo, S.H., Lee"
    ],
    "title": [
      "Novel integration technologies for highly manufacturable 32 Mb FRAM, Digest of Technical Papers",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "210"
    ]
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "M.-K."
      },
      {
        "family": "Jeon",
        "given": "B.-G."
      },
      {
        "family": "Jang",
        "given": "N."
      },
      {
        "family": "Min",
        "given": "B.-J."
      },
      {
        "family": "Song",
        "given": "Y.-J."
      },
      {
        "family": "Lee",
        "given": "S.-Y."
      },
      {
        "family": "Kim",
        "given": "H.-H."
      },
      {
        "family": "Jung",
        "given": "D.-J."
      },
      {
        "family": "Joo",
        "given": "H.-J."
      },
      {
        "family": "Kim",
        "given": "K."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Solid-State Circuits Conf"
    ],
    "date": [
      "2002",
      "2002"
    ],
    "title": [
      "A 0.25 μm 3.0 V 1T1C 32 Mb nonvolatile ferroelectric RAM with address transition detector (ATD) and current forcing latch sense amplifier (CFLSA) scheme, Digest of Technical Papers",
      "IEEE Int"
    ],
    "type": "article-journal",
    "volume": [
      "162"
    ]
  },
  {
    "author": [
      {
        "family": "Jang",
        "given": "N.W."
      },
      {
        "family": "Song",
        "given": "Y.J."
      },
      {
        "family": "Kim",
        "given": "H.H."
      },
      {
        "family": "Jung",
        "given": "D.J."
      },
      {
        "family": "Koo",
        "given": "B.J."
      },
      {
        "family": "Lee",
        "given": "S.Y."
      },
      {
        "family": "Joo",
        "given": "S.H."
      },
      {
        "family": "Lee",
        "given": "K.M."
      },
      {
        "family": "Kim",
        "given": "K."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "VLSI Technol"
    ],
    "date": [
      "2000",
      "2000"
    ],
    "title": [
      "A novel 1T1C capacitor structure for high density FRAM, Digest of Technical Papers",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "K."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "VLSI Technol"
    ],
    "date": [
      "1999",
      "1999"
    ],
    "location": [
      "Lee, S.Y., Jung, D.J., Song, Y.J., Koo, B.J., Park, S.O., Cho, H.J., Oh, S.J., Hwang, D.S., Lee, S.I., Lee, J.K., Park, Y.S., Jung, I.S"
    ],
    "title": [
      "A FRAM technology using 1T1C and triple metal layers for high performance and high density FRAMs, Digest of Technical Papers",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "141"
    ]
  },
  {
    "author": [
      {
        "family": "Miyakawa",
        "given": "T."
      },
      {
        "family": "Tanaka",
        "given": "S."
      },
      {
        "family": "Itoh",
        "given": "Y."
      },
      {
        "family": "Takeuchi",
        "given": "Y."
      },
      {
        "family": "Ogiwara",
        "given": "R."
      },
      {
        "family": "Doumae",
        "given": "S.M."
      },
      {
        "family": "Takenakal",
        "given": "H."
      },
      {
        "family": "Kunishima",
        "given": "I."
      },
      {
        "family": "Shuto",
        "given": "S."
      },
      {
        "family": "Hidaka",
        "given": "O."
      },
      {
        "family": "Ohtsuki",
        "given": "S."
      },
      {
        "family": "Tanaka",
        "given": "S.-I."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Solid-State Circuits Conf"
    ],
    "date": [
      "1999",
      "1999"
    ],
    "title": [
      "A 0.5 μm 3 V 1T1C 1 Mb FRAM with a variable reference bitline voltage scheme using a fatigue-free reference capacitor, Digest of Technical Papers",
      "IEEE Int"
    ],
    "type": "article-journal",
    "volume": [
      "104"
    ]
  },
  {
    "author": [
      {
        "family": "Kachi",
        "given": "T."
      },
      {
        "family": "Shoji",
        "given": "K."
      },
      {
        "family": "Yamashita",
        "given": "H."
      },
      {
        "family": "Kisu",
        "given": "T."
      },
      {
        "family": "Torii",
        "given": "K."
      },
      {
        "family": "Kumihashi",
        "given": "T."
      },
      {
        "family": "Fujisaki",
        "given": "Y."
      },
      {
        "family": "Yokoyama",
        "given": "N."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "VLSI Technol"
    ],
    "date": [
      "1998",
      "1998"
    ],
    "title": [
      "A scalable single-transistor/single-capacitor memory cell structure characterized by an angled-capacitor layout for megabit FeRAMs, Digest of Technical Papers",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "126"
    ]
  },
  {
    "author": [
      {
        "family": "Durlam",
        "given": "M."
      },
      {
        "family": "Naji",
        "given": "P."
      },
      {
        "family": "Omair",
        "given": "A."
      },
      {
        "family": "DeHerrera",
        "given": "M."
      },
      {
        "family": "Calder",
        "given": "J."
      },
      {
        "family": "Slaughter",
        "given": "J.M."
      },
      {
        "family": "Engel",
        "given": "B."
      },
      {
        "family": "Rizzo",
        "given": "N."
      },
      {
        "family": "Grynkewich",
        "given": "G."
      },
      {
        "family": "Butcher",
        "given": "B."
      },
      {
        "family": "Tracy",
        "given": "C."
      },
      {
        "family": "Smith",
        "given": "K."
      },
      {
        "family": "Kyler",
        "given": "K."
      },
      {
        "family": "Ren",
        "given": "J."
      },
      {
        "family": "Molla",
        "given": "J."
      },
      {
        "family": "Feil",
        "given": "B."
      },
      {
        "family": "Williams",
        "given": "R."
      },
      {
        "family": "Tehrani",
        "given": "S."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "VLSI Circuits"
    ],
    "date": [
      "2002",
      "2002"
    ],
    "title": [
      "A low power 1 Mbit MRAM based on 1T1MTJ bit cell integrated with copper interconnects, Digest of Technical Papers",
      "Symp"
    ],
    "type": "article-journal",
    "volume": [
      "158"
    ]
  },
  {
    "author": [
      {
        "family": "Naji",
        "given": "P.K."
      },
      {
        "family": "Durlam",
        "given": "M."
      },
      {
        "family": "Tehrani",
        "given": "S."
      },
      {
        "family": "Calder",
        "given": "J."
      },
      {
        "family": "DeHerrera",
        "given": "M.F."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "IEEE Int. Solid-State Circuits Conf"
    ],
    "date": [
      "2001",
      "2001"
    ],
    "title": [
      "A 256 kb 3.0 V 1T1MTJ nonvolatile magnetoresistive RAM, Digest of Technical Papers"
    ],
    "type": "article-journal",
    "volume": [
      "122"
    ]
  },
  {
    "author": [
      {
        "family": "Tehrani",
        "given": "S."
      },
      {
        "family": "Durlam",
        "given": "M."
      },
      {
        "family": "DeHerrera",
        "given": "M."
      },
      {
        "family": "Chen",
        "given": "E."
      },
      {
        "family": "Calder",
        "given": "J."
      },
      {
        "family": "Kerszykowski",
        "given": "G."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Proc. 7th Biennial IEEE Nonvolatile Mem. Technol. Conf"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "High density pseudo spin valve magnetoresistive RAM"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gill",
        "given": "M."
      },
      {
        "family": "Lowrey",
        "given": "T."
      },
      {
        "family": "Park",
        "given": "J."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Digest of Technical Papers. 2002 IEEE Int",
      "Ovonyx Inc"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "–6987 –09–0307– 011 468 468 8 22 09"
    ],
    "publisher": [
      "Solid-State Circuits Conf"
    ],
    "title": [
      "3:31:38 PM Digital Memories 469 38",
      "Ovonic unified memory: a high-performance nonvolatile memory technology for stand-alone memory and embedded applications"
    ],
    "type": "article-journal",
    "url": [
      "http://www.ovonyx.com."
    ]
  },
  {
    "author": [
      {
        "family": "Lai",
        "given": "S."
      },
      {
        "family": "Lowrey",
        "given": "T."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Technical Digest",
      "Electron Dev. Meet"
    ],
    "date": [
      "2001",
      "2001"
    ],
    "issue": [
      "5.1"
    ],
    "title": [
      "OUM: a 180 nm nonvolatile memory cell element technology for stand alone and embedded applications",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Maimon",
        "given": "J."
      },
      {
        "family": "Spall",
        "given": "E."
      },
      {
        "family": "Quinn",
        "given": "R."
      },
      {
        "family": "Schnur",
        "given": "S."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Proc. 2001 IEEE Aerospace Conf"
    ],
    "date": [
      "2289"
    ],
    "title": [
      "Chalcogenide-based nonvolatile memory technology"
    ],
    "type": "paper-conference"
  },
  {
    "container-title": [
      "Proc. IEEE Custom Integrated Circuits Conf"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Avery, L.R"
    ],
    "pages": [
      "1–27,"
    ],
    "title": [
      "References 1",
      "ESD protection structure issues and design for custom integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ker",
        "given": "M.-D."
      },
      {
        "family": "Chuang",
        "given": "C.-H."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Int. Symp. Circuits Syst"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "ESD protection circuits with novel MOS-bounded diode structures"
    ],
    "type": "article-journal",
    "volume": [
      "533–536"
    ]
  },
  {
    "author": [
      {
        "family": "Ker",
        "given": "M.-D."
      },
      {
        "family": "Jiang",
        "given": "H.-C."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proc. 1st IEEE Conf. Nanotechnol"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "325–330,"
    ],
    "title": [
      "Whole-chip ESD protection strategy for CMOS integrated circuits in nanotechnology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hew",
        "given": "C.F."
      },
      {
        "family": "Thorbjornsen",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proc. 8th University/Government/Industry Microlectronics Symp"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "178–181,"
    ],
    "title": [
      "A macromodel for a CMOS transmission gate"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cherkauer",
        "given": "B.S."
      },
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "151–155,"
    ],
    "title": [
      "Design of tapered buffers with local interconnect capacitance"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "given": "G.R."
      }
    ],
    "container-title": [
      "CRC Press in cooperation with IEEE Press"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Blackwell",
      "Boca Raton, FL"
    ],
    "title": [
      "References 1",
      "The Electronic Packaging Handbook"
    ],
    "type": "chapter"
  },
  {
    "citation-number": [
      "2."
    ],
    "title": [
      "Joint Electron Device Engineering Council"
    ],
    "type": null,
    "url": [
      "http://www.jedec.org."
    ]
  },
  {
    "citation-number": [
      "3."
    ],
    "note": [
      "Intel Corporation, http://www.intel.com. 5. Altera Corporation,"
    ],
    "pages": [
      "4"
    ],
    "title": [
      "Institute of Electrical and Electronics Engineers"
    ],
    "type": null,
    "url": [
      "http://www.ieee.org.",
      "http://www.altera.com."
    ]
  },
  {
    "author": [
      {
        "family": "Howell",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proc. Int. Reliability Phys. Symp"
    ],
    "date": [
      "1981"
    ],
    "title": [
      "Reliability study of plastic encapsulated copper lead frame epoxy die attach packaging system"
    ],
    "type": "article-journal",
    "volume": [
      "104"
    ]
  },
  {
    "author": [
      {
        "family": "Levinthal",
        "given": "D.S."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Semiconduct. Int"
    ],
    "date": [
      "1979-04"
    ],
    "title": [
      "Semiconductor packaging trends"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Peng Yeoh",
        "given": "H.P."
      },
      {
        "family": "Lii",
        "given": "M.-L."
      },
      {
        "family": "Sankman",
        "given": "B."
      },
      {
        "family": "Azimi",
        "given": "H."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proc. 3rd Electronics Packaging Technol. Conf"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Flip chip pin grid array (FC-PGA) packaging technology"
    ],
    "type": "paper-conference",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Miwa",
        "given": "T."
      },
      {
        "family": "Otsuka",
        "given": "K."
      },
      {
        "family": "Shirai",
        "given": "Y."
      },
      {
        "family": "Matsunaga",
        "given": "T."
      },
      {
        "family": "Tsuboi",
        "given": "T."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proc. 41st Electronic Components Technol. Conf"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "High reliability and low cost in plastic PGA package with high performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Knausenberger",
        "given": "W."
      },
      {
        "family": "Teneketges",
        "given": "N."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Trans. Hybrids Manufact. Technol"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "298,"
    ],
    "title": [
      "High pinout IC packaging and the density advantage of surface mounting components"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Mattei",
        "given": "C."
      },
      {
        "family": "Agrawal",
        "given": "A.P."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proc. 47th Electronic Components Technol. Conf., 1087"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Electrical characterization of BGA packages"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "P."
      },
      {
        "family": "McShane",
        "given": "M."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proc",
      "Symp. VLSI Technol. Syst. Appl"
    ],
    "date": [
      "1991",
      "1991"
    ],
    "title": [
      "Approaches to high pin count and high power surface mount packages",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "141"
    ]
  },
  {
    "author": [
      {
        "family": "Freyman",
        "given": "B."
      },
      {
        "family": "Marrs",
        "given": "R."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proc",
      "Electronic Manufact. Technol. Symp"
    ],
    "date": [
      "1993",
      "1993"
    ],
    "title": [
      "Ball grid array (BGA): the new standard for high I/O surface mount packages",
      "Japan Int"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Rao",
        "given": "S.T."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proc. 16th IEEE/ CPMT Int",
      "Electronics Manufact. Technol. Symp"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "Ball grid array assembly issues in manufacturing"
    ],
    "type": "article-journal",
    "volume": [
      "347"
    ]
  },
  {
    "author": [
      {
        "family": "Thompson",
        "given": "P."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "36,"
    ],
    "title": [
      "Chip-scale packaging"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Okuno",
        "given": "A."
      },
      {
        "family": "Fujita",
        "given": "N."
      },
      {
        "family": "Ishikana",
        "given": "Y."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proc. 49th Electronic Components Technol. Conf., 1201"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Low cost and high reliability extremity CSP packaging technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Elenius",
        "given": "P."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proc. 2nd Electronics Packaging Technol. Conf"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "The Ultra CSPTM wafer scale package"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Arnold",
        "given": "R."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "DCA). Proc. 50th Electronic Components Technol. Conf"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Chip scale package versus direct chip attach (CSP vs"
    ],
    "type": "paper-conference",
    "volume": [
      "822"
    ]
  },
  {
    "author": [
      {
        "family": "Bauer",
        "given": "C.E."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proc. 2nd IEMT/IMC Symp"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Micro/chip scale packages and the semiconductor industry road map"
    ],
    "type": "paper-conference",
    "volume": [
      "302"
    ]
  },
  {
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Intel Corporation Application Note"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Intel Flash Memory Chip Scale Package User Guide"
    ],
    "type": "article-journal",
    "url": [
      "http://www.intel.com"
    ]
  },
  {
    "author": [
      {
        "family": "Rochat",
        "given": "G."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proc. 17th IEEE/CPMT Int. Electronics Manufact. Technol. Symp"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "COB and COC for low cost and high density package"
    ],
    "type": "paper-conference",
    "volume": [
      "109"
    ]
  },
  {
    "author": [
      {
        "family": "Ganasan",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proc. 49th Electronic Components Technol. Conf"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Chip on chip (COC) and chip on board (COB) assembly on flex rigid printed circuit assemblies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "L",
        "given": "P.M.Appendix"
      },
      {
        "family": "Santeusanio",
        "given": "D."
      }
    ],
    "container-title": [
      "Proc. Electro"
    ],
    "date": [
      "1999",
      "1999"
    ],
    "pages": [
      "31 41",
      "583 23",
      "87,"
    ],
    "title": [
      "Bare die tape and reel for high volume manufacturing"
    ],
    "type": "article-journal",
    "volume": [
      7
    ]
  },
  {
    "author": [
      {
        "family": "Fillion",
        "given": "R."
      },
      {
        "family": "Burdick",
        "given": "B."
      },
      {
        "family": "Shaddock",
        "given": "D."
      },
      {
        "family": "Piacente",
        "given": "P."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proc. 47th Electronic Components Technol. Conf"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Chip scale packaging using chip-on-flex technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "O’Malley",
        "given": "G."
      },
      {
        "family": "Giesler",
        "given": "J."
      },
      {
        "family": "Machuga",
        "given": "S."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proc. 44th Electronic Components Technol. Conf"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "The importance of material selection for flip chip on board assemblies"
    ],
    "type": "paper-conference",
    "volume": [
      "387"
    ]
  },
  {
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Technical Note"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Understanding the Quality and Reliability Requirements for Bare Die Applications, Micron Technology, Inc"
    ],
    "type": "article-journal",
    "url": [
      "http://www.micron.com"
    ]
  },
  {
    "author": [
      {
        "family": "Charles",
        "given": "H.K."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proc. 13th IEEE/CHMT Electronics Manufact. Technol. Symp"
    ],
    "date": [
      "1992"
    ],
    "title": [
      "Packaging with multichip modules"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vasquez",
        "given": "B."
      },
      {
        "family": "Tippins",
        "given": "F."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Int. Integrated Reliability Workshop Final Report"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "Multichip modules: packaging solutions for size performance integration"
    ],
    "type": "article-journal",
    "volume": [
      "215"
    ]
  },
  {
    "author": [
      {
        "family": "Crowley",
        "given": "R.T."
      },
      {
        "family": "Vardaman",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proc",
      "Conf. Multichip Modules"
    ],
    "date": [
      "1994",
      "1994"
    ],
    "title": [
      "3-D multichip packaging for memory modules",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "474"
    ]
  },
  {
    "author": [
      {
        "family": "Simsek",
        "given": "A."
      },
      {
        "family": "Reichl",
        "given": "H."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Proc. IEEE 7th Top. Meet. Electrical Performance of Electronic Packaging"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Evaluation and optimization of MCM-BGA packages"
    ],
    "type": "paper-conference",
    "volume": [
      "132"
    ]
  },
  {
    "author": [
      {
        "family": "Iqbal",
        "given": "A."
      },
      {
        "family": "Swaminathan",
        "given": "M."
      },
      {
        "family": "Nealon",
        "given": "M."
      },
      {
        "family": "Omer",
        "given": "A."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Proc. 1993 IEEE Multi-Chip Module Conf"
    ],
    "date": [
      "1993"
    ],
    "editor": [
      {
        "given": "M.C.M.-D."
      },
      {
        "family": "technologies",
        "given": "M.C.M.-D./C."
      }
    ],
    "title": [
      "Design tradeoffs among MCM-C"
    ],
    "type": "paper-conference",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Thompson",
        "given": "P."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proc",
      "Conf. Multichip Modules"
    ],
    "date": [
      "1994",
      "1994"
    ],
    "title": [
      "MCM-L product development process for low-Cost MCMs",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "449"
    ]
  },
  {
    "author": [
      {
        "family": "Begay",
        "given": "M.J."
      },
      {
        "family": "Cantwell",
        "given": "R."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Proc",
      "Conf. Multichip Modules"
    ],
    "date": [
      "1994",
      "1994"
    ],
    "title": [
      "MCM-L cost model & application case study",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "332"
    ]
  },
  {
    "author": [
      {
        "family": "Cokely",
        "given": "D."
      },
      {
        "family": "Strittmatter",
        "given": "C."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proc",
      "Conf. Multichip Modules"
    ],
    "date": [
      "1994",
      "1994"
    ],
    "title": [
      "Redefining the economics of MCM applications",
      "Int"
    ],
    "type": "article-journal",
    "volume": [
      "306"
    ]
  },
  {
    "author": [
      {
        "family": "Pecht",
        "given": "M.G."
      },
      {
        "family": "Agarwal",
        "given": "R."
      },
      {
        "family": "McCluskey",
        "given": "P."
      },
      {
        "family": "Dishongh",
        "given": "T."
      },
      {
        "family": "Javadpour",
        "given": "S."
      },
      {
        "family": "Mahajan",
        "given": "R."
      }
    ],
    "citation-number": [
      "35."
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Boca Raton, FL"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Electronic Packaging Materials and Their Properties"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Andrews",
        "given": "J."
      },
      {
        "family": "Mahalingam",
        "given": "L."
      },
      {
        "family": "Berg",
        "given": "H."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "IEEE Trans. Components Hybrids Manufact. Technol"
    ],
    "date": [
      "1981"
    ],
    "pages": [
      "455,"
    ],
    "title": [
      "Thermal characteristics of 16- and 40-pin plastic DIP’s"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Mulgaonker",
        "given": "S."
      },
      {
        "family": "Chambers",
        "given": "B."
      },
      {
        "family": "Mahalingam",
        "given": "M."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Manage. Symp"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "An assessment of the thermal performance of the PBGA family. 11th IEEE Semiconductor Thermal Measure"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Edwards",
        "given": "D."
      },
      {
        "family": "Hwang",
        "given": "M."
      },
      {
        "family": "Stearns",
        "given": "B."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Proc. 10th IEEE/CPMT Semiconductor Thermal Measurement and Management Symp"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "Thermal enhancement of IC packages"
    ],
    "type": "paper-conference",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Gallo",
        "given": "A.A."
      },
      {
        "family": "Munamarty",
        "given": "R."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "IEEE Trans. Reliability"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "362,"
    ],
    "title": [
      "Popcorning: a failure mechanism in plasticencapsulated microcircuits"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Ahn",
        "given": "S.-H."
      },
      {
        "family": "Kwon",
        "given": "Y.-S."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "IEEE Trans. Components Packaging Manufact. Technol., Part B Adv. Packaging"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "491,"
    ],
    "title": [
      "Popcorn phenomena in a ball grid array package"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Gannamani",
        "given": "R."
      },
      {
        "family": "Pecht",
        "given": "M."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "IEEE Trans. Components Packaging Manufactur. Technol. Part A"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "194,"
    ],
    "title": [
      "An experimental study of popcorning in plastic encapsulated microcircuits"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Alpern",
        "given": "P."
      },
      {
        "family": "Lee",
        "given": "K.C."
      },
      {
        "family": "Dudek",
        "given": "R."
      },
      {
        "family": "Tilgner",
        "given": "R."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "IEEE Trans. Components Packaging Technol"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "301,"
    ],
    "title": [
      "A simple model for the Mode I popcorn effect for IC packages with copper leadframe"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Alpern",
        "given": "P."
      },
      {
        "family": "Dudek",
        "given": "R."
      },
      {
        "family": "Schmidt",
        "given": "R."
      },
      {
        "family": "Wicher",
        "given": "V."
      },
      {
        "family": "Tilgner",
        "given": "R."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IEEE Trans. Components Packaging Technol"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "56,"
    ],
    "title": [
      "On the mode II popcorn effect in thin packages"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Pecht",
        "given": "M."
      }
    ],
    "citation-number": [
      "44."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Integrated Circuit, Hybrid and Multichip Module Package Design Guidelines: A Focus on Reliability"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ghandhi",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "45."
    ],
    "date": [
      "1994"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "VLSI Fabrication Principles"
    ],
    "type": "book"
  },
  {
    "container-title": [
      "7:31:41 PM Index"
    ],
    "pages": [
      "–6987 –09–0307– 00 584 584 8 22 09"
    ],
    "type": "chapter"
  }
]
