// Seed: 2148321577
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_11;
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input wor id_2,
    output logic id_3,
    input wand id_4,
    input tri id_5,
    input supply1 id_6,
    output wor id_7
);
  wire id_9;
  initial begin
    id_3 = #id_10 1'b0;
    assume (1);
  end
  module_0(
      id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9
  );
  wire id_11;
endmodule
