
EXPERIMENT 3
CIRCUIT 1

AIM: Design and analyze the MOS differential amplifier circuit for the following specifications.
Vdd=2.5V,P<=3mW,Vicm=1.3V,Vocm=1.4V,Vp=0.5V. Perform DC analysis,transient analysis,and frequency response and extract the required parameters.
CIRCUIT DIAGRAM: blob:https://web.whatsapp.com/edc05304-6a59-41b4-b193-69281e269229
THEORY:
Amplifiers are a basic part of analog circuit design, and MOSFETs serve as excellent amplification devices. Among the various amplifier configurations, the common-source (CS) amplifier is widely used. It is characterized by having the gate as the input, the drain as the output, and the source as the common terminal for AC signals.
CS Amplifier with a Resistor Load
CS Amplifier with a Current Source Load
CS Amplifier with a Resistor Load
In this configuration, a resistor acts as the load at the drain terminal.
Large-Signal Operation
The behavior of the circuit changes as the input voltage (VIN) varies:
When VIN is near zero, the MOSFET remains off, and the output voltage (VOUT) is at VDD.
As VIN approaches the threshold voltage (VTH), the MOSFET starts conducting, leading to a small voltage drop across the load resistor (RL), causing VOUT to decrease.
When VIN exceeds VTH, the MOSFET enters saturation, and the amplifier operates effectively.
As VIN continues to increase, the MOSFET eventually enters the linear region, causing a further drop in VOUT.
Since MOSFETs function best as amplifiers in saturation, the effective operating range of the amplifier is limited to values where the transistor remains in saturation.
PROCEDURE:
1. Open LTspice, Launch LTspice on your computer.
2. Create a New Schematic
 Click on File â†’ New Schematic to open a new schematic window.
3. Place Components
Power Supply (V1)
    Press F2 (Component selector).
    Search for voltage and place it in the schematic.
    Right-click on it and set DC Value = 2.5V.
    Connect it to the top node of the circuit.
Resistors (R1, R2, R3)
    Press F2 and select resistor.
    Place three resistors:
        R1 and R2 = 1.833kÎ© (connected from V1 to the drain of each MOSFET).
        R3 = 0.4166kÎ© (connected from the MOSFET source node to ground).
    Right-click each resistor to edit values.
MOSFETs (M1, M2)
    Press F2, search for NMOS, and place two NMOS transistors.
    Ensure that the drains are connected to R1 and R2, respectively.
    Connect the sources of both MOSFETs together and to R3.
    Ensure the gates are connected to V2 and V3.
Input DC Sources (V2, V3)
    Press F2, select voltage, and place two DC voltage sources.
    Set both sources to 1.3V (Right-click â†’ Set DC value to 1.3V).
    Connect V2 to the gate of M1 and V3 to the gate of M2.
4. Connect Ground
    Press G to place a ground.
    Connect ground to V2, V3, and the bottom node of R3.
blob:https://web.whatsapp.com/717a3aec-28f3-4bbb-8078-06ec6648f35c
5. Simulation Settings
   Click on Simulate â†’ Edit Simulation Cmd.
    Go to DC Op Pnt (Operating Point Analysis).
    Click OK and place the .op statement in the schematic.
6. Running the Simulation
    Click the Run button (green play icon).
    The DC operating points (voltages and currents) will be displayed.
7. Observing Results
    Click on different nodes (wires) in the schematic to display voltage values.
    Click on MOSFETs to see their operating currents.
CALCULATIONS:
Length (L = 0.5u)
Width (W = 50u)
RD = 1.833kâ„¦
Gain = 14.6dB
1. Differential Pair Operation
    M1 and M2 (NMOS transistors) form a differential amplifier with a common-source connection.
    The gates of M1 and M2 receive the same input voltage (1.3V), ensuring balanced operation.
    The common-source node (bottom connection of M1 and M2) is connected to a current source (R3), setting the total bias current.
2. Current Mirror Load
    R1 and R2 (1.833kÎ© each) act as load resistors, converting drain currents into output voltages.
    Because both inputs (V2 and V3) are equal (1.3V), the circuit is symmetric, meaning M1 and M2 share equal current.
3. Bias Current Analysis
    The resistor R3 (0.4166kÎ©) determines the total tail current, which splits equally between M1 and M2 under ideal conditions.
    The total tail current ItailItailâ€‹ is given by:
    Itail=VSSR3
    Itailâ€‹=R3â€‹VSSâ€‹â€‹ Given V_SS = 2.5V,
    Itail=2.5V0.4166kÎ©â‰ˆ6mA
    Itailâ€‹=0.4166kÎ©2.5Vâ€‹â‰ˆ6mA Thus, each transistor ideally conducts:
    ID=Itail2=3mA
    IDâ€‹=2Itailâ€‹â€‹=3mA
4. Output Voltage Behavior
    The drain voltages at M1 and M2 are determined by the current flowing through R1 and R2:
    Vout=VDDâˆ’(IDÃ—RD)
    Voutâ€‹=VDDâ€‹âˆ’(IDâ€‹Ã—RDâ€‹) Given I_D = 3mA and R1 = 1.833kÎ©:
    Vout=2.5Vâˆ’(3mAÃ—1.833kÎ©)=2.5Vâˆ’5.5V
    Voutâ€‹=2.5Vâˆ’(3mAÃ—1.833kÎ©)=2.5Vâˆ’5.5V This indicates MOSFETs may not be in saturation, and adjustments to resistance values or supply voltage may be needed.
5. Circuit Applications
    This differential pair is used in amplifiers, comparators, and ADCs.
    It provides high gain and common-mode rejection.
    The circuit can be modified for differential gain analysis by applying a small differential input (V2 â‰  V3).

RESULTS:
DC Operating Point
blob:https://web.whatsapp.com/6d4229a5-feb5-4887-b5bd-173ed9ca4a8e
AC analysis
blob:https://web.whatsapp.com/b60cc1f8-d918-4563-b47f-69eeaac9129a
Transient analysis
blob:https://web.whatsapp.com/7ea687d1-9017-4dcb-8e06-a6618db08144


INFERENCE:
*The circuit functions correctly as a differential pair.
*Current division is as expected based on circuit symmetry.
*For amplification, an AC input could be applied, and further frequency analysis could be performed.

CIRCUIT 2
CIRCUIT DIAGRAM:
blob:https://web.whatsapp.com/eb2c383f-f416-4772-bb2c-42cee4447f43

RESULT:
1. DC Operating Point Analysis (.op)
This will provide bias voltages and currents for all nodes and components.Expect MOSFETs to be in saturation if designed correctly.
The drain voltages should be symmetric if the circuit is balanced.
blob:https://web.whatsapp.com/048fe970-4e44-4c84-911a-f93a64c92bc7

2. Transient Analysis (.tran 5m)
This shows the time-domain response to sinusoidal inputs.Expect differential amplification:
If  increases,  should decrease accordingly.The output waveform will depend on the differential gain.
blob:https://web.whatsapp.com/fbca72dd-c9ad-4665-bfc5-5b87cc23605c

3. AC Analysis (.ac dec 10 100 100G)
This gives the frequency response of the circuit.
Important observations:Gain at low frequencies (mid-band gain).Bandwidth (cutoff frequency) beyond which gain drops.Common-mode rejection (ideally high).
blob:https://web.whatsapp.com/9843e2a4-2b07-4812-9ff0-58461f688908

INFERENCE:
*The circuit amplifies the difference between  and , rejecting common-mode signals.
*The gain depends on the MOSFET parameters and resistor values.
*The bandwidth tells how fast the amplifier can respond to input changes.
*If designed properly, it functions as a high-gain, differential-input amplifier, useful in analog signal processing.

CIRCUIT 3
RESULT:
give result and inference for this circuit
ChatGPT said:

This circuit appears to be a differential pair using NMOS transistors with a current source. The key aspects of this circuit:

    Power Supply: 2.5V (V1).
    Differential Input Signals: Two sine wave signals (V2 and V3) with 1.3V DC offset, 50mV amplitude, and 1kHz frequency.
    Load Resistors: R1 and R2 (1.833K each).
    Current Source: NMOS M3 with a bias voltage of 0.86V (V4).
    Output Nodes: Drains of M1 and M2.

Expected Simulation Results:

    The circuit operates as a differential amplifier, meaning the output voltage will be the difference between the drain voltages of M1 and M2.
    Since V2 and V3 are complementary sinusoidal signals (AC 1 and AC -1), the output voltage will also be a sinusoidal signal reflecting their difference.
    The gain of the differential pair depends on the transconductance of the MOSFETs and the load resistance.
    The current source (M3) provides a stable tail current, ensuring proper differential operation.

Inference:

    The circuit amplifies the differential input signal while rejecting common-mode noise.
    If M3 operates in saturation, it ensures constant tail current for better linearity.
    Any mismatch in R1, R2, or MOSFET parameters may introduce common-mode noise.
    The circuit can be analyzed using small-signal analysis to determine voltage gain and common-mode rejection.

To confirm the behavior, you need to run a transient or AC analysis in SPICE. Let me know if you need help with simulation setup or interpreting results. ðŸš€
You said:
GIVE ALL ANALYSIS
ChatGPT said:

To fully analyze this differential amplifier circuit, we will perform the following analyses:

    DC Analysis â€“ To determine biasing conditions.
    AC Small Signal Analysis â€“ To find gain and frequency response.
    Transient Analysis â€“ To observe time-domain behavior.
    Common-Mode Analysis â€“ To determine common-mode rejection.
    Differential Mode Analysis â€“ To understand the amplification of the difference signal.

1. DC Analysis (Biasing Conditions)
This helps determine the operating points (DC voltages and currents).
MOSFET Operation:
        M1M1â€‹ and M2M2â€‹ form a differential pair.
        M3M3â€‹ acts as a current source, ensuring a constant tail current.
Current Source (M3):
        Gate voltage = 0.86V (V4).
        This sets the drain current of M3, which is split between M1 and M2.
Expected Results:The tail current ItailItailâ€‹ through M3 is determined by its transconductance and threshold voltage.The drain voltages of M1 and M2 will settle around some DC value based on the balance of currents.
![dc op](https://github.com/user-attachments/assets/6cd41a82-f6b0-423f-9f57-4d2f4f121ef7)

2. AC Small Signal Analysis
To find voltage gain and frequency response.
Differential Gain:
    Ad=VoutVin=gmRD
    Adâ€‹=Vinâ€‹Voutâ€‹â€‹=gmâ€‹RDâ€‹
where gmgmâ€‹ is the transconductance of M1, M2, and RDRDâ€‹ is the drain resistance (R1 or R2).
 Common-Mode Gain:
        Measures how much the circuit amplifies common-mode signals.
        Ideally, it should be low for good Common-Mode Rejection Ratio (CMRR).
   ![ac](https://github.com/user-attachments/assets/1b7439ae-156a-4090-9d41-24a603d69d44)


3.Frequency Response:
        Cutoff frequency depends on parasitic capacitances.
        Gain bandwidth is influenced by CgdCgdâ€‹, CgsCgsâ€‹, and load resistance.
Expected Results:The circuit should provide high differential gain.The common-mode gain should be minimal.Bandwidth can be estimated from the pole locations.
![fa](https://github.com/user-attachments/assets/21123a74-2f04-4c7d-a80b-2c966eab2c81)

4. Transient Analysis
To observe the circuitâ€™s time-domain behavior.
Input Signals:
        V2=1.3V+50mVsinâ¡(2Ï€1000t)V2â€‹=1.3V+50mVsin(2Ï€1000t)
        V3=1.3Vâˆ’50mVsinâ¡(2Ï€1000t)V3â€‹=1.3Vâˆ’50mVsin(2Ï€1000t)
 Expected Output: Output voltage will be a sinusoidal waveform proportional to the difference between V2 and V3.The phase inversion occurs at the drains of M1 and M2.
![transient 2](https://github.com/user-attachments/assets/1964c52d-a390-437c-a76a-357a943d0055)

CALCULATIONS:
Power Supply: 2.5V (V1).
Differential Input Signals: Two sine wave signals (V2 and V3) with 1.3V DC offset, 50mV amplitude, and 1kHz frequency.
Load Resistors: R1 and R2 (1.833K each).
Current Source: NMOS M3 with a bias voltage of 0.86V (V4).
Output Nodes: Drains of M1 and M2.

INFERENCE:
*Amplification: The circuit functions as a differential amplifier, with gain dependent on transconductance and resistance.
*Common-Mode Rejection: It should suppress common-mode signals effectively.
*Dynamic Response: The transient analysis will confirm the signal amplification.
*Frequency Dependence: The gain may roll off at high frequencies due to capacitances.
