Microsemi Libero Software
Version: 11.9.6.7
Release: v11.9 SP6

Info: The design Toplevel.adb was last modified by software version 11.9.6.7.
Opened an existing Libero design Toplevel.adb.
'BA_NAME' set to 'Toplevel_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to
'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF
High Effort Layout Mode: ON


Warning: The advanced layout option 'High Effort Layout Mode' is active.

Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...


Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Fri Aug 30 21:26:40 2024
High-Effort Placer Started...

Placer Finished: Fri Aug 30 21:30:17 2024
Total Placer CPU Time:     00:03:37

                        o - o - o - o - o - o



Post-Layout Core Information:
    Used:   5605  Total:   6144   (91.23%)

    Type       | Instances    | Core tiles
    -----------|--------------|-----------
    COMB       | 3874         | 3874
    SEQ        | 1731         | 1731

Timing-driven Router 
Design: Toplevel                        Started: Fri Aug 30 21:30:25 2024

 
Iterative improvement...
Iterative improvement...

Timing-driven Router completed successfully.

Design: Toplevel                        
Finished: Fri Aug 30 21:31:06 2024
Total CPU Time:     00:00:39            Total Elapsed Time: 00:00:41
Total Memory Usage: 268.2 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
Finished loading the Timing data.
TIMER: Max delay timing requirements have been met.
TIMER: Min delay timing requirements have been met.

The Layout command succeeded ( 00:04:37 )
Wrote status report to file: Toplevel_place_and_route_report.txt

The Report command succeeded ( 00:00:00 )
Wrote globalnet report to file: Toplevel_globalnet_report.txt

The Report command succeeded ( 00:00:00 )
Wrote globalusage report to file: Toplevel_globalusage_report.txt

The Report command succeeded ( 00:00:00 )
Wrote iobank report to file: Toplevel_iobank_report.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: Toplevel_report_pin_byname.txt

The Report command succeeded ( 00:00:01 )
Wrote pin report to file: Toplevel_report_pin_bynumber.txt

The Report command succeeded ( 00:00:00 )
Design saved to file
C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\designer\impl1\Topleve\
l.adb.

The Execute Script command succeeded ( 00:04:42 )
Design closed.

