#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar  1 15:52:49 2021
# Process ID: 28748
# Current directory: D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/pr_region_2_conv_layer_0_0_synth_1
# Command line: vivado.exe -log pr_region_2_conv_layer_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pr_region_2_conv_layer_0_0.tcl
# Log file: D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/pr_region_2_conv_layer_0_0_synth_1/pr_region_2_conv_layer_0_0.vds
# Journal file: D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/pr_region_2_conv_layer_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source pr_region_2_conv_layer_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/ocl_ips'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/hls_proj/conv_proj/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/hls_proj/fc_proj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.cache/ip 
Command: synth_design -top pr_region_2_conv_layer_0_0 -part xcvu095-ffvc1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu095'
INFO: [Common 17-1540] The version limit for your license is '2020.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6180 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 475.191 ; gain = 101.691
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pr_region_2_conv_layer_0_0' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_conv_layer_0_0/synth/pr_region_2_conv_layer_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'conv_layer' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:12]
	Parameter ap_ST_fsm_state1 bound to: 59'b00000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 59'b00000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 59'b00000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 59'b00000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 59'b00000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 59'b00000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 59'b00000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 59'b00000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 59'b00000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 59'b00000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 59'b00000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 59'b00000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 59'b00000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 59'b00000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 59'b00000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 59'b00000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 59'b00000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 59'b00000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 59'b00000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 59'b00000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 59'b00000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 59'b00000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 59'b00000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 59'b00000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 59'b00000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 59'b00000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 59'b00000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 59'b00000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 59'b00000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 59'b00000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 59'b00000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 59'b00000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 59'b00000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 59'b00000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 59'b00000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 59'b00000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 59'b00000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 59'b00000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 59'b00000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 59'b00000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 59'b00000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 59'b00000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 59'b00000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 59'b00000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 59'b00000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 59'b00000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 59'b00000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 59'b00000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 59'b00000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 59'b00000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state172 bound to: 59'b00000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state173 bound to: 59'b00000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state174 bound to: 59'b00000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state175 bound to: 59'b00000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state176 bound to: 59'b00001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state177 bound to: 59'b00010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state178 bound to: 59'b00100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state179 bound to: 59'b01000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state180 bound to: 59'b10000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_MEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_MEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_MEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_MEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:231]
INFO: [Synth 8-6157] synthesizing module 'conv_layer_CTRL_BUS_s_axi' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_CTRL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_INPUT_OFFSET_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_INPUT_OFFSET_CTRL bound to: 7'b0010100 
	Parameter ADDR_OUTPUT_OFFSET_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_OUTPUT_OFFSET_CTRL bound to: 7'b0011100 
	Parameter ADDR_B_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_B_CTRL bound to: 7'b0100100 
	Parameter ADDR_OD_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_OD_CTRL bound to: 7'b0101100 
	Parameter ADDR_OX_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_OX_CTRL bound to: 7'b0110100 
	Parameter ADDR_OY_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_OY_CTRL bound to: 7'b0111100 
	Parameter ADDR_ID_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_ID_CTRL bound to: 7'b1000100 
	Parameter ADDR_IX_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_IX_CTRL bound to: 7'b1001100 
	Parameter ADDR_IY_DATA_0 bound to: 7'b1010000 
	Parameter ADDR_IY_CTRL bound to: 7'b1010100 
	Parameter ADDR_S_DATA_0 bound to: 7'b1011000 
	Parameter ADDR_S_CTRL bound to: 7'b1011100 
	Parameter ADDR_K_DATA_0 bound to: 7'b1100000 
	Parameter ADDR_K_CTRL bound to: 7'b1100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_CTRL_BUS_s_axi.v:266]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_CTRL_BUS_s_axi' (1#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_layer_mem_m_axi' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_layer_mem_m_axi_throttl' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_mem_m_axi_throttl' (2#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:709]
INFO: [Synth 8-6157] synthesizing module 'conv_layer_mem_m_axi_write' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:1702]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv_layer_mem_m_axi_fifo' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:419]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_mem_m_axi_fifo' (3#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'conv_layer_mem_m_axi_reg_slice' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:315]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_mem_m_axi_reg_slice' (4#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:315]
INFO: [Synth 8-6157] synthesizing module 'conv_layer_mem_m_axi_fifo__parameterized0' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:419]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_mem_m_axi_fifo__parameterized0' (4#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'conv_layer_mem_m_axi_buffer' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_mem_m_axi_buffer' (5#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'conv_layer_mem_m_axi_fifo__parameterized1' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_mem_m_axi_fifo__parameterized1' (5#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'conv_layer_mem_m_axi_fifo__parameterized2' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_mem_m_axi_fifo__parameterized2' (5#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:419]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_mem_m_axi_write' (6#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:1702]
INFO: [Synth 8-6157] synthesizing module 'conv_layer_mem_m_axi_read' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:905]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv_layer_mem_m_axi_buffer__parameterized0' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_mem_m_axi_buffer__parameterized0' (6#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'conv_layer_mem_m_axi_reg_slice__parameterized0' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:315]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_mem_m_axi_reg_slice__parameterized0' (6#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:315]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:1253]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_mem_m_axi_read' (7#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:905]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_mem_m_axi' (8#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'p_hls_fptosi_float_i' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/p_hls_fptosi_float_i.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/p_hls_fptosi_float_i.v:97]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/p_hls_fptosi_float_i.v:99]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/p_hls_fptosi_float_i.v:133]
INFO: [Synth 8-6155] done synthesizing module 'p_hls_fptosi_float_i' (9#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/p_hls_fptosi_float_i.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_layer_fadd_3bkb' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_fadd_3bkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_layer_ap_fadd_7_full_dsp_32' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/ip/conv_layer_ap_fadd_7_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 7 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'd:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/ip/conv_layer_ap_fadd_7_full_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_ap_fadd_7_full_dsp_32' (27#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/ip/conv_layer_ap_fadd_7_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_fadd_3bkb' (28#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_fadd_3bkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'conv_layer_fmul_3cud' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_fmul_3cud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_layer_ap_fmul_3_max_dsp_32' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/ip/conv_layer_ap_fmul_3_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'd:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/ip/conv_layer_ap_fmul_3_max_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_ap_fmul_3_max_dsp_32' (36#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/ip/conv_layer_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_fmul_3cud' (37#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_fmul_3cud.v:11]
INFO: [Synth 8-6157] synthesizing module 'conv_layer_sitofpdEe' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_sitofpdEe.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_layer_ap_sitofp_4_no_dsp_32' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/ip/conv_layer_ap_sitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'd:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/ip/conv_layer_ap_sitofp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_ap_sitofp_4_no_dsp_32' (46#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/ip/conv_layer_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_sitofpdEe' (47#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_sitofpdEe.v:11]
INFO: [Synth 8-6157] synthesizing module 'conv_layer_fcmp_3eOg' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_fcmp_3eOg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'conv_layer_ap_fcmp_0_no_dsp_32' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/ip/conv_layer_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'd:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/ip/conv_layer_ap_fcmp_0_no_dsp_32.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_ap_fcmp_0_no_dsp_32' (51#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/ip/conv_layer_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_fcmp_3eOg' (52#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_fcmp_3eOg.v:11]
INFO: [Synth 8-6157] synthesizing module 'conv_layer_mul_32fYi' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_layer_mul_32fYi_MulnS_0' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_mul_32fYi_MulnS_0' (53#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_mul_32fYi' (54#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:34]
INFO: [Synth 8-6157] synthesizing module 'conv_layer_mul_2ng8j' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_2ng8j.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 2 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_layer_mul_2ng8j_MulnS_1' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_2ng8j.v:11]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_mul_2ng8j_MulnS_1' (55#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_2ng8j.v:11]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_mul_2ng8j' (56#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_2ng8j.v:34]
INFO: [Synth 8-6157] synthesizing module 'conv_layer_mul_32hbi' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32hbi.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_layer_mul_32hbi_MulnS_2' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32hbi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_mul_32hbi_MulnS_2' (57#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32hbi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_mul_32hbi' (58#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32hbi.v:34]
INFO: [Synth 8-6157] synthesizing module 'conv_layer_mul_64ibs' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_64ibs.v:38]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_layer_mul_64ibs_MulnS_3' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_64ibs.v:11]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_mul_64ibs_MulnS_3' (59#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_64ibs.v:11]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_mul_64ibs' (60#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_64ibs.v:38]
INFO: [Synth 8-6157] synthesizing module 'conv_layer_mul_96jbC' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_96jbC.v:38]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 96 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_layer_mul_96jbC_MulnS_4' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_96jbC.v:11]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_mul_96jbC_MulnS_4' (61#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_96jbC.v:11]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_mul_96jbC' (62#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_96jbC.v:38]
INFO: [Synth 8-6157] synthesizing module 'conv_layer_mul_32kbM' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32kbM.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 31 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_layer_mul_32kbM_MulnS_5' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32kbM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_mul_32kbM_MulnS_5' (63#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32kbM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer_mul_32kbM' (64#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32kbM.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6174]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6256]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6258]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6262]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6264]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6274]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6288]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6294]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6298]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6344]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6346]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6354]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6362]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6364]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6370]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6372]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6400]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6402]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6406]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6516]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6532]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6564]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6574]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6596]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6620]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6624]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6642]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6654]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6680]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6682]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6750]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer' (65#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:12]
INFO: [Synth 8-6155] done synthesizing module 'pr_region_2_conv_layer_0_0' (66#1) [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_conv_layer_0_0/synth/pr_region_2_conv_layer_0_0.v:59]
WARNING: [Synth 8-3331] design conv_layer_mul_32fYi has unconnected port reset
WARNING: [Synth 8-3331] design conv_layer_mul_32kbM has unconnected port reset
WARNING: [Synth 8-3331] design conv_layer_mul_96jbC has unconnected port reset
WARNING: [Synth 8-3331] design conv_layer_mul_64ibs has unconnected port reset
WARNING: [Synth 8-3331] design conv_layer_mul_32hbi has unconnected port reset
WARNING: [Synth 8-3331] design conv_layer_mul_2ng8j has unconnected port reset
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized98 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized98 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized98 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized98 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized98 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized95 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized95 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized95 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized95 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized95 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized3 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized2 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized96 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized96 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized96 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized96 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized96 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_operation_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_operation_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_operation_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_operation_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_operation_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_operation_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_operation_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port m_axis_result_tready
WARNING: [Synth 8-3331] design conv_layer_fcmp_3eOg has unconnected port reset
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 650.172 ; gain = 276.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 650.172 ; gain = 276.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 650.172 ; gain = 276.672
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 303 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xcvu095-ffvc1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_conv_layer_0_0/constraints/conv_layer_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_conv_layer_0_0/constraints/conv_layer_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/pr_region_2_conv_layer_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/pr_region_2_conv_layer_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1309.250 ; gain = 0.070
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 5 instances
  FDE => FDRE: 20 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1315.855 ; gain = 0.145
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.300 . Memory (MB): peak = 1317.074 ; gain = 7.824
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1317.074 ; gain = 943.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu095-ffvc1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1317.074 ; gain = 943.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/pr_region_2_conv_layer_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1317.074 ; gain = 943.574
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'conv_layer_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'conv_layer_CTRL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_layer_mem_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_layer_mem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_i_x_2_reg_869_reg[31:0]' into 'ap_phi_reg_pp0_iter1_i_x_1_reg_801_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3000]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_i_x_3_reg_893_reg[31:0]' into 'ap_phi_reg_pp0_iter1_i_x_1_reg_801_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3001]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_i_x_4_reg_927_reg[31:0]' into 'ap_phi_reg_pp0_iter1_i_x_1_reg_801_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3002]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_i_x_5_reg_981_reg[31:0]' into 'ap_phi_reg_pp0_iter1_i_x_1_reg_801_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3003]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_i_x_6_reg_1017_reg[31:0]' into 'ap_phi_reg_pp0_iter1_i_x_1_reg_801_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3004]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_i_y_1_reg_960_reg[31:0]' into 'ap_phi_reg_pp0_iter1_i_y3_reg_834_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3006]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_iix_2_reg_880_reg[1:0]' into 'ap_phi_reg_pp0_iter1_iix_1_reg_812_reg[1:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3008]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_iix_3_reg_904_reg[1:0]' into 'ap_phi_reg_pp0_iter1_iix_1_reg_812_reg[1:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3009]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_iix_5_reg_992_reg[2:0]' into 'ap_phi_reg_pp0_iter1_iix_4_reg_938_reg[2:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3011]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_iix_6_reg_1027_reg[2:0]' into 'ap_phi_reg_pp0_iter1_iix_4_reg_938_reg[2:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3012]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_iiy_1_reg_971_reg[1:0]' into 'ap_phi_reg_pp0_iter1_iix_1_reg_812_reg[1:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3013]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_output_element_11_reg_822_reg[31:0]' into 'ap_phi_reg_pp0_iter1_i_x_1_reg_801_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3015]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_output_element_12_reg_858_reg[31:0]' into 'ap_phi_reg_pp0_iter1_i_x_1_reg_801_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3016]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_output_element_13_reg_915_reg[31:0]' into 'ap_phi_reg_pp0_iter1_i_x_1_reg_801_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3017]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_output_element_14_reg_948_reg[31:0]' into 'ap_phi_reg_pp0_iter1_i_x_1_reg_801_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3018]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_output_element_15_reg_1005_reg[31:0]' into 'ap_phi_reg_pp0_iter1_i_x_1_reg_801_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3019]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_output_element_16_reg_1038_reg[31:0]' into 'ap_phi_reg_pp0_iter1_i_x_1_reg_801_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3020]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_output_element_17_reg_1050_reg[31:0]' into 'ap_phi_reg_pp0_iter1_i_x_1_reg_801_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3021]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_i_x_4_reg_927_reg[31:0]' into 'ap_phi_reg_pp0_iter2_i_x_3_reg_893_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3029]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_i_x_5_reg_981_reg[31:0]' into 'ap_phi_reg_pp0_iter2_i_x_3_reg_893_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3030]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_i_x_6_reg_1017_reg[31:0]' into 'ap_phi_reg_pp0_iter2_i_x_3_reg_893_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3031]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_iix_5_reg_992_reg[2:0]' into 'ap_phi_reg_pp0_iter2_iix_4_reg_938_reg[2:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3035]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_iix_6_reg_1027_reg[2:0]' into 'ap_phi_reg_pp0_iter2_iix_4_reg_938_reg[2:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3036]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_iiy_1_reg_971_reg[1:0]' into 'ap_phi_reg_pp0_iter2_iix_3_reg_904_reg[1:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3037]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_output_element_13_reg_915_reg[31:0]' into 'ap_phi_reg_pp0_iter2_i_x_3_reg_893_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3038]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_output_element_14_reg_948_reg[31:0]' into 'ap_phi_reg_pp0_iter2_i_x_3_reg_893_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3039]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_output_element_15_reg_1005_reg[31:0]' into 'ap_phi_reg_pp0_iter2_i_x_3_reg_893_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3040]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_output_element_16_reg_1038_reg[31:0]' into 'ap_phi_reg_pp0_iter2_i_x_3_reg_893_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3041]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_output_element_17_reg_1050_reg[31:0]' into 'ap_phi_reg_pp0_iter2_i_x_3_reg_893_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3042]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_i_x_6_reg_1017_reg[31:0]' into 'ap_phi_reg_pp0_iter3_i_x_5_reg_981_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3049]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_iix_6_reg_1027_reg[2:0]' into 'ap_phi_reg_pp0_iter3_iix_5_reg_992_reg[2:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3052]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_output_element_15_reg_1005_reg[31:0]' into 'ap_phi_reg_pp0_iter3_i_x_5_reg_981_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3054]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_output_element_16_reg_1038_reg[31:0]' into 'ap_phi_reg_pp0_iter3_i_x_5_reg_981_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3055]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_output_element_17_reg_1050_reg[31:0]' into 'ap_phi_reg_pp0_iter3_i_x_5_reg_981_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3056]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_2963_reg[63:62]' into 'tmp_4_reg_2925_reg[63:62]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6366]
INFO: [Synth 8-4471] merging register 'tmp_28_reg_2998_reg[0:0]' into 'tmp22_cast_reg_2993_reg[63:63]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6712]
INFO: [Synth 8-4471] merging register 'o_y_cast_mid1_reg_3030_reg[31:31]' into 'tmp22_cast_reg_2993_reg[63:63]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6214]
INFO: [Synth 8-4471] merging register 'iiy_1_cast_reg_3811_pp0_iter5_reg_reg[31:2]' into 'iiy_1_cast_reg_3811_reg[31:2]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:6769]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "exitcond_flatten_mid_fu_1284_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'tmp_55_cast_reg_3449_reg[31:0]' into 'i_x_7_reg_3444_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v:3198]
INFO: [Synth 8-5545] ROM "exitcond_flatten_mid_fu_1284_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iix_7_fu_2117_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_phi_reg_pp0_iter3_iix_4_reg_938" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iiy_2_fu_2444_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_91_cast_cast_fu_2074_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'conv_layer_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'conv_layer_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_layer_mem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_layer_mem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1317.074 ; gain = 943.574
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/conv_layer_fadd_3bkb_U2/conv_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/conv_layer_fadd_3bkb_U2/conv_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_layer_fadd_3bkb_U2/conv_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/conv_layer_fadd_3bkb_U2/conv_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_layer_fmul_3cud_U3/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/conv_layer_fmul_3cud_U3/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_layer_fmul_3cud_U3/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/conv_layer_fmul_3cud_U3/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_layer_sitofpdEe_U4/conv_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/conv_layer_sitofpdEe_U4/conv_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/conv_layer_sitofpdEe_U4/conv_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/conv_layer_sitofpdEe_U4/conv_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_layer_sitofpdEe_U4/conv_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/conv_layer_sitofpdEe_U4/conv_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_layer_sitofpdEe_U4/conv_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/conv_layer_sitofpdEe_U4/conv_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_layer_sitofpdEe_U4/conv_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/conv_layer_sitofpdEe_U4/conv_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_layer_sitofpdEe_U4/conv_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/conv_layer_sitofpdEe_U4/conv_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/conv_layer_sitofpdEe_U4/conv_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/conv_layer_sitofpdEe_U4/conv_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/conv_layer_sitofpdEe_U4/conv_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized30) to 'inst/conv_layer_sitofpdEe_U4/conv_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/conv_layer_sitofpdEe_U4/conv_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized30) to 'inst/conv_layer_sitofpdEe_U4/conv_layer_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/conv_layer_fcmp_3eOg_U5/conv_layer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/conv_layer_fcmp_3eOg_U5/conv_layer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_layer_fcmp_3eOg_U5/conv_layer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/conv_layer_fcmp_3eOg_U5/conv_layer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_layer_fcmp_3eOg_U5/conv_layer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/conv_layer_fcmp_3eOg_U5/conv_layer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_layer_fcmp_3eOg_U5/conv_layer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/conv_layer_fcmp_3eOg_U5/conv_layer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |conv_layer__GB0 |           1|     24480|
|2     |conv_layer__GB1 |           1|      4779|
|3     |conv_layer__GB2 |           1|      6323|
|4     |conv_layer__GB3 |           1|      9914|
|5     |conv_layer__GB4 |           1|     13355|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 768 (col length:192)
BRAMs: 3456 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'conv_layer_mul_32fYi_U12/conv_layer_mul_32fYi_MulnS_0_U/a_reg0_reg[31:0]' into 'conv_layer_mul_32fYi_U12/conv_layer_mul_32fYi_MulnS_0_U/b_reg0_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-4471] merging register 'conv_layer_mul_32fYi_U16/conv_layer_mul_32fYi_MulnS_0_U/b_reg0_reg[31:0]' into 'conv_layer_mul_32fYi_U11/conv_layer_mul_32fYi_MulnS_0_U/b_reg0_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-4471] merging register 'conv_layer_mul_32fYi_U16/conv_layer_mul_32fYi_MulnS_0_U/a_reg0_reg[31:0]' into 'conv_layer_mul_32fYi_U15/conv_layer_mul_32fYi_MulnS_0_U/a_reg0_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-4471] merging register 'conv_layer_mul_32fYi_U17/conv_layer_mul_32fYi_MulnS_0_U/b_reg0_reg[31:0]' into 'conv_layer_mul_32fYi_U11/conv_layer_mul_32fYi_MulnS_0_U/a_reg0_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-4471] merging register 'conv_layer_mul_32fYi_U18/conv_layer_mul_32fYi_MulnS_0_U/b_reg0_reg[31:0]' into 'conv_layer_mul_32fYi_U12/conv_layer_mul_32fYi_MulnS_0_U/b_reg0_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-4471] merging register 'conv_layer_mul_32fYi_U18/conv_layer_mul_32fYi_MulnS_0_U/a_reg0_reg[31:0]' into 'conv_layer_mul_32fYi_U11/conv_layer_mul_32fYi_MulnS_0_U/b_reg0_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-4471] merging register 'conv_layer_mul_32kbM_U19/conv_layer_mul_32kbM_MulnS_5_U/a_reg0_reg[31:0]' into 'conv_layer_mul_32fYi_U15/conv_layer_mul_32fYi_MulnS_0_U/b_reg0_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32kbM.v:24]
INFO: [Synth 8-4471] merging register 'conv_layer_mul_32fYi_U25/conv_layer_mul_32fYi_MulnS_0_U/a_reg0_reg[31:0]' into 'conv_layer_mul_32fYi_U17/conv_layer_mul_32fYi_MulnS_0_U/a_reg0_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-4471] merging register 'conv_layer_mul_32fYi_U26/conv_layer_mul_32fYi_MulnS_0_U/a_reg0_reg[31:0]' into 'conv_layer_mul_32fYi_U15/conv_layer_mul_32fYi_MulnS_0_U/a_reg0_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-4471] merging register 'conv_layer_mul_32fYi_U27/conv_layer_mul_32fYi_MulnS_0_U/a_reg0_reg[31:0]' into 'conv_layer_mul_32fYi_U15/conv_layer_mul_32fYi_MulnS_0_U/a_reg0_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-4471] merging register 'conv_layer_mul_32kbM_U28/conv_layer_mul_32kbM_MulnS_5_U/a_reg0_reg[31:0]' into 'conv_layer_mul_32fYi_U17/conv_layer_mul_32fYi_MulnS_0_U/a_reg0_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32kbM.v:24]
INFO: [Synth 8-4471] merging register 'conv_layer_mul_32kbM_U34/conv_layer_mul_32kbM_MulnS_5_U/b_reg0_reg[30:0]' into 'conv_layer_mul_32kbM_U33/conv_layer_mul_32kbM_MulnS_5_U/b_reg0_reg[30:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32kbM.v:24]
INFO: [Synth 8-4471] merging register 'conv_layer_mul_32fYi_U35/conv_layer_mul_32fYi_MulnS_0_U/b_reg0_reg[31:0]' into 'conv_layer_mul_32fYi_U23/conv_layer_mul_32fYi_MulnS_0_U/a_reg0_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-4471] merging register 'conv_layer_mul_32fYi_U38/conv_layer_mul_32fYi_MulnS_0_U/a_reg0_reg[31:0]' into 'conv_layer_mul_32fYi_U17/conv_layer_mul_32fYi_MulnS_0_U/a_reg0_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-4471] merging register 'conv_layer_mul_32fYi_U39/conv_layer_mul_32fYi_MulnS_0_U/a_reg0_reg[31:0]' into 'conv_layer_mul_32fYi_U15/conv_layer_mul_32fYi_MulnS_0_U/a_reg0_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-4471] merging register 'conv_layer_mul_32fYi_U40/conv_layer_mul_32fYi_MulnS_0_U/a_reg0_reg[31:0]' into 'conv_layer_mul_32fYi_U15/conv_layer_mul_32fYi_MulnS_0_U/a_reg0_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32kbM.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32kbM.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32kbM.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32kbM.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32kbM.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32kbM.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32kbM.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32kbM.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32kbM.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32kbM.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32kbM.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
INFO: [Synth 8-4471] merging register 'conv_layer_mul_32fYi_U24/conv_layer_mul_32fYi_MulnS_0_U/a_reg0_reg[31:0]' into 'conv_layer_mul_32fYi_U37/conv_layer_mul_32fYi_MulnS_0_U/b_reg0_reg[31:0]' [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32kbM.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32kbM.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32kbM.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32kbM.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
INFO: [Synth 8-5545] ROM "exitcond_flatten_mid_fu_1284_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32hbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_64ibs.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 12 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_96jbC.v:26]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_2ng8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v:24]
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_68' (FDRE) to 'inst/i_0/b_s_reg_447_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_49' (FDRE) to 'inst/i_0/b_s_reg_447_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_48' (FDRE) to 'inst/i_0/b_s_reg_447_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_47' (FDRE) to 'inst/i_0/b_s_reg_447_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_46' (FDRE) to 'inst/i_0/b_s_reg_447_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_45' (FDRE) to 'inst/i_0/b_s_reg_447_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_44' (FDRE) to 'inst/i_0/b_s_reg_447_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_43' (FDRE) to 'inst/i_0/b_s_reg_447_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_42' (FDRE) to 'inst/i_0/b_s_reg_447_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_41' (FDRE) to 'inst/i_0/b_s_reg_447_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_40' (FDRE) to 'inst/i_0/b_s_reg_447_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_39' (FDRE) to 'inst/i_0/b_s_reg_447_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_38' (FDRE) to 'inst/i_0/b_s_reg_447_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_37' (FDRE) to 'inst/i_0/b_s_reg_447_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_36' (FDRE) to 'inst/i_0/b_s_reg_447_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_35' (FDRE) to 'inst/i_0/b_s_reg_447_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_34' (FDRE) to 'inst/i_0/b_s_reg_447_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_33' (FDRE) to 'inst/i_0/i_0'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_64' (FDRE) to 'inst/i_0/b_s_reg_447_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_63' (FDRE) to 'inst/i_0/b_s_reg_447_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_62' (FDRE) to 'inst/i_0/b_s_reg_447_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_61' (FDRE) to 'inst/i_0/b_s_reg_447_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_60' (FDRE) to 'inst/i_0/b_s_reg_447_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_59' (FDRE) to 'inst/i_0/b_s_reg_447_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_58' (FDRE) to 'inst/i_0/b_s_reg_447_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_57' (FDRE) to 'inst/i_0/b_s_reg_447_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_56' (FDRE) to 'inst/i_0/b_s_reg_447_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_55' (FDRE) to 'inst/i_0/b_s_reg_447_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_54' (FDRE) to 'inst/i_0/b_s_reg_447_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_53' (FDRE) to 'inst/i_0/b_s_reg_447_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_52' (FDRE) to 'inst/i_0/b_s_reg_447_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_51' (FDRE) to 'inst/i_0/b_s_reg_447_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_50' (FDRE) to 'inst/i_0/i_0'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_17' (FDRE) to 'inst/i_0/o_y_reg_459_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_16' (FDRE) to 'inst/i_0/o_y_reg_459_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_15' (FDRE) to 'inst/i_0/o_y_reg_459_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_14' (FDRE) to 'inst/i_0/o_y_reg_459_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_13' (FDRE) to 'inst/i_0/o_y_reg_459_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_12' (FDRE) to 'inst/i_0/o_y_reg_459_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_11' (FDRE) to 'inst/i_0/o_y_reg_459_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_10' (FDRE) to 'inst/i_0/o_y_reg_459_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_9' (FDRE) to 'inst/i_0/o_y_reg_459_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_8' (FDRE) to 'inst/i_0/o_y_reg_459_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_7' (FDRE) to 'inst/i_0/o_y_reg_459_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_6' (FDRE) to 'inst/i_0/o_y_reg_459_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_5' (FDRE) to 'inst/i_0/o_y_reg_459_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_4' (FDRE) to 'inst/i_0/o_y_reg_459_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_3' (FDRE) to 'inst/i_0/o_y_reg_459_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_2' (FDRE) to 'inst/i_0/o_y_reg_459_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_1' (FDRE) to 'inst/i_0/o_y_reg_459_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_0' (FDRE) to 'inst/i_0/i_18'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_32' (FDRE) to 'inst/i_0/o_y_reg_459_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_31' (FDRE) to 'inst/i_0/o_y_reg_459_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_30' (FDRE) to 'inst/i_0/o_y_reg_459_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_29' (FDRE) to 'inst/i_0/o_y_reg_459_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_28' (FDRE) to 'inst/i_0/o_y_reg_459_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_27' (FDRE) to 'inst/i_0/o_y_reg_459_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_26' (FDRE) to 'inst/i_0/o_y_reg_459_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_25' (FDRE) to 'inst/i_0/o_y_reg_459_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_24' (FDRE) to 'inst/i_0/o_y_reg_459_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_23' (FDRE) to 'inst/i_0/o_y_reg_459_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_22' (FDRE) to 'inst/i_0/o_y_reg_459_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_21' (FDRE) to 'inst/i_0/o_y_reg_459_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_20' (FDRE) to 'inst/i_0/o_y_reg_459_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_19' (FDRE) to 'inst/i_0/o_y_reg_459_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/i_18)
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[32]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[33]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[34]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[35]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[36]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[37]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[38]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[39]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[40]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[41]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[42]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[43]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[44]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[45]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[46]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[47]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[48]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[49]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[50]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[51]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[52]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[53]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[54]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[55]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[56]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[57]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[58]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[59]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp6_reg_2976_reg[60]' (FDE) to 'inst/i_0/tmp6_reg_2976_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp22_cast_reg_2993_reg[32]' (FDE) to 'inst/i_0/tmp22_cast_reg_2993_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp22_cast_reg_2993_reg[33]' (FDE) to 'inst/i_0/tmp22_cast_reg_2993_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp22_cast_reg_2993_reg[34]' (FDE) to 'inst/i_0/tmp22_cast_reg_2993_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp22_cast_reg_2993_reg[35]' (FDE) to 'inst/i_0/tmp22_cast_reg_2993_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp22_cast_reg_2993_reg[36]' (FDE) to 'inst/i_0/tmp22_cast_reg_2993_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/tmp22_cast_reg_2993_reg[37]' (FDE) to 'inst/i_0/tmp22_cast_reg_2993_reg[38]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\tmp_4_reg_2925_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\tmp_4_reg_2925_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\tmp22_cast_reg_2993_reg[63] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module conv_layer_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module conv_layer_CTRL_BUS_s_axi.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/i_17)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_3/\conv_layer_fcmp_3eOg_U5/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\conv_layer_fcmp_3eOg_U5/opcode_buf1_reg[4] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_4/conv_layer_mem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4/conv_layer_mem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[95] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_4/conv_layer_mem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4/conv_layer_mem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4/conv_layer_mem_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4/conv_layer_mem_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4/conv_layer_mem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4/conv_layer_mem_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4/conv_layer_mem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4/conv_layer_mem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4/conv_layer_mem_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_4/conv_layer_mem_m_axi_U/\bus_read/rs_rreq/data_p1_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4/conv_layer_mem_m_axi_U/\bus_read/rs_rreq/data_p1_reg[95] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_4/conv_layer_mem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4/conv_layer_mem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4/conv_layer_mem_m_axi_U/\bus_read/fifo_rreq/q_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4/conv_layer_mem_m_axi_U/\bus_write/fifo_wreq/q_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4/conv_layer_mem_m_axi_U/\bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1349.000 ; gain = 975.500
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_4/conv_layer_mem_m_axi_U/i_2/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4/conv_layer_mem_m_axi_U/i_60/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |conv_layer__GB0 |           1|     16920|
|2     |conv_layer__GB1 |           1|      3143|
|3     |conv_layer__GB2 |           1|      4852|
|4     |conv_layer__GB3 |           1|      8035|
|5     |conv_layer__GB4 |           1|     10098|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 1470.551 ; gain = 1097.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:34 ; elapsed = 00:02:38 . Memory (MB): peak = 1833.074 ; gain = 1459.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |conv_layer_GT0 |           1|     38140|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/conv_layer_mem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv_layer_mem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:53 ; elapsed = 00:02:57 . Memory (MB): peak = 1843.645 ; gain = 1470.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:00 ; elapsed = 00:03:05 . Memory (MB): peak = 1843.645 ; gain = 1470.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:01 ; elapsed = 00:03:05 . Memory (MB): peak = 1843.645 ; gain = 1470.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:05 ; elapsed = 00:03:09 . Memory (MB): peak = 1843.645 ; gain = 1470.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:05 ; elapsed = 00:03:09 . Memory (MB): peak = 1843.645 ; gain = 1470.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:05 ; elapsed = 00:03:10 . Memory (MB): peak = 1843.645 ; gain = 1470.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:05 ; elapsed = 00:03:10 . Memory (MB): peak = 1843.645 ; gain = 1470.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   707|
|2     |DSP48E1         |     5|
|3     |DSP_ALU         |   110|
|4     |DSP_ALU_1       |    13|
|5     |DSP_A_B_DATA    |    13|
|6     |DSP_A_B_DATA_1  |   102|
|7     |DSP_A_B_DATA_3  |     7|
|8     |DSP_A_B_DATA_4  |     1|
|9     |DSP_C_DATA      |   116|
|10    |DSP_C_DATA_1    |     7|
|11    |DSP_MULTIPLIER  |   123|
|12    |DSP_M_DATA      |   110|
|13    |DSP_M_DATA_1    |    13|
|14    |DSP_OUTPUT      |    82|
|15    |DSP_OUTPUT_1    |    41|
|16    |DSP_PREADD      |   123|
|17    |DSP_PREADD_DATA |   123|
|18    |LUT1            |   102|
|19    |LUT2            |  3254|
|20    |LUT3            |  1663|
|21    |LUT4            |  1052|
|22    |LUT5            |  1314|
|23    |LUT6            |  2627|
|24    |MUXCY           |   182|
|25    |MUXF7           |    37|
|26    |MUXF8           |     1|
|27    |RAMB18E2        |     2|
|28    |SRL16E          |   241|
|29    |XORCY           |    82|
|30    |FDE             |    20|
|31    |FDRE            | 12215|
|32    |FDSE            |     7|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:05 ; elapsed = 00:03:10 . Memory (MB): peak = 1843.645 ; gain = 1470.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:40 ; elapsed = 00:02:59 . Memory (MB): peak = 1843.645 ; gain = 803.242
Synthesis Optimization Complete : Time (s): cpu = 00:03:05 ; elapsed = 00:03:10 . Memory (MB): peak = 1843.645 ; gain = 1470.145
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1845.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 178 instances were transformed.
  (CARRY4) => CARRY8: 30 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 5 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 123 instances
  FDE => FDRE: 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
424 Infos, 154 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:16 ; elapsed = 00:03:22 . Memory (MB): peak = 1845.848 ; gain = 1472.348
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1845.848 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/pr_region_2_conv_layer_0_0_synth_1/pr_region_2_conv_layer_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pr_region_2_conv_layer_0_0, cache-ID = b6802b28bb3b938a
INFO: [Coretcl 2-1174] Renamed 288 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1845.848 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/pr_region_2_conv_layer_0_0_synth_1/pr_region_2_conv_layer_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pr_region_2_conv_layer_0_0_utilization_synth.rpt -pb pr_region_2_conv_layer_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  1 15:56:39 2021...
