#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Dec  5 16:04:53 2024
# Process ID: 8639
# Current directory: /home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/vivado.log
# Journal file: /home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/vivado.jou
# Running On        :eecs-digital-25
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :2906.220 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33325 MB
# Swap memory       :8589 MB
# Total Virtual     :41915 MB
# Available Virtual :40826 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip

# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
WARNING: [Coretcl 2-176] No IPs found
# generate_target all [get_ips]
WARNING: [Coretcl 2-176] No IPs found
# synth_ip [get_ips]
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8660
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2142.547 ; gain = 412.715 ; free physical = 27242 ; free virtual = 37535
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'BITS_IN_OUT' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/montgomery_squarer_stream.sv:19]
WARNING: [Synth 8-6901] identifier 'reducer_block_out' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/montgomery_squarer_stream.sv:42]
WARNING: [Synth 8-6901] identifier 'reducer_valid_out' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/montgomery_squarer_stream.sv:43]
WARNING: [Synth 8-6901] identifier 'valid_product' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier_nonparallel.sv:152]
WARNING: [Synth 8-6901] identifier 'prev_upper_prod' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier_nonparallel.sv:153]
WARNING: [Synth 8-6901] identifier 'prev_prod_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier_nonparallel.sv:154]
WARNING: [Synth 8-6901] identifier 'prev_accumulator_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier_nonparallel.sv:155]
WARNING: [Synth 8-6901] identifier 'final_pipe1' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier_nonparallel.sv:164]
WARNING: [Synth 8-6901] identifier 'final_pipe2' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier_nonparallel.sv:165]
WARNING: [Synth 8-6901] identifier 'product' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier_nonparallel.sv:246]
WARNING: [Synth 8-6901] identifier 'valid_product' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier_nonparallel.sv:248]
WARNING: [Synth 8-6901] identifier 'valid_product' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier_nonparallel.sv:249]
WARNING: [Synth 8-6901] identifier 'prev_upper_prod' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier_nonparallel.sv:251]
WARNING: [Synth 8-6901] identifier 'upper_prod' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier_nonparallel.sv:251]
WARNING: [Synth 8-6901] identifier 'prev_prod_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier_nonparallel.sv:252]
WARNING: [Synth 8-6901] identifier 'prod_sum' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier_nonparallel.sv:252]
WARNING: [Synth 8-6901] identifier 'prev_accumulator_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier_nonparallel.sv:253]
WARNING: [Synth 8-6901] identifier 'accumulator_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier_nonparallel.sv:253]
WARNING: [Synth 8-6901] identifier 'accumulator_sum_block' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier_nonparallel.sv:257]
WARNING: [Synth 8-6901] identifier 'final_pipe1' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier_nonparallel.sv:268]
WARNING: [Synth 8-6901] identifier 'final_pipe2' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier_nonparallel.sv:269]
WARNING: [Synth 8-6901] identifier 'final_pipe1' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier_nonparallel.sv:269]
WARNING: [Synth 8-6901] identifier 'final_pipe2' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier_nonparallel.sv:270]
WARNING: [Synth 8-6901] identifier 'valid_product' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:160]
WARNING: [Synth 8-6901] identifier 'prev_upper_prod' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:161]
WARNING: [Synth 8-6901] identifier 'prev_prod_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:162]
WARNING: [Synth 8-6901] identifier 'prev_accumulator_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:163]
WARNING: [Synth 8-6901] identifier 'final_pipe1' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:172]
WARNING: [Synth 8-6901] identifier 'final_pipe2' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:173]
WARNING: [Synth 8-6901] identifier 'bab_z0' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:179]
WARNING: [Synth 8-6901] identifier 'bab_z1_a' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:180]
WARNING: [Synth 8-6901] identifier 'bab_z1_b' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:181]
WARNING: [Synth 8-6901] identifier 'bab_z2' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:182]
WARNING: [Synth 8-6901] identifier 'bab_z0' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:271]
WARNING: [Synth 8-6901] identifier 'bab_z1_a' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:272]
WARNING: [Synth 8-6901] identifier 'bab_z1_b' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:273]
WARNING: [Synth 8-6901] identifier 'bab_z2' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:274]
WARNING: [Synth 8-6901] identifier 'valid_product' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:277]
WARNING: [Synth 8-6901] identifier 'valid_product' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:278]
WARNING: [Synth 8-6901] identifier 'prev_upper_prod' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:280]
WARNING: [Synth 8-6901] identifier 'upper_prod' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:280]
WARNING: [Synth 8-6901] identifier 'prev_prod_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:281]
WARNING: [Synth 8-6901] identifier 'prod_sum' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:281]
WARNING: [Synth 8-6901] identifier 'prev_accumulator_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:282]
WARNING: [Synth 8-6901] identifier 'accumulator_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:282]
WARNING: [Synth 8-6901] identifier 'accumulator_sum_block' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:286]
WARNING: [Synth 8-6901] identifier 'final_pipe1' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:297]
WARNING: [Synth 8-6901] identifier 'final_pipe2' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:298]
WARNING: [Synth 8-6901] identifier 'final_pipe1' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:298]
WARNING: [Synth 8-6901] identifier 'final_pipe2' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/defective_fsm_multiplier.sv:299]
WARNING: [Synth 8-6901] identifier 'mul_out' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/mont_accumulator.sv:27]
WARNING: [Synth 8-6901] identifier 'mul_valid_out' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/mont_accumulator.sv:28]
WARNING: [Synth 8-6901] identifier 'a_in' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/mont_accumulator.sv:38]
WARNING: [Synth 8-6901] identifier 'b_in' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/mont_accumulator.sv:38]
WARNING: [Synth 8-6901] identifier 'b_in' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/mont_accumulator.sv:40]
WARNING: [Synth 8-6901] identifier 'store_idx' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/mont_accumulator.sv:53]
WARNING: [Synth 8-6901] identifier 'r_0' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/mont_accumulator.sv:54]
WARNING: [Synth 8-6901] identifier 'r_1' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/mont_accumulator.sv:55]
WARNING: [Synth 8-6901] identifier 'store_idx' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/mont_accumulator.sv:67]
WARNING: [Synth 8-6901] identifier 'r_0' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/mont_accumulator.sv:68]
WARNING: [Synth 8-6901] identifier 'r_1' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/mont_accumulator.sv:69]
WARNING: [Synth 8-10929] literal value 'hffffffffffffffff truncated to fit in 32 bits [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/LFSR32.sv:19]
WARNING: [Synth 8-6901] identifier 't_minus_N_block_result' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/montgomery_reduce.sv:375]
WARNING: [Synth 8-6901] identifier 'store_ready' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier copy.sv:89]
WARNING: [Synth 8-6901] identifier 'store_ready' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier copy.sv:116]
WARNING: [Synth 8-6901] identifier 'accum_valid' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier copy.sv:121]
WARNING: [Synth 8-6901] identifier 'valid_product' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:166]
WARNING: [Synth 8-6901] identifier 'prev_upper_prod' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:167]
WARNING: [Synth 8-6901] identifier 'prev_prod_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:168]
WARNING: [Synth 8-6901] identifier 'prev_accumulator_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:169]
WARNING: [Synth 8-6901] identifier 'final_pipe1' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:178]
WARNING: [Synth 8-6901] identifier 'final_pipe2' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:179]
WARNING: [Synth 8-6901] identifier 'bab_z0' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:185]
WARNING: [Synth 8-6901] identifier 'bab_z1_a' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:186]
WARNING: [Synth 8-6901] identifier 'bab_z1_b' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:187]
WARNING: [Synth 8-6901] identifier 'bab_z2' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:188]
WARNING: [Synth 8-6901] identifier 'bab_z0' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:290]
WARNING: [Synth 8-6901] identifier 'bab_z1_a' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:291]
WARNING: [Synth 8-6901] identifier 'bab_z1_b' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:292]
WARNING: [Synth 8-6901] identifier 'bab_z2' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:293]
WARNING: [Synth 8-6901] identifier 'valid_product' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:296]
WARNING: [Synth 8-6901] identifier 'valid_product' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:297]
WARNING: [Synth 8-6901] identifier 'prev_upper_prod' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:299]
WARNING: [Synth 8-6901] identifier 'upper_prod' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:299]
WARNING: [Synth 8-6901] identifier 'prev_prod_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:300]
WARNING: [Synth 8-6901] identifier 'prod_sum' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:300]
WARNING: [Synth 8-6901] identifier 'prev_accumulator_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:301]
WARNING: [Synth 8-6901] identifier 'accumulator_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:301]
WARNING: [Synth 8-6901] identifier 'accumulator_sum_block' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:305]
WARNING: [Synth 8-6901] identifier 'final_pipe1' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:324]
WARNING: [Synth 8-6901] identifier 'final_pipe2' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:325]
WARNING: [Synth 8-6901] identifier 'final_pipe1' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:325]
WARNING: [Synth 8-6901] identifier 'final_pipe2' is used before its declaration [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier.sv:326]
WARNING: [Synth 8-9661] initial value of parameter 'MAX_COUNT' is omitted [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/evt_counter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fsm_multiplier_nonparallel' [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier_nonparallel.sv:4]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter BITS_IN_NUM bound to: 4096 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fsm_multiplier_nonparallel' (0#1) [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/fsm_multiplier_nonparallel.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/hdl/top_level.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2222.484 ; gain = 492.652 ; free physical = 27140 ; free virtual = 37434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2240.297 ; gain = 510.465 ; free physical = 27140 ; free virtual = 37434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2240.297 ; gain = 510.465 ; free physical = 27140 ; free virtual = 37434
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2240.297 ; gain = 0.000 ; free physical = 27140 ; free virtual = 37434
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'camera_d[1]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[3]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[5]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[7]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[0]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[2]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[4]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[6]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_xclk'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_hsync'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_vsync'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_scl'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[0]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[1]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[2]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[0]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[1]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[2]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[0]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[1]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[2]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[3]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[0]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[1]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[2]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[3]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[0]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[1]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[2]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[3]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[4]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[5]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[6]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[0]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[1]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[2]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[3]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[4]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[5]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[6]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_n'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_p'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[0]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[1]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[2]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[0]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[1]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[2]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2386.047 ; gain = 0.000 ; free physical = 27131 ; free virtual = 37424
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2386.047 ; gain = 0.000 ; free physical = 27131 ; free virtual = 37424
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2386.047 ; gain = 656.215 ; free physical = 27131 ; free virtual = 37424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2386.047 ; gain = 656.215 ; free physical = 27131 ; free virtual = 37424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2386.047 ; gain = 656.215 ; free physical = 27131 ; free virtual = 37424
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_multiplier_nonparallel'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                 WRITING |                               11 |                               01
               COMPUTING |                               01 |                               10
                  iSTATE |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm_multiplier_nonparallel'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2386.047 ; gain = 656.215 ; free physical = 27129 ; free virtual = 37423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 13    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                1 Bit    Registers := 10    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---RAMs : 
	               8K Bit	(256 X 32 bit)          RAMs := 2     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP test_muller/product0, operation Mode is: A2*B.
DSP Report: register test_muller/product0 is absorbed into DSP test_muller/product0.
DSP Report: operator test_muller/product0 is absorbed into DSP test_muller/product0.
DSP Report: operator test_muller/product0 is absorbed into DSP test_muller/product0.
DSP Report: Generating DSP test_muller/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register test_muller/product_reg is absorbed into DSP test_muller/product_reg.
DSP Report: operator test_muller/product0 is absorbed into DSP test_muller/product_reg.
DSP Report: operator test_muller/product0 is absorbed into DSP test_muller/product_reg.
DSP Report: Generating DSP test_muller/product0, operation Mode is: A*B2.
DSP Report: register test_muller/product0 is absorbed into DSP test_muller/product0.
DSP Report: operator test_muller/product0 is absorbed into DSP test_muller/product0.
DSP Report: operator test_muller/product0 is absorbed into DSP test_muller/product0.
DSP Report: Generating DSP test_muller/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register test_muller/product_reg is absorbed into DSP test_muller/product_reg.
DSP Report: operator test_muller/product0 is absorbed into DSP test_muller/product_reg.
DSP Report: operator test_muller/product0 is absorbed into DSP test_muller/product_reg.
INFO: [Synth 8-3971] The signal "top_level/test_muller/n_m_bram/BRAM_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element test_muller/accumulator_bram/BRAM_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[47]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[46]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[45]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[44]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[43]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[42]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[41]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[40]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[39]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[38]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[37]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[36]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[35]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[34]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[33]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[32]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[31]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[30]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[29]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[28]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[27]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[26]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[25]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[24]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[23]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[22]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[21]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[20]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[19]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[18]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[17]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[47]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[46]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[45]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[44]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[43]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[42]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[41]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[40]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[39]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[38]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[37]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[36]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[35]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[34]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[33]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[32]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[31]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[30]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[29]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[28]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[27]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[26]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[25]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[24]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[23]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[22]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[21]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[20]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[19]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[18]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/product_reg[17]__0) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2386.047 ; gain = 656.215 ; free physical = 27102 ; free virtual = 37400
---------------------------------------------------------------------------------
 Sort Area is  test_muller/product0_0 : 0 0 : 2719 5113 : Used 1 time 0
 Sort Area is  test_muller/product0_0 : 0 1 : 2394 5113 : Used 1 time 0
 Sort Area is  test_muller/product0_3 : 0 0 : 2357 4560 : Used 1 time 0
 Sort Area is  test_muller/product0_3 : 0 1 : 2203 4560 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level   | test_muller/n_m_bram/BRAM_reg         | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|top_level   | test_muller/accumulator_bram/BRAM_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_level   | A2*B           | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_level   | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_level   | A*B2           | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_level   | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2394.047 ; gain = 664.215 ; free physical = 27102 ; free virtual = 37400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2394.047 ; gain = 664.215 ; free physical = 27094 ; free virtual = 37393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level   | test_muller/n_m_bram/BRAM_reg         | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|top_level   | test_muller/accumulator_bram/BRAM_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance test_muller/n_m_bram/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2394.047 ; gain = 664.215 ; free physical = 27094 ; free virtual = 37393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2394.047 ; gain = 664.215 ; free physical = 27094 ; free virtual = 37393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2394.047 ; gain = 664.215 ; free physical = 27094 ; free virtual = 37393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2394.047 ; gain = 664.215 ; free physical = 27094 ; free virtual = 37393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2394.047 ; gain = 664.215 ; free physical = 27094 ; free virtual = 37393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2394.047 ; gain = 664.215 ; free physical = 27094 ; free virtual = 37393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2394.047 ; gain = 664.215 ; free physical = 27094 ; free virtual = 37393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_level   | A'*B             | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_level   | (PCIN>>17+A*B')' | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|top_level   | A*B'             | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_level   | (PCIN>>17+A*B')' | 0      | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    46|
|3     |DSP48E1  |     4|
|6     |LUT1     |     3|
|7     |LUT2     |   153|
|8     |LUT3     |    14|
|9     |LUT4     |    15|
|10    |LUT5     |    48|
|11    |LUT6     |    24|
|12    |RAMB18E1 |     1|
|13    |RAMB36E1 |     1|
|14    |FDRE     |   340|
|15    |FDSE     |     2|
|16    |IBUF     |     3|
|17    |OBUF     |    16|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2394.047 ; gain = 664.215 ; free physical = 27094 ; free virtual = 37393
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 64 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2394.047 ; gain = 518.465 ; free physical = 27094 ; free virtual = 37393
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2394.055 ; gain = 664.215 ; free physical = 27094 ; free virtual = 37393
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.055 ; gain = 0.000 ; free physical = 27369 ; free virtual = 37668
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'camera_d[1]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[3]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[5]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[7]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[0]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[2]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[4]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[6]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_xclk'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_hsync'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_vsync'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_scl'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[0]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[1]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[2]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[0]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[1]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[2]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[0]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[1]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[2]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[3]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[0]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[1]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[2]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[3]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[0]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[1]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[2]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[3]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[4]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[5]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[6]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[0]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[1]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[2]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[3]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[4]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[5]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[6]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_n'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_p'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[0]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[1]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[2]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[0]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[1]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[2]'. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.055 ; gain = 0.000 ; free physical = 27372 ; free virtual = 37671
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ddb960ec
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 294 Warnings, 136 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2394.055 ; gain = 970.191 ; free physical = 27372 ; free virtual = 37671
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2124.679; main = 1830.155; forked = 447.343
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3429.547; main = 2394.051; forked = 1035.496
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2426.062 ; gain = 0.000 ; free physical = 27372 ; free virtual = 37671
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2426.062 ; gain = 0.000 ; free physical = 27372 ; free virtual = 37671
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2426.062 ; gain = 0.000 ; free physical = 27372 ; free virtual = 37671
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2426.062 ; gain = 0.000 ; free physical = 27372 ; free virtual = 37671
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2426.062 ; gain = 0.000 ; free physical = 27372 ; free virtual = 37671
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2426.062 ; gain = 0.000 ; free physical = 27372 ; free virtual = 37672
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2426.062 ; gain = 0.000 ; free physical = 27372 ; free virtual = 37672
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2426.062 ; gain = 0.000 ; free physical = 27350 ; free virtual = 37649

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 2746d8430

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2426.062 ; gain = 0.000 ; free physical = 27350 ; free virtual = 37649

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2746d8430

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2629.062 ; gain = 0.000 ; free physical = 27115 ; free virtual = 37415

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2746d8430

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2629.062 ; gain = 0.000 ; free physical = 27115 ; free virtual = 37415
Phase 1 Initialization | Checksum: 2746d8430

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2629.062 ; gain = 0.000 ; free physical = 27115 ; free virtual = 37415

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2746d8430

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2629.062 ; gain = 0.000 ; free physical = 27115 ; free virtual = 37415

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2746d8430

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2629.062 ; gain = 0.000 ; free physical = 27115 ; free virtual = 37415
Phase 2 Timer Update And Timing Data Collection | Checksum: 2746d8430

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2629.062 ; gain = 0.000 ; free physical = 27115 ; free virtual = 37415

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2746d8430

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2629.062 ; gain = 0.000 ; free physical = 27115 ; free virtual = 37415
Retarget | Checksum: 2746d8430
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2358480fe

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2629.062 ; gain = 0.000 ; free physical = 27115 ; free virtual = 37415
Constant propagation | Checksum: 2358480fe
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 24bf7abff

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2629.062 ; gain = 0.000 ; free physical = 27115 ; free virtual = 37415
Sweep | Checksum: 24bf7abff
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 24bf7abff

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2629.062 ; gain = 0.000 ; free physical = 27115 ; free virtual = 37415
BUFG optimization | Checksum: 24bf7abff
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 24bf7abff

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2629.062 ; gain = 0.000 ; free physical = 27115 ; free virtual = 37415
Shift Register Optimization | Checksum: 24bf7abff
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 24bf7abff

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2629.062 ; gain = 0.000 ; free physical = 27115 ; free virtual = 37415
Post Processing Netlist | Checksum: 24bf7abff
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 239465a08

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2629.062 ; gain = 0.000 ; free physical = 27116 ; free virtual = 37415

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2629.062 ; gain = 0.000 ; free physical = 27116 ; free virtual = 37415
Phase 9.2 Verifying Netlist Connectivity | Checksum: 239465a08

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2629.062 ; gain = 0.000 ; free physical = 27116 ; free virtual = 37415
Phase 9 Finalization | Checksum: 239465a08

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2629.062 ; gain = 0.000 ; free physical = 27116 ; free virtual = 37415
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 239465a08

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2629.062 ; gain = 0.000 ; free physical = 27116 ; free virtual = 37415

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 4 Total Ports: 4
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 271f71dc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27115 ; free virtual = 37415
Ending Power Optimization Task | Checksum: 271f71dc8

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2748.168 ; gain = 119.105 ; free physical = 27115 ; free virtual = 37415

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 21e68ef0e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27115 ; free virtual = 37415
Ending Final Cleanup Task | Checksum: 21e68ef0e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27115 ; free virtual = 37415

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27115 ; free virtual = 37415
Ending Netlist Obfuscation Task | Checksum: 21e68ef0e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27115 ; free virtual = 37415
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27117 ; free virtual = 37417
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d5fa33c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27117 ; free virtual = 37417
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27117 ; free virtual = 37417

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c02f58f8

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27117 ; free virtual = 37417

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2a8d7376d

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27117 ; free virtual = 37417

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2a8d7376d

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27117 ; free virtual = 37417
Phase 1 Placer Initialization | Checksum: 2a8d7376d

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27117 ; free virtual = 37417

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23028d1d2

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27117 ; free virtual = 37417

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1dfe2aa7a

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27117 ; free virtual = 37417

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1dfe2aa7a

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27117 ; free virtual = 37417

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 23357c3aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27149 ; free virtual = 37449

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 11 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 5 nets or LUTs. Breaked 0 LUT, combined 5 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27150 ; free virtual = 37450

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              5  |                     5  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              5  |                     5  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1c5e419cc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27150 ; free virtual = 37450
Phase 2.4 Global Placement Core | Checksum: 1d394df3f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27150 ; free virtual = 37450
Phase 2 Global Placement | Checksum: 1d394df3f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27150 ; free virtual = 37450

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e3d839d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27150 ; free virtual = 37449

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cad0a52f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27151 ; free virtual = 37450

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d74ab054

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27151 ; free virtual = 37450

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 245f68798

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27152 ; free virtual = 37451

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 263fb9018

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27152 ; free virtual = 37452

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2948feb3a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27152 ; free virtual = 37452

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a70da31b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27152 ; free virtual = 37452
Phase 3 Detail Placement | Checksum: 1a70da31b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27152 ; free virtual = 37452

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 290319895

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.240 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ae44bbea

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27152 ; free virtual = 37452
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 26cfa730c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27152 ; free virtual = 37452
Phase 4.1.1.1 BUFG Insertion | Checksum: 290319895

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27152 ; free virtual = 37452

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.240. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2a1c949f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27152 ; free virtual = 37452

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27152 ; free virtual = 37452
Phase 4.1 Post Commit Optimization | Checksum: 2a1c949f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27152 ; free virtual = 37452

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2a1c949f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27152 ; free virtual = 37452

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2a1c949f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27152 ; free virtual = 37452
Phase 4.3 Placer Reporting | Checksum: 2a1c949f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27152 ; free virtual = 37452

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27152 ; free virtual = 37452

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27152 ; free virtual = 37452
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2996fb9cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27152 ; free virtual = 37452
Ending Placer Task | Checksum: 21c32279b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27152 ; free virtual = 37452
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27143 ; free virtual = 37443
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27143 ; free virtual = 37443
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27143 ; free virtual = 37443
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27143 ; free virtual = 37443
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27143 ; free virtual = 37443
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27143 ; free virtual = 37444
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27143 ; free virtual = 37444
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7fca64c0 ConstDB: 0 ShapeSum: f1d68fa5 RouteDB: aa913336
Post Restoration Checksum: NetGraph: 96e406cb | NumContArr: fd265d5f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 3195c5964

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3195c5964

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3195c5964

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2f982bf28

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.272  | TNS=0.000  | WHS=-0.218 | THS=-16.700|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 884
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 884
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2c35b9727

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2c35b9727

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2c577c1a8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424
Phase 4 Initial Routing | Checksum: 2c577c1a8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.199  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2a7d618ac

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424
Phase 5 Rip-up And Reroute | Checksum: 2a7d618ac

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 26b5dc4a4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.279  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 26b5dc4a4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 26b5dc4a4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424
Phase 6 Delay and Skew Optimization | Checksum: 26b5dc4a4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.279  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2d1dfe468

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424
Phase 7 Post Hold Fix | Checksum: 2d1dfe468

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.197241 %
  Global Horizontal Routing Utilization  = 0.227095 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2d1dfe468

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2d1dfe468

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 24d728f59

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 24d728f59

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=1.279  | TNS=0.000  | WHS=0.034  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 20e397ed0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 5.52 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 13675665f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 13675665f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37424
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37425
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37425
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27124 ; free virtual = 37424
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2748.168 ; gain = 0.000 ; free physical = 27124 ; free virtual = 37424
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/9740a4098ced48709011376214a862d5/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP test_muller/product0 input test_muller/product0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP test_muller/product0__0 input test_muller/product0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP test_muller/product_reg input test_muller/product_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14824288 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2827.480 ; gain = 79.312 ; free physical = 26984 ; free virtual = 37284
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 16:05:39 2024...
