EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:stm32
LIBS:Oscillators
LIBS:amesser_miscic
LIBS:amesser-conn
LIBS:amesser_misc
LIBS:amesser_pmic
LIBS:amesser_linear
LIBS:amesser_altera_fpga
LIBS:amesser_atmel_sam
LIBS:amesser_memory
LIBS:amesser_cypress_fx
LIBS:amesser_osc_crystal
LIBS:data-logger-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 8
Title "Altera MAX 10 FPGA Development Board"
Date "2017-01-14"
Rev "1"
Comp "Copyright (c) 2017 Andreas Messer"
Comment1 "Overview"
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 800  750  900  1450
U 583F2DBA
F0 "SDRAM" 60
F1 "sdram.sch" 60
$EndSheet
$Sheet
S 1800 750  850  1450
U 5864D98F
F0 "InterConnect" 60
F1 "interconnect.sch" 60
$EndSheet
$Sheet
S 800  2500 900  1300
U 5865ACEE
F0 "Power Supply" 60
F1 "power-supply.sch" 60
$EndSheet
$Sheet
S 1800 2500 850  1300
U 5865C338
F0 "Misc" 60
F1 "misc.sch" 60
$EndSheet
$Sheet
S 2950 2500 850  1300
U 586885BD
F0 "Ports" 60
F1 "ports.sch" 60
$EndSheet
$Sheet
S 2900 750  900  1450
U 58B8810A
F0 "Cyclone V DDR3 ram" 60
F1 "cyclone_v_ddr3.sch" 60
$EndSheet
$Sheet
S 4250 750  850  1450
U 58BF1557
F0 "Cyclone V FX3 FIFO" 60
F1 "cyclone_v_fx3_fifo.sch" 60
$EndSheet
$EndSCHEMATC
