#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028ffa77d280 .scope module, "CRC_tbb" "CRC_tbb" 2 3;
 .timescale -9 -12;
P_0000028ffa7799d0 .param/l "Clock_period" 0 2 5, +C4<00000000000000000000000001100100>;
P_0000028ffa779a08 .param/l "LFSR_width" 0 2 7, +C4<00000000000000000000000000001000>;
P_0000028ffa779a40 .param/l "Number_of_test_cases" 0 2 6, C4<00000000000000000000000000001010>;
v0000028ffa7ecb30_0 .var "ACTIVE_tb", 0 0;
v0000028ffa7ec6d0_0 .var "CLK_tb", 0 0;
v0000028ffa7ecc70_0 .net "CRC_tb", 0 0, v0000028ffa7771b0_0;  1 drivers
v0000028ffa7ec810_0 .var "DATA_tb", 0 0;
v0000028ffa7ecd10 .array "Expected_output", 9 0, 7 0;
v0000028ffa7ec310_0 .var "RST_tb", 0 0;
v0000028ffa7ec4f0 .array "Test_seeds", 9 0, 7 0;
v0000028ffa7ec130_0 .net "Valid_tb", 0 0, v0000028ffa783f80_0;  1 drivers
v0000028ffa7ecdb0_0 .var/i "i", 31 0;
v0000028ffa7ec3b0_0 .var/i "oper", 31 0;
S_0000028ffa789c30 .scope module, "DUT" "CRC" 2 110, 3 1 0, S_0000028ffa77d280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA";
    .port_info 1 /INPUT 1 "ACTIVE";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RST";
    .port_info 4 /OUTPUT 1 "CRC";
    .port_info 5 /OUTPUT 1 "Valid";
P_0000028ffa7533b0 .param/l "SEED" 0 3 15, C4<11011000>;
P_0000028ffa7533e8 .param/l "taps" 0 3 23, C4<01000100>;
L_0000028ffa797f80 .functor XOR 1, v0000028ffa7ec810_0, L_0000028ffa7ec770, C4<0>, C4<0>;
v0000028ffa753190_0 .net "ACTIVE", 0 0, v0000028ffa7ecb30_0;  1 drivers
v0000028ffa752f30_0 .net "CLK", 0 0, v0000028ffa7ec6d0_0;  1 drivers
v0000028ffa7771b0_0 .var "CRC", 0 0;
v0000028ffa777390_0 .var "CRC_counter", 2 0;
v0000028ffa789dc0_0 .net "DATA", 0 0, v0000028ffa7ec810_0;  1 drivers
v0000028ffa789e60_0 .var "DATA_counter", 4 0;
v0000028ffa789f00_0 .net "Feedback", 0 0, L_0000028ffa797f80;  1 drivers
v0000028ffa789fa0_0 .var "LFSR", 7 0;
v0000028ffa783ee0_0 .net "RST", 0 0, v0000028ffa7ec310_0;  1 drivers
v0000028ffa783f80_0 .var "Valid", 0 0;
v0000028ffa784020_0 .net *"_ivl_1", 0 0, L_0000028ffa7ec770;  1 drivers
v0000028ffa7840c0_0 .var/i "i", 31 0;
E_0000028ffa77e1b0/0 .event negedge, v0000028ffa783ee0_0;
E_0000028ffa77e1b0/1 .event posedge, v0000028ffa752f30_0;
E_0000028ffa77e1b0 .event/or E_0000028ffa77e1b0/0, E_0000028ffa77e1b0/1;
L_0000028ffa7ec770 .part v0000028ffa789fa0_0, 0, 1;
S_0000028ffa784160 .scope task, "Initialization" "Initialization" 2 57, 2 57 0, S_0000028ffa77d280;
 .timescale -9 -12;
TD_CRC_tbb.Initialization ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ffa7ec310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ffa7ec810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ffa7ecb30_0, 0, 1;
    %fork TD_CRC_tbb.Reset, S_0000028ffa784480;
    %join;
    %end;
S_0000028ffa7842f0 .scope task, "Operation" "Operation" 2 77, 2 77 0, S_0000028ffa77d280;
 .timescale -9 -12;
v0000028ffa7ec590_0 .var "IN_Seed", 7 0;
TD_CRC_tbb.Operation ;
    %fork TD_CRC_tbb.Reset, S_0000028ffa784480;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ffa7ecb30_0, 0, 1;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000028ffa7ecdb0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000028ffa7ecdb0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0000028ffa7ec590_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0000028ffa7ecdb0_0;
    %sub;
    %part/s 1;
    %store/vec4 v0000028ffa7ec810_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v0000028ffa7ecdb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000028ffa7ecdb0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ffa7ecb30_0, 0, 1;
    %end;
S_0000028ffa784480 .scope task, "Reset" "Reset" 2 66, 2 66 0, S_0000028ffa77d280;
 .timescale -9 -12;
TD_CRC_tbb.Reset ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ffa7ec310_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ffa7ec310_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ffa7ec310_0, 0, 1;
    %end;
S_0000028ffa784610 .scope task, "check_CRC" "check_CRC" 2 90, 2 90 0, S_0000028ffa77d280;
 .timescale -9 -12;
v0000028ffa7ec270_0 .var "OP_result", 7 0;
v0000028ffa7ecbd0_0 .var/i "Test_case_number", 31 0;
v0000028ffa7ec090_0 .var "expected_output", 7 0;
E_0000028ffa77dbb0 .event negedge, v0000028ffa752f30_0;
TD_CRC_tbb.check_CRC ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028ffa7ecdb0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000028ffa7ecdb0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %wait E_0000028ffa77dbb0;
    %load/vec4 v0000028ffa7ecc70_0;
    %ix/getv/s 4, v0000028ffa7ecdb0_0;
    %store/vec4 v0000028ffa7ec270_0, 4, 1;
    %load/vec4 v0000028ffa7ecdb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028ffa7ecdb0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %load/vec4 v0000028ffa7ec270_0;
    %load/vec4 v0000028ffa7ec090_0;
    %cmp/e;
    %jmp/0xz  T_3.4, 4;
    %vpi_call 2 100 "$display", "Test case %0d has succeeded", v0000028ffa7ecbd0_0 {0 0 0};
    %jmp T_3.5;
T_3.4 ;
    %vpi_call 2 103 "$display", "Test case %0d has failed", v0000028ffa7ecbd0_0 {0 0 0};
    %vpi_call 2 104 "$display", "The obtained result is %0H while the expected output is %0H ", v0000028ffa7ec270_0, v0000028ffa7ec090_0 {0 0 0};
T_3.5 ;
    %end;
    .scope S_0000028ffa789c30;
T_4 ;
    %wait E_0000028ffa77e1b0;
    %load/vec4 v0000028ffa783ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 216, 0, 8;
    %assign/vec4 v0000028ffa789fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028ffa7771b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028ffa783f80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000028ffa789e60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028ffa777390_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000028ffa753190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000028ffa789f00_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000028ffa789fa0_0, 4, 5;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000028ffa7840c0_0, 0, 32;
T_4.4 ;
    %load/vec4 v0000028ffa7840c0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_4.5, 5;
    %pushi/vec4 68, 0, 8;
    %load/vec4 v0000028ffa7840c0_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0000028ffa789f00_0;
    %load/vec4 v0000028ffa789fa0_0;
    %load/vec4 v0000028ffa7840c0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0000028ffa7840c0_0;
    %assign/vec4/off/d v0000028ffa789fa0_0, 4, 5;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0000028ffa789fa0_0;
    %load/vec4 v0000028ffa7840c0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0000028ffa7840c0_0;
    %assign/vec4/off/d v0000028ffa789fa0_0, 4, 5;
T_4.7 ;
    %load/vec4 v0000028ffa7840c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000028ffa7840c0_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028ffa783f80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028ffa777390_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000028ffa753190_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.10, 9;
    %load/vec4 v0000028ffa777390_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0000028ffa789fa0_0;
    %split/vec4 1;
    %assign/vec4 v0000028ffa7771b0_0, 0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000028ffa789fa0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028ffa783f80_0, 0;
    %load/vec4 v0000028ffa777390_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000028ffa777390_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028ffa783f80_0, 0;
T_4.9 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028ffa77d280;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ffa7ec6d0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ffa7ec6d0_0, 0, 1;
    %delay 50000, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000028ffa77d280;
T_6 ;
    %vpi_call 2 35 "$dumpfile", "CRC.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars" {0 0 0};
    %fork TD_CRC_tbb.Initialization, S_0000028ffa784160;
    %join;
    %vpi_call 2 40 "$readmemh", "DATA_h.txt", v0000028ffa7ec4f0 {0 0 0};
    %vpi_call 2 41 "$readmemh", "Expec_Out_h.txt", v0000028ffa7ecd10 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028ffa7ec3b0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000028ffa7ec3b0_0;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_6.1, 5;
    %ix/getv/s 4, v0000028ffa7ec3b0_0;
    %load/vec4a v0000028ffa7ec4f0, 4;
    %store/vec4 v0000028ffa7ec590_0, 0, 8;
    %fork TD_CRC_tbb.Operation, S_0000028ffa7842f0;
    %join;
    %delay 100000, 0;
    %ix/getv/s 4, v0000028ffa7ec3b0_0;
    %load/vec4a v0000028ffa7ecd10, 4;
    %store/vec4 v0000028ffa7ec090_0, 0, 8;
    %load/vec4 v0000028ffa7ec3b0_0;
    %store/vec4 v0000028ffa7ecbd0_0, 0, 32;
    %fork TD_CRC_tbb.check_CRC, S_0000028ffa784610;
    %join;
    %load/vec4 v0000028ffa7ec3b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028ffa7ec3b0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %delay 1000000, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "CRC_tb.v";
    "./CRC.v";
