\begin{thebibliography}{10}

\bibitem{superconductive_advantage}
N.~Takeuchi, {\em et~al.}, ``Adiabatic quantum-flux-parametron: A tutorial
  review,'' {\em IEICE Trans. Electron.}, vol.~E105.C, 01 2022.

\bibitem{Olivia_paper}
O.~Chen, {\em et~al.}, ``Adiabatic quantum-flux-parametron: Towards building
  extremely energy-efficient circuits and systems,'' {\em Sci. Rep.}, vol.~9,
  07 2019.

\bibitem{nature_LCA}
E.~Williams, ``Environmental effects of information and communications
  technologies,'' {\em Nature}, vol.~479, pp.~354--8, 11 2011.

\bibitem{EIO_LCA}
T.~Pirson, {\em et~al.}, ``The environmental footprint of ic production:
  Review, analysis, and lessons from historical trends,'' {\em Trans. Semicond.
  Manuf.}, vol.~36, no.~1, pp.~56--67, 2023.

\bibitem{AQFP_memory}
H.~Takayama, {\em et~al.}, ``A random-access-memory cell based on quantum flux
  parametron with three control lines,'' {\em JPCS}, vol.~1054, 2018.

\bibitem{MITLL_process}
S.~K. Tolpygo, {\em et~al.}, ``Advanced fabrication processes for
  superconducting very large-scale integrated circuits,'' {\em IEEE Trans.
  Appl. Supercond.}, vol.~26, no.~3, pp.~1--10, 2016.

\bibitem{fabrication_steps}
N.~Krishnan, {\em et~al.}, ``A hybrid life cycle inventory of nano-scale
  semiconductor manufacturing,'' {\em Environ. Sci. Technol.}, vol.~42, no.~8,
  pp.~3069--3075, 2008.

\bibitem{scalling_formulas}
A.~Stillmaker and B.~Baas, ``Scaling equations for the accurate prediction of
  cmos device performance from 180nm to 7nm,'' {\em Integration}, vol.~58,
  pp.~74--81, 2017.

\bibitem{Japan_process_steps}
S.~Nagasawa, {\em et~al.}, ``Nb 9-layer fabrication process for superconducting
  large-scale sfq circuits and its process evaluation,'' {\em IEICE Trans.
  Electron.}, vol.~97-C, pp.~132--140, 2014.

\bibitem{packaging_energy}
E.~D. Williams, {\em et~al.}, ``The 1.7 kilogram microchip:â€‰ energy and
  material use in the production of semiconductor devices,'' {\em Environ. Sci.
  Technol.}, vol.~36, no.~24, pp.~5504--5510, 2002.

\bibitem{400X_cooling}
K.~Ishida, {\em et~al.}, ``Supernpu: An extremely fast neural processing unit
  using superconducting logic devices,'' in {\em MICRO}, pp.~58--72, 2020.

\end{thebibliography}
