
Drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000cdc  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08000e0c  08000e0c  00010e0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000e24  08000e24  00010e2c  2**0
                  CONTENTS
  4 .ARM          00000000  08000e24  08000e24  00010e2c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000e24  08000e2c  00010e2c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000e24  08000e24  00010e24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000e28  08000e28  00010e28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010e2c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  20000000  08000e2c  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000068  08000e2c  00020068  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010e2c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000513e  00000000  00000000  00010e55  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000c67  00000000  00000000  00015f93  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00000d78  00000000  00000000  00016bfa  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000230  00000000  00000000  00017978  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000001c8  00000000  00000000  00017ba8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00000e4f  00000000  00000000  00017d70  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000280c  00000000  00000000  00018bbf  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    0000a94f  00000000  00000000  0001b3cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  00025d1a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000006fc  00000000  00000000  00025d98  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000df4 	.word	0x08000df4

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000df4 	.word	0x08000df4

08000170 <clock_init>:


unsigned char ch;

void clock_init()
{
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	//Enable clock for GPIO
	RCC_GPIOA_CLK_EN();
 8000174:	4b0a      	ldr	r3, [pc, #40]	; (80001a0 <clock_init+0x30>)
 8000176:	699b      	ldr	r3, [r3, #24]
 8000178:	4a09      	ldr	r2, [pc, #36]	; (80001a0 <clock_init+0x30>)
 800017a:	f043 0304 	orr.w	r3, r3, #4
 800017e:	6193      	str	r3, [r2, #24]
	RCC_GPIOB_CLK_EN();
 8000180:	4b07      	ldr	r3, [pc, #28]	; (80001a0 <clock_init+0x30>)
 8000182:	699b      	ldr	r3, [r3, #24]
 8000184:	4a06      	ldr	r2, [pc, #24]	; (80001a0 <clock_init+0x30>)
 8000186:	f043 0308 	orr.w	r3, r3, #8
 800018a:	6193      	str	r3, [r2, #24]
	//Enable AFIO
	AFIO_CLK_EN();
 800018c:	4b04      	ldr	r3, [pc, #16]	; (80001a0 <clock_init+0x30>)
 800018e:	699b      	ldr	r3, [r3, #24]
 8000190:	4a03      	ldr	r2, [pc, #12]	; (80001a0 <clock_init+0x30>)
 8000192:	f043 0301 	orr.w	r3, r3, #1
 8000196:	6193      	str	r3, [r2, #24]
}
 8000198:	bf00      	nop
 800019a:	46bd      	mov	sp, r7
 800019c:	bc80      	pop	{r7}
 800019e:	4770      	bx	lr
 80001a0:	40021000 	.word	0x40021000

080001a4 <UART_IRQ_CallBack>:

void UART_IRQ_CallBack(void)
{
 80001a4:	b480      	push	{r7}
 80001a6:	af00      	add	r7, sp, #0
	MCAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
	MCAL_SPI_TX_RX(SPI1, &ch, enable);
	MCAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);

#endif
}
 80001a8:	bf00      	nop
 80001aa:	46bd      	mov	sp, r7
 80001ac:	bc80      	pop	{r7}
 80001ae:	4770      	bx	lr

080001b0 <SPI1_IRQ_CallBack>:

void SPI1_IRQ_CallBack(struct S_IRQ_SRC irq_src)
{
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b082      	sub	sp, #8
 80001b4:	af00      	add	r7, sp, #0
 80001b6:	7138      	strb	r0, [r7, #4]
#ifdef MCU_Act_As_Slave
	if(irq_src.RXNE)
 80001b8:	793b      	ldrb	r3, [r7, #4]
 80001ba:	f003 0302 	and.w	r3, r3, #2
 80001be:	b2db      	uxtb	r3, r3
 80001c0:	2b00      	cmp	r3, #0
 80001c2:	d00c      	beq.n	80001de <SPI1_IRQ_CallBack+0x2e>
	{
		ch=0xf;
 80001c4:	4b08      	ldr	r3, [pc, #32]	; (80001e8 <SPI1_IRQ_CallBack+0x38>)
 80001c6:	220f      	movs	r2, #15
 80001c8:	701a      	strb	r2, [r3, #0]
		MCAL_SPI_TX_RX(SPI1, &ch, Disable);
 80001ca:	2201      	movs	r2, #1
 80001cc:	4906      	ldr	r1, [pc, #24]	; (80001e8 <SPI1_IRQ_CallBack+0x38>)
 80001ce:	4807      	ldr	r0, [pc, #28]	; (80001ec <SPI1_IRQ_CallBack+0x3c>)
 80001d0:	f000 fb4c 	bl	800086c <MCAL_SPI_TX_RX>
		MCAL_UART_SendData(USART1, &ch, enable);
 80001d4:	2200      	movs	r2, #0
 80001d6:	4904      	ldr	r1, [pc, #16]	; (80001e8 <SPI1_IRQ_CallBack+0x38>)
 80001d8:	4805      	ldr	r0, [pc, #20]	; (80001f0 <SPI1_IRQ_CallBack+0x40>)
 80001da:	f000 fd85 	bl	8000ce8 <MCAL_UART_SendData>

	}
#endif
}
 80001de:	bf00      	nop
 80001e0:	3708      	adds	r7, #8
 80001e2:	46bd      	mov	sp, r7
 80001e4:	bd80      	pop	{r7, pc}
 80001e6:	bf00      	nop
 80001e8:	20000028 	.word	0x20000028
 80001ec:	40013000 	.word	0x40013000
 80001f0:	40013800 	.word	0x40013800

080001f4 <main>:
int main(void)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b08c      	sub	sp, #48	; 0x30
 80001f8:	af00      	add	r7, sp, #0
	UART_Config uartCfg;
	clock_init();
 80001fa:	f7ff ffb9 	bl	8000170 <clock_init>

	//========================UART Init=================================
	//PA9 TX - PA10 RX - PA11 CTS - PA12 RTS
	uartCfg.BaudRate = UART_BaudRate_115200;
 80001fe:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000202:	623b      	str	r3, [r7, #32]
	uartCfg.HwFlowCtl = UART_HwFlowCtl_NONE;
 8000204:	2300      	movs	r3, #0
 8000206:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uartCfg.IRQ_Enable = UART_IRQ_Enable_RXNEIE;
 800020a:	2320      	movs	r3, #32
 800020c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	uartCfg.P_IRQ_CallBack = UART_IRQ_CallBack;
 8000210:	4b19      	ldr	r3, [pc, #100]	; (8000278 <main+0x84>)
 8000212:	62fb      	str	r3, [r7, #44]	; 0x2c
	uartCfg.Parity = UART_Parity_NONE;
 8000214:	2300      	movs	r3, #0
 8000216:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uartCfg.Payload_Length = UART_Payload_Length_8B;
 800021a:	2300      	movs	r3, #0
 800021c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uartCfg.StopBits = UART_StopBits_1;
 8000220:	2300      	movs	r3, #0
 8000222:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uartCfg.USART_Mode = UART_Mode_TX_RX;
 8000226:	230c      	movs	r3, #12
 8000228:	773b      	strb	r3, [r7, #28]
	MCAL_UART_Init(USART1, &uartCfg);
 800022a:	f107 031c 	add.w	r3, r7, #28
 800022e:	4619      	mov	r1, r3
 8000230:	4812      	ldr	r0, [pc, #72]	; (800027c <main+0x88>)
 8000232:	f000 fc97 	bl	8000b64 <MCAL_UART_Init>
	MCAL_UART_GPIO_Set_Pins(USART1);
 8000236:	4811      	ldr	r0, [pc, #68]	; (800027c <main+0x88>)
 8000238:	f000 fd72 	bl	8000d20 <MCAL_UART_GPIO_Set_Pins>
	//========================SPI Init=================================
	//PA4 NSS - PA5 SCK - PA6 MISO - PA7 MOSI
	SPI_Config SPI1CFG;

	//common Configuration
	SPI1CFG.CLKPhase = SPI_Clock_Phase_2EDGE_Sampling;
 800023c:	2301      	movs	r3, #1
 800023e:	81fb      	strh	r3, [r7, #14]
	SPI1CFG.CLKPolarity = SPI_CLKPolarity_Idle_HIGH;
 8000240:	2302      	movs	r3, #2
 8000242:	81bb      	strh	r3, [r7, #12]
	SPI1CFG.DataSize = SPI_DataSize_8BIT;
 8000244:	2300      	movs	r3, #0
 8000246:	817b      	strh	r3, [r7, #10]
	SPI1CFG.Frame_Format = SPI_Frame_Format_MSB_First;
 8000248:	2300      	movs	r3, #0
 800024a:	813b      	strh	r3, [r7, #8]
	//assume by default pclk2 = 8MHZ
	SPI1CFG.BaudratePrescaler = SPI_BaudratePrescaler_8;
 800024c:	2310      	movs	r3, #16
 800024e:	827b      	strh	r3, [r7, #18]
	SPI1CFG.Communication_Mode = SPI_DIRECTION_2LINES;
 8000250:	2300      	movs	r3, #0
 8000252:	80fb      	strh	r3, [r7, #6]

#endif


#ifdef MCU_Act_As_Slave
	SPI1CFG.Device_Mode = SPI_Device_Mode_SLAVE;
 8000254:	2300      	movs	r3, #0
 8000256:	80bb      	strh	r3, [r7, #4]
	SPI1CFG.IRQ_Enable = SPI_IRQ_Enable_RXNEIE;
 8000258:	2340      	movs	r3, #64	; 0x40
 800025a:	82bb      	strh	r3, [r7, #20]
	SPI1CFG.NSS = SPI_NSS_Hard_Slave;
 800025c:	2300      	movs	r3, #0
 800025e:	823b      	strh	r3, [r7, #16]
	SPI1CFG.P_IRQ_CallBack = SPI1_IRQ_CallBack;
 8000260:	4b07      	ldr	r3, [pc, #28]	; (8000280 <main+0x8c>)
 8000262:	61bb      	str	r3, [r7, #24]

#endif

	MCAL_SPI_Init(SPI1, &SPI1CFG);
 8000264:	1d3b      	adds	r3, r7, #4
 8000266:	4619      	mov	r1, r3
 8000268:	4806      	ldr	r0, [pc, #24]	; (8000284 <main+0x90>)
 800026a:	f000 fa73 	bl	8000754 <MCAL_SPI_Init>
	MCAL_SPI_GPIO_Set_Pins(SPI1);
 800026e:	4805      	ldr	r0, [pc, #20]	; (8000284 <main+0x90>)
 8000270:	f000 fb26 	bl	80008c0 <MCAL_SPI_GPIO_Set_Pins>


	while(1)
 8000274:	e7fe      	b.n	8000274 <main+0x80>
 8000276:	bf00      	nop
 8000278:	080001a5 	.word	0x080001a5
 800027c:	40013800 	.word	0x40013800
 8000280:	080001b1 	.word	0x080001b1
 8000284:	40013000 	.word	0x40013000

08000288 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000288:	480d      	ldr	r0, [pc, #52]	; (80002c0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800028a:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 800028c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000290:	480c      	ldr	r0, [pc, #48]	; (80002c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000292:	490d      	ldr	r1, [pc, #52]	; (80002c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000294:	4a0d      	ldr	r2, [pc, #52]	; (80002cc <LoopForever+0xe>)
  movs r3, #0
 8000296:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000298:	e002      	b.n	80002a0 <LoopCopyDataInit>

0800029a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800029a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800029c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800029e:	3304      	adds	r3, #4

080002a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002a4:	d3f9      	bcc.n	800029a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002a6:	4a0a      	ldr	r2, [pc, #40]	; (80002d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002a8:	4c0a      	ldr	r4, [pc, #40]	; (80002d4 <LoopForever+0x16>)
  movs r3, #0
 80002aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002ac:	e001      	b.n	80002b2 <LoopFillZerobss>

080002ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002b0:	3204      	adds	r2, #4

080002b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002b4:	d3fb      	bcc.n	80002ae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002b6:	f000 fd79 	bl	8000dac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002ba:	f7ff ff9b 	bl	80001f4 <main>

080002be <LoopForever>:

LoopForever:
    b LoopForever
 80002be:	e7fe      	b.n	80002be <LoopForever>
  ldr   r0, =_estack
 80002c0:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 80002c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002c8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002cc:	08000e2c 	.word	0x08000e2c
  ldr r2, =_sbss
 80002d0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002d4:	20000068 	.word	0x20000068

080002d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002d8:	e7fe      	b.n	80002d8 <ADC1_2_IRQHandler>
	...

080002dc <EXTI0_IRQHandler>:
 * 										ISR Functions
 * =============================================================================================
 */

void EXTI0_IRQHandler(void)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	af00      	add	r7, sp, #0
	//Clear by writing '1' into the bit Pending register {EXTI_PR}
	EXTI->PR |= 1<<0;
 80002e0:	4b05      	ldr	r3, [pc, #20]	; (80002f8 <EXTI0_IRQHandler+0x1c>)
 80002e2:	695b      	ldr	r3, [r3, #20]
 80002e4:	4a04      	ldr	r2, [pc, #16]	; (80002f8 <EXTI0_IRQHandler+0x1c>)
 80002e6:	f043 0301 	orr.w	r3, r3, #1
 80002ea:	6153      	str	r3, [r2, #20]
	//Call IRQ
	GP_IRQ_CallBack[0]();
 80002ec:	4b03      	ldr	r3, [pc, #12]	; (80002fc <EXTI0_IRQHandler+0x20>)
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	4798      	blx	r3
}
 80002f2:	bf00      	nop
 80002f4:	bd80      	pop	{r7, pc}
 80002f6:	bf00      	nop
 80002f8:	40010400 	.word	0x40010400
 80002fc:	2000002c 	.word	0x2000002c

08000300 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	af00      	add	r7, sp, #0
	EXTI->PR |= 1<<1;
 8000304:	4b05      	ldr	r3, [pc, #20]	; (800031c <EXTI1_IRQHandler+0x1c>)
 8000306:	695b      	ldr	r3, [r3, #20]
 8000308:	4a04      	ldr	r2, [pc, #16]	; (800031c <EXTI1_IRQHandler+0x1c>)
 800030a:	f043 0302 	orr.w	r3, r3, #2
 800030e:	6153      	str	r3, [r2, #20]
	//Call IRQ
	GP_IRQ_CallBack[1]();
 8000310:	4b03      	ldr	r3, [pc, #12]	; (8000320 <EXTI1_IRQHandler+0x20>)
 8000312:	685b      	ldr	r3, [r3, #4]
 8000314:	4798      	blx	r3
}
 8000316:	bf00      	nop
 8000318:	bd80      	pop	{r7, pc}
 800031a:	bf00      	nop
 800031c:	40010400 	.word	0x40010400
 8000320:	2000002c 	.word	0x2000002c

08000324 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0
	EXTI->PR |= 1<<2;
 8000328:	4b05      	ldr	r3, [pc, #20]	; (8000340 <EXTI2_IRQHandler+0x1c>)
 800032a:	695b      	ldr	r3, [r3, #20]
 800032c:	4a04      	ldr	r2, [pc, #16]	; (8000340 <EXTI2_IRQHandler+0x1c>)
 800032e:	f043 0304 	orr.w	r3, r3, #4
 8000332:	6153      	str	r3, [r2, #20]
	//Call IRQ
	GP_IRQ_CallBack[2]();
 8000334:	4b03      	ldr	r3, [pc, #12]	; (8000344 <EXTI2_IRQHandler+0x20>)
 8000336:	689b      	ldr	r3, [r3, #8]
 8000338:	4798      	blx	r3
}
 800033a:	bf00      	nop
 800033c:	bd80      	pop	{r7, pc}
 800033e:	bf00      	nop
 8000340:	40010400 	.word	0x40010400
 8000344:	2000002c 	.word	0x2000002c

08000348 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	af00      	add	r7, sp, #0
	EXTI->PR |= 1<<3;
 800034c:	4b05      	ldr	r3, [pc, #20]	; (8000364 <EXTI3_IRQHandler+0x1c>)
 800034e:	695b      	ldr	r3, [r3, #20]
 8000350:	4a04      	ldr	r2, [pc, #16]	; (8000364 <EXTI3_IRQHandler+0x1c>)
 8000352:	f043 0308 	orr.w	r3, r3, #8
 8000356:	6153      	str	r3, [r2, #20]
	//Call IRQ
	GP_IRQ_CallBack[3]();
 8000358:	4b03      	ldr	r3, [pc, #12]	; (8000368 <EXTI3_IRQHandler+0x20>)
 800035a:	68db      	ldr	r3, [r3, #12]
 800035c:	4798      	blx	r3
}
 800035e:	bf00      	nop
 8000360:	bd80      	pop	{r7, pc}
 8000362:	bf00      	nop
 8000364:	40010400 	.word	0x40010400
 8000368:	2000002c 	.word	0x2000002c

0800036c <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	af00      	add	r7, sp, #0
	EXTI->PR |= 1<<4;
 8000370:	4b05      	ldr	r3, [pc, #20]	; (8000388 <EXTI4_IRQHandler+0x1c>)
 8000372:	695b      	ldr	r3, [r3, #20]
 8000374:	4a04      	ldr	r2, [pc, #16]	; (8000388 <EXTI4_IRQHandler+0x1c>)
 8000376:	f043 0310 	orr.w	r3, r3, #16
 800037a:	6153      	str	r3, [r2, #20]
	//Call IRQ
	GP_IRQ_CallBack[4]();
 800037c:	4b03      	ldr	r3, [pc, #12]	; (800038c <EXTI4_IRQHandler+0x20>)
 800037e:	691b      	ldr	r3, [r3, #16]
 8000380:	4798      	blx	r3
}
 8000382:	bf00      	nop
 8000384:	bd80      	pop	{r7, pc}
 8000386:	bf00      	nop
 8000388:	40010400 	.word	0x40010400
 800038c:	2000002c 	.word	0x2000002c

08000390 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	af00      	add	r7, sp, #0
	if(EXTI->PR & 1<<5) {EXTI->PR |= 1<<5;	GP_IRQ_CallBack[5]();}
 8000394:	4b26      	ldr	r3, [pc, #152]	; (8000430 <EXTI9_5_IRQHandler+0xa0>)
 8000396:	695b      	ldr	r3, [r3, #20]
 8000398:	f003 0320 	and.w	r3, r3, #32
 800039c:	2b00      	cmp	r3, #0
 800039e:	d008      	beq.n	80003b2 <EXTI9_5_IRQHandler+0x22>
 80003a0:	4b23      	ldr	r3, [pc, #140]	; (8000430 <EXTI9_5_IRQHandler+0xa0>)
 80003a2:	695b      	ldr	r3, [r3, #20]
 80003a4:	4a22      	ldr	r2, [pc, #136]	; (8000430 <EXTI9_5_IRQHandler+0xa0>)
 80003a6:	f043 0320 	orr.w	r3, r3, #32
 80003aa:	6153      	str	r3, [r2, #20]
 80003ac:	4b21      	ldr	r3, [pc, #132]	; (8000434 <EXTI9_5_IRQHandler+0xa4>)
 80003ae:	695b      	ldr	r3, [r3, #20]
 80003b0:	4798      	blx	r3
	if(EXTI->PR & 1<<6) {EXTI->PR |= 1<<6;	GP_IRQ_CallBack[6]();}
 80003b2:	4b1f      	ldr	r3, [pc, #124]	; (8000430 <EXTI9_5_IRQHandler+0xa0>)
 80003b4:	695b      	ldr	r3, [r3, #20]
 80003b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d008      	beq.n	80003d0 <EXTI9_5_IRQHandler+0x40>
 80003be:	4b1c      	ldr	r3, [pc, #112]	; (8000430 <EXTI9_5_IRQHandler+0xa0>)
 80003c0:	695b      	ldr	r3, [r3, #20]
 80003c2:	4a1b      	ldr	r2, [pc, #108]	; (8000430 <EXTI9_5_IRQHandler+0xa0>)
 80003c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003c8:	6153      	str	r3, [r2, #20]
 80003ca:	4b1a      	ldr	r3, [pc, #104]	; (8000434 <EXTI9_5_IRQHandler+0xa4>)
 80003cc:	699b      	ldr	r3, [r3, #24]
 80003ce:	4798      	blx	r3
	if(EXTI->PR & 1<<7) {EXTI->PR |= 1<<7;	GP_IRQ_CallBack[7]();}
 80003d0:	4b17      	ldr	r3, [pc, #92]	; (8000430 <EXTI9_5_IRQHandler+0xa0>)
 80003d2:	695b      	ldr	r3, [r3, #20]
 80003d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d008      	beq.n	80003ee <EXTI9_5_IRQHandler+0x5e>
 80003dc:	4b14      	ldr	r3, [pc, #80]	; (8000430 <EXTI9_5_IRQHandler+0xa0>)
 80003de:	695b      	ldr	r3, [r3, #20]
 80003e0:	4a13      	ldr	r2, [pc, #76]	; (8000430 <EXTI9_5_IRQHandler+0xa0>)
 80003e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003e6:	6153      	str	r3, [r2, #20]
 80003e8:	4b12      	ldr	r3, [pc, #72]	; (8000434 <EXTI9_5_IRQHandler+0xa4>)
 80003ea:	69db      	ldr	r3, [r3, #28]
 80003ec:	4798      	blx	r3
	if(EXTI->PR & 1<<8) {EXTI->PR |= 1<<8;	GP_IRQ_CallBack[8]();}
 80003ee:	4b10      	ldr	r3, [pc, #64]	; (8000430 <EXTI9_5_IRQHandler+0xa0>)
 80003f0:	695b      	ldr	r3, [r3, #20]
 80003f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d008      	beq.n	800040c <EXTI9_5_IRQHandler+0x7c>
 80003fa:	4b0d      	ldr	r3, [pc, #52]	; (8000430 <EXTI9_5_IRQHandler+0xa0>)
 80003fc:	695b      	ldr	r3, [r3, #20]
 80003fe:	4a0c      	ldr	r2, [pc, #48]	; (8000430 <EXTI9_5_IRQHandler+0xa0>)
 8000400:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000404:	6153      	str	r3, [r2, #20]
 8000406:	4b0b      	ldr	r3, [pc, #44]	; (8000434 <EXTI9_5_IRQHandler+0xa4>)
 8000408:	6a1b      	ldr	r3, [r3, #32]
 800040a:	4798      	blx	r3
	if(EXTI->PR & 1<<9) {EXTI->PR |= 1<<9;	GP_IRQ_CallBack[9]();}
 800040c:	4b08      	ldr	r3, [pc, #32]	; (8000430 <EXTI9_5_IRQHandler+0xa0>)
 800040e:	695b      	ldr	r3, [r3, #20]
 8000410:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000414:	2b00      	cmp	r3, #0
 8000416:	d008      	beq.n	800042a <EXTI9_5_IRQHandler+0x9a>
 8000418:	4b05      	ldr	r3, [pc, #20]	; (8000430 <EXTI9_5_IRQHandler+0xa0>)
 800041a:	695b      	ldr	r3, [r3, #20]
 800041c:	4a04      	ldr	r2, [pc, #16]	; (8000430 <EXTI9_5_IRQHandler+0xa0>)
 800041e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000422:	6153      	str	r3, [r2, #20]
 8000424:	4b03      	ldr	r3, [pc, #12]	; (8000434 <EXTI9_5_IRQHandler+0xa4>)
 8000426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000428:	4798      	blx	r3
}
 800042a:	bf00      	nop
 800042c:	bd80      	pop	{r7, pc}
 800042e:	bf00      	nop
 8000430:	40010400 	.word	0x40010400
 8000434:	2000002c 	.word	0x2000002c

08000438 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler (void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	af00      	add	r7, sp, #0
	if(EXTI->PR & 1<<10) {EXTI->PR |= 1<<10;	GP_IRQ_CallBack[10]();}
 800043c:	4b2d      	ldr	r3, [pc, #180]	; (80004f4 <EXTI15_10_IRQHandler+0xbc>)
 800043e:	695b      	ldr	r3, [r3, #20]
 8000440:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000444:	2b00      	cmp	r3, #0
 8000446:	d008      	beq.n	800045a <EXTI15_10_IRQHandler+0x22>
 8000448:	4b2a      	ldr	r3, [pc, #168]	; (80004f4 <EXTI15_10_IRQHandler+0xbc>)
 800044a:	695b      	ldr	r3, [r3, #20]
 800044c:	4a29      	ldr	r2, [pc, #164]	; (80004f4 <EXTI15_10_IRQHandler+0xbc>)
 800044e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000452:	6153      	str	r3, [r2, #20]
 8000454:	4b28      	ldr	r3, [pc, #160]	; (80004f8 <EXTI15_10_IRQHandler+0xc0>)
 8000456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000458:	4798      	blx	r3
	if(EXTI->PR & 1<<11) {EXTI->PR |= 1<<11;	GP_IRQ_CallBack[11]();}
 800045a:	4b26      	ldr	r3, [pc, #152]	; (80004f4 <EXTI15_10_IRQHandler+0xbc>)
 800045c:	695b      	ldr	r3, [r3, #20]
 800045e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000462:	2b00      	cmp	r3, #0
 8000464:	d008      	beq.n	8000478 <EXTI15_10_IRQHandler+0x40>
 8000466:	4b23      	ldr	r3, [pc, #140]	; (80004f4 <EXTI15_10_IRQHandler+0xbc>)
 8000468:	695b      	ldr	r3, [r3, #20]
 800046a:	4a22      	ldr	r2, [pc, #136]	; (80004f4 <EXTI15_10_IRQHandler+0xbc>)
 800046c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000470:	6153      	str	r3, [r2, #20]
 8000472:	4b21      	ldr	r3, [pc, #132]	; (80004f8 <EXTI15_10_IRQHandler+0xc0>)
 8000474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000476:	4798      	blx	r3
	if(EXTI->PR & 1<<12) {EXTI->PR |= 1<<12;	GP_IRQ_CallBack[12]();}
 8000478:	4b1e      	ldr	r3, [pc, #120]	; (80004f4 <EXTI15_10_IRQHandler+0xbc>)
 800047a:	695b      	ldr	r3, [r3, #20]
 800047c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000480:	2b00      	cmp	r3, #0
 8000482:	d008      	beq.n	8000496 <EXTI15_10_IRQHandler+0x5e>
 8000484:	4b1b      	ldr	r3, [pc, #108]	; (80004f4 <EXTI15_10_IRQHandler+0xbc>)
 8000486:	695b      	ldr	r3, [r3, #20]
 8000488:	4a1a      	ldr	r2, [pc, #104]	; (80004f4 <EXTI15_10_IRQHandler+0xbc>)
 800048a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800048e:	6153      	str	r3, [r2, #20]
 8000490:	4b19      	ldr	r3, [pc, #100]	; (80004f8 <EXTI15_10_IRQHandler+0xc0>)
 8000492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000494:	4798      	blx	r3
	if(EXTI->PR & 1<<13) {EXTI->PR |= 1<<13;	GP_IRQ_CallBack[13]();}
 8000496:	4b17      	ldr	r3, [pc, #92]	; (80004f4 <EXTI15_10_IRQHandler+0xbc>)
 8000498:	695b      	ldr	r3, [r3, #20]
 800049a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d008      	beq.n	80004b4 <EXTI15_10_IRQHandler+0x7c>
 80004a2:	4b14      	ldr	r3, [pc, #80]	; (80004f4 <EXTI15_10_IRQHandler+0xbc>)
 80004a4:	695b      	ldr	r3, [r3, #20]
 80004a6:	4a13      	ldr	r2, [pc, #76]	; (80004f4 <EXTI15_10_IRQHandler+0xbc>)
 80004a8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80004ac:	6153      	str	r3, [r2, #20]
 80004ae:	4b12      	ldr	r3, [pc, #72]	; (80004f8 <EXTI15_10_IRQHandler+0xc0>)
 80004b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80004b2:	4798      	blx	r3
	if(EXTI->PR & 1<<14) {EXTI->PR |= 1<<14;	GP_IRQ_CallBack[14]();}
 80004b4:	4b0f      	ldr	r3, [pc, #60]	; (80004f4 <EXTI15_10_IRQHandler+0xbc>)
 80004b6:	695b      	ldr	r3, [r3, #20]
 80004b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d008      	beq.n	80004d2 <EXTI15_10_IRQHandler+0x9a>
 80004c0:	4b0c      	ldr	r3, [pc, #48]	; (80004f4 <EXTI15_10_IRQHandler+0xbc>)
 80004c2:	695b      	ldr	r3, [r3, #20]
 80004c4:	4a0b      	ldr	r2, [pc, #44]	; (80004f4 <EXTI15_10_IRQHandler+0xbc>)
 80004c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80004ca:	6153      	str	r3, [r2, #20]
 80004cc:	4b0a      	ldr	r3, [pc, #40]	; (80004f8 <EXTI15_10_IRQHandler+0xc0>)
 80004ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80004d0:	4798      	blx	r3
	if(EXTI->PR & 1<<15) {EXTI->PR |= 1<<15;	GP_IRQ_CallBack[15]();}
 80004d2:	4b08      	ldr	r3, [pc, #32]	; (80004f4 <EXTI15_10_IRQHandler+0xbc>)
 80004d4:	695b      	ldr	r3, [r3, #20]
 80004d6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d008      	beq.n	80004f0 <EXTI15_10_IRQHandler+0xb8>
 80004de:	4b05      	ldr	r3, [pc, #20]	; (80004f4 <EXTI15_10_IRQHandler+0xbc>)
 80004e0:	695b      	ldr	r3, [r3, #20]
 80004e2:	4a04      	ldr	r2, [pc, #16]	; (80004f4 <EXTI15_10_IRQHandler+0xbc>)
 80004e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80004e8:	6153      	str	r3, [r2, #20]
 80004ea:	4b03      	ldr	r3, [pc, #12]	; (80004f8 <EXTI15_10_IRQHandler+0xc0>)
 80004ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80004ee:	4798      	blx	r3
}
 80004f0:	bf00      	nop
 80004f2:	bd80      	pop	{r7, pc}
 80004f4:	40010400 	.word	0x40010400
 80004f8:	2000002c 	.word	0x2000002c

080004fc <Get_CRLH_Position>:

#include "Stm32_F103C6_GPIO_Driver.h"


uint8_t Get_CRLH_Position(uint16_t PinNumber)
{
 80004fc:	b480      	push	{r7}
 80004fe:	b083      	sub	sp, #12
 8000500:	af00      	add	r7, sp, #0
 8000502:	4603      	mov	r3, r0
 8000504:	80fb      	strh	r3, [r7, #6]
	switch(PinNumber)
 8000506:	88fb      	ldrh	r3, [r7, #6]
 8000508:	2b80      	cmp	r3, #128	; 0x80
 800050a:	d042      	beq.n	8000592 <Get_CRLH_Position+0x96>
 800050c:	2b80      	cmp	r3, #128	; 0x80
 800050e:	dc11      	bgt.n	8000534 <Get_CRLH_Position+0x38>
 8000510:	2b08      	cmp	r3, #8
 8000512:	d036      	beq.n	8000582 <Get_CRLH_Position+0x86>
 8000514:	2b08      	cmp	r3, #8
 8000516:	dc06      	bgt.n	8000526 <Get_CRLH_Position+0x2a>
 8000518:	2b02      	cmp	r3, #2
 800051a:	d02e      	beq.n	800057a <Get_CRLH_Position+0x7e>
 800051c:	2b04      	cmp	r3, #4
 800051e:	d02e      	beq.n	800057e <Get_CRLH_Position+0x82>
 8000520:	2b01      	cmp	r3, #1
 8000522:	d028      	beq.n	8000576 <Get_CRLH_Position+0x7a>
 8000524:	e037      	b.n	8000596 <Get_CRLH_Position+0x9a>
 8000526:	2b20      	cmp	r3, #32
 8000528:	d02f      	beq.n	800058a <Get_CRLH_Position+0x8e>
 800052a:	2b40      	cmp	r3, #64	; 0x40
 800052c:	d02f      	beq.n	800058e <Get_CRLH_Position+0x92>
 800052e:	2b10      	cmp	r3, #16
 8000530:	d029      	beq.n	8000586 <Get_CRLH_Position+0x8a>
 8000532:	e030      	b.n	8000596 <Get_CRLH_Position+0x9a>
 8000534:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000538:	d023      	beq.n	8000582 <Get_CRLH_Position+0x86>
 800053a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800053e:	dc09      	bgt.n	8000554 <Get_CRLH_Position+0x58>
 8000540:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000544:	d019      	beq.n	800057a <Get_CRLH_Position+0x7e>
 8000546:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800054a:	d018      	beq.n	800057e <Get_CRLH_Position+0x82>
 800054c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000550:	d011      	beq.n	8000576 <Get_CRLH_Position+0x7a>
 8000552:	e020      	b.n	8000596 <Get_CRLH_Position+0x9a>
 8000554:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000558:	d017      	beq.n	800058a <Get_CRLH_Position+0x8e>
 800055a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800055e:	dc03      	bgt.n	8000568 <Get_CRLH_Position+0x6c>
 8000560:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000564:	d00f      	beq.n	8000586 <Get_CRLH_Position+0x8a>
 8000566:	e016      	b.n	8000596 <Get_CRLH_Position+0x9a>
 8000568:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800056c:	d00f      	beq.n	800058e <Get_CRLH_Position+0x92>
 800056e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000572:	d00e      	beq.n	8000592 <Get_CRLH_Position+0x96>
 8000574:	e00f      	b.n	8000596 <Get_CRLH_Position+0x9a>
	{
	case GPIO_PIN_0:
	case GPIO_PIN_8:
		return 0;
 8000576:	2300      	movs	r3, #0
 8000578:	e00e      	b.n	8000598 <Get_CRLH_Position+0x9c>
		break ;
	case GPIO_PIN_1:
	case GPIO_PIN_9:
		return 4;
 800057a:	2304      	movs	r3, #4
 800057c:	e00c      	b.n	8000598 <Get_CRLH_Position+0x9c>
		break ;
	case GPIO_PIN_2:
	case GPIO_PIN_10:
		return 8;
 800057e:	2308      	movs	r3, #8
 8000580:	e00a      	b.n	8000598 <Get_CRLH_Position+0x9c>
		break ;
	case GPIO_PIN_3:
	case GPIO_PIN_11:
		return 12;
 8000582:	230c      	movs	r3, #12
 8000584:	e008      	b.n	8000598 <Get_CRLH_Position+0x9c>
		break ;
	case GPIO_PIN_4:
	case GPIO_PIN_12:
		return 16;
 8000586:	2310      	movs	r3, #16
 8000588:	e006      	b.n	8000598 <Get_CRLH_Position+0x9c>
		break ;
	case GPIO_PIN_5:
	case GPIO_PIN_13:
		return 20;
 800058a:	2314      	movs	r3, #20
 800058c:	e004      	b.n	8000598 <Get_CRLH_Position+0x9c>
		break ;
	case GPIO_PIN_6:
	case GPIO_PIN_14:
		return 24;
 800058e:	2318      	movs	r3, #24
 8000590:	e002      	b.n	8000598 <Get_CRLH_Position+0x9c>
		break ;
	case GPIO_PIN_7:
	case GPIO_PIN_15:
		return 28;
 8000592:	231c      	movs	r3, #28
 8000594:	e000      	b.n	8000598 <Get_CRLH_Position+0x9c>
		break ;
	}
	return 0;
 8000596:	2300      	movs	r3, #0
}
 8000598:	4618      	mov	r0, r3
 800059a:	370c      	adds	r7, #12
 800059c:	46bd      	mov	sp, r7
 800059e:	bc80      	pop	{r7}
 80005a0:	4770      	bx	lr

080005a2 <MCAL_GPIO_Init>:
 * @retval			-none
 * Note				-Stm32F103C6 MCU has GPIO A,B,C,D,E Modules
 * 					 But LQFP48 package has only GPIO A,B,PART of C/D
 */
void MCAL_GPIO_Init (GPIO_TypeDef *GPIOx , GPIO_PinConfig_t* PinConfig)
{
 80005a2:	b590      	push	{r4, r7, lr}
 80005a4:	b085      	sub	sp, #20
 80005a6:	af00      	add	r7, sp, #0
 80005a8:	6078      	str	r0, [r7, #4]
 80005aa:	6039      	str	r1, [r7, #0]
	//Port configuration register low (GPIOx_CRL) configure PINS from 0 >>> 7
	//Port configuration register high (GPIOx_CRH) configure PINS from 8 >>> 15
	volatile uint32_t* Config_Reg = NULL;
 80005ac:	2300      	movs	r3, #0
 80005ae:	60bb      	str	r3, [r7, #8]
	Config_Reg = (PinConfig->GPIO_PinNumber < GPIO_PIN_8)?  &GPIOx->CRL : &GPIOx->CRH;
 80005b0:	683b      	ldr	r3, [r7, #0]
 80005b2:	881b      	ldrh	r3, [r3, #0]
 80005b4:	2bff      	cmp	r3, #255	; 0xff
 80005b6:	d801      	bhi.n	80005bc <MCAL_GPIO_Init+0x1a>
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	e001      	b.n	80005c0 <MCAL_GPIO_Init+0x1e>
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	3304      	adds	r3, #4
 80005c0:	60bb      	str	r3, [r7, #8]
	uint8_t PIN_Config = 0;
 80005c2:	2300      	movs	r3, #0
 80005c4:	73fb      	strb	r3, [r7, #15]
	//clear CNF8[1:0]  MODE[1:0]
	(*Config_Reg) &= ~(0xf << Get_CRLH_Position(PinConfig->GPIO_PinNumber));
 80005c6:	683b      	ldr	r3, [r7, #0]
 80005c8:	881b      	ldrh	r3, [r3, #0]
 80005ca:	4618      	mov	r0, r3
 80005cc:	f7ff ff96 	bl	80004fc <Get_CRLH_Position>
 80005d0:	4603      	mov	r3, r0
 80005d2:	461a      	mov	r2, r3
 80005d4:	230f      	movs	r3, #15
 80005d6:	4093      	lsls	r3, r2
 80005d8:	43da      	mvns	r2, r3
 80005da:	68bb      	ldr	r3, [r7, #8]
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	401a      	ands	r2, r3
 80005e0:	68bb      	ldr	r3, [r7, #8]
 80005e2:	601a      	str	r2, [r3, #0]

	//if Pin is output
	if ( (PinConfig->GPIO_MODE == GPIO_MODE_OUTPUT_AF_OD) || (PinConfig->GPIO_MODE == GPIO_MODE_OUTPUT_AF_PP) || (PinConfig->GPIO_MODE == GPIO_MODE_OUTPUT_OD) || (PinConfig->GPIO_MODE == GPIO_MODE_OUTPUT_PP)   )
 80005e4:	683b      	ldr	r3, [r7, #0]
 80005e6:	789b      	ldrb	r3, [r3, #2]
 80005e8:	2b07      	cmp	r3, #7
 80005ea:	d00b      	beq.n	8000604 <MCAL_GPIO_Init+0x62>
 80005ec:	683b      	ldr	r3, [r7, #0]
 80005ee:	789b      	ldrb	r3, [r3, #2]
 80005f0:	2b06      	cmp	r3, #6
 80005f2:	d007      	beq.n	8000604 <MCAL_GPIO_Init+0x62>
 80005f4:	683b      	ldr	r3, [r7, #0]
 80005f6:	789b      	ldrb	r3, [r3, #2]
 80005f8:	2b05      	cmp	r3, #5
 80005fa:	d003      	beq.n	8000604 <MCAL_GPIO_Init+0x62>
 80005fc:	683b      	ldr	r3, [r7, #0]
 80005fe:	789b      	ldrb	r3, [r3, #2]
 8000600:	2b04      	cmp	r3, #4
 8000602:	d10e      	bne.n	8000622 <MCAL_GPIO_Init+0x80>
	{
		//set CNF8[1:0]  MODE[1:0]
		PIN_Config = (( ((PinConfig->GPIO_MODE -4) <<2) | (PinConfig->GPIO_Output_Speed) ) &0x0f );
 8000604:	683b      	ldr	r3, [r7, #0]
 8000606:	789b      	ldrb	r3, [r3, #2]
 8000608:	3b04      	subs	r3, #4
 800060a:	009b      	lsls	r3, r3, #2
 800060c:	b25a      	sxtb	r2, r3
 800060e:	683b      	ldr	r3, [r7, #0]
 8000610:	78db      	ldrb	r3, [r3, #3]
 8000612:	b25b      	sxtb	r3, r3
 8000614:	4313      	orrs	r3, r2
 8000616:	b25b      	sxtb	r3, r3
 8000618:	b2db      	uxtb	r3, r3
 800061a:	f003 030f 	and.w	r3, r3, #15
 800061e:	73fb      	strb	r3, [r7, #15]
 8000620:	e02c      	b.n	800067c <MCAL_GPIO_Init+0xda>
	}
	//if Pin is input
	else
	{
		if ((PinConfig->GPIO_MODE == GPIO_MODE_INPUT_FLO) || (PinConfig->GPIO_MODE == GPIO_MODE_ANALOG))
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	789b      	ldrb	r3, [r3, #2]
 8000626:	2b01      	cmp	r3, #1
 8000628:	d003      	beq.n	8000632 <MCAL_GPIO_Init+0x90>
 800062a:	683b      	ldr	r3, [r7, #0]
 800062c:	789b      	ldrb	r3, [r3, #2]
 800062e:	2b00      	cmp	r3, #0
 8000630:	d107      	bne.n	8000642 <MCAL_GPIO_Init+0xa0>
		{
			//set CNF8[1:0]  MODE[1:0]0
			PIN_Config = (( ((PinConfig->GPIO_MODE) <<2) | (0x0) ) &0x0f );
 8000632:	683b      	ldr	r3, [r7, #0]
 8000634:	789b      	ldrb	r3, [r3, #2]
 8000636:	009b      	lsls	r3, r3, #2
 8000638:	b2db      	uxtb	r3, r3
 800063a:	f003 030f 	and.w	r3, r3, #15
 800063e:	73fb      	strb	r3, [r7, #15]
 8000640:	e01c      	b.n	800067c <MCAL_GPIO_Init+0xda>
		}
		else if (PinConfig->GPIO_MODE == GPIO_MODE_AF_INPUT ) //consider it as input floating
 8000642:	683b      	ldr	r3, [r7, #0]
 8000644:	789b      	ldrb	r3, [r3, #2]
 8000646:	2b08      	cmp	r3, #8
 8000648:	d102      	bne.n	8000650 <MCAL_GPIO_Init+0xae>
		{
			//set CNF8[1:0]  MODE[1:0]0
			PIN_Config = (( ((GPIO_MODE_INPUT_FLO) <<2) | (0x0) ) &0x0f );
 800064a:	2304      	movs	r3, #4
 800064c:	73fb      	strb	r3, [r7, #15]
 800064e:	e015      	b.n	800067c <MCAL_GPIO_Init+0xda>
		}
		else // PU PD Input
		{
			PIN_Config = (( ((GPIO_MODE_INPUT_PU) <<2) | (0x0) ) &0x0f );
 8000650:	2308      	movs	r3, #8
 8000652:	73fb      	strb	r3, [r7, #15]
			if (PinConfig->GPIO_MODE == GPIO_MODE_INPUT_PU)
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	789b      	ldrb	r3, [r3, #2]
 8000658:	2b02      	cmp	r3, #2
 800065a:	d107      	bne.n	800066c <MCAL_GPIO_Init+0xca>
			{
				//PxODR = 1 Input pull-up : Table 20. Port bit configuration table
				GPIOx->ODR |= PinConfig->GPIO_PinNumber;
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	68db      	ldr	r3, [r3, #12]
 8000660:	683a      	ldr	r2, [r7, #0]
 8000662:	8812      	ldrh	r2, [r2, #0]
 8000664:	431a      	orrs	r2, r3
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	60da      	str	r2, [r3, #12]
 800066a:	e007      	b.n	800067c <MCAL_GPIO_Init+0xda>
			}
			else
			{
				//PxODR = 0 Input pull-down : Table 20. Port bit configuration table
				GPIOx->ODR &= ~(PinConfig->GPIO_PinNumber);
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	68db      	ldr	r3, [r3, #12]
 8000670:	683a      	ldr	r2, [r7, #0]
 8000672:	8812      	ldrh	r2, [r2, #0]
 8000674:	43d2      	mvns	r2, r2
 8000676:	401a      	ands	r2, r3
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	60da      	str	r2, [r3, #12]
			}

		}
	}
	// write on CRL or CRH
	(*Config_Reg) |= (PIN_Config << Get_CRLH_Position(PinConfig->GPIO_PinNumber));
 800067c:	7bfc      	ldrb	r4, [r7, #15]
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	881b      	ldrh	r3, [r3, #0]
 8000682:	4618      	mov	r0, r3
 8000684:	f7ff ff3a 	bl	80004fc <Get_CRLH_Position>
 8000688:	4603      	mov	r3, r0
 800068a:	fa04 f203 	lsl.w	r2, r4, r3
 800068e:	68bb      	ldr	r3, [r7, #8]
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	431a      	orrs	r2, r3
 8000694:	68bb      	ldr	r3, [r7, #8]
 8000696:	601a      	str	r2, [r3, #0]
}
 8000698:	bf00      	nop
 800069a:	3714      	adds	r7, #20
 800069c:	46bd      	mov	sp, r7
 800069e:	bd90      	pop	{r4, r7, pc}

080006a0 <MCAL_RCC_GetSYS_CLCKFreq>:
1111: SYSCLK divided by 512*/

const uint8_t AHBPrescTable[16U] = {0,0,0,0,0,0,0,0,1,2,3,4,6,7,8,9};

uint32_t MCAL_RCC_GetSYS_CLCKFreq(void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0
/*Bits 3:2 SWS: System clock switch status
Set and cleared by hardware to indicate which clock source is used as system clock.
00: HSI oscillator used as system clock
01: HSE oscillator used as system clock
10: PLL used as sys*/
	switch ((RCC->CFGR >> 2) & 0b11)
 80006a4:	4b0a      	ldr	r3, [pc, #40]	; (80006d0 <MCAL_RCC_GetSYS_CLCKFreq+0x30>)
 80006a6:	685b      	ldr	r3, [r3, #4]
 80006a8:	089b      	lsrs	r3, r3, #2
 80006aa:	f003 0303 	and.w	r3, r3, #3
 80006ae:	2b01      	cmp	r3, #1
 80006b0:	d006      	beq.n	80006c0 <MCAL_RCC_GetSYS_CLCKFreq+0x20>
 80006b2:	2b01      	cmp	r3, #1
 80006b4:	d302      	bcc.n	80006bc <MCAL_RCC_GetSYS_CLCKFreq+0x1c>
 80006b6:	2b02      	cmp	r3, #2
 80006b8:	d004      	beq.n	80006c4 <MCAL_RCC_GetSYS_CLCKFreq+0x24>
 80006ba:	e005      	b.n	80006c8 <MCAL_RCC_GetSYS_CLCKFreq+0x28>
	{
	case 0:
		return HSI_RC_Clk;
 80006bc:	4b05      	ldr	r3, [pc, #20]	; (80006d4 <MCAL_RCC_GetSYS_CLCKFreq+0x34>)
 80006be:	e003      	b.n	80006c8 <MCAL_RCC_GetSYS_CLCKFreq+0x28>
		break;
	case 1:
		//todo need to calculate it //HSE user should specify it
		return HSE_Clock;
 80006c0:	4b05      	ldr	r3, [pc, #20]	; (80006d8 <MCAL_RCC_GetSYS_CLCKFreq+0x38>)
 80006c2:	e001      	b.n	80006c8 <MCAL_RCC_GetSYS_CLCKFreq+0x28>
		break;
	case 2:
		//todo need to calculate it PLLCLK and PLLMUL & PLL source MUX
		return 16000000;
 80006c4:	4b04      	ldr	r3, [pc, #16]	; (80006d8 <MCAL_RCC_GetSYS_CLCKFreq+0x38>)
 80006c6:	e7ff      	b.n	80006c8 <MCAL_RCC_GetSYS_CLCKFreq+0x28>
		break;
	}

}
 80006c8:	4618      	mov	r0, r3
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bc80      	pop	{r7}
 80006ce:	4770      	bx	lr
 80006d0:	40021000 	.word	0x40021000
 80006d4:	007a1200 	.word	0x007a1200
 80006d8:	00f42400 	.word	0x00f42400

080006dc <MCAL_RCC_GetHLCKFreq>:

uint32_t MCAL_RCC_GetHLCKFreq(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
	//Bits 7:4 HPRE: AHB prescaler
	return (MCAL_RCC_GetSYS_CLCKFreq()   >> AHBPrescTable[((RCC->CFGR >> 4) & 0xF)] );
 80006e0:	f7ff ffde 	bl	80006a0 <MCAL_RCC_GetSYS_CLCKFreq>
 80006e4:	4601      	mov	r1, r0
 80006e6:	4b05      	ldr	r3, [pc, #20]	; (80006fc <MCAL_RCC_GetHLCKFreq+0x20>)
 80006e8:	685b      	ldr	r3, [r3, #4]
 80006ea:	091b      	lsrs	r3, r3, #4
 80006ec:	f003 030f 	and.w	r3, r3, #15
 80006f0:	4a03      	ldr	r2, [pc, #12]	; (8000700 <MCAL_RCC_GetHLCKFreq+0x24>)
 80006f2:	5cd3      	ldrb	r3, [r2, r3]
 80006f4:	fa21 f303 	lsr.w	r3, r1, r3

}
 80006f8:	4618      	mov	r0, r3
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	40021000 	.word	0x40021000
 8000700:	08000e14 	.word	0x08000e14

08000704 <MCAL_RCC_GetPCLK1Freq>:

uint32_t MCAL_RCC_GetPCLK1Freq(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
	//Bits 10:8 PPRE1: APB low-speed prescaler (APB1)
	return (MCAL_RCC_GetHLCKFreq()   >> APBPrescTable[((RCC->CFGR >> 8) & 0b111)] );
 8000708:	f7ff ffe8 	bl	80006dc <MCAL_RCC_GetHLCKFreq>
 800070c:	4601      	mov	r1, r0
 800070e:	4b05      	ldr	r3, [pc, #20]	; (8000724 <MCAL_RCC_GetPCLK1Freq+0x20>)
 8000710:	685b      	ldr	r3, [r3, #4]
 8000712:	0a1b      	lsrs	r3, r3, #8
 8000714:	f003 0307 	and.w	r3, r3, #7
 8000718:	4a03      	ldr	r2, [pc, #12]	; (8000728 <MCAL_RCC_GetPCLK1Freq+0x24>)
 800071a:	5cd3      	ldrb	r3, [r2, r3]
 800071c:	fa21 f303 	lsr.w	r3, r1, r3

}
 8000720:	4618      	mov	r0, r3
 8000722:	bd80      	pop	{r7, pc}
 8000724:	40021000 	.word	0x40021000
 8000728:	08000e0c 	.word	0x08000e0c

0800072c <MCAL_RCC_GetPCLK2Freq>:

uint32_t MCAL_RCC_GetPCLK2Freq(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
	//Bits 13:11 PPRE2: APB high-speed prescaler (APB2)
	return (MCAL_RCC_GetHLCKFreq()   >> APBPrescTable[((RCC->CFGR >> 11) & 0b111)] );
 8000730:	f7ff ffd4 	bl	80006dc <MCAL_RCC_GetHLCKFreq>
 8000734:	4601      	mov	r1, r0
 8000736:	4b05      	ldr	r3, [pc, #20]	; (800074c <MCAL_RCC_GetPCLK2Freq+0x20>)
 8000738:	685b      	ldr	r3, [r3, #4]
 800073a:	0adb      	lsrs	r3, r3, #11
 800073c:	f003 0307 	and.w	r3, r3, #7
 8000740:	4a03      	ldr	r2, [pc, #12]	; (8000750 <MCAL_RCC_GetPCLK2Freq+0x24>)
 8000742:	5cd3      	ldrb	r3, [r2, r3]
 8000744:	fa21 f303 	lsr.w	r3, r1, r3

}
 8000748:	4618      	mov	r0, r3
 800074a:	bd80      	pop	{r7, pc}
 800074c:	40021000 	.word	0x40021000
 8000750:	08000e0c 	.word	0x08000e0c

08000754 <MCAL_SPI_Init>:
 * Note				-Support for SPI Full Duplex Master/Slave only & NSS HW/SW
 * 					-in case of master you have to configure pin and drive it
 */

void MCAL_SPI_Init(SPI_TypeDef* SPIx, SPI_Config* SPI_Config)
{
 8000754:	b480      	push	{r7}
 8000756:	b085      	sub	sp, #20
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
 800075c:	6039      	str	r1, [r7, #0]
	//Safety for registers
	uint16_t tempreg_CR1 = 0;
 800075e:	2300      	movs	r3, #0
 8000760:	81fb      	strh	r3, [r7, #14]
	uint16_t tempreg_CR2 = 0;
 8000762:	2300      	movs	r3, #0
 8000764:	81bb      	strh	r3, [r7, #12]

	if(SPIx == SPI1)
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	4a3b      	ldr	r2, [pc, #236]	; (8000858 <MCAL_SPI_Init+0x104>)
 800076a:	4293      	cmp	r3, r2
 800076c:	d109      	bne.n	8000782 <MCAL_SPI_Init+0x2e>
	{
		Global_SPI_Config[SPI1_INDEX] = SPI_Config;
 800076e:	4a3b      	ldr	r2, [pc, #236]	; (800085c <MCAL_SPI_Init+0x108>)
 8000770:	683b      	ldr	r3, [r7, #0]
 8000772:	6013      	str	r3, [r2, #0]
		RCC_SPI1_CLK_EN();
 8000774:	4b3a      	ldr	r3, [pc, #232]	; (8000860 <MCAL_SPI_Init+0x10c>)
 8000776:	699b      	ldr	r3, [r3, #24]
 8000778:	4a39      	ldr	r2, [pc, #228]	; (8000860 <MCAL_SPI_Init+0x10c>)
 800077a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800077e:	6193      	str	r3, [r2, #24]
 8000780:	e00c      	b.n	800079c <MCAL_SPI_Init+0x48>
	}else if(SPIx == SPI2)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	4a37      	ldr	r2, [pc, #220]	; (8000864 <MCAL_SPI_Init+0x110>)
 8000786:	4293      	cmp	r3, r2
 8000788:	d108      	bne.n	800079c <MCAL_SPI_Init+0x48>
	{
		Global_SPI_Config[SPI2_INDEX] = SPI_Config;
 800078a:	4a34      	ldr	r2, [pc, #208]	; (800085c <MCAL_SPI_Init+0x108>)
 800078c:	683b      	ldr	r3, [r7, #0]
 800078e:	6053      	str	r3, [r2, #4]
		RCC_SPI2_CLK_EN();
 8000790:	4b33      	ldr	r3, [pc, #204]	; (8000860 <MCAL_SPI_Init+0x10c>)
 8000792:	69db      	ldr	r3, [r3, #28]
 8000794:	4a32      	ldr	r2, [pc, #200]	; (8000860 <MCAL_SPI_Init+0x10c>)
 8000796:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800079a:	61d3      	str	r3, [r2, #28]
	}

	//Enable SPI CR1:Bit 6 SPE: SPI Enable
	tempreg_CR1 = (0x1U<<6);
 800079c:	2340      	movs	r3, #64	; 0x40
 800079e:	81fb      	strh	r3, [r7, #14]

	//Master or Slave
	tempreg_CR1 |= SPI_Config->Device_Mode;
 80007a0:	683b      	ldr	r3, [r7, #0]
 80007a2:	881a      	ldrh	r2, [r3, #0]
 80007a4:	89fb      	ldrh	r3, [r7, #14]
 80007a6:	4313      	orrs	r3, r2
 80007a8:	81fb      	strh	r3, [r7, #14]

	//SPI_Communication_Mode
	tempreg_CR1 |= SPI_Config->Communication_Mode;
 80007aa:	683b      	ldr	r3, [r7, #0]
 80007ac:	885a      	ldrh	r2, [r3, #2]
 80007ae:	89fb      	ldrh	r3, [r7, #14]
 80007b0:	4313      	orrs	r3, r2
 80007b2:	81fb      	strh	r3, [r7, #14]

	//SPI_Frame_Format
	tempreg_CR1 |= SPI_Config->Frame_Format;
 80007b4:	683b      	ldr	r3, [r7, #0]
 80007b6:	889a      	ldrh	r2, [r3, #4]
 80007b8:	89fb      	ldrh	r3, [r7, #14]
 80007ba:	4313      	orrs	r3, r2
 80007bc:	81fb      	strh	r3, [r7, #14]

	//SPI_DataSize
	tempreg_CR1 |= SPI_Config->DataSize;
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	88da      	ldrh	r2, [r3, #6]
 80007c2:	89fb      	ldrh	r3, [r7, #14]
 80007c4:	4313      	orrs	r3, r2
 80007c6:	81fb      	strh	r3, [r7, #14]

	//SPI_Clock_Polarity
	tempreg_CR1 |= SPI_Config->CLKPolarity;
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	891a      	ldrh	r2, [r3, #8]
 80007cc:	89fb      	ldrh	r3, [r7, #14]
 80007ce:	4313      	orrs	r3, r2
 80007d0:	81fb      	strh	r3, [r7, #14]

	//SPI_Clock_Phase
	tempreg_CR1 |= SPI_Config->CLKPhase;
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	895a      	ldrh	r2, [r3, #10]
 80007d6:	89fb      	ldrh	r3, [r7, #14]
 80007d8:	4313      	orrs	r3, r2
 80007da:	81fb      	strh	r3, [r7, #14]
	//===============================NSS===================================

	if(SPI_Config->NSS == SPI_NSS_Hard_Master_SS_OP_Enable)
 80007dc:	683b      	ldr	r3, [r7, #0]
 80007de:	899b      	ldrh	r3, [r3, #12]
 80007e0:	2b04      	cmp	r3, #4
 80007e2:	d105      	bne.n	80007f0 <MCAL_SPI_Init+0x9c>
	{
		tempreg_CR2 |= SPI_Config->NSS;
 80007e4:	683b      	ldr	r3, [r7, #0]
 80007e6:	899a      	ldrh	r2, [r3, #12]
 80007e8:	89bb      	ldrh	r3, [r7, #12]
 80007ea:	4313      	orrs	r3, r2
 80007ec:	81bb      	strh	r3, [r7, #12]
 80007ee:	e004      	b.n	80007fa <MCAL_SPI_Init+0xa6>
	}else if(SPI_Config->NSS == SPI_NSS_Hard_Master_SS_OP_Disable)
	{
		tempreg_CR2 &= SPI_Config->NSS;
	}else
	{
		tempreg_CR1 |= SPI_Config->NSS;
 80007f0:	683b      	ldr	r3, [r7, #0]
 80007f2:	899a      	ldrh	r2, [r3, #12]
 80007f4:	89fb      	ldrh	r3, [r7, #14]
 80007f6:	4313      	orrs	r3, r2
 80007f8:	81fb      	strh	r3, [r7, #14]
	}
	//==========================================================================
	//SPI_BaudratePrescaler
	tempreg_CR1 |= SPI_Config->BaudratePrescaler;
 80007fa:	683b      	ldr	r3, [r7, #0]
 80007fc:	89da      	ldrh	r2, [r3, #14]
 80007fe:	89fb      	ldrh	r3, [r7, #14]
 8000800:	4313      	orrs	r3, r2
 8000802:	81fb      	strh	r3, [r7, #14]


	if(SPI_Config->IRQ_Enable != SPI_IRQ_Enable_NONE)
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	8a1b      	ldrh	r3, [r3, #16]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d019      	beq.n	8000840 <MCAL_SPI_Init+0xec>
	{
		//SPI_IRQ_Enable_define
		tempreg_CR2 |= SPI_Config->IRQ_Enable;
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	8a1a      	ldrh	r2, [r3, #16]
 8000810:	89bb      	ldrh	r3, [r7, #12]
 8000812:	4313      	orrs	r3, r2
 8000814:	81bb      	strh	r3, [r7, #12]

		if(SPIx == SPI1)
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	4a0f      	ldr	r2, [pc, #60]	; (8000858 <MCAL_SPI_Init+0x104>)
 800081a:	4293      	cmp	r3, r2
 800081c:	d106      	bne.n	800082c <MCAL_SPI_Init+0xd8>
		{
			NVIC_IRQ35_SPI1_Enable;
 800081e:	4b12      	ldr	r3, [pc, #72]	; (8000868 <MCAL_SPI_Init+0x114>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	4a11      	ldr	r2, [pc, #68]	; (8000868 <MCAL_SPI_Init+0x114>)
 8000824:	f043 0308 	orr.w	r3, r3, #8
 8000828:	6013      	str	r3, [r2, #0]
 800082a:	e009      	b.n	8000840 <MCAL_SPI_Init+0xec>
		}else if(SPIx == SPI2)
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	4a0d      	ldr	r2, [pc, #52]	; (8000864 <MCAL_SPI_Init+0x110>)
 8000830:	4293      	cmp	r3, r2
 8000832:	d105      	bne.n	8000840 <MCAL_SPI_Init+0xec>
		{
			NVIC_IRQ36_SPI2_Enable;
 8000834:	4b0c      	ldr	r3, [pc, #48]	; (8000868 <MCAL_SPI_Init+0x114>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	4a0b      	ldr	r2, [pc, #44]	; (8000868 <MCAL_SPI_Init+0x114>)
 800083a:	f043 0310 	orr.w	r3, r3, #16
 800083e:	6013      	str	r3, [r2, #0]
		}
	}
	SPIx->CR1 = tempreg_CR1;
 8000840:	89fa      	ldrh	r2, [r7, #14]
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	601a      	str	r2, [r3, #0]
	SPIx->CR2 = tempreg_CR2;
 8000846:	89ba      	ldrh	r2, [r7, #12]
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	605a      	str	r2, [r3, #4]
}
 800084c:	bf00      	nop
 800084e:	3714      	adds	r7, #20
 8000850:	46bd      	mov	sp, r7
 8000852:	bc80      	pop	{r7}
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop
 8000858:	40013000 	.word	0x40013000
 800085c:	2000001c 	.word	0x2000001c
 8000860:	40021000 	.word	0x40021000
 8000864:	40003800 	.word	0x40003800
 8000868:	e000e104 	.word	0xe000e104

0800086c <MCAL_SPI_TX_RX>:




void MCAL_SPI_TX_RX(SPI_TypeDef* SPIx, uint16_t* pTxBuffer,enum Polling_Mechism PollingEn)
{
 800086c:	b480      	push	{r7}
 800086e:	b085      	sub	sp, #20
 8000870:	af00      	add	r7, sp, #0
 8000872:	60f8      	str	r0, [r7, #12]
 8000874:	60b9      	str	r1, [r7, #8]
 8000876:	4613      	mov	r3, r2
 8000878:	71fb      	strb	r3, [r7, #7]
	if(PollingEn == Enable)
 800087a:	79fb      	ldrb	r3, [r7, #7]
 800087c:	2b00      	cmp	r3, #0
 800087e:	d106      	bne.n	800088e <MCAL_SPI_TX_RX+0x22>
		while(!((SPIx)->SR & SPI_SR_TXE));
 8000880:	bf00      	nop
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	689b      	ldr	r3, [r3, #8]
 8000886:	f003 0302 	and.w	r3, r3, #2
 800088a:	2b00      	cmp	r3, #0
 800088c:	d0f9      	beq.n	8000882 <MCAL_SPI_TX_RX+0x16>
	SPIx->DR = *pTxBuffer;
 800088e:	68bb      	ldr	r3, [r7, #8]
 8000890:	881b      	ldrh	r3, [r3, #0]
 8000892:	461a      	mov	r2, r3
 8000894:	68fb      	ldr	r3, [r7, #12]
 8000896:	60da      	str	r2, [r3, #12]

	if(PollingEn == Enable)
 8000898:	79fb      	ldrb	r3, [r7, #7]
 800089a:	2b00      	cmp	r3, #0
 800089c:	d106      	bne.n	80008ac <MCAL_SPI_TX_RX+0x40>
		while(!((SPIx)->SR & SPI_SR_RXNE));
 800089e:	bf00      	nop
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	689b      	ldr	r3, [r3, #8]
 80008a4:	f003 0301 	and.w	r3, r3, #1
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d0f9      	beq.n	80008a0 <MCAL_SPI_TX_RX+0x34>
	*pTxBuffer = SPIx->DR;
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	68db      	ldr	r3, [r3, #12]
 80008b0:	b29a      	uxth	r2, r3
 80008b2:	68bb      	ldr	r3, [r7, #8]
 80008b4:	801a      	strh	r2, [r3, #0]
}
 80008b6:	bf00      	nop
 80008b8:	3714      	adds	r7, #20
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bc80      	pop	{r7}
 80008be:	4770      	bx	lr

080008c0 <MCAL_SPI_GPIO_Set_Pins>:




void MCAL_SPI_GPIO_Set_Pins(SPI_TypeDef* SPIx)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b084      	sub	sp, #16
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
	GPIO_PinConfig_t PinCfg;

	if(SPIx == SPI1)
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	4a73      	ldr	r2, [pc, #460]	; (8000a98 <MCAL_SPI_GPIO_Set_Pins+0x1d8>)
 80008cc:	4293      	cmp	r3, r2
 80008ce:	d169      	bne.n	80009a4 <MCAL_SPI_GPIO_Set_Pins+0xe4>
	{
		//PA4:NSS - PA5:SCK - PA6:MISO - PA7:MOSI
		if(Global_SPI_Config[SPI1_INDEX]->Device_Mode == SPI_Device_Mode_MASTER)
 80008d0:	4b72      	ldr	r3, [pc, #456]	; (8000a9c <MCAL_SPI_GPIO_Set_Pins+0x1dc>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	881b      	ldrh	r3, [r3, #0]
 80008d6:	2b04      	cmp	r3, #4
 80008d8:	d134      	bne.n	8000944 <MCAL_SPI_GPIO_Set_Pins+0x84>
		{
			//PA4:NSS
			switch (Global_SPI_Config[SPI1_INDEX]->NSS)
 80008da:	4b70      	ldr	r3, [pc, #448]	; (8000a9c <MCAL_SPI_GPIO_Set_Pins+0x1dc>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	899b      	ldrh	r3, [r3, #12]
 80008e0:	2b04      	cmp	r3, #4
 80008e2:	d10c      	bne.n	80008fe <MCAL_SPI_GPIO_Set_Pins+0x3e>
				MCAL_GPIO_Init(GPIOA, &PinCfg);
				break;

			case SPI_NSS_Hard_Master_SS_OP_Enable:
				//Hardware master / NSS output enabled alternate function push pull
				PinCfg.GPIO_PinNumber = GPIO_PIN_4;
 80008e4:	2310      	movs	r3, #16
 80008e6:	81bb      	strh	r3, [r7, #12]
				PinCfg.GPIO_MODE = GPIO_MODE_OUTPUT_AF_PP;
 80008e8:	2306      	movs	r3, #6
 80008ea:	73bb      	strb	r3, [r7, #14]
				PinCfg.GPIO_Output_Speed = GPIO_SPEED_10M;
 80008ec:	2301      	movs	r3, #1
 80008ee:	73fb      	strb	r3, [r7, #15]
				MCAL_GPIO_Init(GPIOA, &PinCfg);
 80008f0:	f107 030c 	add.w	r3, r7, #12
 80008f4:	4619      	mov	r1, r3
 80008f6:	486a      	ldr	r0, [pc, #424]	; (8000aa0 <MCAL_SPI_GPIO_Set_Pins+0x1e0>)
 80008f8:	f7ff fe53 	bl	80005a2 <MCAL_GPIO_Init>
				break;
 80008fc:	bf00      	nop
			}
			//PA5:SCK , Master Alternate function push-pull
			PinCfg.GPIO_PinNumber = GPIO_PIN_5;
 80008fe:	2320      	movs	r3, #32
 8000900:	81bb      	strh	r3, [r7, #12]
			PinCfg.GPIO_MODE = GPIO_MODE_OUTPUT_AF_PP;
 8000902:	2306      	movs	r3, #6
 8000904:	73bb      	strb	r3, [r7, #14]
			PinCfg.GPIO_Output_Speed = GPIO_SPEED_10M;
 8000906:	2301      	movs	r3, #1
 8000908:	73fb      	strb	r3, [r7, #15]
			MCAL_GPIO_Init(GPIOA, &PinCfg);
 800090a:	f107 030c 	add.w	r3, r7, #12
 800090e:	4619      	mov	r1, r3
 8000910:	4863      	ldr	r0, [pc, #396]	; (8000aa0 <MCAL_SPI_GPIO_Set_Pins+0x1e0>)
 8000912:	f7ff fe46 	bl	80005a2 <MCAL_GPIO_Init>

			//PA6:MISO , full duplex / master input floating
			PinCfg.GPIO_PinNumber = GPIO_PIN_6;
 8000916:	2340      	movs	r3, #64	; 0x40
 8000918:	81bb      	strh	r3, [r7, #12]
			PinCfg.GPIO_MODE = GPIO_MODE_INPUT_FLO;
 800091a:	2301      	movs	r3, #1
 800091c:	73bb      	strb	r3, [r7, #14]
			MCAL_GPIO_Init(GPIOA, &PinCfg);
 800091e:	f107 030c 	add.w	r3, r7, #12
 8000922:	4619      	mov	r1, r3
 8000924:	485e      	ldr	r0, [pc, #376]	; (8000aa0 <MCAL_SPI_GPIO_Set_Pins+0x1e0>)
 8000926:	f7ff fe3c 	bl	80005a2 <MCAL_GPIO_Init>
			//todo to support half duplex and simplex

			//PA7:SPI_MOSI , full duplex / alternate function push pull
			PinCfg.GPIO_PinNumber = GPIO_PIN_7;
 800092a:	2380      	movs	r3, #128	; 0x80
 800092c:	81bb      	strh	r3, [r7, #12]
			PinCfg.GPIO_MODE = GPIO_MODE_OUTPUT_AF_PP;
 800092e:	2306      	movs	r3, #6
 8000930:	73bb      	strb	r3, [r7, #14]
			PinCfg.GPIO_Output_Speed = GPIO_SPEED_10M;
 8000932:	2301      	movs	r3, #1
 8000934:	73fb      	strb	r3, [r7, #15]
			MCAL_GPIO_Init(GPIOA, &PinCfg);
 8000936:	f107 030c 	add.w	r3, r7, #12
 800093a:	4619      	mov	r1, r3
 800093c:	4858      	ldr	r0, [pc, #352]	; (8000aa0 <MCAL_SPI_GPIO_Set_Pins+0x1e0>)
 800093e:	f7ff fe30 	bl	80005a2 <MCAL_GPIO_Init>
			MCAL_GPIO_Init(GPIOB, &PinCfg);

		}

	}
}
 8000942:	e0a4      	b.n	8000a8e <MCAL_SPI_GPIO_Set_Pins+0x1ce>
			if(Global_SPI_Config[SPI1_INDEX]->NSS == SPI_NSS_Hard_Slave)
 8000944:	4b55      	ldr	r3, [pc, #340]	; (8000a9c <MCAL_SPI_GPIO_Set_Pins+0x1dc>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	899b      	ldrh	r3, [r3, #12]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d109      	bne.n	8000962 <MCAL_SPI_GPIO_Set_Pins+0xa2>
				PinCfg.GPIO_PinNumber = GPIO_PIN_4;
 800094e:	2310      	movs	r3, #16
 8000950:	81bb      	strh	r3, [r7, #12]
				PinCfg.GPIO_MODE = GPIO_MODE_INPUT_FLO;
 8000952:	2301      	movs	r3, #1
 8000954:	73bb      	strb	r3, [r7, #14]
				MCAL_GPIO_Init(GPIOA, &PinCfg);
 8000956:	f107 030c 	add.w	r3, r7, #12
 800095a:	4619      	mov	r1, r3
 800095c:	4850      	ldr	r0, [pc, #320]	; (8000aa0 <MCAL_SPI_GPIO_Set_Pins+0x1e0>)
 800095e:	f7ff fe20 	bl	80005a2 <MCAL_GPIO_Init>
			PinCfg.GPIO_PinNumber = GPIO_PIN_5;
 8000962:	2320      	movs	r3, #32
 8000964:	81bb      	strh	r3, [r7, #12]
			PinCfg.GPIO_MODE = GPIO_MODE_INPUT_FLO;
 8000966:	2301      	movs	r3, #1
 8000968:	73bb      	strb	r3, [r7, #14]
			MCAL_GPIO_Init(GPIOA, &PinCfg);
 800096a:	f107 030c 	add.w	r3, r7, #12
 800096e:	4619      	mov	r1, r3
 8000970:	484b      	ldr	r0, [pc, #300]	; (8000aa0 <MCAL_SPI_GPIO_Set_Pins+0x1e0>)
 8000972:	f7ff fe16 	bl	80005a2 <MCAL_GPIO_Init>
			PinCfg.GPIO_PinNumber = GPIO_PIN_6;
 8000976:	2340      	movs	r3, #64	; 0x40
 8000978:	81bb      	strh	r3, [r7, #12]
			PinCfg.GPIO_MODE = GPIO_MODE_OUTPUT_AF_PP;
 800097a:	2306      	movs	r3, #6
 800097c:	73bb      	strb	r3, [r7, #14]
			PinCfg.GPIO_Output_Speed = GPIO_SPEED_10M;
 800097e:	2301      	movs	r3, #1
 8000980:	73fb      	strb	r3, [r7, #15]
			MCAL_GPIO_Init(GPIOA, &PinCfg);
 8000982:	f107 030c 	add.w	r3, r7, #12
 8000986:	4619      	mov	r1, r3
 8000988:	4845      	ldr	r0, [pc, #276]	; (8000aa0 <MCAL_SPI_GPIO_Set_Pins+0x1e0>)
 800098a:	f7ff fe0a 	bl	80005a2 <MCAL_GPIO_Init>
			PinCfg.GPIO_PinNumber = GPIO_PIN_7;
 800098e:	2380      	movs	r3, #128	; 0x80
 8000990:	81bb      	strh	r3, [r7, #12]
			PinCfg.GPIO_MODE = GPIO_MODE_INPUT_FLO;
 8000992:	2301      	movs	r3, #1
 8000994:	73bb      	strb	r3, [r7, #14]
			MCAL_GPIO_Init(GPIOA, &PinCfg);
 8000996:	f107 030c 	add.w	r3, r7, #12
 800099a:	4619      	mov	r1, r3
 800099c:	4840      	ldr	r0, [pc, #256]	; (8000aa0 <MCAL_SPI_GPIO_Set_Pins+0x1e0>)
 800099e:	f7ff fe00 	bl	80005a2 <MCAL_GPIO_Init>
}
 80009a2:	e074      	b.n	8000a8e <MCAL_SPI_GPIO_Set_Pins+0x1ce>
	}else if (SPIx == SPI2)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	4a3f      	ldr	r2, [pc, #252]	; (8000aa4 <MCAL_SPI_GPIO_Set_Pins+0x1e4>)
 80009a8:	4293      	cmp	r3, r2
 80009aa:	d170      	bne.n	8000a8e <MCAL_SPI_GPIO_Set_Pins+0x1ce>
		if(Global_SPI_Config[SPI2_INDEX]->Device_Mode == SPI_Device_Mode_MASTER)
 80009ac:	4b3b      	ldr	r3, [pc, #236]	; (8000a9c <MCAL_SPI_GPIO_Set_Pins+0x1dc>)
 80009ae:	685b      	ldr	r3, [r3, #4]
 80009b0:	881b      	ldrh	r3, [r3, #0]
 80009b2:	2b04      	cmp	r3, #4
 80009b4:	d138      	bne.n	8000a28 <MCAL_SPI_GPIO_Set_Pins+0x168>
			switch (Global_SPI_Config[SPI2_INDEX]->NSS)
 80009b6:	4b39      	ldr	r3, [pc, #228]	; (8000a9c <MCAL_SPI_GPIO_Set_Pins+0x1dc>)
 80009b8:	685b      	ldr	r3, [r3, #4]
 80009ba:	899b      	ldrh	r3, [r3, #12]
 80009bc:	2b04      	cmp	r3, #4
 80009be:	d10d      	bne.n	80009dc <MCAL_SPI_GPIO_Set_Pins+0x11c>
				PinCfg.GPIO_PinNumber = GPIO_PIN_12;
 80009c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009c4:	81bb      	strh	r3, [r7, #12]
				PinCfg.GPIO_MODE = GPIO_MODE_OUTPUT_AF_PP;
 80009c6:	2306      	movs	r3, #6
 80009c8:	73bb      	strb	r3, [r7, #14]
				PinCfg.GPIO_Output_Speed = GPIO_SPEED_10M;
 80009ca:	2301      	movs	r3, #1
 80009cc:	73fb      	strb	r3, [r7, #15]
				MCAL_GPIO_Init(GPIOB, &PinCfg);
 80009ce:	f107 030c 	add.w	r3, r7, #12
 80009d2:	4619      	mov	r1, r3
 80009d4:	4834      	ldr	r0, [pc, #208]	; (8000aa8 <MCAL_SPI_GPIO_Set_Pins+0x1e8>)
 80009d6:	f7ff fde4 	bl	80005a2 <MCAL_GPIO_Init>
				break;
 80009da:	bf00      	nop
			PinCfg.GPIO_PinNumber = GPIO_PIN_13;
 80009dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009e0:	81bb      	strh	r3, [r7, #12]
			PinCfg.GPIO_MODE = GPIO_MODE_OUTPUT_AF_PP;
 80009e2:	2306      	movs	r3, #6
 80009e4:	73bb      	strb	r3, [r7, #14]
			PinCfg.GPIO_Output_Speed = GPIO_SPEED_10M;
 80009e6:	2301      	movs	r3, #1
 80009e8:	73fb      	strb	r3, [r7, #15]
			MCAL_GPIO_Init(GPIOB, &PinCfg);
 80009ea:	f107 030c 	add.w	r3, r7, #12
 80009ee:	4619      	mov	r1, r3
 80009f0:	482d      	ldr	r0, [pc, #180]	; (8000aa8 <MCAL_SPI_GPIO_Set_Pins+0x1e8>)
 80009f2:	f7ff fdd6 	bl	80005a2 <MCAL_GPIO_Init>
			PinCfg.GPIO_PinNumber = GPIO_PIN_14;
 80009f6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80009fa:	81bb      	strh	r3, [r7, #12]
			PinCfg.GPIO_MODE = GPIO_MODE_INPUT_FLO;
 80009fc:	2301      	movs	r3, #1
 80009fe:	73bb      	strb	r3, [r7, #14]
			MCAL_GPIO_Init(GPIOB, &PinCfg);
 8000a00:	f107 030c 	add.w	r3, r7, #12
 8000a04:	4619      	mov	r1, r3
 8000a06:	4828      	ldr	r0, [pc, #160]	; (8000aa8 <MCAL_SPI_GPIO_Set_Pins+0x1e8>)
 8000a08:	f7ff fdcb 	bl	80005a2 <MCAL_GPIO_Init>
			PinCfg.GPIO_PinNumber = GPIO_PIN_15;
 8000a0c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000a10:	81bb      	strh	r3, [r7, #12]
			PinCfg.GPIO_MODE = GPIO_MODE_OUTPUT_AF_PP;
 8000a12:	2306      	movs	r3, #6
 8000a14:	73bb      	strb	r3, [r7, #14]
			PinCfg.GPIO_Output_Speed = GPIO_SPEED_10M;
 8000a16:	2301      	movs	r3, #1
 8000a18:	73fb      	strb	r3, [r7, #15]
			MCAL_GPIO_Init(GPIOB, &PinCfg);
 8000a1a:	f107 030c 	add.w	r3, r7, #12
 8000a1e:	4619      	mov	r1, r3
 8000a20:	4821      	ldr	r0, [pc, #132]	; (8000aa8 <MCAL_SPI_GPIO_Set_Pins+0x1e8>)
 8000a22:	f7ff fdbe 	bl	80005a2 <MCAL_GPIO_Init>
}
 8000a26:	e032      	b.n	8000a8e <MCAL_SPI_GPIO_Set_Pins+0x1ce>
			switch(Global_SPI_Config[SPI2_INDEX]->NSS)
 8000a28:	4b1c      	ldr	r3, [pc, #112]	; (8000a9c <MCAL_SPI_GPIO_Set_Pins+0x1dc>)
 8000a2a:	685b      	ldr	r3, [r3, #4]
 8000a2c:	899b      	ldrh	r3, [r3, #12]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d10a      	bne.n	8000a48 <MCAL_SPI_GPIO_Set_Pins+0x188>
				PinCfg.GPIO_PinNumber = GPIO_PIN_12;
 8000a32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a36:	81bb      	strh	r3, [r7, #12]
				PinCfg.GPIO_MODE = GPIO_MODE_INPUT_FLO;
 8000a38:	2301      	movs	r3, #1
 8000a3a:	73bb      	strb	r3, [r7, #14]
				MCAL_GPIO_Init(GPIOB, &PinCfg);
 8000a3c:	f107 030c 	add.w	r3, r7, #12
 8000a40:	4619      	mov	r1, r3
 8000a42:	4819      	ldr	r0, [pc, #100]	; (8000aa8 <MCAL_SPI_GPIO_Set_Pins+0x1e8>)
 8000a44:	f7ff fdad 	bl	80005a2 <MCAL_GPIO_Init>
			PinCfg.GPIO_PinNumber = GPIO_PIN_13;
 8000a48:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a4c:	81bb      	strh	r3, [r7, #12]
			PinCfg.GPIO_MODE = GPIO_MODE_INPUT_FLO;
 8000a4e:	2301      	movs	r3, #1
 8000a50:	73bb      	strb	r3, [r7, #14]
			MCAL_GPIO_Init(GPIOB, &PinCfg);
 8000a52:	f107 030c 	add.w	r3, r7, #12
 8000a56:	4619      	mov	r1, r3
 8000a58:	4813      	ldr	r0, [pc, #76]	; (8000aa8 <MCAL_SPI_GPIO_Set_Pins+0x1e8>)
 8000a5a:	f7ff fda2 	bl	80005a2 <MCAL_GPIO_Init>
			PinCfg.GPIO_PinNumber = GPIO_PIN_14;
 8000a5e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000a62:	81bb      	strh	r3, [r7, #12]
			PinCfg.GPIO_MODE = GPIO_MODE_OUTPUT_AF_PP;
 8000a64:	2306      	movs	r3, #6
 8000a66:	73bb      	strb	r3, [r7, #14]
			PinCfg.GPIO_Output_Speed = GPIO_SPEED_10M;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	73fb      	strb	r3, [r7, #15]
			MCAL_GPIO_Init(GPIOB, &PinCfg);
 8000a6c:	f107 030c 	add.w	r3, r7, #12
 8000a70:	4619      	mov	r1, r3
 8000a72:	480d      	ldr	r0, [pc, #52]	; (8000aa8 <MCAL_SPI_GPIO_Set_Pins+0x1e8>)
 8000a74:	f7ff fd95 	bl	80005a2 <MCAL_GPIO_Init>
			PinCfg.GPIO_PinNumber = GPIO_PIN_15;
 8000a78:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000a7c:	81bb      	strh	r3, [r7, #12]
			PinCfg.GPIO_MODE = GPIO_MODE_INPUT_FLO;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	73bb      	strb	r3, [r7, #14]
			MCAL_GPIO_Init(GPIOB, &PinCfg);
 8000a82:	f107 030c 	add.w	r3, r7, #12
 8000a86:	4619      	mov	r1, r3
 8000a88:	4807      	ldr	r0, [pc, #28]	; (8000aa8 <MCAL_SPI_GPIO_Set_Pins+0x1e8>)
 8000a8a:	f7ff fd8a 	bl	80005a2 <MCAL_GPIO_Init>
}
 8000a8e:	bf00      	nop
 8000a90:	3710      	adds	r7, #16
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	40013000 	.word	0x40013000
 8000a9c:	2000001c 	.word	0x2000001c
 8000aa0:	40010800 	.word	0x40010800
 8000aa4:	40003800 	.word	0x40003800
 8000aa8:	40010c00 	.word	0x40010c00

08000aac <SPI1_IRQHandler>:
	 * ==========================================================================================
	 */


	void SPI1_IRQHandler (void)
	{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
		struct S_IRQ_SRC irq_src;

		irq_src.TXE = ( ( SPI1->SR & (1<<1) ) >>1 );
 8000ab2:	4b13      	ldr	r3, [pc, #76]	; (8000b00 <SPI1_IRQHandler+0x54>)
 8000ab4:	689b      	ldr	r3, [r3, #8]
 8000ab6:	085b      	lsrs	r3, r3, #1
 8000ab8:	f003 0301 	and.w	r3, r3, #1
 8000abc:	b2da      	uxtb	r2, r3
 8000abe:	793b      	ldrb	r3, [r7, #4]
 8000ac0:	f362 0300 	bfi	r3, r2, #0, #1
 8000ac4:	713b      	strb	r3, [r7, #4]
		irq_src.RXNE = ( ( SPI1->SR & (1<<0) ) >>0 );
 8000ac6:	4b0e      	ldr	r3, [pc, #56]	; (8000b00 <SPI1_IRQHandler+0x54>)
 8000ac8:	689b      	ldr	r3, [r3, #8]
 8000aca:	f003 0301 	and.w	r3, r3, #1
 8000ace:	b2da      	uxtb	r2, r3
 8000ad0:	793b      	ldrb	r3, [r7, #4]
 8000ad2:	f362 0341 	bfi	r3, r2, #1, #1
 8000ad6:	713b      	strb	r3, [r7, #4]
		irq_src.ERRI = ( ( SPI1->SR & (1<<4) ) >>4 );
 8000ad8:	4b09      	ldr	r3, [pc, #36]	; (8000b00 <SPI1_IRQHandler+0x54>)
 8000ada:	689b      	ldr	r3, [r3, #8]
 8000adc:	091b      	lsrs	r3, r3, #4
 8000ade:	f003 0301 	and.w	r3, r3, #1
 8000ae2:	b2da      	uxtb	r2, r3
 8000ae4:	793b      	ldrb	r3, [r7, #4]
 8000ae6:	f362 0382 	bfi	r3, r2, #2, #1
 8000aea:	713b      	strb	r3, [r7, #4]

		Global_SPI_Config[SPI1_INDEX]->P_IRQ_CallBack (irq_src);
 8000aec:	4b05      	ldr	r3, [pc, #20]	; (8000b04 <SPI1_IRQHandler+0x58>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	695b      	ldr	r3, [r3, #20]
 8000af2:	7938      	ldrb	r0, [r7, #4]
 8000af4:	4798      	blx	r3
	}
 8000af6:	bf00      	nop
 8000af8:	3708      	adds	r7, #8
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	40013000 	.word	0x40013000
 8000b04:	2000001c 	.word	0x2000001c

08000b08 <SPI2_IRQHandler>:


	void SPI2_IRQHandler (void)
	{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0
		struct S_IRQ_SRC irq_src;

		irq_src.TXE = ( ( SPI2->SR & (1<<1) ) >>1 );
 8000b0e:	4b13      	ldr	r3, [pc, #76]	; (8000b5c <SPI2_IRQHandler+0x54>)
 8000b10:	689b      	ldr	r3, [r3, #8]
 8000b12:	085b      	lsrs	r3, r3, #1
 8000b14:	f003 0301 	and.w	r3, r3, #1
 8000b18:	b2da      	uxtb	r2, r3
 8000b1a:	793b      	ldrb	r3, [r7, #4]
 8000b1c:	f362 0300 	bfi	r3, r2, #0, #1
 8000b20:	713b      	strb	r3, [r7, #4]
		irq_src.RXNE = ( ( SPI2->SR & (1<<0) ) >>0 );
 8000b22:	4b0e      	ldr	r3, [pc, #56]	; (8000b5c <SPI2_IRQHandler+0x54>)
 8000b24:	689b      	ldr	r3, [r3, #8]
 8000b26:	f003 0301 	and.w	r3, r3, #1
 8000b2a:	b2da      	uxtb	r2, r3
 8000b2c:	793b      	ldrb	r3, [r7, #4]
 8000b2e:	f362 0341 	bfi	r3, r2, #1, #1
 8000b32:	713b      	strb	r3, [r7, #4]
		irq_src.ERRI = ( ( SPI2->SR & (1<<4) ) >>4 );
 8000b34:	4b09      	ldr	r3, [pc, #36]	; (8000b5c <SPI2_IRQHandler+0x54>)
 8000b36:	689b      	ldr	r3, [r3, #8]
 8000b38:	091b      	lsrs	r3, r3, #4
 8000b3a:	f003 0301 	and.w	r3, r3, #1
 8000b3e:	b2da      	uxtb	r2, r3
 8000b40:	793b      	ldrb	r3, [r7, #4]
 8000b42:	f362 0382 	bfi	r3, r2, #2, #1
 8000b46:	713b      	strb	r3, [r7, #4]

		Global_SPI_Config[SPI2_INDEX]->P_IRQ_CallBack (irq_src);
 8000b48:	4b05      	ldr	r3, [pc, #20]	; (8000b60 <SPI2_IRQHandler+0x58>)
 8000b4a:	685b      	ldr	r3, [r3, #4]
 8000b4c:	695b      	ldr	r3, [r3, #20]
 8000b4e:	7938      	ldrb	r0, [r7, #4]
 8000b50:	4798      	blx	r3
	}
 8000b52:	bf00      	nop
 8000b54:	3708      	adds	r7, #8
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	40003800 	.word	0x40003800
 8000b60:	2000001c 	.word	0x2000001c

08000b64 <MCAL_UART_Init>:
 * @retval			-none
 * Note				-Support for now Asynch mode & Clock 8MHZ
 */

void MCAL_UART_Init(USART_TypeDef* USARTx, UART_Config* UART_Config)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b084      	sub	sp, #16
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
 8000b6c:	6039      	str	r1, [r7, #0]
	uint32_t pclk,BRR;

	Global_UART_Config = UART_Config;
 8000b6e:	4a57      	ldr	r2, [pc, #348]	; (8000ccc <MCAL_UART_Init+0x168>)
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	6013      	str	r3, [r2, #0]
	//enable the clock for given USART preipheral
	if (USARTx == USART1)
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	4a56      	ldr	r2, [pc, #344]	; (8000cd0 <MCAL_UART_Init+0x16c>)
 8000b78:	4293      	cmp	r3, r2
 8000b7a:	d106      	bne.n	8000b8a <MCAL_UART_Init+0x26>
		RCC_USART1_CLK_EN();
 8000b7c:	4b55      	ldr	r3, [pc, #340]	; (8000cd4 <MCAL_UART_Init+0x170>)
 8000b7e:	699b      	ldr	r3, [r3, #24]
 8000b80:	4a54      	ldr	r2, [pc, #336]	; (8000cd4 <MCAL_UART_Init+0x170>)
 8000b82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b86:	6193      	str	r3, [r2, #24]
 8000b88:	e014      	b.n	8000bb4 <MCAL_UART_Init+0x50>

	else if (USARTx == USART2)
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	4a52      	ldr	r2, [pc, #328]	; (8000cd8 <MCAL_UART_Init+0x174>)
 8000b8e:	4293      	cmp	r3, r2
 8000b90:	d106      	bne.n	8000ba0 <MCAL_UART_Init+0x3c>
		RCC_USART2_CLK_EN();
 8000b92:	4b50      	ldr	r3, [pc, #320]	; (8000cd4 <MCAL_UART_Init+0x170>)
 8000b94:	69db      	ldr	r3, [r3, #28]
 8000b96:	4a4f      	ldr	r2, [pc, #316]	; (8000cd4 <MCAL_UART_Init+0x170>)
 8000b98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b9c:	61d3      	str	r3, [r2, #28]
 8000b9e:	e009      	b.n	8000bb4 <MCAL_UART_Init+0x50>

	else if (USARTx == USART3)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	4a4e      	ldr	r2, [pc, #312]	; (8000cdc <MCAL_UART_Init+0x178>)
 8000ba4:	4293      	cmp	r3, r2
 8000ba6:	d105      	bne.n	8000bb4 <MCAL_UART_Init+0x50>
		RCC_USART3_CLK_EN();
 8000ba8:	4b4a      	ldr	r3, [pc, #296]	; (8000cd4 <MCAL_UART_Init+0x170>)
 8000baa:	69db      	ldr	r3, [r3, #28]
 8000bac:	4a49      	ldr	r2, [pc, #292]	; (8000cd4 <MCAL_UART_Init+0x170>)
 8000bae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bb2:	61d3      	str	r3, [r2, #28]

	//Enable USART Module
	//Bit 13UE: USART enable
	USARTx->CR1 |= USART_Enable;
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	68db      	ldr	r3, [r3, #12]
 8000bb8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	60da      	str	r2, [r3, #12]

	//Enable USART TX and RX engines according to the USART_Mode configuration item
	//USART_CR1 Bit 3 TE: Transmitter enable & Bit 2 RE: Receiver enable
	USARTx->CR1 |= UART_Config->USART_Mode;
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	68db      	ldr	r3, [r3, #12]
 8000bc4:	683a      	ldr	r2, [r7, #0]
 8000bc6:	7812      	ldrb	r2, [r2, #0]
 8000bc8:	431a      	orrs	r2, r3
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	60da      	str	r2, [r3, #12]

	//Payload Width
	//Bit 12 M: word length
	USARTx->CR1 |= UART_Config->Payload_Length;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	68db      	ldr	r3, [r3, #12]
 8000bd2:	683a      	ldr	r2, [r7, #0]
 8000bd4:	7a12      	ldrb	r2, [r2, #8]
 8000bd6:	431a      	orrs	r2, r3
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	60da      	str	r2, [r3, #12]

	//configuration of parity control bit fields
	//Bit 10 PCE: Parity control enable, Bit 9 PS:Parity selection
	USARTx->CR1 |= UART_Config->Parity;
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	68db      	ldr	r3, [r3, #12]
 8000be0:	683a      	ldr	r2, [r7, #0]
 8000be2:	7a52      	ldrb	r2, [r2, #9]
 8000be4:	431a      	orrs	r2, r3
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	60da      	str	r2, [r3, #12]

	//configure the number of stop bits
	//Bits 13:12 STOP Bits
	USARTx->CR2 |= UART_Config->StopBits;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	691b      	ldr	r3, [r3, #16]
 8000bee:	683a      	ldr	r2, [r7, #0]
 8000bf0:	7a92      	ldrb	r2, [r2, #10]
 8000bf2:	431a      	orrs	r2, r3
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	611a      	str	r2, [r3, #16]

	//USART hardware flow control
	//Bit 9 CTSE: CTS enable, Bit 8 RTSE: RTS enable
	USARTx->CR3 |= UART_Config->HwFlowCtl;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	695b      	ldr	r3, [r3, #20]
 8000bfc:	683a      	ldr	r2, [r7, #0]
 8000bfe:	7ad2      	ldrb	r2, [r2, #11]
 8000c00:	431a      	orrs	r2, r3
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	615a      	str	r2, [r3, #20]

	//Configuration of BRR(Baudrate register)
	//PCLK1 for USART2,3
	//PCLK2 for USART1

	if (USARTx == USART1)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	4a31      	ldr	r2, [pc, #196]	; (8000cd0 <MCAL_UART_Init+0x16c>)
 8000c0a:	4293      	cmp	r3, r2
 8000c0c:	d103      	bne.n	8000c16 <MCAL_UART_Init+0xb2>
		pclk = MCAL_RCC_GetPCLK2Freq();
 8000c0e:	f7ff fd8d 	bl	800072c <MCAL_RCC_GetPCLK2Freq>
 8000c12:	60f8      	str	r0, [r7, #12]
 8000c14:	e002      	b.n	8000c1c <MCAL_UART_Init+0xb8>
	else
		pclk = MCAL_RCC_GetPCLK1Freq();
 8000c16:	f7ff fd75 	bl	8000704 <MCAL_RCC_GetPCLK1Freq>
 8000c1a:	60f8      	str	r0, [r7, #12]

	BRR = UART_BRR_Register(pclk, UART_Config->BaudRate);
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	011b      	lsls	r3, r3, #4
 8000c22:	68fa      	ldr	r2, [r7, #12]
 8000c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c28:	0119      	lsls	r1, r3, #4
 8000c2a:	68fa      	ldr	r2, [r7, #12]
 8000c2c:	4613      	mov	r3, r2
 8000c2e:	009b      	lsls	r3, r3, #2
 8000c30:	4413      	add	r3, r2
 8000c32:	009a      	lsls	r2, r3, #2
 8000c34:	441a      	add	r2, r3
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	685b      	ldr	r3, [r3, #4]
 8000c3a:	009b      	lsls	r3, r3, #2
 8000c3c:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	011b      	lsls	r3, r3, #4
 8000c46:	68f8      	ldr	r0, [r7, #12]
 8000c48:	fbb0 f3f3 	udiv	r3, r0, r3
 8000c4c:	2064      	movs	r0, #100	; 0x64
 8000c4e:	fb00 f303 	mul.w	r3, r0, r3
 8000c52:	1ad3      	subs	r3, r2, r3
 8000c54:	011b      	lsls	r3, r3, #4
 8000c56:	4a22      	ldr	r2, [pc, #136]	; (8000ce0 <MCAL_UART_Init+0x17c>)
 8000c58:	fba2 2303 	umull	r2, r3, r2, r3
 8000c5c:	095b      	lsrs	r3, r3, #5
 8000c5e:	f003 030f 	and.w	r3, r3, #15
 8000c62:	430b      	orrs	r3, r1
 8000c64:	60bb      	str	r3, [r7, #8]
	USARTx->BRR = BRR;
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	68ba      	ldr	r2, [r7, #8]
 8000c6a:	609a      	str	r2, [r3, #8]

	//Enable/Disable Interrput
	//USART_CR1
	if(UART_Config->IRQ_Enable != UART_IRQ_Enable_NONE)
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	7b1b      	ldrb	r3, [r3, #12]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d026      	beq.n	8000cc2 <MCAL_UART_Init+0x15e>
	{
		USARTx->CR1 |= (UART_Config->IRQ_Enable);
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	68db      	ldr	r3, [r3, #12]
 8000c78:	683a      	ldr	r2, [r7, #0]
 8000c7a:	7b12      	ldrb	r2, [r2, #12]
 8000c7c:	431a      	orrs	r2, r3
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	60da      	str	r2, [r3, #12]
		//Enable NVIC for USARTx IRQ
		if(USARTx == USART1)
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	4a12      	ldr	r2, [pc, #72]	; (8000cd0 <MCAL_UART_Init+0x16c>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d106      	bne.n	8000c98 <MCAL_UART_Init+0x134>
			NVIC_IRQ37_USART1_Enable;
 8000c8a:	4b16      	ldr	r3, [pc, #88]	; (8000ce4 <MCAL_UART_Init+0x180>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	4a15      	ldr	r2, [pc, #84]	; (8000ce4 <MCAL_UART_Init+0x180>)
 8000c90:	f043 0320 	orr.w	r3, r3, #32
 8000c94:	6013      	str	r3, [r2, #0]
			NVIC_IRQ38_USART2_Enable;
		else if(USARTx == USART3)
			NVIC_IRQ39_USART3_Enable;
	}

}
 8000c96:	e014      	b.n	8000cc2 <MCAL_UART_Init+0x15e>
		else if(USARTx == USART2)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	4a0f      	ldr	r2, [pc, #60]	; (8000cd8 <MCAL_UART_Init+0x174>)
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d106      	bne.n	8000cae <MCAL_UART_Init+0x14a>
			NVIC_IRQ38_USART2_Enable;
 8000ca0:	4b10      	ldr	r3, [pc, #64]	; (8000ce4 <MCAL_UART_Init+0x180>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	4a0f      	ldr	r2, [pc, #60]	; (8000ce4 <MCAL_UART_Init+0x180>)
 8000ca6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000caa:	6013      	str	r3, [r2, #0]
}
 8000cac:	e009      	b.n	8000cc2 <MCAL_UART_Init+0x15e>
		else if(USARTx == USART3)
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	4a0a      	ldr	r2, [pc, #40]	; (8000cdc <MCAL_UART_Init+0x178>)
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d105      	bne.n	8000cc2 <MCAL_UART_Init+0x15e>
			NVIC_IRQ39_USART3_Enable;
 8000cb6:	4b0b      	ldr	r3, [pc, #44]	; (8000ce4 <MCAL_UART_Init+0x180>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	4a0a      	ldr	r2, [pc, #40]	; (8000ce4 <MCAL_UART_Init+0x180>)
 8000cbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cc0:	6013      	str	r3, [r2, #0]
}
 8000cc2:	bf00      	nop
 8000cc4:	3710      	adds	r7, #16
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	20000024 	.word	0x20000024
 8000cd0:	40013800 	.word	0x40013800
 8000cd4:	40021000 	.word	0x40021000
 8000cd8:	40004400 	.word	0x40004400
 8000cdc:	40004800 	.word	0x40004800
 8000ce0:	51eb851f 	.word	0x51eb851f
 8000ce4:	e000e104 	.word	0xe000e104

08000ce8 <MCAL_UART_SendData>:
 * 					-because it's replaced by the parity. when receiving with the parity
 * 					-the value read in MSB bit is the received parity bit.
 */

void MCAL_UART_SendData(USART_TypeDef* USARTx, uint16_t* pTxBuffer, enum Polling_mechism PollingEn)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b085      	sub	sp, #20
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	60f8      	str	r0, [r7, #12]
 8000cf0:	60b9      	str	r1, [r7, #8]
 8000cf2:	4613      	mov	r3, r2
 8000cf4:	71fb      	strb	r3, [r7, #7]
	//wait until TXE flag is set in the SR
	if(PollingEn == enable)
 8000cf6:	79fb      	ldrb	r3, [r7, #7]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d106      	bne.n	8000d0a <MCAL_UART_SendData+0x22>
		while(! (USARTx->SR & 1<<7));
 8000cfc:	bf00      	nop
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d0f9      	beq.n	8000cfe <MCAL_UART_SendData+0x16>
		USARTx->DR = (*pTxBuffer & (uint16_t)0x01FF);
	}
	else
	{
		//8 Bit transfer
		USARTx->DR = (*pTxBuffer & (uint8_t)0xFF);
 8000d0a:	68bb      	ldr	r3, [r7, #8]
 8000d0c:	881b      	ldrh	r3, [r3, #0]
 8000d0e:	b2da      	uxtb	r2, r3
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	605a      	str	r2, [r3, #4]
	}

}
 8000d14:	bf00      	nop
 8000d16:	3714      	adds	r7, #20
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bc80      	pop	{r7}
 8000d1c:	4770      	bx	lr
	...

08000d20 <MCAL_UART_GPIO_Set_Pins>:
 * Note				-Should enable the corresponding ALT&GPIO in RCC clock also called after MCAL_UART_init()
 */


void MCAL_UART_GPIO_Set_Pins(USART_TypeDef* USARTx)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b084      	sub	sp, #16
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
	GPIO_PinConfig_t PinCFG;
	if(USARTx == USART1)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	4a0f      	ldr	r2, [pc, #60]	; (8000d68 <MCAL_UART_GPIO_Set_Pins+0x48>)
 8000d2c:	4293      	cmp	r3, r2
 8000d2e:	d117      	bne.n	8000d60 <MCAL_UART_GPIO_Set_Pins+0x40>
	{
		//PA9 >> TX  -  PA10 >> RX  -  PA11 >> CTS  -  PA12 >> RTS
		//PA9 TX
		PinCFG.GPIO_PinNumber = GPIO_PIN_9;
 8000d30:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d34:	81bb      	strh	r3, [r7, #12]
		PinCFG.GPIO_MODE = GPIO_MODE_OUTPUT_AF_PP;
 8000d36:	2306      	movs	r3, #6
 8000d38:	73bb      	strb	r3, [r7, #14]
		PinCFG.GPIO_Output_Speed = GPIO_SPEED_10M;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(GPIOA, &PinCFG);
 8000d3e:	f107 030c 	add.w	r3, r7, #12
 8000d42:	4619      	mov	r1, r3
 8000d44:	4809      	ldr	r0, [pc, #36]	; (8000d6c <MCAL_UART_GPIO_Set_Pins+0x4c>)
 8000d46:	f7ff fc2c 	bl	80005a2 <MCAL_GPIO_Init>

		//PA10 RX
		PinCFG.GPIO_PinNumber = GPIO_PIN_11;
 8000d4a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000d4e:	81bb      	strh	r3, [r7, #12]
		PinCFG.GPIO_MODE = GPIO_MODE_INPUT_FLO;
 8000d50:	2301      	movs	r3, #1
 8000d52:	73bb      	strb	r3, [r7, #14]
		MCAL_GPIO_Init(GPIOA, &PinCFG);
 8000d54:	f107 030c 	add.w	r3, r7, #12
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4804      	ldr	r0, [pc, #16]	; (8000d6c <MCAL_UART_GPIO_Set_Pins+0x4c>)
 8000d5c:	f7ff fc21 	bl	80005a2 <MCAL_GPIO_Init>
			MCAL_GPIO_Init(GPIOA, &PinCFG);
		}

	}

}
 8000d60:	bf00      	nop
 8000d62:	3710      	adds	r7, #16
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	40013800 	.word	0x40013800
 8000d6c:	40010800 	.word	0x40010800

08000d70 <USART1_IRQHandler>:


//ISR

void USART1_IRQHandler (void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
	Global_UART_Config->P_IRQ_CallBack();
 8000d74:	4b02      	ldr	r3, [pc, #8]	; (8000d80 <USART1_IRQHandler+0x10>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	691b      	ldr	r3, [r3, #16]
 8000d7a:	4798      	blx	r3
}
 8000d7c:	bf00      	nop
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	20000024 	.word	0x20000024

08000d84 <USART2_IRQHandler>:

void USART2_IRQHandler (void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
	Global_UART_Config->P_IRQ_CallBack();
 8000d88:	4b02      	ldr	r3, [pc, #8]	; (8000d94 <USART2_IRQHandler+0x10>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	691b      	ldr	r3, [r3, #16]
 8000d8e:	4798      	blx	r3
}
 8000d90:	bf00      	nop
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	20000024 	.word	0x20000024

08000d98 <USART3_IRQHandler>:

void USART3_IRQHandler (void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
	Global_UART_Config->P_IRQ_CallBack();
 8000d9c:	4b02      	ldr	r3, [pc, #8]	; (8000da8 <USART3_IRQHandler+0x10>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	691b      	ldr	r3, [r3, #16]
 8000da2:	4798      	blx	r3
}
 8000da4:	bf00      	nop
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	20000024 	.word	0x20000024

08000dac <__libc_init_array>:
 8000dac:	b570      	push	{r4, r5, r6, lr}
 8000dae:	2500      	movs	r5, #0
 8000db0:	4e0c      	ldr	r6, [pc, #48]	; (8000de4 <__libc_init_array+0x38>)
 8000db2:	4c0d      	ldr	r4, [pc, #52]	; (8000de8 <__libc_init_array+0x3c>)
 8000db4:	1ba4      	subs	r4, r4, r6
 8000db6:	10a4      	asrs	r4, r4, #2
 8000db8:	42a5      	cmp	r5, r4
 8000dba:	d109      	bne.n	8000dd0 <__libc_init_array+0x24>
 8000dbc:	f000 f81a 	bl	8000df4 <_init>
 8000dc0:	2500      	movs	r5, #0
 8000dc2:	4e0a      	ldr	r6, [pc, #40]	; (8000dec <__libc_init_array+0x40>)
 8000dc4:	4c0a      	ldr	r4, [pc, #40]	; (8000df0 <__libc_init_array+0x44>)
 8000dc6:	1ba4      	subs	r4, r4, r6
 8000dc8:	10a4      	asrs	r4, r4, #2
 8000dca:	42a5      	cmp	r5, r4
 8000dcc:	d105      	bne.n	8000dda <__libc_init_array+0x2e>
 8000dce:	bd70      	pop	{r4, r5, r6, pc}
 8000dd0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000dd4:	4798      	blx	r3
 8000dd6:	3501      	adds	r5, #1
 8000dd8:	e7ee      	b.n	8000db8 <__libc_init_array+0xc>
 8000dda:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000dde:	4798      	blx	r3
 8000de0:	3501      	adds	r5, #1
 8000de2:	e7f2      	b.n	8000dca <__libc_init_array+0x1e>
 8000de4:	08000e24 	.word	0x08000e24
 8000de8:	08000e24 	.word	0x08000e24
 8000dec:	08000e24 	.word	0x08000e24
 8000df0:	08000e28 	.word	0x08000e28

08000df4 <_init>:
 8000df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000df6:	bf00      	nop
 8000df8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000dfa:	bc08      	pop	{r3}
 8000dfc:	469e      	mov	lr, r3
 8000dfe:	4770      	bx	lr

08000e00 <_fini>:
 8000e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e02:	bf00      	nop
 8000e04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e06:	bc08      	pop	{r3}
 8000e08:	469e      	mov	lr, r3
 8000e0a:	4770      	bx	lr
