#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19ea2d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19ea460 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x19f4970 .functor NOT 1, L_0x1a1ed60, C4<0>, C4<0>, C4<0>;
L_0x1a1eaf0 .functor XOR 1, L_0x1a1e990, L_0x1a1ea50, C4<0>, C4<0>;
L_0x1a1ec50 .functor XOR 1, L_0x1a1eaf0, L_0x1a1ebb0, C4<0>, C4<0>;
v0x1a1b3f0_0 .net *"_ivl_10", 0 0, L_0x1a1ebb0;  1 drivers
v0x1a1b4f0_0 .net *"_ivl_12", 0 0, L_0x1a1ec50;  1 drivers
v0x1a1b5d0_0 .net *"_ivl_2", 0 0, L_0x1a1e190;  1 drivers
v0x1a1b690_0 .net *"_ivl_4", 0 0, L_0x1a1e990;  1 drivers
v0x1a1b770_0 .net *"_ivl_6", 0 0, L_0x1a1ea50;  1 drivers
v0x1a1b8a0_0 .net *"_ivl_8", 0 0, L_0x1a1eaf0;  1 drivers
v0x1a1b980_0 .net "a", 0 0, v0x1a18ee0_0;  1 drivers
v0x1a1ba20_0 .net "b", 0 0, v0x1a18f80_0;  1 drivers
v0x1a1bac0_0 .net "c", 0 0, v0x1a19020_0;  1 drivers
v0x1a1bb60_0 .var "clk", 0 0;
v0x1a1bc00_0 .net "d", 0 0, v0x1a19190_0;  1 drivers
v0x1a1bca0_0 .net "out_dut", 0 0, L_0x1a1e760;  1 drivers
v0x1a1bd40_0 .net "out_ref", 0 0, L_0x1a1cd10;  1 drivers
v0x1a1bde0_0 .var/2u "stats1", 159 0;
v0x1a1be80_0 .var/2u "strobe", 0 0;
v0x1a1bf20_0 .net "tb_match", 0 0, L_0x1a1ed60;  1 drivers
v0x1a1bfe0_0 .net "tb_mismatch", 0 0, L_0x19f4970;  1 drivers
v0x1a1c1b0_0 .net "wavedrom_enable", 0 0, v0x1a19280_0;  1 drivers
v0x1a1c250_0 .net "wavedrom_title", 511 0, v0x1a19320_0;  1 drivers
L_0x1a1e190 .concat [ 1 0 0 0], L_0x1a1cd10;
L_0x1a1e990 .concat [ 1 0 0 0], L_0x1a1cd10;
L_0x1a1ea50 .concat [ 1 0 0 0], L_0x1a1e760;
L_0x1a1ebb0 .concat [ 1 0 0 0], L_0x1a1cd10;
L_0x1a1ed60 .cmp/eeq 1, L_0x1a1e190, L_0x1a1ec50;
S_0x19ea5f0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x19ea460;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x19ead70 .functor NOT 1, v0x1a19020_0, C4<0>, C4<0>, C4<0>;
L_0x19f5230 .functor NOT 1, v0x1a18f80_0, C4<0>, C4<0>, C4<0>;
L_0x1a1c460 .functor AND 1, L_0x19ead70, L_0x19f5230, C4<1>, C4<1>;
L_0x1a1c500 .functor NOT 1, v0x1a19190_0, C4<0>, C4<0>, C4<0>;
L_0x1a1c630 .functor NOT 1, v0x1a18ee0_0, C4<0>, C4<0>, C4<0>;
L_0x1a1c730 .functor AND 1, L_0x1a1c500, L_0x1a1c630, C4<1>, C4<1>;
L_0x1a1c810 .functor OR 1, L_0x1a1c460, L_0x1a1c730, C4<0>, C4<0>;
L_0x1a1c8d0 .functor AND 1, v0x1a18ee0_0, v0x1a19020_0, C4<1>, C4<1>;
L_0x1a1c990 .functor AND 1, L_0x1a1c8d0, v0x1a19190_0, C4<1>, C4<1>;
L_0x1a1ca50 .functor OR 1, L_0x1a1c810, L_0x1a1c990, C4<0>, C4<0>;
L_0x1a1cbc0 .functor AND 1, v0x1a18f80_0, v0x1a19020_0, C4<1>, C4<1>;
L_0x1a1cc30 .functor AND 1, L_0x1a1cbc0, v0x1a19190_0, C4<1>, C4<1>;
L_0x1a1cd10 .functor OR 1, L_0x1a1ca50, L_0x1a1cc30, C4<0>, C4<0>;
v0x19f4be0_0 .net *"_ivl_0", 0 0, L_0x19ead70;  1 drivers
v0x19f4c80_0 .net *"_ivl_10", 0 0, L_0x1a1c730;  1 drivers
v0x1a176d0_0 .net *"_ivl_12", 0 0, L_0x1a1c810;  1 drivers
v0x1a17790_0 .net *"_ivl_14", 0 0, L_0x1a1c8d0;  1 drivers
v0x1a17870_0 .net *"_ivl_16", 0 0, L_0x1a1c990;  1 drivers
v0x1a179a0_0 .net *"_ivl_18", 0 0, L_0x1a1ca50;  1 drivers
v0x1a17a80_0 .net *"_ivl_2", 0 0, L_0x19f5230;  1 drivers
v0x1a17b60_0 .net *"_ivl_20", 0 0, L_0x1a1cbc0;  1 drivers
v0x1a17c40_0 .net *"_ivl_22", 0 0, L_0x1a1cc30;  1 drivers
v0x1a17d20_0 .net *"_ivl_4", 0 0, L_0x1a1c460;  1 drivers
v0x1a17e00_0 .net *"_ivl_6", 0 0, L_0x1a1c500;  1 drivers
v0x1a17ee0_0 .net *"_ivl_8", 0 0, L_0x1a1c630;  1 drivers
v0x1a17fc0_0 .net "a", 0 0, v0x1a18ee0_0;  alias, 1 drivers
v0x1a18080_0 .net "b", 0 0, v0x1a18f80_0;  alias, 1 drivers
v0x1a18140_0 .net "c", 0 0, v0x1a19020_0;  alias, 1 drivers
v0x1a18200_0 .net "d", 0 0, v0x1a19190_0;  alias, 1 drivers
v0x1a182c0_0 .net "out", 0 0, L_0x1a1cd10;  alias, 1 drivers
S_0x1a18420 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x19ea460;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1a18ee0_0 .var "a", 0 0;
v0x1a18f80_0 .var "b", 0 0;
v0x1a19020_0 .var "c", 0 0;
v0x1a190f0_0 .net "clk", 0 0, v0x1a1bb60_0;  1 drivers
v0x1a19190_0 .var "d", 0 0;
v0x1a19280_0 .var "wavedrom_enable", 0 0;
v0x1a19320_0 .var "wavedrom_title", 511 0;
S_0x1a186c0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1a18420;
 .timescale -12 -12;
v0x1a18920_0 .var/2s "count", 31 0;
E_0x19e5220/0 .event negedge, v0x1a190f0_0;
E_0x19e5220/1 .event posedge, v0x1a190f0_0;
E_0x19e5220 .event/or E_0x19e5220/0, E_0x19e5220/1;
E_0x19e5470 .event negedge, v0x1a190f0_0;
E_0x19cf9f0 .event posedge, v0x1a190f0_0;
S_0x1a18a20 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1a18420;
 .timescale -12 -12;
v0x1a18c20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a18d00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1a18420;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a19480 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x19ea460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1a1ce70 .functor NOT 1, v0x1a19020_0, C4<0>, C4<0>, C4<0>;
L_0x1a1cee0 .functor NOT 1, v0x1a19190_0, C4<0>, C4<0>, C4<0>;
L_0x1a1cf70 .functor AND 1, L_0x1a1ce70, L_0x1a1cee0, C4<1>, C4<1>;
L_0x1a1d080 .functor NOT 1, v0x1a18ee0_0, C4<0>, C4<0>, C4<0>;
L_0x1a1d120 .functor NOT 1, v0x1a18f80_0, C4<0>, C4<0>, C4<0>;
L_0x1a1d190 .functor AND 1, L_0x1a1d080, L_0x1a1d120, C4<1>, C4<1>;
L_0x1a1d2e0 .functor NOT 1, v0x1a19020_0, C4<0>, C4<0>, C4<0>;
L_0x1a1d460 .functor AND 1, L_0x1a1d190, L_0x1a1d2e0, C4<1>, C4<1>;
L_0x1a1d5c0 .functor OR 1, L_0x1a1cf70, L_0x1a1d460, C4<0>, C4<0>;
L_0x1a1d6d0 .functor AND 1, v0x1a18ee0_0, v0x1a18f80_0, C4<1>, C4<1>;
L_0x1a1d7a0 .functor AND 1, L_0x1a1d6d0, v0x1a19020_0, C4<1>, C4<1>;
L_0x1a1d810 .functor OR 1, L_0x1a1d5c0, L_0x1a1d7a0, C4<0>, C4<0>;
L_0x1a1d990 .functor NOT 1, v0x1a19190_0, C4<0>, C4<0>, C4<0>;
L_0x1a1db10 .functor AND 1, v0x1a19020_0, L_0x1a1d990, C4<1>, C4<1>;
L_0x1a1d920 .functor OR 1, L_0x1a1d810, L_0x1a1db10, C4<0>, C4<0>;
L_0x1a1dcf0 .functor AND 1, v0x1a18ee0_0, v0x1a18f80_0, C4<1>, C4<1>;
L_0x1a1e010 .functor NOT 1, v0x1a19190_0, C4<0>, C4<0>, C4<0>;
L_0x1a1e080 .functor AND 1, L_0x1a1dcf0, L_0x1a1e010, C4<1>, C4<1>;
L_0x1a1e230 .functor OR 1, L_0x1a1d920, L_0x1a1e080, C4<0>, C4<0>;
L_0x1a1e340 .functor NOT 1, v0x1a18f80_0, C4<0>, C4<0>, C4<0>;
L_0x1a1e460 .functor AND 1, v0x1a18ee0_0, L_0x1a1e340, C4<1>, C4<1>;
L_0x1a1e520 .functor AND 1, L_0x1a1e460, v0x1a19020_0, C4<1>, C4<1>;
L_0x1a1e6a0 .functor AND 1, L_0x1a1e520, v0x1a19190_0, C4<1>, C4<1>;
L_0x1a1e760 .functor OR 1, L_0x1a1e230, L_0x1a1e6a0, C4<0>, C4<0>;
v0x1a19770_0 .net *"_ivl_0", 0 0, L_0x1a1ce70;  1 drivers
v0x1a19850_0 .net *"_ivl_10", 0 0, L_0x1a1d190;  1 drivers
v0x1a19930_0 .net *"_ivl_12", 0 0, L_0x1a1d2e0;  1 drivers
v0x1a19a20_0 .net *"_ivl_14", 0 0, L_0x1a1d460;  1 drivers
v0x1a19b00_0 .net *"_ivl_16", 0 0, L_0x1a1d5c0;  1 drivers
v0x1a19c30_0 .net *"_ivl_18", 0 0, L_0x1a1d6d0;  1 drivers
v0x1a19d10_0 .net *"_ivl_2", 0 0, L_0x1a1cee0;  1 drivers
v0x1a19df0_0 .net *"_ivl_20", 0 0, L_0x1a1d7a0;  1 drivers
v0x1a19ed0_0 .net *"_ivl_22", 0 0, L_0x1a1d810;  1 drivers
v0x1a19fb0_0 .net *"_ivl_24", 0 0, L_0x1a1d990;  1 drivers
v0x1a1a090_0 .net *"_ivl_26", 0 0, L_0x1a1db10;  1 drivers
v0x1a1a170_0 .net *"_ivl_28", 0 0, L_0x1a1d920;  1 drivers
v0x1a1a250_0 .net *"_ivl_30", 0 0, L_0x1a1dcf0;  1 drivers
v0x1a1a330_0 .net *"_ivl_32", 0 0, L_0x1a1e010;  1 drivers
v0x1a1a410_0 .net *"_ivl_34", 0 0, L_0x1a1e080;  1 drivers
v0x1a1a4f0_0 .net *"_ivl_36", 0 0, L_0x1a1e230;  1 drivers
v0x1a1a5d0_0 .net *"_ivl_38", 0 0, L_0x1a1e340;  1 drivers
v0x1a1a7c0_0 .net *"_ivl_4", 0 0, L_0x1a1cf70;  1 drivers
v0x1a1a8a0_0 .net *"_ivl_40", 0 0, L_0x1a1e460;  1 drivers
v0x1a1a980_0 .net *"_ivl_42", 0 0, L_0x1a1e520;  1 drivers
v0x1a1aa60_0 .net *"_ivl_44", 0 0, L_0x1a1e6a0;  1 drivers
v0x1a1ab40_0 .net *"_ivl_6", 0 0, L_0x1a1d080;  1 drivers
v0x1a1ac20_0 .net *"_ivl_8", 0 0, L_0x1a1d120;  1 drivers
v0x1a1ad00_0 .net "a", 0 0, v0x1a18ee0_0;  alias, 1 drivers
v0x1a1ada0_0 .net "b", 0 0, v0x1a18f80_0;  alias, 1 drivers
v0x1a1ae90_0 .net "c", 0 0, v0x1a19020_0;  alias, 1 drivers
v0x1a1af80_0 .net "d", 0 0, v0x1a19190_0;  alias, 1 drivers
v0x1a1b070_0 .net "out", 0 0, L_0x1a1e760;  alias, 1 drivers
S_0x1a1b1d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x19ea460;
 .timescale -12 -12;
E_0x19e4fc0 .event anyedge, v0x1a1be80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a1be80_0;
    %nor/r;
    %assign/vec4 v0x1a1be80_0, 0;
    %wait E_0x19e4fc0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a18420;
T_3 ;
    %fork t_1, S_0x1a186c0;
    %jmp t_0;
    .scope S_0x1a186c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a18920_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a19190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a19020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a18f80_0, 0;
    %assign/vec4 v0x1a18ee0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19cf9f0;
    %load/vec4 v0x1a18920_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1a18920_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a19190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a19020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a18f80_0, 0;
    %assign/vec4 v0x1a18ee0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x19e5470;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1a18d00;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19e5220;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1a18ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a18f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a19020_0, 0;
    %assign/vec4 v0x1a19190_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1a18420;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x19ea460;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a1bb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a1be80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x19ea460;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a1bb60_0;
    %inv;
    %store/vec4 v0x1a1bb60_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x19ea460;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a190f0_0, v0x1a1bfe0_0, v0x1a1b980_0, v0x1a1ba20_0, v0x1a1bac0_0, v0x1a1bc00_0, v0x1a1bd40_0, v0x1a1bca0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x19ea460;
T_7 ;
    %load/vec4 v0x1a1bde0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1a1bde0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a1bde0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1a1bde0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a1bde0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a1bde0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a1bde0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x19ea460;
T_8 ;
    %wait E_0x19e5220;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a1bde0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a1bde0_0, 4, 32;
    %load/vec4 v0x1a1bf20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1a1bde0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a1bde0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a1bde0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a1bde0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1a1bd40_0;
    %load/vec4 v0x1a1bd40_0;
    %load/vec4 v0x1a1bca0_0;
    %xor;
    %load/vec4 v0x1a1bd40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1a1bde0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a1bde0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1a1bde0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a1bde0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/kmap2/iter0/response16/top_module.sv";
