
@techreport{roa2018rv12,
  title        = {RV12 RISC-V 32/64-bit CPU Core Datasheet},
  author       = {{Roa Logic B.V.}},
  institution  = {Roa Logic B.V.},
  year         = {2018},
  version      = {v1.3},
  note         = {Dispon√≠vel online: \url{https://www.roalogic.com/}}, 
}

@manual{riscv-unprivileged,
  title        = {The RISC-V Instruction Set Manual, Volume I: Unprivileged ISA},
  author       = {{RISC-V International}},
  organization = {RISC-V International},
  year         = {2019},
  month        = dec,
  note         = {Version 20191213},
}

@book{patterson-hennessy-riscv,
  author    = {Patterson, David A. and Hennessy, John L.},
  title     = {Computer Organization and Design RISC-V Edition: The Hardware/Software Interface},
  edition   = {2},
  year      = {2021},
  publisher = {Morgan Kaufmann},
}